
---------- Begin Simulation Statistics ----------
simSeconds                                   0.202392                       # Number of seconds simulated (Second)
simTicks                                 202391969346                       # Number of ticks simulated (Tick)
finalTick                                202391969346                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  43153.70                       # Real time elapsed on the host (Second)
hostTickRate                                  4690026                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1763384                       # Number of bytes of host memory used (Byte)
simInsts                                   1605344005                       # Number of instructions simulated (Count)
simOps                                     2757090747                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    37201                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      63890                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        15025386                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.323108                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.755796                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       33032971                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                  203870                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      38883757                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                318996                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             6992735                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         13301191                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              55343                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           14898944                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.609833                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.449914                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  4271711     28.67%     28.67% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  1630838     10.95%     39.62% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  2404948     16.14%     55.76% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1884141     12.65%     68.41% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  1389295      9.32%     77.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1001217      6.72%     84.45% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   884068      5.93%     90.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   538881      3.62%     94.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   893845      6.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             14898944                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 187358      7.41%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   16      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%      7.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               1229525     48.62%     56.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               828157     32.75%     88.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           219699      8.69%     97.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           63974      2.53%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       159683      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23854985     61.35%     61.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       373442      0.96%     62.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv      1211295      3.12%     65.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd        40107      0.10%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            8      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        20164      0.05%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt           14      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        50717      0.13%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd           29      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt           13      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult           22      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     66.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      9335192     24.01%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      2250340      5.79%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      1121421      2.88%     98.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       466323      1.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      38883757                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.587871                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            2528729                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.065033                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                91548020                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               38474159                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       29386206                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  3966163                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 1781238                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          844553                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   39214882                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     2037921                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                   141525                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.TotalUntaints                     1259219                       # Total number of times a register went from tainted to untainted (Count)
system.cpu0.VPUntaints                        1007943                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu0.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu0.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu0.SL1Untaints                        150828                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu0.DelayedSL1Untaints                  41622                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu0.STLFwdUntaints                      49195                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu0.STLBwdUntaints                       1406                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu0.DelayedSTLFwdUntaints                7746                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu0.DelayedSTLBwdUntaints                 479                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu0.SL1UntaintedHit                    161615                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu0.SL1TaintedHit                      990403                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu0.DelayedSL1UntaintedHit              54083                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu0.DelayedSL1TaintedHit                90453                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu0.SL1Miss                             96583                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu0.DelayedSL1Miss                       1977                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu0.timesIdled                            986                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         126442                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                   673382674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads       3475771                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2282790                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      1583634                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      1291831                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch           16      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return       201813      7.17%      7.17% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect       201640      7.16%     14.33% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          383      0.01%     14.34% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      2240371     79.54%     93.88% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond       134959      4.79%     98.68% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     98.68% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond        37305      1.32%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total       2816487                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch           16      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return        53399      6.80%      6.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect        53485      6.81%     13.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          119      0.02%     13.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond       641275     81.68%     95.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond        29211      3.72%     99.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond         7624      0.97%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total       785129                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            4      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            1      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          991      2.89%      2.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          120      0.35%      3.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond        28307     82.41%     85.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond         4444     12.94%     98.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     98.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          481      1.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total        34348                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return       148414      7.31%      7.31% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect       148155      7.29%     14.60% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          264      0.01%     14.61% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      1599095     78.72%     93.33% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond       105748      5.21%     98.54% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.54% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond        29681      1.46%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total      2031357                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          700      2.16%      2.16% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          120      0.37%      2.54% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond        26825     82.94%     85.47% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond         4220     13.05%     98.52% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.52% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          479      1.48%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total        32344                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget      1405408     49.90%     49.90% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      1172733     41.64%     91.54% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS       201813      7.17%     98.70% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect        36533      1.30%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total      2816487                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch        14218     41.41%     41.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return        19965     58.15%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            1      0.00%     99.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect          149      0.43%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total        34333                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          2240387                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken       843038                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect            34348                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          4408                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted        22588                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted        11760                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups             2816487                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               21982                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                1541176                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.547198                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           5042                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups          37688                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             36533                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1155                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch           16      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return       201813      7.17%      7.17% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect       201640      7.16%     14.33% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          383      0.01%     14.34% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      2240371     79.54%     93.88% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond       134959      4.79%     98.68% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     98.68% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond        37305      1.32%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total      2816487                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch           16      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return       201798     15.82%     15.82% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         1227      0.10%     15.92% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          383      0.03%     15.95% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond      1034134     81.09%     97.04% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          448      0.04%     97.07% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     97.07% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond        37305      2.93%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total      1275311                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          991      4.51%      4.51% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      4.51% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond        16547     75.28%     79.78% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond         4444     20.22%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total        21982                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          991      4.51%      4.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond        16547     75.28%     79.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond         4444     20.22%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total        21982                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups        37688                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits        36533                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1155                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          601                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords        38289                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes              255422                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                255417                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes            107003                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                148414                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct             148414                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct       974147                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong       624948                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect       386826                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect        11917                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect         1038                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect      1174439                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong        10328                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong         3864                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong          112                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong         1501                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit         2025                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit         1965                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2        39726                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6        69674                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9        62850                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10        33842                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11        16539                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12        20972                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13        20363                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14        10331                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15         9029                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16        21785                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17         6234                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18         6219                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19        10275                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20         9844                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21         9597                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22        11373                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24        22312                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26        19808                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28         5427                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32         4744                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36         1991                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0        77513                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2        48274                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6        79150                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9        39993                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10        15932                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11        16855                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12        25882                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13         5824                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14         5130                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15         9623                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16         8477                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17         5876                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18         5602                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19         8574                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20        13190                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21        11587                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22        11179                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24        14557                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26         3543                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28         4351                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32         1823                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts        6963304                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls         148527                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.numCommittedDist::samples     14004302                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.874003                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.634283                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        6113209     43.65%     43.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        3348587     23.91%     67.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         861741      6.15%     73.72% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1153797      8.24%     81.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         167928      1.20%     83.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         422582      3.02%     86.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         241942      1.73%     87.90% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          81762      0.58%     88.48% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1612754     11.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     14004302                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      99018                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               148419                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       125429      0.48%      0.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     20376965     77.64%     78.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       366813      1.40%     79.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv      1200122      4.57%     84.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd        21972      0.08%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            8      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11988      0.05%     84.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     84.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt           14      0.00%     84.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        36403      0.14%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd           29      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt           13      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult           22      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     84.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2218075      8.45%     92.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1235929      4.71%     97.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       315407      1.20%     98.72% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       334909      1.28%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     26244100                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1612754                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu0.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu0.commitStats0.numInsts            11356131                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              26244100                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP      11356131                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP        26244100                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.323108                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.755796                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs           4104320                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts            764766                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         25764358                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts         2533482                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        1570838                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       125429      0.48%      0.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     20376965     77.64%     78.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       366813      1.40%     79.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv      1200122      4.57%     84.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd        21972      0.08%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            8      0.00%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu        11988      0.05%     84.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     84.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt           14      0.00%     84.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc        36403      0.14%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd           29      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt           13      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult           22      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     84.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead      2218075      8.45%     92.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      1235929      4.71%     97.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       315407      1.20%     98.72% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite       334909      1.28%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     26244100                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      2031357                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      1852998                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       178359                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      1599095                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl       432262                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       148419                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       148414                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                 1711903                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              6953987                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  5239566                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               948711                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 44777                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1157026                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 9540                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              33730892                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                52055                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts           30264029                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches         2322111                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts        2785885                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       1825240                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.014193                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      20053969                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     13340424                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads        572931                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites       481186                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     40440830                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     25403512                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs          4611125                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads      9295621                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           1411079                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     12997627                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 108600                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          515                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles         3409                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1734803                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 6980                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          14898944                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.305301                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.753996                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 8217291     55.15%     55.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  284479      1.91%     57.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  536380      3.60%     60.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  318635      2.14%     62.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  389844      2.62%     65.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  439857      2.95%     68.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 4712458     31.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            14898944                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts             15568022                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.036115                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           2816487                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.187449                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles      1842967                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    44777                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   1203186                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   79686                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              33236841                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1640                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 3475771                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2282790                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                68600                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     2727                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   73889                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         25827                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         49033                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        17798                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               66831                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                30237007                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               30230759                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 23436559                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 51749577                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.011979                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.452884                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                     283480                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads              182596                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 942289                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  26                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              25827                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                711952                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  13                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   397                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           2533482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             6.166811                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           11.668459                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2097593     82.79%     82.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              333000     13.14%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               76283      3.01%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                3446      0.14%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                9640      0.38%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                7644      0.30%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                2895      0.11%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                 366      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 191      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 386      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               179      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                34      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               131      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               219      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                86      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                82      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                42      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               108      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               140      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               142      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                81      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                59      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                57      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                60      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                60      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                26      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                50      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows             460      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             2533482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                2802350                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1833528                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     4385                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     3786                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1734885                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      381                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 197974506246                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1.5e+11-2e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value 197974506246                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value 197974506246                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   4417463100                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 197974506246                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 44777                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 2223786                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                1296609                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          1969                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  5669366                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              5662437                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              33532031                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   13                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 52268                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents                391467                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents        5031331                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           56787871                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  117851761                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                45534141                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   822574                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             45409174                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                11378688                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     45                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 46                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  4498316                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        45587798                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       67309515                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                11356131                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  26244100                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  338                       # Number of system calls (Count)
system.cpu1.numCycles                        68708963                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.550937                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.815088                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      241009369                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                   51961                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     270466741                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                 35630                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             6563520                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined         12029466                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved               2873                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           68642756                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              3.940208                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.967499                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  3857927      5.62%      5.62% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  4813344      7.01%     12.63% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  6624625      9.65%     22.28% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 11703838     17.05%     39.33% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 14366473     20.93%     60.26% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                 13699044     19.96%     80.22% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  6398146      9.32%     89.54% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  4492227      6.54%     96.09% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  2687132      3.91%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             68642756                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 582158      5.62%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                179268      1.73%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc              1607192     15.53%     22.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     22.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     22.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     22.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     22.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     22.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     22.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     22.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd              110      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt              147      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                7      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult              44      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     22.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead               7623652     73.66%     96.54% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               302931      2.93%     99.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            25981      0.25%     99.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           28697      0.28%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       288232      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    115481330     42.70%     42.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult      2862918      1.06%     43.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv      1898916      0.70%     44.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      9799880      3.62%     48.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     48.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     48.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     48.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     48.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     48.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt        45404      0.02%     48.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     48.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu     13923417      5.15%     53.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     53.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     53.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc     29169854     10.79%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     11945878      4.42%     68.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp         8256      0.00%     68.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt     17693478      6.54%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv       643788      0.24%     75.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      9885053      3.65%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     45232377     16.72%     95.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      5517079      2.04%     97.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      5451016      2.02%     99.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       619865      0.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     270466741                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        3.936411                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                           10350187                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.038268                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               409388881                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              142029028                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      134085170                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                210573174                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               105598143                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       104229933                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  174323018                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   106205678                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                   406245                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.TotalUntaints                     5696499                       # Total number of times a register went from tainted to untainted (Count)
system.cpu1.VPUntaints                        5087929                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu1.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu1.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu1.SL1Untaints                        557892                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu1.DelayedSL1Untaints                   8806                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu1.STLFwdUntaints                      36913                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu1.STLBwdUntaints                        399                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu1.DelayedSTLFwdUntaints                 630                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu1.DelayedSTLBwdUntaints                3930                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu1.SL1UntaintedHit                    718378                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu1.SL1TaintedHit                    13958593                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu1.DelayedSL1UntaintedHit              50841                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu1.DelayedSL1TaintedHit                42637                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu1.SL1Miss                           1631319                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu1.DelayedSL1Miss                        671                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu1.timesIdled                            506                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          66207                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    12947546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads      19314842                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      6165516                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       476402                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       239777                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            3      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return       103074      0.83%      0.83% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect        93535      0.75%      1.58% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect        24177      0.19%      1.78% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond     10458723     84.27%     86.05% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond      1729164     13.93%     99.98% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond         2202      0.02%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total      12410878                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return        10338      1.41%      1.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect        18151      2.47%      3.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect         6824      0.93%      4.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond       614851     83.75%     88.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond        83214     11.33%     99.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond          790      0.11%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total       734171                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          732      0.42%      0.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect          602      0.34%      0.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond       153129     86.87%     87.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond        21406     12.14%     99.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     99.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond          396      0.22%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total       176270                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return        92736      0.79%      0.79% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect        75384      0.65%      1.44% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect        17353      0.15%      1.59% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond      9843872     84.30%     85.89% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond      1645950     14.10%     99.99% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond         1412      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total     11676707                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            3      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect          458      0.26%      0.26% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect          570      0.33%      0.59% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond       152564     87.62%     88.22% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond        20123     11.56%     99.77% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.77% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond          396      0.23%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total       174114                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget      6960057     56.08%     56.08% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB      5324810     42.90%     98.98% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS       103073      0.83%     99.82% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect        22938      0.18%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total     12410878                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch        58907     36.08%     36.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return       103976     63.69%     99.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            5      0.00%     99.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect          369      0.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total       163257                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted         10458726                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken      3506305                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect           176270                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss          2255                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted       108356                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted        67914                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups            12410878                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates              107353                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits               10968275                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.883763                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted           2980                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups          26379                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             22938                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            3441                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            3      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return       103074      0.83%      0.83% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect        93535      0.75%      1.58% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect        24177      0.19%      1.78% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond     10458723     84.27%     86.05% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond      1729164     13.93%     99.98% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond         2202      0.02%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total     12410878                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            3      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return       103035      7.14%      7.14% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          844      0.06%      7.20% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect        24127      1.67%      8.87% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond      1311460     90.91%     99.78% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          932      0.06%     99.85% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     99.85% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond         2202      0.15%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total      1442603                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          732      0.68%      0.68% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      0.68% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond        85215     79.38%     80.06% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond        21406     19.94%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total       107353                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          732      0.68%      0.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond        85215     79.38%     80.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond        21406     19.94%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total       107353                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups        26379                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits        22938                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses         3441                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords          998                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords        27377                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used      1153839                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct      1152772                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong         1067                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes              128050                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                128049                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes             35313                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                 92736                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct              92733                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                3                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct      6659405                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong      3184467                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect      6160038                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect        58254                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect         3119                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect      2304906                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong        71152                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong        21645                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong          627                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong         3026                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit        17015                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit        12674                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2       299978                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6       437791                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9       434122                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10       518647                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11        93840                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12       115697                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13       210150                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14       207329                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15       148922                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16       208681                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17       116022                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18       149217                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19       126632                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20       182121                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21       169079                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22       199249                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24       385021                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26       438502                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28       618455                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32       794442                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36       457192                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0       459829                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2       574683                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6       717633                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9       223079                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10       215182                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11       113375                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12       152039                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13       220672                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14       198714                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15       130996                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16       142471                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17       111692                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18       143823                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19       238465                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20       220816                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21       185182                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22       261002                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24       457349                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26       538576                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28       659616                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32       345895                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts        6556273                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          49088                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.numCommittedDist::samples     67758270                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     3.460800                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.899053                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        9165934     13.53%     13.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       15103875     22.29%     35.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       10248049     15.12%     50.94% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        5083326      7.50%     58.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        6800394     10.04%     68.48% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        2667844      3.94%     72.42% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        1822985      2.69%     75.11% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        2757751      4.07%     79.18% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8       14108112     20.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     67758270                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                       2456                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                92737                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       285241      0.12%      0.12% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    112441839     47.95%     48.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult      2854027      1.22%     49.29% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv      1885642      0.80%     50.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      9767858      4.17%     54.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     54.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     54.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     54.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     54.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     54.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt        45404      0.02%     54.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     54.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu     13579746      5.79%     60.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     60.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     60.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc     29090681     12.41%     72.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     72.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     72.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     72.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     72.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     11875465      5.06%     77.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp         8256      0.00%     77.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt     17577990      7.50%     85.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv       614218      0.26%     85.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      9860545      4.20%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     89.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     13372744      5.70%     95.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      5308090      2.26%     97.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      5392104      2.30%     99.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       537960      0.23%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    234497810                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples     14108112                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu1.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu1.commitStats0.numInsts           124712830                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps             234497810                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP     124712830                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP       234497810                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.550937                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.815088                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs          24610898                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts         103415123                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts        145395586                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts        18764848                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        5846050                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass       285241      0.12%      0.12% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu    112441839     47.95%     48.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult      2854027      1.22%     49.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv      1885642      0.80%     50.09% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd      9767858      4.17%     54.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     54.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     54.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     54.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     54.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     54.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt        45404      0.02%     54.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu     13579746      5.79%     60.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     60.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     60.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc     29090681     12.41%     72.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     72.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     72.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     72.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd     11875465      5.06%     77.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp         8256      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt     17577990      7.50%     85.04% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv       614218      0.26%     85.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult      9860545      4.20%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     89.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead     13372744      5.70%     95.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      5308090      2.26%     97.47% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      5392104      2.30%     99.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       537960      0.23%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total    234497810                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl     11676707                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl     11565206                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       111501                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      9843872                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl      1832835                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall        92737                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn        92736                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                13304270                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              9149265                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 44249879                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1802923                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                136419                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5278819                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                41931                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             242673902                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 7362                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts          238375054                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches        11919597                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts       18990246                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       5948177                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           3.469344                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads      74936043                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites     75262143                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads     198576064                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites     98652509                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads    201531316                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites    114429146                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs         24938423                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     50444203                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites        90809                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches           5450821                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     55266029                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 356646                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          433                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles          881                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                 12996284                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                32878                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          68642756                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             3.546732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.735341                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                21705547     31.62%     31.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 3158167      4.60%     36.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 1880069      2.74%     38.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 2700416      3.93%     42.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2613551      3.81%     46.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 1526331      2.22%     48.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                35058675     51.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            68642756                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts            129761151                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.888562                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches          12410878                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.180630                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles     13197016                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   136419                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    750433                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                    3170                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             241061330                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                8043                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                19314842                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                6165516                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                47738                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                       38                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                    3104                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents          2367                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         75173                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        75939                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              151112                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               238336845                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              238315103                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                180171662                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                324096906                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       3.468472                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.555919                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     615290                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads               26943                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 549994                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 293                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation               2367                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                319466                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                4263                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                    52                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          18764848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             4.749456                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           10.636185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              18082831     96.37%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              152352      0.81%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               13747      0.07%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                5773      0.03%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              319612      1.70%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                2088      0.01%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                 373      0.00%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                1778      0.01%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89              156773      0.84%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 889      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               299      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             27960      0.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                53      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              98      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2396                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            18764848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               19039223                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                5952431                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      580                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      903                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               12996359                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      682                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                136419                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                14125631                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 813007                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles       2177698                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 45184294                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              6205707                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             242082230                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                   27                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                112473                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.SQFullEvents                 74179                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents        5626091                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands          360304725                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  687855108                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               208309391                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                199182834                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            346966241                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                13338484                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                  47422                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing              47430                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  8122973                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       294701186                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      482992997                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               124712830                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 234497810                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                       34475084                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             0.965699                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             1.035520                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      68152389                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                   2220                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     81715051                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued               252533                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined            7142055                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined        10321490                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved               618                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples          34461208                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             2.371218                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.879391                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                 6928257     20.10%     20.10% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 5794281     16.81%     36.92% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 6878317     19.96%     56.88% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                 5101633     14.80%     71.68% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                 5169531     15.00%     86.68% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                 2612173      7.58%     94.26% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                 1077598      3.13%     97.39% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  540684      1.57%     98.96% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                  358734      1.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total            34461208                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  1786      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                 176      0.01%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                 543      0.02%      0.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd          423550     16.44%     16.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               1      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult           1196      0.05%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%     16.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                71383      2.77%     19.35% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                5290      0.21%     19.56% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead         2061568     80.01%     99.56% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          11287      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass       373323      0.46%      0.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     38640621     47.29%     47.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult       118596      0.15%     47.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv        13080      0.02%     47.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd      5225208      6.39%     54.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     54.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     54.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     54.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     54.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     54.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     54.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     54.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd        11004      0.01%     54.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu       273722      0.33%     54.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     54.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     54.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc        81076      0.10%     54.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult        12544      0.02%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     54.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd      3501137      4.28%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt       979274      1.20%     60.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv        13589      0.02%     60.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult      1870100      2.29%     62.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt       117345      0.14%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead      9684293     11.85%     74.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite      1870429      2.29%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead     18417084     22.54%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       512626      0.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     81715051                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       2.370264                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                           2576780                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.031534                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads              135769340                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              52319250                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      47257825                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                64951283                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites               22977543                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses       17400089                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  50319080                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                   33599428                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                 1322624                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.TotalUntaints                    5072684                       # Total number of times a register went from tainted to untainted (Count)
system.cpu10.VPUntaints                       3877794                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu10.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu10.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu10.SL1Untaints                      1136835                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu10.DelayedSL1Untaints                 26414                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu10.STLFwdUntaints                     31557                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu10.STLBwdUntaints                        77                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu10.DelayedSTLFwdUntaints                  5                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu10.DelayedSTLBwdUntaints                  2                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu10.SL1UntaintedHit                  2656210                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu10.SL1TaintedHit                    6679372                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu10.DelayedSL1UntaintedHit             82508                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu10.DelayedSL1TaintedHit               89549                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu10.SL1Miss                          2187815                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu10.DelayedSL1Miss                      2404                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu10.timesIdled                          2019                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                         13876                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                   40371952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads     13005307                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      2414868                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        80213                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores         9075                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return       320627      4.04%      4.04% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect       333611      4.20%      8.24% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect           23      0.00%      8.24% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond      6999212     88.12%     96.35% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond       289673      3.65%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond           40      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total      7943191                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return        32940      1.48%      1.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect        45930      2.07%      3.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect           16      0.00%      3.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond      2076077     93.43%     96.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond        66992      3.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond           40      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total      2222000                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect          179      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            6      0.00%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond       469855     97.18%     97.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond        13427      2.78%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total       483467                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return       287687      5.03%      5.03% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect       287681      5.03%     10.06% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            7      0.00%     10.06% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond      4923135     86.05%     96.11% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond       222681      3.89%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total      5721191                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect          114      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond       468743     97.20%     97.23% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond        13375      2.77%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total       482238                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget      3633479     45.74%     45.74% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB      3989082     50.22%     95.96% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS       320626      4.04%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            4      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total      7943191                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch       110316     22.86%     22.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return       372181     77.14%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total       482497                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted         6999217                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken      3367578                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect          483467                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss          451                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted       137259                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted       346208                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups            7943191                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates             137253                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits               5891156                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.741661                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted           933                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups            63                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                4                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses             59                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return       320627      4.04%      4.04% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect       333611      4.20%      8.24% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect           23      0.00%      8.24% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond      6999212     88.12%     96.35% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond       289673      3.65%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond           40      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total      7943191                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            5      0.00%      0.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return       320576     15.62%     15.62% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect          372      0.02%     15.64% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect           23      0.00%     15.64% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond      1730782     84.34%     99.99% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond          237      0.01%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond           40      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total      2052035                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect          179      0.13%      0.13% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%      0.13% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond       123647     90.09%     90.22% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond        13427      9.78%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total       137253                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect          179      0.13%      0.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond       123647     90.09%     90.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond        13427      9.78%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total       137253                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups           63                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            4                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses           59                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords           69                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used        45259                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct        37939                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong         7320                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes             366574                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops               366573                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes            78886                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used               287687                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct            287687                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct      3014968                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong      1908167                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect      2385133                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect       175795                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect         3257                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect      1794844                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong       199716                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong       125548                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong          526                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong         1631                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit        27712                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit       102910                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2       194214                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6       158871                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9       138504                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10       116070                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11       126185                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12       141433                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13       197791                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14       133338                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15       114993                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16       119443                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17       121967                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18       154045                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19       160928                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20       191322                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21       200882                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22       185443                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24       179354                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26       101452                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28       102516                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32        36333                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36        11108                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0       405329                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2       141589                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6       258335                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9       193560                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10       171041                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11       165258                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12       142501                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13       138945                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14       110031                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15       137522                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16       120176                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17       166707                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18        96723                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19       138829                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20       133212                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21        89155                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22        71103                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24        83212                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26        81833                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28        31423                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32         9708                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.commitSquashedInsts       7139810                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls          1602                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.numCommittedDist::samples     33384012                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     1.827598                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     2.457453                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0      14420598     43.20%     43.20% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       6967662     20.87%     64.07% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2       2622797      7.86%     71.92% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3       3601046     10.79%     82.71% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        811760      2.43%     85.14% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        931450      2.79%     87.93% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        600695      1.80%     89.73% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        936332      2.80%     92.54% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8       2491672      7.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total     33384012                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                      1068                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls              287688                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass       365235      0.60%      0.60% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     35720710     58.55%     59.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult       118580      0.19%     59.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv        11154      0.02%     59.36% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd      4015743      6.58%     65.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     65.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     65.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     65.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     65.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     65.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     65.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd        10976      0.02%     65.96% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu       272930      0.45%     66.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     66.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     66.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc        80920      0.13%     66.54% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult        12544      0.02%     66.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     66.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     66.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     66.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     66.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd      3500624      5.74%     72.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt       977928      1.60%     73.90% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv        13583      0.02%     73.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult      1869718      3.06%     76.99% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.99% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.99% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt       117343      0.19%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead      6643237     10.89%     88.07% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite      1829427      3.00%     91.06% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      4964181      8.14%     99.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       487721      0.80%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     61012554                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples      2491672                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu10.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu10.commitStats0.numInsts           35699635                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps             61012554                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP     35699635                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP       61012554                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                0.965699                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                1.035520                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs         13924566                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts         16410367                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts        49525491                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts       11607418                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts       2317148                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass       365235      0.60%      0.60% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu     35720710     58.55%     59.15% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult       118580      0.19%     59.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv        11154      0.02%     59.36% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd      4015743      6.58%     65.94% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     65.94% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0      0.00%     65.94% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     65.94% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.94% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     65.94% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     65.94% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.94% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd        10976      0.02%     65.96% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu       272930      0.45%     66.40% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     66.40% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0      0.00%     66.40% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc        80920      0.13%     66.54% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult        12544      0.02%     66.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0      0.00%     66.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     66.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.56% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd      3500624      5.74%     72.30% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.30% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.30% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt       977928      1.60%     73.90% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv        13583      0.02%     73.92% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult      1869718      3.06%     76.99% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.99% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.99% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt       117343      0.19%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     77.18% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead      6643237     10.89%     88.07% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite      1829427      3.00%     91.06% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead      4964181      8.14%     99.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite       487721      0.80%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total     61012554                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl      5721191                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl      5433497                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl       287694                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl      4923135                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl       798056                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall       287688                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn       287687                       # Class of control type instructions committed (Count)
system.cpu10.decode.idleCycles                4919321                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles            16727202                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 1011969                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles            11345862                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles               456854                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            3157360                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred               27658                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             72106120                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts               69339                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts          64887160                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches        6090458                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts      11964359                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts      2343679                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          1.882147                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads     35849309                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites     36424597                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads     19783505                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites     15917717                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads     66639216                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites     34039142                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs        14308038                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads     26516387                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches          4309712                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                    29472284                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                967494                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles          593                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                 4121932                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes               33497                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples         34461208                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            2.530619                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.639522                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0               15608274     45.29%     45.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                1434153      4.16%     49.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                1874735      5.44%     54.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                1902897      5.52%     60.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                2242645      6.51%     66.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                1045731      3.03%     69.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6               10352773     30.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total           34461208                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts            51116387                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           1.482705                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches          7943191                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.230404                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles      4504336                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                  456854                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   620342                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                   1374                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             68154609                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts             370924                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts               13005307                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               2414868                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                 741                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                   1373                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents          130                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect       347708                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect       111834                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts             459542                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               64686076                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              64657914                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                43253878                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                78819575                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      1.875497                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.548771                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                     35028                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                192                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads               1397889                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                 57                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation               130                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                97720                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                448                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                   92                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples         11607418                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean            7.450445                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev          19.645239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9             10083189     86.87%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19             509852      4.39%     91.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29             525289      4.53%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39             355392      3.06%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49              22170      0.19%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59               2011      0.02%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69               1247      0.01%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                685      0.01%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                428      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                255      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109             1040      0.01%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119             2237      0.02%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129             5697      0.05%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139             9715      0.08%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149            13187      0.11%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159             9604      0.08%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169            10768      0.09%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179            12792      0.11%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189            11803      0.10%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199             8199      0.07%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209             8417      0.07%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219             8203      0.07%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229             1694      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              281      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249              154      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259              138      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269              127      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279              113      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289               92      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299               84      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows           2555      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value            956                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total           11607418                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses              12280358                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses               2347011                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                   87830                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     712                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               4122025                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     190                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions            12                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean 2054686707.333333                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::stdev 2280944897.708951                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value    280317192                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value   6378618036                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON 190063849102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED  12328120244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles               456854                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                9123736                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles               1363870                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 8044560                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles            15472188                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             70239559                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents               24419                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.LQFullEvents                   68                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents               221864                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.fullRegistersEvents          2248                       # Number of times there has been no free registers (Count)
system.cpu10.rename.renamedOperands         118184197                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                 227508136                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               72013723                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                24353282                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps           102798395                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps               15385802                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                31482425                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       99043560                       # The number of ROB reads (Count)
system.cpu10.rob.writes                     137381926                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               35699635                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 61012554                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                      341395348                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             0.989363                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             1.010752                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                     682910493                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                   1363                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                    718486982                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                48094                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined           91911282                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined       222497649                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved               610                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples         341385055                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             2.104623                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.541772                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                64420523     18.87%     18.87% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                63408500     18.57%     37.44% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                79841639     23.39%     60.83% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                69225335     20.28%     81.11% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                42309382     12.39%     93.50% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                15823333      4.64%     98.14% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                 5390522      1.58%     99.72% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  704694      0.21%     99.92% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                  261127      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total           341385055                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                 20960      1.65%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                  64      0.01%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead               945815     74.34%     75.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite               85687      6.73%     82.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead          203588     16.00%     98.73% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          16185      1.27%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass      1247686      0.17%      0.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu    439553757     61.18%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult       897920      0.12%     61.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv           28      0.00%     61.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd     32447831      4.52%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu       196614      0.03%     66.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc      8260945      1.15%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     67.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd     22417917      3.12%     70.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp       116280      0.02%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt     21099746      2.94%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv          809      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult      3654863      0.51%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt       254433      0.04%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead    137309094     19.11%     92.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite      6017694      0.84%     93.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead     33259605      4.63%     98.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite     11751760      1.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total    718486982                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       2.104560                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                           1272299                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.001771                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads             1505682962                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites             627613533                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses     502576639                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads               273996450                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites              147211119                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses      132536316                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                 581407299                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                  137104296                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                 7873372                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.TotalUntaints                   74050110                       # Total number of times a register went from tainted to untainted (Count)
system.cpu11.VPUntaints                      41227301                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu11.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu11.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu11.SL1Untaints                     31642623                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu11.DelayedSL1Untaints                280230                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu11.STLFwdUntaints                    899490                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu11.STLBwdUntaints                       354                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu11.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu11.DelayedSTLBwdUntaints                112                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu11.SL1UntaintedHit                 33667583                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu11.SL1TaintedHit                   52570772                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu11.DelayedSL1UntaintedHit            538751                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu11.DelayedSL1TaintedHit              206017                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu11.SL1Miss                          4276645                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu11.DelayedSL1Miss                      4422                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu11.timesIdled                           393                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                         10293                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                   23416153                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads    104536731                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores     17635836                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads      1829820                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores       117695                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            3      0.00%      0.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return       561397      0.68%      0.68% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect       423927      0.51%      1.19% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect       264281      0.32%      1.51% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond     78348227     94.51%     96.02% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond      3300118      3.98%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond          985      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total     82898938                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return        22510      0.10%      0.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect       139788      0.60%      0.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect         9532      0.04%      0.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond     21891947     93.85%     94.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond      1261266      5.41%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond          278      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total     23325324                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect          128      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect           40      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond      3577665     98.07%     98.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond        70226      1.93%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            8      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total      3648067                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return       538887      0.90%      0.90% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect       284139      0.48%      1.38% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect       254749      0.43%      1.81% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond     56456280     94.77%     96.58% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond      2038852      3.42%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond          707      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total     59573614                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect           63      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect           40      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond      3553910     98.57%     98.58% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond        51302      1.42%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            8      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total      3605323                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget     43304517     52.24%     52.24% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB     38768734     46.77%     99.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS       561396      0.68%     99.68% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect       264291      0.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total     82898938                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch      1762754     48.32%     48.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return      1885299     51.68%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total      3648053                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted        78348230                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken     35056342                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect         3648067                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss          367                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted      1882730                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted      1765337                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups           82898938                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates            1882682                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits              79375104                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.957492                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted           703                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups        265266                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits           264291                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            975                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            3      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return       561397      0.68%      0.68% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect       423927      0.51%      1.19% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect       264281      0.32%      1.51% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond     78348227     94.51%     96.02% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond      3300118      3.98%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond          985      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total     82898938                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            3      0.00%      0.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return       561397     15.93%     15.93% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect          264      0.01%     15.94% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect       264281      7.50%     23.44% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond      2696646     76.53%     99.96% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond          258      0.01%     99.97% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%     99.97% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond          985      0.03%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total      3523834                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect          128      0.01%      0.01% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond      1812328     96.26%     96.27% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond        70226      3.73%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total      1882682                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect          128      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond      1812328     96.26%     96.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond        70226      3.73%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total      1882682                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups       265266                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits       264291                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses          975                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords           48                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords       265314                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes             710718                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops               710717                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes           171830                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used               538887                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct            538887                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct     30670514                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong     25785766                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect     47092492                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect       802591                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect        48123                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect      4446780                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong      1795783                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong       335037                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong        19398                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong        61194                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit       403971                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit       258862                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2      2273056                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6      4003101                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9      3116632                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10      3359862                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11      4625773                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12      4610966                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13      4164848                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14      4300293                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15      3792411                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16      4120877                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17      1838876                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18      3445986                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19       817764                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20      1088618                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21       480376                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22       502760                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24       486727                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26       640006                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28       631878                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32       906785                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36       818308                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0      5631585                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2      3436738                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6      6303068                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9      3807392                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10      4833154                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11      4730595                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12      4064200                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13      3608951                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14      4015560                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15      2326578                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16      2463798                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17       456314                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18       994523                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19       332098                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20       433771                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21       408276                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22       250578                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24       250648                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26       489716                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28       567803                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32       620557                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.commitSquashedInsts      91909630                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           753                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.numCommittedDist::samples    328318606                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     1.800082                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     2.032307                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0     105096042     32.01%     32.01% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1      82508584     25.13%     57.14% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2      44811597     13.65%     70.79% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3      49423620     15.05%     85.84% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4      18250556      5.56%     91.40% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5       4748196      1.45%     92.85% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6       4836512      1.47%     94.32% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7       4312332      1.31%     95.63% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8      14331167      4.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total    328318606                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                       502                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls              538888                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass      1185645      0.20%      0.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu    398902318     67.50%     67.70% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult       772190      0.13%     67.83% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv           28      0.00%     67.83% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd     29597394      5.01%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu       173380      0.03%     72.86% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     72.86% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     72.86% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc      8259504      1.40%     74.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     74.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd     21843768      3.70%     77.96% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp       115859      0.02%     77.98% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt     20581494      3.48%     81.46% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv          809      0.00%     81.46% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult      3652436      0.62%     82.08% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.08% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.08% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt       253934      0.04%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     82.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead     60492548     10.24%     92.36% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite      5058334      0.86%     93.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead     28623257      4.84%     98.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite     11487676      1.94%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total    591000574                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples     14331167                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu11.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu11.commitStats0.numInsts          345065911                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps            591000574                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP    345065911                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP      591000574                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                0.989363                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                1.010752                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs        105661815                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts        127805777                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts       510228930                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts       89115805                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts      16546010                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass      1185645      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu    398902318     67.50%     67.70% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult       772190      0.13%     67.83% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv           28      0.00%     67.83% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd     29597394      5.01%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.84% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu       173380      0.03%     72.86% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     72.86% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0      0.00%     72.86% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc      8259504      1.40%     74.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     74.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0      0.00%     74.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     74.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd     21843768      3.70%     77.96% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp       115859      0.02%     77.98% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt     20581494      3.48%     81.46% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv          809      0.00%     81.46% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult      3652436      0.62%     82.08% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.08% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.08% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt       253934      0.04%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     82.12% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead     60492548     10.24%     92.36% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite      5058334      0.86%     93.21% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead     28623257      4.84%     98.06% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite     11487676      1.94%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total    591000574                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl     59573614                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl     58779271                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl       794343                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl     56456280                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl      3117334                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall       538888                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn       538887                       # Class of control type instructions committed (Count)
system.cpu11.decode.idleCycles               46181522                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles           171772892                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 5016486                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles           114884745                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles              3529410                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved           33133064                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred              122798                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts            709171981                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts               82896                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts         636855915                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches       61641150                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts      94726010                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts     17038642                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          1.865450                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads    366246428                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites    367870993                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads    148514629                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites    107810897                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads    652665705                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites    386706406                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs       111764652                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads    241070489                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches         39594421                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                   277260877                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles               7299286                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles          318                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles          451                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                58525001                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes              579641                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples        341385055                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            2.411816                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.633098                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0              157653499     46.18%     46.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1               22570489      6.61%     52.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2               19597769      5.74%     58.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3               15400766      4.51%     63.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4               14350317      4.20%     67.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5               12884815      3.77%     71.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6               98927400     28.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total          341385055                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts           483970840                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           1.417626                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches         82898938                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.242824                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles     60473623                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                 3529410                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                  9537039                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                  14953                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts            682911856                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts             730181                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts              104536731                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts              17635836                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                 453                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                  14915                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents         1523                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect      1854651                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect      1852203                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts            3706854                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit              635819001                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount             635112955                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst               450736732                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst               801314392                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      1.860344                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.562497                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                    977302                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads              47845                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads              15420926                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                131                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation              1523                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores              1089826                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads             128814                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                 1959                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples         89115805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean            3.731405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev           2.935482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9             86400254     96.95%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19            2605830      2.92%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29              40447      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39              18813      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49               9135      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59               9284      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69               5902      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79               5813      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89               4810      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99               3857      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109             2822      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119             2030      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129             2010      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139             1472      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149              769      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159              740      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169              604      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              254      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              291      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199               68      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209               55      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              106      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229               80      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239               56      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249               53      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259               44      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269               43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279               32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289               26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299               16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows             89      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value            852                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total           89115805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses              94720344                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses              17048256                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                  613783                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                    5784                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses              58525049                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     177                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean   5544279200                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value   5544279200                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value   5544279200                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON 196847690146                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED   5544279200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles              3529410                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles               85899379                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles               9949623                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                79634976                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles           162371667                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts            699356116                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              430702                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents                  430                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                   97                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents             10938183                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.fullRegistersEvents       2568199                       # Number of times there has been no free registers (Count)
system.cpu11.rename.renamedOperands        1325878741                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                2422311965                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups              743486390                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups               158631981                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps          1097681298                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps              228197443                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts               313692053                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                      996896122                       # The number of ROB reads (Count)
system.cpu11.rob.writes                    1378887053                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts              345065911                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                591000574                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                      396477450                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             1.004305                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.995713                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                     783103644                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                   1994                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                    816030727                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                59747                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined          109366701                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined       259413562                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved               923                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples         396473393                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             2.058223                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.537156                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                78954975     19.91%     19.91% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                74592447     18.81%     38.73% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                91935783     23.19%     61.92% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                78533746     19.81%     81.72% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                48200035     12.16%     93.88% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                17587170      4.44%     98.32% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                 5697765      1.44%     99.75% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  728880      0.18%     99.94% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                  242592      0.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total           396473393                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                 25714      1.73%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                  41      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               4      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead              1073763     72.07%     73.80% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite              113238      7.60%     81.40% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead          254292     17.07%     98.47% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          22774      1.53%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass      1535233      0.19%      0.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu    499937600     61.26%     61.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult      1171336      0.14%     61.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv           35      0.00%     61.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd     37710446      4.62%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu       264686      0.03%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc     10745294      1.32%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     67.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd     25646277      3.14%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp       156429      0.02%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt     23169612      2.84%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv         1212      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult      4756773      0.58%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt       329817      0.04%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead    149672182     18.34%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite      7394047      0.91%     93.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead     36553490      4.48%     97.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite     16986258      2.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total    816030727                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       2.058202                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                           1489826                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.001826                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads             1708063899                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites             718245566                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses     570681106                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads               322020521                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites              174228933                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses      155795749                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                 654841207                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                  161144113                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                 9944735                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.TotalUntaints                   82828261                       # Total number of times a register went from tainted to untainted (Count)
system.cpu12.VPUntaints                      46022176                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu12.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu12.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu12.SL1Untaints                     35328959                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu12.DelayedSL1Untaints                357722                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu12.STLFwdUntaints                   1118716                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu12.STLBwdUntaints                       475                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu12.DelayedSTLFwdUntaints                  6                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu12.DelayedSTLBwdUntaints                207                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu12.SL1UntaintedHit                 37917997                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu12.SL1TaintedHit                   59839891                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu12.DelayedSL1UntaintedHit            691135                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu12.DelayedSL1TaintedHit              252857                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu12.SL1Miss                          3260428                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu12.DelayedSL1Miss                      5560                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu12.timesIdled                           493                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                          4057                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                   25496685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads    117685860                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores     24261260                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads      2260483                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores       168020                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return       727724      0.76%      0.76% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect       558524      0.58%      1.34% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect       344575      0.36%      1.70% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond     90080378     93.83%     95.53% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond      4294839      4.47%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond          211      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total     96006255                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return        23785      0.08%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect       185294      0.64%      0.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect        13865      0.05%      0.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond     26893183     93.42%     94.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond      1670361      5.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond          211      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total     28786703                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect          132      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect           27      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond      4526404     97.84%     97.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond        99670      2.15%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total      4626233                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return       703939      1.05%      1.05% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect       373230      0.56%      1.60% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect       330710      0.49%      2.09% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond     63187195     94.00%     96.10% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond      2624478      3.90%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total     67219552                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect           64      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect           27      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond      4493858     98.47%     98.48% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond        69587      1.52%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total      4563536                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget     49297901     51.35%     51.35% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB     45636766     47.54%     98.88% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS       727723      0.76%     99.64% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect       343865      0.36%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total     96006255                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch      2207049     47.71%     47.71% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return      2419170     52.29%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total      4626219                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted        90080382                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken     40797251                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect         4626233                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss          432                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted      2373662                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted      2252571                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups           96006255                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates            2373635                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits              91549214                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.953576                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted           811                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups        344786                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits           343865                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            921                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return       727724      0.76%      0.76% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect       558524      0.58%      1.34% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect       344575      0.36%      1.70% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond     90080378     93.83%     95.53% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond      4294839      4.47%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond          211      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total     96006255                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return       727724     16.33%     16.33% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect          262      0.01%     16.33% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect       344575      7.73%     24.06% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond      3383949     75.92%     99.99% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond          316      0.01%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond          211      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total      4457041                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect          132      0.01%      0.01% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond      2273833     95.80%     95.80% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond        99670      4.20%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total      2373635                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect          132      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond      2273833     95.80%     95.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond        99670      4.20%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total      2373635                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups       344786                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits       343865                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses          921                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords           27                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords       344813                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes             926884                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops               926883                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes           222944                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used               703939                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct            703939                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct     33744659                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong     29442536                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect     50845279                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect      1009169                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect        67559                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect      6110745                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong      2294990                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong       426799                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong        27219                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong        90110                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit       539548                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit       329969                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2      2639199                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6      5498075                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9      3807413                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10      3889632                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11      4908659                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12      5895074                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13      4496070                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14      4728398                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15      3307664                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16      4316200                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17      1454391                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18      2304530                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19       666580                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20       937102                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21       456669                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22       691165                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24       641834                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26       706927                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28      1120078                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32      1172818                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36       937759                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0      6673391                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2      4758650                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6      7849604                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9      5099550                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10      4588594                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11      3939510                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12      5457427                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13      3567952                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14      3600998                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15      1377447                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16      1763521                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17       556765                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18      1019985                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19       358580                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20       608416                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21       268966                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22       486246                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24       479431                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26       518962                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28       947725                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32       654517                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.commitSquashedInsts     109365497                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls          1071                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.numCommittedDist::samples    380824135                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     1.769160                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     2.008607                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0     123381686     32.40%     32.40% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1      97146965     25.51%     57.91% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2      51268480     13.46%     71.37% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3      56099861     14.73%     86.10% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4      21108289      5.54%     91.64% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5       5752359      1.51%     93.16% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6       5521824      1.45%     94.61% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7       4927834      1.29%     95.90% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8      15616837      4.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total    380824135                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                       714                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls              703940                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass      1456454      0.22%      0.22% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu    451133296     66.96%     67.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult      1003191      0.15%     67.32% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv           35      0.00%     67.32% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd     34159681      5.07%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu       236810      0.04%     72.43% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     72.43% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     72.43% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc     10743571      1.59%     74.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     74.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     74.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     74.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     74.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd     24978743      3.71%     77.73% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.73% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp       155970      0.02%     77.76% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt     22548140      3.35%     81.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv         1212      0.00%     81.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult      4749744      0.70%     81.81% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.81% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.81% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt       329491      0.05%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead     68005831     10.09%     91.95% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite      6296412      0.93%     92.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead     31290117      4.64%     97.53% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite     16650239      2.47%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total    673738937                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples     15616837                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu12.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu12.commitStats0.numInsts          394777818                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps            673738937                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP    394777818                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP      673738937                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                1.004305                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.995713                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs        122242599                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts        150106379                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts       580635735                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts       99295948                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts      22946651                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass      1456454      0.22%      0.22% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu    451133296     66.96%     67.18% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult      1003191      0.15%     67.32% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv           35      0.00%     67.32% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd     34159681      5.07%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu       236810      0.04%     72.43% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     72.43% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0      0.00%     72.43% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc     10743571      1.59%     74.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     74.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0      0.00%     74.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     74.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd     24978743      3.71%     77.73% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.73% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp       155970      0.02%     77.76% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt     22548140      3.35%     81.10% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv         1212      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult      4749744      0.70%     81.81% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.81% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.81% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt       329491      0.05%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     81.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead     68005831     10.09%     91.95% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite      6296412      0.93%     92.88% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead     31290117      4.64%     97.53% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite     16650239      2.47%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total    673738937                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl     67219552                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl     66184903                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl      1034649                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl     63187195                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl      4032357                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall       703940                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn       703939                       # Class of control type instructions committed (Count)
system.cpu12.decode.idleCycles               54015914                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles           199707629                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 6545291                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles           131743096                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles              4461463                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved           38499556                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred              169685                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts            816239516                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts              110739                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts         728670358                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches       69763719                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts     106099337                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts     23528867                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          1.837861                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads    414427150                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites    415706230                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads    176024266                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites    124397434                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads    745320544                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites    438689074                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs       129628204                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads    276168040                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches         46708354                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                   321106367                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles               9256744                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles          255                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles          673                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                68260674                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes              748639                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples        396473393                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            2.421612                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.638131                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0              182834253     46.12%     46.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1               26192212      6.61%     52.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2               22311739      5.63%     58.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3               18031722      4.55%     62.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4               16299119      4.11%     67.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5               14828883      3.74%     70.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6              115975465     29.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total          396473393                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts           566007497                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           1.427591                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches         96006255                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.242148                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles     70737586                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                 4461463                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                 11187795                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                   5563                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts            783105638                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts            1021891                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts              117685860                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts              24261260                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                 669                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                   5531                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents         2166                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect      2353689                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect      2323148                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts            4676837                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit              727333804                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount             726476855                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst               509035778                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst               901790506                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      1.832328                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.564472                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                   1211013                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads              60807                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads              18389912                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                333                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation              2166                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores              1314609                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads             161170                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                 3294                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples         99295948                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean            3.666020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev           2.851279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9             96611518     97.30%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19            2562260      2.58%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29              39062      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39              22349      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49              12470      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59              11799      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69               8830      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79               7258      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89               4946      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99               4151      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109             2733      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119             1926      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129             1976      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139             1175      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149              713      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159              825      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169              819      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              378      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              271      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199               53      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209               31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219               70      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229               57      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239               36      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249               31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259               40      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269               31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279               29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289               14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299               14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows             83      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value            962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total           99295948                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses             106090100                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses              23542852                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                  743712                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    7045                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses              68260712                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     143                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean   6374933600                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value   6374933600                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value   6374933600                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON 196017035746                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED   6374933600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles              4461463                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles               99809521                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              11626227                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                91849899                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles           188726283                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts            804093411                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              492898                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents                  187                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.SQFullEvents             16728200                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.fullRegistersEvents       1774489                       # Number of times there has been no free registers (Count)
system.cpu12.rename.renamedOperands        1509500492                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                2773590642                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups              853131351                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups               189126587                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps          1236931800                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps              272568692                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts               360939607                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                     1148310536                       # The number of ROB reads (Count)
system.cpu12.rob.writes                    1581858387                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts              394777818                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                673738937                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                      474182811                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             1.000108                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             0.999892                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                     936143597                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                   3142                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                    975369498                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                66927                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined          129250149                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined       304907381                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved              1444                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples         474178125                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             2.056969                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.533633                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                93844800     19.79%     19.79% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                90084130     19.00%     38.79% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2               109841786     23.16%     61.95% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                94040571     19.83%     81.79% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                57567626     12.14%     93.93% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                20988441      4.43%     98.35% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                 6684136      1.41%     99.76% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  850522      0.18%     99.94% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                  276113      0.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total           474178125                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                 30792      1.87%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                  40      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead              1147569     69.51%     71.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite              151755      9.19%     80.57% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead          289423     17.53%     98.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          31277      1.89%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass      1851341      0.19%      0.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu    597189990     61.23%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult      1467449      0.15%     61.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv           49      0.00%     61.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd     45622688      4.68%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu       330297      0.03%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc     13503616      1.38%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     67.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd     30582741      3.14%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp       185473      0.02%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt     27477944      2.82%     73.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv         1501      0.00%     73.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult      5977895      0.61%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt       414966      0.04%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead    178037114     18.25%     92.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite      8719873      0.89%     93.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead     42977064      4.41%     97.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite     21029497      2.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total    975369498                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       2.056948                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                           1650856                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.001693                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads             2038671284                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites             855313017                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses     681460857                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads               387963620                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites              210086708                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses      187826296                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                 781032442                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                  194136571                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                11872121                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.TotalUntaints                   98291394                       # Total number of times a register went from tainted to untainted (Count)
system.cpu13.VPUntaints                      55122100                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu13.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu13.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu13.SL1Untaints                     41385940                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu13.DelayedSL1Untaints                450723                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu13.STLFwdUntaints                   1331769                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu13.STLBwdUntaints                       602                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu13.DelayedSTLFwdUntaints                  7                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu13.DelayedSTLBwdUntaints                253                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu13.SL1UntaintedHit                 44607713                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu13.SL1TaintedHit                   72031583                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu13.DelayedSL1UntaintedHit            866603                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu13.DelayedSL1TaintedHit              313095                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu13.SL1Miss                          3352396                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu13.DelayedSL1Miss                      7594                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu13.timesIdled                           603                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                          4686                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                   30309205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads    139837941                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores     29638409                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads      2674589                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores       204609                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return       929424      0.81%      0.81% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect       706612      0.62%      1.43% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect       434828      0.38%      1.81% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond    107073698     93.58%     95.39% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond      5272415      4.61%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond          253      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total    114417234                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return        44572      0.13%      0.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect       237642      0.69%      0.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect        18945      0.06%      0.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond     31882311     93.06%     93.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond      2074924      6.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond          253      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total     34258651                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect          133      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect           29      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond      5422483     97.51%     97.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond       138305      2.49%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total      5560950                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return       884852      1.10%      1.10% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect       468970      0.59%      1.69% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect       415883      0.52%      2.21% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond     75191387     93.80%     96.01% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond      3197491      3.99%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total     80158583                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect           64      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect           29      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond      5378509     98.25%     98.25% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond        95827      1.75%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total      5474429                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget     58253313     50.91%     50.91% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB     54800592     47.90%     98.81% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS       929423      0.81%     99.62% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect       433906      0.38%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total    114417234                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch      2612204     46.97%     46.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return      2948731     53.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total      5560935                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted       107073702                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken     48837988                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect         5560950                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss          509                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted      2844319                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted      2716631                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups          114417234                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates            2844290                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits             108957632                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.952283                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted           905                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups        435081                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits           433906                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses           1175                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return       929424      0.81%      0.81% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect       706612      0.62%      1.43% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect       434828      0.38%      1.81% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond    107073698     93.58%     95.39% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond      5272415      4.61%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond          253      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total    114417234                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return       929424     17.02%     17.02% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect          273      0.01%     17.03% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect       434828      7.96%     24.99% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond      4094486     75.00%     99.99% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond          334      0.01%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond          253      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total      5459602                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect          133      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond      2705852     95.13%     95.14% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond       138305      4.86%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total      2844290                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect          133      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond      2705852     95.13%     95.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond       138305      4.86%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total      2844290                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups       435081                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits       433906                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses         1175                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords           29                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords       435110                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes            1186012                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops              1186011                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes           301159                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used               884852                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct            884852                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct     39874255                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong     35317132                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect     60937610                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect      1189292                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect        82252                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect      6829400                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong      2732445                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong       507191                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong        33748                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong       109301                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit       664086                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit       391198                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2      3866913                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6      6682711                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9      4913810                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10      4210126                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11      5852118                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12      7132788                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13      5294419                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14      5665765                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15      3558448                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16      4846957                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17      1732183                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18      2178376                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19       826935                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20      1074487                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21       710635                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22      1040698                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24       802206                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26      1086408                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28      1115438                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32      1330447                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36      1444670                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0      8891601                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2      5478158                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6      9564064                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9      5715219                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10      5741241                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11      4909730                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12      6246075                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13      3745695                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14      4198912                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15      1441896                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16      2024230                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17      1205394                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18       838483                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19       547118                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20       603669                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21       500218                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22       658423                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24       327615                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26       950873                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28       759836                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32      1018088                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.commitSquashedInsts     129248465                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls          1698                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.numCommittedDist::samples    455641962                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     1.770901                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     2.014263                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0     147046454     32.27%     32.27% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1     117536752     25.80%     58.07% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2      60978472     13.38%     71.45% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3      66717286     14.64%     86.09% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4      25076122      5.50%     91.60% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5       6919488      1.52%     93.12% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6       6407234      1.41%     94.52% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7       5775528      1.27%     95.79% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8      19184626      4.21%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total    455641962                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                      1132                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls              884853                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass      1756837      0.22%      0.22% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu    539511646     66.86%     67.08% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult      1263711      0.16%     67.24% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv           49      0.00%     67.24% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd     41301887      5.12%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu       296988      0.04%     72.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     72.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc     13501602      1.67%     74.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd     29799451      3.69%     77.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp       184763      0.02%     77.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt     26739623      3.31%     81.10% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv         1501      0.00%     81.10% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.10% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult      5969616      0.74%     81.84% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.84% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.84% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt       414373      0.05%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     81.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead     81261579     10.07%     91.96% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite      7440121      0.92%     92.88% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead     36853059      4.57%     97.45% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite     20599784      2.55%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total    806896590                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples     19184626                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu13.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu13.commitStats0.numInsts          474131751                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps            806896590                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP    474131751                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP      806896590                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                1.000108                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                0.999892                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs        146154543                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts        181016504                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts       694805590                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts      118114638                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts      28039905                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass      1756837      0.22%      0.22% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu    539511646     66.86%     67.08% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult      1263711      0.16%     67.24% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv           49      0.00%     67.24% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd     41301887      5.12%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu       296988      0.04%     72.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0      0.00%     72.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc     13501602      1.67%     74.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd     29799451      3.69%     77.76% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp       184763      0.02%     77.78% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt     26739623      3.31%     81.10% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv         1501      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.10% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult      5969616      0.74%     81.84% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.84% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.84% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt       414373      0.05%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     81.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead     81261579     10.07%     91.96% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite      7440121      0.92%     92.88% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead     36853059      4.57%     97.45% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite     20599784      2.55%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total    806896590                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl     80158583                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl     78857848                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl      1300735                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl     75191387                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl      4967196                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall       884853                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn       884852                       # Class of control type instructions committed (Count)
system.cpu13.decode.idleCycles               64710121                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles           238716988                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 8012954                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles           157406786                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles              5331276                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved           46192472                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred              237794                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts            975848441                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts              149952                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts         871869960                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches       83195822                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts     126117295                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts     28759058                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          1.838679                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads    495275973                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites    495094222                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads    212627874                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites    149449416                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads    890702503                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites    524408565                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs       154876353                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads    329502123                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches         56163921                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                   383463880                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles              11127416                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles          353                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles         1004                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                82162643                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes              925303                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples        474178125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            2.420220                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.635515                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0              218480027     46.08%     46.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1               31258902      6.59%     52.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2               26841760      5.66%     58.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3               21969079      4.63%     62.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4               19586871      4.13%     67.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5               17830476      3.76%     70.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6              138211010     29.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total          474178125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts           677985768                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           1.429798                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches        114417234                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.241294                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles     85149025                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                 5331276                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                 13204901                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                   8826                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts            936146739                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts            1255767                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts              139837941                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts              29638409                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                1049                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                   8806                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents         2857                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect      2834355                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect      2748105                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts            5582460                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit              870281324                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount             869287153                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst               607608915                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst              1075715745                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      1.833232                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.564842                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                   1439652                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads              66744                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads              21723303                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                304                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation              2857                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores              1598504                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads             205265                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                 4628                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples        118114638                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean            3.664012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev           2.751408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9            114979279     97.35%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19            2994221      2.54%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29              49848      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39              26305      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49              14549      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59              13369      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69               9544      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79               6963      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89               4761      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99               3834      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109             2877      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119             2035      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129             1597      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139             1446      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149              919      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159             1069      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169              993      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              583      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              231      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199               54      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209               20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219               34      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229               21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239               15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249               13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259               12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269               11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows             25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value            776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total          118114638                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses             126104054                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses              28778365                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                  863671                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                   10669                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses              82162697                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                     140                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean   8298635600                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value   8298635600                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value   8298635600                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON 194093333746                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED   8298635600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles              5331276                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles              119470368                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles              13790726                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles               109907948                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles           225677807                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts            961284312                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              695614                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents                  647                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.SQFullEvents             20161368                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents       2391384                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands        1798281079                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                3308306937                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups             1017844542                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups               228459389                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps          1477187774                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps              321093305                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts               431923190                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                     1372600818                       # The number of ROB reads (Count)
system.cpu13.rob.writes                    1890826554                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts              474131751                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                806896590                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                         361261                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             0.998019                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             1.001985                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                        712919                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                   2749                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                       753062                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                  521                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              37641                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           59595                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved               817                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples            345664                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             2.178595                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.702070                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                   72081     20.85%     20.85% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                   60768     17.58%     38.43% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                   71893     20.80%     59.23% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                   62792     18.17%     77.40% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                   47134     13.64%     91.03% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                   20667      5.98%     97.01% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                    6120      1.77%     98.78% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                    2131      0.62%     99.40% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    2078      0.60%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total              345664                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  1023     13.62%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%     13.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                 4428     58.94%     72.55% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                1497     19.93%     92.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead              95      1.26%     93.74% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite            470      6.26%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass         7308      0.97%      0.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu       543307     72.15%     73.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult         1387      0.18%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv           15      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd         2138      0.28%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu         2445      0.32%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     73.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt         2114      0.28%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         5485      0.73%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt          643      0.09%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     75.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       117121     15.55%     90.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        59184      7.86%     98.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead         7792      1.03%     99.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite         4123      0.55%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total       753062                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       2.084537                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                              7513                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.009977                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                1805518                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                730736                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses        679119                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                   54304                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                  22759                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses          21763                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                    725851                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                      27416                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                    2458                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.TotalUntaints                      47173                       # Total number of times a register went from tainted to untainted (Count)
system.cpu14.VPUntaints                         20704                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu14.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu14.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu14.SL1Untaints                        21987                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu14.DelayedSL1Untaints                  1519                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu14.STLFwdUntaints                      2860                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu14.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu14.DelayedSTLFwdUntaints                 84                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu14.DelayedSTLBwdUntaints                 19                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu14.SL1UntaintedHit                    23533                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu14.SL1TaintedHit                      40050                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu14.DelayedSL1UntaintedHit              1704                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu14.DelayedSL1TaintedHit                 976                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu14.SL1Miss                             4249                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu14.DelayedSL1Miss                        45                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu14.timesIdled                           222                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                         15597                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                  504142949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads        84980                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores        58270                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        10002                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores         6593                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return         7410      8.88%      8.88% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect         6590      7.89%     16.77% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect          874      1.05%     17.82% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond        60616     72.61%     90.43% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond         5703      6.83%     97.26% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%     97.26% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond         2286      2.74%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total        83481                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            2      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return          797      8.65%      8.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect          765      8.30%     16.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect           85      0.92%     17.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond         6851     74.37%     92.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond          618      6.71%     98.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%     98.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond           94      1.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total         9212                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            1      0.08%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect          175     13.13%     13.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect           29      2.18%     15.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond          972     72.92%     88.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond          101      7.58%     95.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     95.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond           55      4.13%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total         1333                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return         6613      8.90%      8.90% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect         5825      7.84%     16.75% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect          789      1.06%     17.81% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond        53765     72.39%     90.20% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond         5085      6.85%     97.05% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%     97.05% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond         2192      2.95%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total        74269                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect          101      8.67%      8.67% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect           29      2.49%     11.16% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond          933     80.09%     91.24% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond           47      4.03%     95.28% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.28% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond           55      4.72%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total         1165                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget        37384     44.78%     44.78% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB        35698     42.76%     87.54% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS         7409      8.88%     96.42% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect         2990      3.58%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total        83481                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch          984     74.60%     74.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return          321     24.34%     98.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            1      0.08%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect           13      0.99%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total         1319                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted           60618                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken        24088                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect            1333                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss          367                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted         1014                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted          319                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups              83481                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates                929                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                 43639                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.522742                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted           614                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups          3160                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits             2990                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            170                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return         7410      8.88%      8.88% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect         6590      7.89%     16.77% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect          874      1.05%     17.82% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond        60616     72.61%     90.43% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond         5703      6.83%     97.26% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%     97.26% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond         2286      2.74%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total        83481                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            2      0.01%      0.01% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return         6996     17.56%     17.56% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect          265      0.67%     18.23% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect          874      2.19%     20.42% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond        29201     73.29%     93.72% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond          218      0.55%     94.26% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%     94.26% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond         2286      5.74%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total        39842                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect          175     18.84%     18.84% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%     18.84% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond          653     70.29%     89.13% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond          101     10.87%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total          929                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect          175     18.84%     18.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%     18.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond          653     70.29%     89.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond          101     10.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total          929                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups         3160                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits         2990                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses          170                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords           84                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords         3244                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes               8261                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                 8260                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes             1647                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                 6613                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct              6613                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct        32109                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong        21656                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect         9985                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect          375                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect          116                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect        42383                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong          255                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong          171                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong           27                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong          406                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit           67                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit           68                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2          963                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6         4319                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9          579                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10          444                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11           53                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12          132                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13         1879                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14          374                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15          331                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16          305                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17          158                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18          120                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19          101                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20           67                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21          114                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22          110                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24          286                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26          161                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28          133                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32          144                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36           13                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0         1603                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2         3778                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6          972                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9         1853                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10          414                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11          179                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12          393                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13          331                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14          149                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15          113                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16           46                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17           99                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18           39                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19          229                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20           56                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21           70                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22          113                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24          107                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26           94                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28          136                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32           12                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.commitSquashedInsts         36516                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls          1932                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.numCommittedDist::samples       340391                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     1.991906                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     2.272386                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0        118831     34.91%     34.91% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1         62989     18.50%     53.42% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2         47524     13.96%     67.38% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3         48538     14.26%     81.64% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4         18390      5.40%     87.04% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5         11364      3.34%     90.38% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6          7162      2.10%     92.48% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7          3720      1.09%     93.57% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8         21873      6.43%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total       340391                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                      1288                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                6614                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass         6741      0.99%      0.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu       522206     77.02%     78.01% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult         1386      0.20%     78.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            7      0.00%     78.22% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd         2042      0.30%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu         2434      0.36%     78.88% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt         2112      0.31%     79.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc         5434      0.80%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt          640      0.09%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead        77104     11.37%     91.46% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        51169      7.55%     99.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead         2738      0.40%     99.41% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite         4014      0.59%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total       678027                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples        21873                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu14.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu14.commitStats0.numInsts             361978                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps               678027                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP       361978                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP         678027                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                0.998019                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                1.001985                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs           135025                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts            21501                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts          657121                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts          79842                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts         55183                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass         6741      0.99%      0.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu       522206     77.02%     78.01% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult         1386      0.20%     78.22% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            7      0.00%     78.22% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd         2042      0.30%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0      0.00%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0      0.00%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu         2434      0.36%     78.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt         2112      0.31%     79.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc         5434      0.80%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.99% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt          640      0.09%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     80.09% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead        77104     11.37%     91.46% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite        51169      7.55%     99.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead         2738      0.40%     99.41% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite         4014      0.59%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total       678027                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl        74269                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl        64675                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl         9594                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl        53765                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl        20504                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall         6614                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn         6613                       # Class of control type instructions committed (Count)
system.cpu14.decode.idleCycles                  54378                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles              168033                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                    3893                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              118008                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                 1352                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved              34272                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                 280                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts               724153                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 369                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts            701855                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches          75776                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts         82274                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts        56318                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          1.942792                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads       342762                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites       358921                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads        30539                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites        15669                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads       764005                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites       496513                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs          138592                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads       289398                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches            46097                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                      270733                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                  3258                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.tlbCycles                       21                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu14.fetch.miscStallCycles                122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         1705                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                   59215                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                 409                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples           345664                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            2.196815                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.561083                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                 172747     49.98%     49.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                  21419      6.20%     56.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                  16145      4.67%     60.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                  19462      5.63%     66.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                  15543      4.50%     70.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  16995      4.92%     75.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  83353     24.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total             345664                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts              404688                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           1.120209                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches            83481                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.231082                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles        71454                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                    1352                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                     3921                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      6                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts               715668                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                845                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                  84980                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                 58270                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                 918                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      6                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents          186                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          349                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          916                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts               1265                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                 701231                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                700882                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                  409751                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                  689426                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      1.940099                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.594336                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                      6744                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                 38                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                  5138                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                 10                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation               186                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                 3087                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                166                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples            79842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean            4.015155                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev           7.051377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9                77354     96.88%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                774      0.97%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                928      1.16%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                274      0.34%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                388      0.49%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 23      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 27      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 14      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 12      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                  7      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109                1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119                1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129                7      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139                4      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149                1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159                1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179                3      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189                4      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209                1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219                5      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229                1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239                1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249                1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259                4      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269                2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows              1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value            812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total              79842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                 82669                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                 56376                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                     111                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                      35                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                 59398                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                     270                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions            32                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean  12364420325                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::stdev 14563322045.819874                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value    517463200                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value  46132968000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON   4561244146                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED 197830725200                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                 1352                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                  95063                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                  4418                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles            4                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                   81166                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles              163661                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts               720905                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                 100                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.SQFullEvents                 1617                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.fullRegistersEvents          3446                       # Number of times there has been no free registers (Count)
system.cpu14.rename.renamedOperands           1161096                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                   2330366                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                 790782                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                   30963                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps             1096796                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  64300                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 1                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                  319675                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                        1032372                       # The number of ROB reads (Count)
system.cpu14.rob.writes                       1434362                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                 361978                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                   678027                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu15.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu15.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu15.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu15.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu15.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu15.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu15.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu15.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu15.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu15.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu15.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu15.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu15.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu15.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu15.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu15.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu15.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu15.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                        47630677                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.928383                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              1.077141                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      138559088                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    3166                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     118965583                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                 60610                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            55976807                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined        151067147                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved               1744                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           47614633                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.498509                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.175702                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 13510435     28.37%     28.37% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  4432217      9.31%     37.68% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  7262154     15.25%     52.94% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  6706823     14.09%     67.02% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  6452137     13.55%     80.57% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  4654552      9.78%     90.35% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  2236539      4.70%     95.04% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1490161      3.13%     98.17% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                   869615      1.83%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             47614633                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                 166608      4.91%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      4.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                  5614      0.17%      5.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      5.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      5.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                 5803      0.17%      5.25% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      5.25% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      5.25% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%      5.25% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      5.25% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      5.25% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      5.25% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      5.25% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd             1926      0.06%      5.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      5.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      5.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      5.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv             1595      0.05%      5.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      5.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult           42600      1.26%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead               1177235     34.70%     41.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               875275     25.80%     67.11% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          1057206     31.17%     98.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           58391      1.72%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      1377346      1.16%      1.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     67301818     56.57%     57.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult          249      0.00%     57.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv           42      0.00%     57.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      2251729      1.89%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     59.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd       100726      0.08%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      3483766      2.93%     62.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     62.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt       221584      0.19%     62.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc      2589677      2.18%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      4163344      3.50%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt      1837639      1.54%     70.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv       569075      0.48%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      3277494      2.75%     73.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt       110776      0.09%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead     17596190     14.79%     88.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      3312201      2.78%     90.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      6399467      5.38%     96.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      4372460      3.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     118965583                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        2.497667                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            3392253                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.028515                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               223505116                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites              160546757                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       75455133                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 65493546                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                33992714                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        29360359                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   87662975                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    33317515                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                  2398632                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.TotalUntaints                     5414944                       # Total number of times a register went from tainted to untainted (Count)
system.cpu2.VPUntaints                        4090633                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu2.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu2.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu2.SL1Untaints                       1300686                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu2.DelayedSL1Untaints                    293                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu2.STLFwdUntaints                      23241                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu2.STLBwdUntaints                         75                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu2.DelayedSTLFwdUntaints                  14                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu2.DelayedSTLBwdUntaints                   2                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu2.SL1UntaintedHit                   1692329                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu2.SL1TaintedHit                     8454887                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu2.DelayedSL1UntaintedHit             122510                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu2.DelayedSL1TaintedHit               164419                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu2.SL1Miss                           2607553                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu2.DelayedSL1Miss                      76447                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu2.timesIdled                            697                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          16044                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    41986053                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads      20956634                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      5557454                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       504800                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       833959                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return       228905      1.45%      1.45% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect       408464      2.59%      4.04% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect           13      0.00%      4.04% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond     14243294     90.25%     94.29% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond       553383      3.51%     97.79% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     97.79% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond       348103      2.21%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total      15782166                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return         6777      0.07%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect       186337      1.83%      1.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect           11      0.00%      1.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond      9668318     95.18%     97.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond       169945      1.67%     98.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     98.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond       126551      1.25%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total     10157943                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          118      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            2      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond       817116     99.97%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond          104      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond           12      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total       817352                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return       222128      3.95%      3.95% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect       222127      3.95%      7.90% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            2      0.00%      7.90% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond      4574976     81.34%     89.24% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond       383438      6.82%     96.06% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     96.06% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond       221552      3.94%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total      5624223                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           48      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond       817008     99.99%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           46      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond           12      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total       817116                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget      4438727     28.12%     28.12% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB     10766695     68.22%     96.35% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS       228904      1.45%     97.80% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect       347840      2.20%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total     15782166                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch       213517     26.12%     26.12% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return       603818     73.88%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total       817335                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted         14243298                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken      9805715                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect           817352                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           227                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted       213568                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted       603784                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups            15782166                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates              213554                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits               14308010                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.906594                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            403                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups         348116                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits            347840                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             276                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return       228905      1.45%      1.45% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect       408464      2.59%      4.04% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect           13      0.00%      4.04% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond     14243294     90.25%     94.29% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond       553383      3.51%     97.79% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     97.79% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond       348103      2.21%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total     15782166                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return       228905     15.53%     15.53% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          172      0.01%     15.54% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect           13      0.00%     15.54% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond       896840     60.84%     76.38% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          119      0.01%     76.39% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     76.39% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond       348103     23.61%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total      1474156                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          118      0.06%      0.06% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond       213332     99.90%     99.95% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond          104      0.05%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total       213554                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          118      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond       213332     99.90%     99.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond          104      0.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total       213554                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups       348116                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits       347840                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses          276                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords           14                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords       348130                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used        99987                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct        99567                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong          420                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes              415254                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                415253                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes            193125                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                222128                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct             222128                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct      2321616                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong      2253360                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect      2132377                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect       254330                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect         3331                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect      1138307                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong       386262                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong       138165                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong          884                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong         1297                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit        42730                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit        96635                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2        36862                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6       249153                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9       135216                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10       182248                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11       302788                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12       447270                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13       283475                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14       315061                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15       201375                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16       248165                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17       108736                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18       128213                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19        51969                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20        56638                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21        18225                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22        25862                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24        13708                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26        10147                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28         6762                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32        25141                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36        64120                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0       254479                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2       239365                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6       284433                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9       362904                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10       282122                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11       348641                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12       349498                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13       183421                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14       220210                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15        83187                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16        92513                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17        34309                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18        34920                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19        14112                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20        38825                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21         8680                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22        26965                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24         5106                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26        23035                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28        24409                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts       55962290                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls           1422                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.numCommittedDist::samples     40267991                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.050896                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.552957                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       15792818     39.22%     39.22% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        7912451     19.65%     58.87% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        3496389      8.68%     67.55% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        4912145     12.20%     79.75% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        1706806      4.24%     83.99% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        1013195      2.52%     86.50% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         817006      2.03%     88.53% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         788900      1.96%     90.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        3828281      9.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     40267991                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        948                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls               222129                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass       931976      1.13%      1.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     47123475     57.06%     58.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult          192      0.00%     58.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv           42      0.00%     58.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1993660      2.41%     60.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     60.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     60.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     60.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     60.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     60.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     60.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd        98304      0.12%     60.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      2817662      3.41%     64.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     64.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt       221570      0.27%     64.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc      2388021      2.89%     67.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     67.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     67.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     67.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     67.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      4041458      4.89%     72.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt      1703650      2.06%     74.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv       516221      0.63%     74.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      3137189      3.80%     78.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt       110773      0.13%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      7457356      9.03%     87.84% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite      2292265      2.78%     90.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      5743537      6.95%     97.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2008096      2.43%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     82585447                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      3828281                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu2.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu2.commitStats0.numInsts            51304965                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              82585447                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP      51304965                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP        82585447                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.928383                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 1.077141                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs          17501254                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts          27510998                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         63175750                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts        13200893                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts        4300361                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass       931976      1.13%      1.13% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu     47123475     57.06%     58.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult          192      0.00%     58.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv           42      0.00%     58.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd      1993660      2.41%     60.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     60.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     60.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     60.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     60.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     60.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd        98304      0.12%     60.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      2817662      3.41%     64.13% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     64.13% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt       221570      0.27%     64.40% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc      2388021      2.89%     67.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd      4041458      4.89%     72.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt      1703650      2.06%     74.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv       516221      0.63%     74.88% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.88% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult      3137189      3.80%     78.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt       110773      0.13%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     78.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead      7457356      9.03%     87.84% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite      2292265      2.78%     90.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      5743537      6.95%     97.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite      2008096      2.43%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     82585447                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl      5624223                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl      5180541                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       443682                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl      4574976                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl      1049247                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       222129                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       222128                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                 6895940                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             10499140                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                 27449542                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1951695                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                818316                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             9995257                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  244                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             149254832                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 1108                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts          104937703                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches         6247683                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts       14181449                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       4762340                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           2.203154                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads      37878552                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites     33577049                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads      46771464                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites     26091111                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads     84985518                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites     60319135                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs         18943789                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads     40694592                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches          11343439                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     40059745                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                1637108                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 228                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         1904                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles          980                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                  6492072                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes               107390                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          47614633                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             3.274929                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.654662                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                12622285     26.51%     26.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 7292061     15.31%     41.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 1369059      2.88%     44.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 2491858      5.23%     49.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 1747708      3.67%     53.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                 1112036      2.34%     55.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                20979626     44.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            47614633                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts            101662383                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            2.134389                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          15782166                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.331345                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles      6733222                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   818316                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   6807123                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                   43484                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             138562254                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts               45515                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                20956634                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                5557454                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                 1061                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                       54                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                   43369                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           420                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect        627446                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect       219763                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              847209                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               104849499                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              104815492                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 79886723                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                134944950                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.200588                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.591995                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                     234533                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads               20548                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                7755741                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  85                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                420                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores               1257093                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   166                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples          13200893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             3.832764                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            6.544979                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9              12677958     96.04%     96.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              401646      3.04%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               54649      0.41%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                7462      0.06%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               30511      0.23%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               12898      0.10%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                4917      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                1630      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                1451      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                1545      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109               925      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               381      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               173      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               115      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               124      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                62      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                40      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179                52      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189                28      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               213      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               790      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               408      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               134      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               163      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               491      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               544      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               349      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               178      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               117      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               177      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows             762      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total            13200893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               14193623                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                4774815                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                    41273                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     9866                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                6492486                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      606                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             12                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean   1422559670                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 178705142.738596                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value   1189517238                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   1671202134                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 193856611326                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   8535358020                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                818316                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 7912847                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                6904786                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 27887052                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              4091632                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             145914135                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                   98                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 19035                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.SQFullEvents               2331889                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents        1028846                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands          221450199                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  460625380                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups               146421003                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 49479453                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            122838732                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                98611467                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  6175584                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       174978503                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      284442134                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                51304965                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  82585447                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        40105131                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              0.930490                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              1.074703                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      117036703                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    2919                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     100044599                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                 51504                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            47714860                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined        129932028                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved               1737                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           40095690                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.495146                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.177292                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 11399566     28.43%     28.43% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3734402      9.31%     37.74% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  6132974     15.30%     53.04% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  5700140     14.22%     67.26% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  5318642     13.26%     80.52% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  3936120      9.82%     90.34% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  1870093      4.66%     95.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1261921      3.15%     98.15% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   741832      1.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             40095690                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                 140074      5.18%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      5.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                  4883      0.18%      5.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      5.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      5.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                 5015      0.19%      5.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      5.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd             1761      0.07%      5.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      5.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      5.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      5.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv             1412      0.05%      5.67% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      5.67% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult           34426      1.27%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                953895     35.29%     42.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               694597     25.70%     67.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead           834651     30.88%     98.81% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           32191      1.19%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      1125136      1.12%      1.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     56824810     56.80%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult          221      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv           35      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1869177      1.87%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd        84368      0.08%     59.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      2865727      2.86%     62.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     62.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt       185704      0.19%     62.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc      2166835      2.17%     65.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     65.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     65.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     65.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     65.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      3485635      3.48%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt      1534171      1.53%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv       474952      0.47%     70.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      2741271      2.74%     73.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt        92834      0.09%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead     14835805     14.83%     88.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      2736518      2.74%     90.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      5364615      5.36%     96.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      3656785      3.66%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     100044599                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        2.494559                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            2702905                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.027017                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               188326113                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              136774297                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       63613640                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 54613184                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                27980507                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        24483195                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   73871387                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    27750981                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                  1970533                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.TotalUntaints                     4603084                       # Total number of times a register went from tainted to untainted (Count)
system.cpu3.VPUntaints                        3454649                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu3.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu3.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu3.SL1Untaints                       1127847                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu3.DelayedSL1Untaints                    256                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu3.STLFwdUntaints                      20241                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu3.STLBwdUntaints                         64                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu3.DelayedSTLFwdUntaints                  26                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu3.DelayedSTLBwdUntaints                   1                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu3.SL1UntaintedHit                   1452573                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu3.SL1TaintedHit                     7008065                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu3.DelayedSL1UntaintedHit             105193                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu3.DelayedSL1TaintedHit               139118                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu3.SL1Miss                           2188972                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu3.DelayedSL1Miss                      61094                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu3.timesIdled                            552                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           9441                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    41552821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads      17680924                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      4571708                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       415488                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       642680                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return       191326      1.43%      1.43% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect       322879      2.41%      3.84% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            7      0.00%      3.84% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond     12149856     90.67%     94.51% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond       452297      3.38%     97.89% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     97.89% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond       283214      2.11%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total      13399583                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return         5155      0.06%      0.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect       136709      1.58%      1.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            5      0.00%      1.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond      8279005     95.73%     97.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond       129748      1.50%     98.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     98.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond        97543      1.13%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total      8648169                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect          121      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            2      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond       675803     99.97%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           96      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond           13      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total       676035                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return       186171      3.92%      3.92% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect       186170      3.92%      7.84% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            2      0.00%      7.84% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond      3870851     81.47%     89.30% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond       322549      6.79%     96.09% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     96.09% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond       185671      3.91%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total      4751414                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           43      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond       675653     99.99%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond           32      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond           11      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total       675741                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget      3711742     27.70%     27.70% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB      9213749     68.76%     96.46% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS       191325      1.43%     97.89% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect       282767      2.11%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total     13399583                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch       174482     25.81%     25.81% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return       501538     74.19%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total       676020                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted         12149860                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken      8439528                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect           676035                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           233                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted       174520                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted       501515                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups            13399583                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates              174505                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits               12142043                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.906151                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            401                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups         283221                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits            282767                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             454                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return       191326      1.43%      1.43% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect       322879      2.41%      3.84% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            7      0.00%      3.84% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond     12149856     90.67%     94.51% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond       452297      3.38%     97.89% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     97.89% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond       283214      2.11%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total     13399583                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return       191326     15.21%     15.21% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          192      0.02%     15.23% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            7      0.00%     15.23% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond       782678     62.24%     77.47% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          119      0.01%     77.48% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     77.48% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond       283214     22.52%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total      1257540                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect          121      0.07%      0.07% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      0.07% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond       174288     99.88%     99.94% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           96      0.06%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total       174505                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect          121      0.07%      0.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond       174288     99.88%     99.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           96      0.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total       174505                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups       283221                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits       282767                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses          454                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords           15                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords       283236                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used       153496                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct       152081                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong         1415                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes              328041                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                328040                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes            141869                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                186171                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct             186171                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct      1949034                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong      1921817                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect      1705023                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect       216856                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect         3307                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect      1017146                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong       331346                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong       114920                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong         1108                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong         1354                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit        32727                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit        83063                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2        29004                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6       177863                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9       136442                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10       106064                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11       297099                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12       346848                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13       233830                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14       252957                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15       147852                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16       182263                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17        69078                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18        90104                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19        42160                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20        50626                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21        21764                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22        18681                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24        31261                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26        36514                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28        38567                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32        27975                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36        31193                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0       175229                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2       142710                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6       249197                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9       291443                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10       297892                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11       274969                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12       259802                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13       145942                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14       144196                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15        65505                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16        75530                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17        25709                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18        31832                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19        18965                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20        22070                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21        18303                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22        22003                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24        44038                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26        42957                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28        13875                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32         5978                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts       47699818                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls           1182                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.numCommittedDist::samples     33841374                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     2.048521                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.550283                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       13296692     39.29%     39.29% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        6616791     19.55%     58.84% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        2919684      8.63%     67.47% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        4188705     12.38%     79.85% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        1412151      4.17%     84.02% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         858528      2.54%     86.56% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         689754      2.04%     88.60% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         649832      1.92%     90.52% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        3209237      9.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     33841374                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        788                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls               186172                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass       778754      1.12%      1.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     39652190     57.20%     58.32% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult          160      0.00%     58.32% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv           35      0.00%     58.32% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1667687      2.41%     60.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd        81920      0.12%     60.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      2357998      3.40%     64.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt       185686      0.27%     64.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc      1997396      2.88%     67.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     67.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     67.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     67.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     67.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      3384282      4.88%     72.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.28% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt      1424683      2.06%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv       431230      0.62%     74.95% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      2626337      3.79%     78.74% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.74% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.74% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt        92833      0.13%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      6282850      9.06%     87.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite      1912328      2.76%     90.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      4806510      6.93%     97.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1641883      2.37%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     69324762                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      3209237                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu3.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu3.commitStats0.numInsts            43101091                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              69324762                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP      43101091                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP        69324762                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 0.930490                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 1.074703                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs          14643571                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts          22984511                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         53084277                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts        11089360                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts        3554211                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass       778754      1.12%      1.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu     39652190     57.20%     58.32% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult          160      0.00%     58.32% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv           35      0.00%     58.32% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd      1667687      2.41%     60.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd        81920      0.12%     60.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      2357998      3.40%     64.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     64.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt       185686      0.27%     64.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc      1997396      2.88%     67.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     67.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     67.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     67.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.40% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd      3384282      4.88%     72.28% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.28% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.28% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt      1424683      2.06%     74.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv       431230      0.62%     74.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult      2626337      3.79%     78.74% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.74% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.74% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt        92833      0.13%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead      6282850      9.06%     87.94% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite      1912328      2.76%     90.70% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead      4806510      6.93%     97.63% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite      1641883      2.37%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     69324762                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl      4751414                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl      4379570                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       371844                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl      3870851                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       880563                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       186172                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       186171                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                 5697366                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              8851929                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 23251529                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1617872                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                676994                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             8568097                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  238                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             125965803                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 1015                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts           88187822                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches         5263032                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts       11863163                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts       3933295                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           2.198916                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads      31883486                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites     28228028                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads      39029157                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites     21766617                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads     71178645                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites     50908292                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs         15796458                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads     34219600                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches           9687841                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     33893185                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                1354442                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 273                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         2174                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles         1757                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                  5331937                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                82236                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          40095690                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             3.280995                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.654142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                10499746     26.19%     26.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 6306953     15.73%     41.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 1128100      2.81%     44.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 2045995      5.10%     49.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 1457404      3.63%     53.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  921947      2.30%     55.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                17735545     44.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            40095690                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts             85957752                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            2.143311                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches          13399583                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.334111                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles      5521080                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   676994                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   5801259                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                   43729                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             117039622                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts               40476                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                17680924                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                4571708                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  981                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                       32                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                   43638                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           328                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect        523359                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect       178041                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              701400                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                88124450                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               88096835                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 67260375                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                113572324                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.196647                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.592225                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                     198280                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads               19185                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                6591564                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  72                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                328                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores               1017497                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   270                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          11089360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             3.862645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            6.389309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              10622919     95.79%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              359047      3.24%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               49866      0.45%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                7128      0.06%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               24420      0.22%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               11353      0.10%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                4731      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                1772      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                1175      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                1447      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109              1081      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               523      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               223      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               166      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               146      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                96      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                52      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179                36      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189                17      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                94      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               728      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               424      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               115      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               160      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               460      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               454      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               232      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                77      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                58      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                80      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows             280      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1255                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            11089360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               11873135                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                3943727                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                    33716                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                    10335                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                5332586                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      826                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             12                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean   1401103207                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 721223859.109532                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value    253289526                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value   2499978432                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 193985350104                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   8406619242                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                676994                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 6538764                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                5898294                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 23604467                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              3377171                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             123180827                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                   91                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 18972                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.SQFullEvents               1898589                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents         858646                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands          187447520                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  389467379                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               123978362                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 40981140                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            103132284                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                84315236                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  5157315                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       147647890                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      240303517                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                43101091                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  69324762                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        39330403                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              0.916734                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              1.090829                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                      115414741                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                    2469                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      98878104                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                 46791                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            46320917                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined        124869388                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved               1362                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           39320865                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              2.514647                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             2.173757                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 10895678     27.71%     27.71% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3798275      9.66%     37.37% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  6017454     15.30%     52.67% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  5648496     14.37%     67.04% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  5263979     13.39%     80.43% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  3870548      9.84%     90.27% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  1835009      4.67%     94.94% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1250685      3.18%     98.12% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                   740741      1.88%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             39320865                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                 137053      5.29%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      5.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                  4522      0.17%      5.46% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      5.46% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      5.46% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                 4587      0.18%      5.64% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      5.64% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      5.64% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%      5.64% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      5.64% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      5.64% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      5.64% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      5.64% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd             1658      0.06%      5.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      5.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      5.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%      5.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv             1389      0.05%      5.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      5.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult           37732      1.46%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%      7.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                906307     34.96%     42.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               660950     25.50%     67.67% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead           817696     31.54%     99.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           20534      0.79%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      1141780      1.15%      1.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     56092332     56.73%     57.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult          211      0.00%     57.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv           35      0.00%     57.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      1867858      1.89%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     59.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd        83530      0.08%     59.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      2911459      2.94%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt       185188      0.19%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc      2161882      2.19%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      3481906      3.52%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt      1535540      1.55%     70.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv       476856      0.48%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      2749383      2.78%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt        92578      0.09%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead     14411252     14.57%     88.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite      2753759      2.79%     90.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      5434123      5.50%     96.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      3498432      3.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      98878104                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        2.514037                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            2592428                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.026218                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               185244405                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              133389467                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       62886838                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 54471887                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                28349064                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        24585293                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   72660126                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    27668626                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                  2002271                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.TotalUntaints                     4984014                       # Total number of times a register went from tainted to untainted (Count)
system.cpu4.VPUntaints                        3407359                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu4.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu4.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu4.SL1Untaints                       1558064                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu4.DelayedSL1Untaints                    265                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu4.STLFwdUntaints                      18271                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu4.STLBwdUntaints                         35                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu4.DelayedSTLFwdUntaints                  20                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu4.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu4.SL1UntaintedHit                   1888849                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu4.SL1TaintedHit                     6538385                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu4.DelayedSL1UntaintedHit              99850                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu4.DelayedSL1TaintedHit               131975                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu4.SL1Miss                           2196205                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu4.DelayedSL1Miss                      80518                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu4.timesIdled                            571                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           9538                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                    45816820                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads      17455313                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      4687715                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       428773                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       644990                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return       190173      1.44%      1.44% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect       341434      2.59%      4.04% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect            7      0.00%      4.04% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond     11868654     90.17%     94.21% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond       470425      3.57%     97.78% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     97.78% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond       292094      2.22%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total      13162791                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return         4528      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect       155790      1.84%      1.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect            5      0.00%      1.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond      8033664     95.12%     97.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond       144959      1.72%     98.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     98.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond       106933      1.27%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total      8445883                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect          112      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            2      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond       681594     99.97%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond          100      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond           12      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total       681820                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return       185645      3.94%      3.94% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect       185644      3.94%      7.87% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            2      0.00%      7.87% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond      3834990     81.30%     89.17% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond       325466      6.90%     96.07% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     96.07% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond       185161      3.93%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total      4716908                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           42      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond       681458     99.99%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond           37      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond           12      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total       681551                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget      3642060     27.67%     27.67% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB      9038517     68.67%     96.34% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS       190172      1.44%     97.78% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect       292042      2.22%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total     13162791                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch       179679     26.35%     26.35% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return       502125     73.65%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total       681804                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted         11868658                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken      8227468                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect           681820                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           210                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted       179732                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted       502088                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups            13162791                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates              179718                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits               11917172                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.905368                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted            375                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups         292101                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits            292042                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses              59                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return       190173      1.44%      1.44% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect       341434      2.59%      4.04% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect            7      0.00%      4.04% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond     11868654     90.17%     94.21% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond       470425      3.57%     97.78% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     97.78% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond       292094      2.22%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total     13162791                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return       190173     15.27%     15.27% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          190      0.02%     15.28% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect            7      0.00%     15.28% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond       763038     61.26%     76.54% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          113      0.01%     76.55% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     76.55% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond       292094     23.45%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total      1245619                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect          112      0.06%      0.06% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond       179506     99.88%     99.94% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond          100      0.06%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total       179718                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect          112      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond       179506     99.88%     99.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond          100      0.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total       179718                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups       292101                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits       292042                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses           59                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords           14                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords       292115                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used       144777                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct       144732                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong           45                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes              345969                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                345968                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes            160323                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                185645                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct             185645                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct      1945344                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong      1889646                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect      1677360                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect       205916                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect         2886                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect      1018648                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong       336377                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong       108654                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong          719                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong         1225                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit        38036                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit        75186                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2        85200                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6       130103                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9       119689                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10       114792                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11       364580                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12       257657                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13       246678                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14       262338                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15       161635                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16       206051                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17        84707                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18       102268                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19        44681                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20        30774                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21         7793                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22        10485                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24         4377                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26         9894                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28        36378                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32        47748                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36          479                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0       215313                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2       153208                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6       270222                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9       292473                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10       220825                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11       271375                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12       287259                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13       173686                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14       165122                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15        61474                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16        74891                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17        22820                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18        20542                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19         7558                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20         5269                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21        12922                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22         1687                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24          680                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26        70980                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32            1                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts       46310728                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls           1107                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.numCommittedDist::samples     33240712                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     2.078665                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.551440                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       12701378     38.21%     38.21% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        6643696     19.99%     58.20% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2        2933307      8.82%     67.02% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3        4148511     12.48%     79.50% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4        1435013      4.32%     83.82% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         862124      2.59%     86.41% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         690369      2.08%     88.49% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         662948      1.99%     90.48% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        3163366      9.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     33240712                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                        738                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls               185646                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass       777725      1.13%      1.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     39442962     57.08%     58.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult          160      0.00%     58.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv           35      0.00%     58.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      1660571      2.40%     60.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     60.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     60.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     60.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     60.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     60.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     60.61% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd        81920      0.12%     60.73% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      2349048      3.40%     64.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     64.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt       185176      0.27%     64.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc      1993817      2.89%     67.28% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      3374230      4.88%     72.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt      1420203      2.06%     74.22% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv       430684      0.62%     74.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      2620400      3.79%     78.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt        92578      0.13%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead      6214788      8.99%     87.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite      1915050      2.77%     90.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      4788539      6.93%     97.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1748407      2.53%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     69096293                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      3163366                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu4.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu4.commitStats0.numInsts            42902735                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              69096293                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP      42902735                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP        69096293                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 0.916734                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 1.090829                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs          14666784                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts          23022624                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         52904227                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts        11003327                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts        3663457                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass       777725      1.13%      1.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu     39442962     57.08%     58.21% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult          160      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv           35      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd      1660571      2.40%     60.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     60.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     60.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     60.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     60.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     60.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.61% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd        81920      0.12%     60.73% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      2349048      3.40%     64.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     64.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt       185176      0.27%     64.40% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc      1993817      2.89%     67.28% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd      3374230      4.88%     72.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt      1420203      2.06%     74.22% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv       430684      0.62%     74.85% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.85% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult      2620400      3.79%     78.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt        92578      0.13%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     78.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead      6214788      8.99%     87.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite      1915050      2.77%     90.54% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead      4788539      6.93%     97.47% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite      1748407      2.53%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     69096293                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl      4716908                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl      4346100                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       370808                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl      3834990                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       881918                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       185646                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       185645                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                 5756075                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles              8411259                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 22824988                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1646073                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                682470                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             8384966                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  244                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts             124310295                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 1048                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts           87571438                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches         5235038                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts       11816578                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts       4056251                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           2.226558                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads      31665427                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites     28079959                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads      39165001                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites     21777807                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads     71076619                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites     50252486                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs         15872829                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads     34016703                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches           9520731                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     33038544                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                1365400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 216                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         1369                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles          429                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                  5400150                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                87339                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          39320865                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             3.304587                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.647845                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                10155346     25.83%     25.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                 6075828     15.45%     41.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                 1151193      2.93%     44.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 2080194      5.29%     49.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                 1449716      3.69%     53.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  929950      2.37%     55.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                17478638     44.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            39320865                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts             84681469                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            2.153079                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches          13162791                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.334672                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles      5597607                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                   682470                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   5563462                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                   14901                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts             115417210                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts               40622                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                17455313                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                4687715                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  827                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                       34                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                   14823                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents           413                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect        521454                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect       184061                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts              705515                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                87498767                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               87472131                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 66608147                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                112530684                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       2.224033                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.591911                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                     191420                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads               18272                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                6451986                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  54                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                413                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores               1024258                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                    97                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples          11003327                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             3.812324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev            5.959505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9              10552634     95.90%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              354457      3.22%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               47106      0.43%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                6000      0.05%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               19840      0.18%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               10032      0.09%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                4393      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                1791      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                1200      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                1346      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109               958      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119               404      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129               186      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139               131      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149               174      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159                94      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                48      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179                27      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189                13      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                38      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209               369      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219               313      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               126      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               137      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               242      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259               282      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269               259      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279               150      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                78      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               106      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows             393      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1181                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total            11003327                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               11826663                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                4066544                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                    32888                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     7441                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                5400396                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      399                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions             10                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean   1931758458                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 1009954419.571268                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value   1274916300                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value   3718091874                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 192733177056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   9658792290                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                682470                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 6600352                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                5608737                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                 23210459                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles              3218847                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts             121534301                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                  300                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                 17162                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.SQFullEvents               1773563                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents         830785                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands          184286669                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  383607605                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               121986514                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 41311963                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps            102766103                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                81520566                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  5200376                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       145478608                       # The number of ROB reads (Count)
system.cpu4.rob.writes                      236894244                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                42902735                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  69096293                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         5640500                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.526439                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              1.899554                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       20292627                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                    4017                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      21817259                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  2458                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             1174347                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          3049644                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved               1902                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            5627474                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              3.876919                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.973481                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                   374472      6.65%      6.65% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   364992      6.49%     13.14% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   421370      7.49%     20.63% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1351331     24.01%     44.64% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   936315     16.64%     61.28% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   986491     17.53%     78.81% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   628879     11.18%     89.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   404447      7.19%     97.17% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                   159177      2.83%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              5627474                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  38758      9.91%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      9.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   128      0.03%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                   17      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               8      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%      9.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                313090     80.09%     90.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                17799      4.55%     94.59% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            20367      5.21%     99.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite             769      0.20%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass         4316      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      8845045     40.54%     40.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult        99389      0.46%     41.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv         1149      0.01%     41.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       599046      2.75%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu      1617268      7.41%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc       790717      3.62%     54.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     54.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     54.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     54.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     54.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     54.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1184069      5.43%     60.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt       988033      4.53%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv        99997      0.46%     65.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       594871      2.73%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt          382      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      3879242     17.78%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       433104      1.99%     87.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      1786091      8.19%     95.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       894540      4.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      21817259                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        3.867965                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                             390936                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.017919                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                31333308                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               12500365                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       10913881                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 18322078                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8971170                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         8660987                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   13032456                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     9171423                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                    20696                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.TotalUntaints                      839954                       # Total number of times a register went from tainted to untainted (Count)
system.cpu5.VPUntaints                         620118                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu5.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu5.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu5.SL1Untaints                        217855                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu5.DelayedSL1Untaints                    972                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu5.STLFwdUntaints                        914                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu5.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu5.DelayedSTLFwdUntaints                  73                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu5.DelayedSTLBwdUntaints                  22                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu5.SL1UntaintedHit                    219539                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu5.SL1TaintedHit                     1396077                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu5.DelayedSL1UntaintedHit               1569                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu5.DelayedSL1TaintedHit                76484                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu5.SL1Miss                            684359                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu5.DelayedSL1Miss                      14853                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu5.timesIdled                            178                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          13026                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                    83978887                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads       3589563                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      1364223                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       537693                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       534892                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return         3098      0.27%      0.27% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect         3417      0.30%      0.57% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect            7      0.00%      0.57% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond      1026502     89.09%     89.66% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond       118971     10.33%     99.98% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond          183      0.02%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total       1152183                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return          815      0.59%      0.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect         1135      0.83%      1.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            5      0.00%      1.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond       117470     85.60%     87.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond        17772     12.95%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond           31      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total       137233                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect          147      2.10%      2.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            2      0.03%      2.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond         6738     96.26%     98.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond          105      1.50%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond            8      0.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total         7000                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return         2283      0.22%      0.22% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect         2282      0.22%      0.45% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            2      0.00%      0.45% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond       909032     89.56%     90.01% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond       101199      9.97%     99.99% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond          152      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total      1014950                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect           71      1.04%      1.04% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            2      0.03%      1.07% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond         6680     98.12%     99.19% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond           47      0.69%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond            8      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total         6808                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget       372678     32.35%     32.35% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB       776243     67.37%     99.72% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS         3097      0.27%     99.99% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect          165      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total      1152183                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch         2638     37.77%     37.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return         4346     62.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total         6984                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted          1026507                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken       654334                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect             7000                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           250                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted         2668                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted         4332                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups             1152183                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                2658                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                1124885                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.976308                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted            455                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups            190                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits               165                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses              25                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return         3098      0.27%      0.27% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect         3417      0.30%      0.57% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect            7      0.00%      0.57% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond      1026502     89.09%     89.66% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond       118971     10.33%     99.98% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond          183      0.02%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total      1152183                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            5      0.02%      0.02% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return         3098     11.35%     11.37% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          212      0.78%     12.14% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect            7      0.03%     12.17% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond        23655     86.65%     98.82% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          138      0.51%     99.33% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     99.33% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond          183      0.67%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total        27298                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect          147      5.53%      5.53% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      5.53% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond         2406     90.52%     96.05% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond          105      3.95%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total         2658                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect          147      5.53%      5.53% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      5.53% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond         2406     90.52%     96.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond          105      3.95%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total         2658                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups          190                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits          165                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses           25                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords           10                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords          200                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes                4239                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                  4238                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes              1955                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                  2283                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct               2283                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct       317932                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong       591100                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect       698360                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect         4985                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect          317                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect       197875                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong         4233                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong          916                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong           51                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong          606                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit          481                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit          443                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2        11568                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6        62804                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9        31232                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10         7365                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11         8654                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12         7217                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13        28209                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14        13766                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15        46578                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16        52134                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17        20591                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18        12747                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19        47457                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20        44581                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21        44158                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22        38733                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24        65789                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26        60693                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28        75936                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32        19072                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36         9210                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0        15916                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2        59316                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6        38228                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9        34919                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10         9663                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11        19564                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12        13565                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13        71406                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14        15860                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15        47573                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16        45213                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17        33508                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18         8932                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19        46142                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20        31873                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21        48535                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22        25811                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24        54922                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26        65606                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28        18002                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32         3940                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts        1173220                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls           2115                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.numCommittedDist::samples      5477455                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     3.491092                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     3.185301                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0         931146     17.00%     17.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        1617452     29.53%     46.53% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         425199      7.76%     54.29% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         119201      2.18%     56.47% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         539343      9.85%     66.31% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5          60003      1.10%     67.41% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          93222      1.70%     69.11% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         254987      4.66%     73.77% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1436902     26.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      5477455                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                       1410                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls                 2284                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass         3461      0.02%      0.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      8486885     44.38%     44.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult        99204      0.52%     44.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv         1106      0.01%     44.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       597879      3.13%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu      1578968      8.26%     56.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     56.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     56.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc       790258      4.13%     60.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1183989      6.19%     66.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt       987881      5.17%     71.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv        99962      0.52%     72.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       594779      3.11%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt          380      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      2100316     10.98%     86.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       416842      2.18%     88.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      1289286      6.74%     95.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       891101      4.66%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     19122297                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1436902                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu5.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu5.commitStats0.numInsts            10714435                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              19122297                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP      10714435                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP        19122297                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.526439                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 1.899554                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs           4697545                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts           8609306                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts         13478266                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         3389602                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts        1307943                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass         3461      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      8486885     44.38%     44.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult        99204      0.52%     44.92% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv         1106      0.01%     44.92% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd       597879      3.13%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.05% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu      1578968      8.26%     56.31% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     56.31% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     56.31% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc       790258      4.13%     60.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     60.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     60.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     60.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd      1183989      6.19%     66.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt       987881      5.17%     71.80% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv        99962      0.52%     72.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.32% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult       594779      3.11%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt          380      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead      2100316     10.98%     86.42% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       416842      2.18%     88.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      1289286      6.74%     95.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       891101      4.66%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     19122297                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl      1014950                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl      1012513                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl         2437                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       909032                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       105918                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall         2284                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn         2283                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                 1015592                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles               866686                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  3522551                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               215327                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                  7318                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              775000                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  264                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              20386740                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 1188                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts           20051476                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches         1042633                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts        3922837                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts       1316376                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           3.554911                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads       5355437                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites      5854048                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads      13718444                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites      7668458                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads     18221766                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      8623684                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          5239213                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      7533259                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches            779505                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      4519020                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                  15152                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles          758                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                  1087372                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 1794                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           5627474                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             3.635242                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.713818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 1728156     30.71%     30.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  214913      3.82%     34.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  247318      4.39%     38.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                   40943      0.73%     39.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  125264      2.23%     41.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  501483      8.91%     50.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 2769397     49.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             5627474                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts             11508903                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            2.040405                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches           1152183                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.204270                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles      1099988                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                     7318                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    177269                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                     338                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              20296644                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 594                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3589563                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                1364223                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                 1340                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                       82                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                     134                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           546                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect          4410                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect         2753                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                7163                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                19577538                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               19574868                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 15389658                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 27538851                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       3.470414                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.558834                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                      97567                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads                2725                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 199961                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                546                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                 56280                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads              472247                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                   104                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3389602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             3.978849                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev            2.909578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               3285389     96.93%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               96768      2.85%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                1298      0.04%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                3509      0.10%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                 990      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 392      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                 736      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                 125      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                 310      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows               8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value             599                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3389602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                4032733                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                1316376                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                      194                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       48                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1087498                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      246                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean 2609619778.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 1259367280.558684                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value   1025426430                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value   3753908424                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 181515011118                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  20876958228                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                  7318                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1153473                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                 371115                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3597347                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles               498221                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              20352697                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                   17                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                408172                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.SQFullEvents                  9707                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents          11829                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           28868758                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   58488332                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                18319161                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 13962416                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             26788934                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 2079824                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  1161914                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        24335615                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       40741074                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                10714435                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  19122297                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         4699348                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              0.525998                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              1.901147                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       16931356                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                    3724                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      18168294                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                  2005                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined              990113                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          2586291                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved               1849                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples            4695856                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              3.869006                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.976036                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   318013      6.77%      6.77% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   305885      6.51%     13.29% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   347806      7.41%     20.69% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1130997     24.09%     44.78% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   785814     16.73%     61.51% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   814634     17.35%     78.86% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   522581     11.13%     89.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   339114      7.22%     97.21% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                   131012      2.79%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total              4695856                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  33018     10.30%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     10.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   128      0.04%     10.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     10.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%     10.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                   19      0.01%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               3      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     10.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                258893     80.76%     91.11% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                12445      3.88%     94.99% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead            15335      4.78%     99.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite             711      0.22%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass         3764      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      7378582     40.61%     40.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult        82823      0.46%     41.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv         1003      0.01%     41.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       499540      2.75%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu      1348248      7.42%     51.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     51.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     51.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc       658978      3.63%     54.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     54.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     54.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     54.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     54.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     54.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       986929      5.43%     60.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt       823571      4.53%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv        83405      0.46%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       495964      2.73%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt          337      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      3213246     17.69%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       360559      1.98%     87.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      1485931      8.18%     95.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       745414      4.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      18168294                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        3.866131                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                             320552                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.017643                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                26089488                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               10444684                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        9103192                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 15265513                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 7480958                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         7220354                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   10844460                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     7640622                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                    17350                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.TotalUntaints                      700129                       # Total number of times a register went from tainted to untainted (Count)
system.cpu6.VPUntaints                         517152                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu6.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu6.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu6.SL1Untaints                        181175                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu6.DelayedSL1Untaints                    950                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu6.STLFwdUntaints                        755                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu6.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu6.DelayedSTLFwdUntaints                  62                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu6.DelayedSTLBwdUntaints                  35                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu6.SL1UntaintedHit                    182937                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu6.SL1TaintedHit                     1159664                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu6.DelayedSL1UntaintedHit               1459                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu6.DelayedSL1TaintedHit                68368                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu6.SL1Miss                            574504                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu6.DelayedSL1Miss                      10161                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu6.timesIdled                            166                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           3492                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                    84919864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads       2994511                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      1137268                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       447336                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       444753                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return         2729      0.28%      0.28% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect         2933      0.30%      0.59% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect            7      0.00%      0.59% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond       857365     89.07%     89.66% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond        99424     10.33%     99.98% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond          151      0.02%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total        962613                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return          732      0.63%      0.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect          937      0.81%      1.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect            5      0.00%      1.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond        99337     85.55%     87.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond        15082     12.99%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond           17      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total       116114                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect          149      2.52%      2.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            2      0.03%      2.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond         5658     95.66%     98.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond           99      1.67%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            7      0.12%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total         5915                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return         1997      0.24%      0.24% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect         1996      0.24%      0.47% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            2      0.00%      0.47% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond       758028     89.55%     90.02% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond        84342      9.96%     99.98% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     99.98% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond          134      0.02%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total       846499                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect           73      1.27%      1.27% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            2      0.03%      1.31% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond         5611     97.79%     99.09% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond           45      0.78%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            7      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total         5738                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget       311207     32.33%     32.33% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB       648543     67.37%     99.70% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS         2728      0.28%     99.99% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect          135      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total       962613                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch         1982     33.72%     33.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return         3895     66.28%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total         5877                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted           857369                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken       546661                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect             5915                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           254                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted         2033                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted         3882                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups              962613                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                2024                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 928220                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.964271                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted            451                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups            158                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits               135                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses              23                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return         2729      0.28%      0.28% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect         2933      0.30%      0.59% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect            7      0.00%      0.59% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond       857365     89.07%     89.66% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond        99424     10.33%     99.98% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond          151      0.02%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total       962613                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            4      0.01%      0.01% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return         2729      7.93%      7.95% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          212      0.62%      8.56% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect            7      0.02%      8.58% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond        31154     90.58%     99.17% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          136      0.40%     99.56% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     99.56% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond          151      0.44%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total        34393                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect          149      7.36%      7.36% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      7.36% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond         1776     87.75%     95.11% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond           99      4.89%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total         2024                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect          149      7.36%      7.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      7.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond         1776     87.75%     95.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond           99      4.89%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total         2024                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups          158                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits          135                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses           23                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords            9                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords          167                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes                3672                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                  3671                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes              1674                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                  1997                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct               1997                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct       265455                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong       492573                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect       546252                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect         4505                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect          312                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect       200528                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong         3725                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong          759                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong           42                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong          591                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit          346                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit          367                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2        11390                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6        23365                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9        15873                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10        23264                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11         4669                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12         5579                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13        17374                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14        19186                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15        62855                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16        10892                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17        11425                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18         8984                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19        40608                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20        36610                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21        26194                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22        34302                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24        53226                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26        68742                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28        60757                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32        12216                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36         7730                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0        13323                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2        22053                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6        38772                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9        22135                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10        16347                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11         4608                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12        10407                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13        38022                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14        33459                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15        61220                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16        13472                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17        17073                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18        11630                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19        41571                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20        21171                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21        33509                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22        33885                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24        51153                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26        56762                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28        10976                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32         3693                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts         989181                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls           1875                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.numCommittedDist::samples      4569419                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     3.489495                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     3.185879                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         779510     17.06%     17.06% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        1348408     29.51%     46.57% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         353908      7.75%     54.31% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3          98674      2.16%     56.47% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         449516      9.84%     66.31% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5          51216      1.12%     67.43% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          76864      1.68%     69.11% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         213191      4.67%     73.78% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1198132     26.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total      4569419                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                       1250                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls                 1998                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass         2975      0.02%      0.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      7078307     44.39%     44.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult        82703      0.52%     44.93% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          973      0.01%     44.94% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       498568      3.13%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu      1316084      8.25%     56.32% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     56.32% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     56.32% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc       658688      4.13%     60.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       986868      6.19%     66.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt       823469      5.16%     71.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv        83382      0.52%     72.32% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.32% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       495890      3.11%     75.43% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.43% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt          335      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead      1751013     10.98%     86.42% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       347965      2.18%     88.60% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      1074965      6.74%     95.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       742782      4.66%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     15944967                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1198132                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu6.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu6.commitStats0.numInsts             8934153                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              15944967                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP       8934153                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        15944967                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 0.525998                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 1.901147                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs           3916725                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts           7176928                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         11239790                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         2825978                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts        1090747                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass         2975      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      7078307     44.39%     44.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult        82703      0.52%     44.93% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv          973      0.01%     44.94% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd       498568      3.13%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu      1316084      8.25%     56.32% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     56.32% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     56.32% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc       658688      4.13%     60.45% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     60.45% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.45% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     60.45% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     60.45% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.45% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd       986868      6.19%     66.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt       823469      5.16%     71.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv        83382      0.52%     72.32% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.32% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult       495890      3.11%     75.43% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.43% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt          335      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead      1751013     10.98%     86.42% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite       347965      2.18%     88.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead      1074965      6.74%     95.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       742782      4.66%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     15944967                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl       846499                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl       844366                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl         2133                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl       758028                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl        88471                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall         1998                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn         1997                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                  851390                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles               718261                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2943945                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               176071                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                  6189                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              647657                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  256                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              17010487                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 1170                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts           16718065                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches          869438                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts        3267748                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts       1097360                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           3.557529                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads       4465004                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites      4880064                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads      11435913                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites      6393080                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads     15185178                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      7193717                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          4365108                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      6280088                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches            651406                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      3769505                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                  12886                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                 139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles          972                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                   907353                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 1404                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples           4695856                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             3.634632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.714245                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 1443420     30.74%     30.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  178888      3.81%     34.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  206013      4.39%     38.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                   33202      0.71%     39.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  104482      2.22%     41.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  419845      8.94%     50.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 2310006     49.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total             4695856                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts              9601874                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            2.043235                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches            962613                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.204840                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles       918737                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                     6189                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    149453                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                     334                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              16935080                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 480                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2994511                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                1137268                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                 1243                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                       56                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                     176                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents           460                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect          3937                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect         2136                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                6073                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                16325979                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               16323546                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 12832215                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 22956606                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       3.473577                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.558977                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                      80476                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads                2024                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                 168533                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                460                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                 46521                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads              390574                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                    63                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2825978                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             3.959724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev            2.659045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               2740517     96.98%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               80093      2.83%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                 767      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                2815      0.10%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                 593      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                 325      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                 514      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                 120      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                 193      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value             294                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2825978                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3321761                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                1097360                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      115                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                       36                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 907508                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      264                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 2115207372.600000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 1852266981.651731                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value        29988                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value   4958317350                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 181239895620                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  21152073726                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                  6189                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  964981                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                 311198                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3003425                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles               410063                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              16981938                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                   19                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                332574                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.SQFullEvents                  8837                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents          11574                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           24091520                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   48807044                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                15286422                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 11640021                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             22338058                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                 1753462                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                   956414                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        20305032                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       33994751                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                 8934153                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  15944967                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         4743278                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.529214                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              1.889595                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       17094619                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                    3790                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      18318548                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                  2144                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined             1102151                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined          2850713                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved               1744                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples            4740282                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              3.864443                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             2.004055                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   333378      7.03%      7.03% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   313297      6.61%     13.64% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   361348      7.62%     21.27% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1128177     23.80%     45.06% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   782103     16.50%     61.56% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   805519     16.99%     78.56% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   528332     11.15%     89.70% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   332999      7.02%     96.73% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                   155129      3.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total              4740282                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  35187     10.47%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     10.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                   134      0.04%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                   19      0.01%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               6      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     10.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                263196     78.29%     88.80% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                17679      5.26%     94.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead            18808      5.59%     99.66% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite            1157      0.34%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         4096      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      7449914     40.67%     40.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult        83022      0.45%     41.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv         1241      0.01%     41.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       501324      2.74%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu      1353648      7.39%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     51.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc       659821      3.60%     54.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     54.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     54.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     54.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     54.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     54.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       987920      5.39%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt       824702      4.50%     64.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv        83770      0.46%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       497094      2.71%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt          422      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      3265934     17.83%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       368299      2.01%     87.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      1489886      8.13%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       747455      4.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      18318548                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        3.862002                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                             336186                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.018352                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                26408728                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               10678062                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        9186683                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 15306980                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 7523043                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         7237553                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   10987229                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     7663409                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                    19767                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.TotalUntaints                      706462                       # Total number of times a register went from tainted to untainted (Count)
system.cpu7.VPUntaints                         520639                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu7.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu7.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu7.SL1Untaints                        183706                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu7.DelayedSL1Untaints                    998                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu7.STLFwdUntaints                       1003                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu7.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu7.DelayedSTLFwdUntaints                  88                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu7.DelayedSTLBwdUntaints                  28                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu7.SL1UntaintedHit                    185520                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu7.SL1TaintedHit                     1184586                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu7.DelayedSL1UntaintedHit               1552                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu7.DelayedSL1TaintedHit                47436                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu7.SL1Miss                            560845                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu7.DelayedSL1Miss                      18670                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu7.timesIdled                            163                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           2996                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                    85840813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads       3020933                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      1147288                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       454997                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       452114                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return         3220      0.33%      0.33% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect         3482      0.36%      0.68% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect            7      0.00%      0.68% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond       872128     88.94%     89.62% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond       101590     10.36%     99.98% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond          199      0.02%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total        980631                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return          843      0.65%      0.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect         1106      0.85%      1.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            5      0.00%      1.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond       110670     85.40%     86.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond        16935     13.07%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond           31      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total       129595                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect          146      2.14%      2.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            2      0.03%      2.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond         6574     96.18%     98.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond          105      1.54%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond            8      0.12%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total         6835                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return         2377      0.28%      0.28% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect         2376      0.28%      0.56% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            2      0.00%      0.56% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond       761458     89.47%     90.03% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond        84655      9.95%     99.98% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     99.98% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond          168      0.02%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total       851036                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect           72      1.08%      1.08% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            2      0.03%      1.11% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond         6527     98.09%     99.20% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond           45      0.68%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            8      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total         6654                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget       320354     32.67%     32.67% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB       656875     66.98%     99.65% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS         3219      0.33%     99.98% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect          183      0.02%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total       980631                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch         2294     33.64%     33.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return         4525     66.36%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total         6819                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted           872133                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken       552285                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect             6835                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           253                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted         2324                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted         4511                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups              980631                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                2314                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 944649                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.963307                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted            459                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups            206                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits               183                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses              23                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return         3220      0.33%      0.33% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect         3482      0.36%      0.68% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect            7      0.00%      0.68% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond       872128     88.94%     89.62% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond       101590     10.36%     99.98% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond          199      0.02%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total       980631                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            5      0.01%      0.01% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return         3220      8.95%      8.96% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          204      0.57%      9.53% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect            7      0.02%      9.55% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond        32203     89.50%     99.05% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          144      0.40%     99.45% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     99.45% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond          199      0.55%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total        35982                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect          146      6.31%      6.31% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      6.31% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond         2063     89.15%     95.46% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond          105      4.54%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total         2314                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect          146      6.31%      6.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      6.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond         2063     89.15%     95.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond          105      4.54%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total         2314                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups          206                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits          183                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses           23                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords           10                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords          216                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used         5154                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct         5136                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong           18                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes                4332                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                  4331                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes              1954                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                  2377                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct               2377                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct       268854                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong       492604                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect       582766                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect         5017                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect          321                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect       160830                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong         4347                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong          873                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong           37                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong          640                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit          516                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit          442                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2        22913                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6        22252                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9        50735                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10        10630                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11        29446                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12         4045                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13        20241                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14         9560                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15        26275                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16        14849                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17         7898                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18        57550                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19        15338                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20        43296                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21        30723                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22        34128                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24        55349                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26        50241                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28        62241                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32        16598                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36         8695                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0        30237                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2        15306                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6        61253                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9        45266                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10        33681                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11        31364                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12         6885                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13        26771                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14        10562                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15        29252                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16        18617                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17         7803                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18        41894                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19        15132                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20        38366                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21        33661                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22        27413                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24        44236                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26        57209                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28        14227                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32         3868                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts        1101289                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls           2046                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.numCommittedDist::samples      4599383                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     3.477914                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     3.183667                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         790611     17.19%     17.19% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        1355043     29.46%     46.65% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         359580      7.82%     54.47% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         101940      2.22%     56.69% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         450019      9.78%     66.47% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5          50978      1.11%     67.58% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          77494      1.68%     69.26% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         213439      4.64%     73.90% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1200279     26.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total      4599383                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                       1364                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                 2378                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass         3309      0.02%      0.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      7110696     44.45%     44.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult        82856      0.52%     44.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv         1211      0.01%     45.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       500239      3.13%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu      1317424      8.24%     56.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc       659435      4.12%     60.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     60.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     60.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     60.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     60.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       987824      6.18%     66.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt       824541      5.15%     71.81% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv        83743      0.52%     72.34% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.34% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       496985      3.11%     75.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt          420      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead      1755271     10.97%     86.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       351160      2.20%     88.62% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      1077499      6.74%     95.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       743645      4.65%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     15996258                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1200279                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu7.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu7.commitStats0.numInsts             8962874                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps              15996258                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP       8962874                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP        15996258                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.529214                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 1.889595                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs           3927575                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts           7188705                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts         11282967                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         2832770                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts        1094805                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass         3309      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      7110696     44.45%     44.47% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult        82856      0.52%     44.99% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv         1211      0.01%     45.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd       500239      3.13%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu      1317424      8.24%     56.36% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     56.36% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc       659435      4.12%     60.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     60.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     60.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     60.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd       987824      6.18%     66.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt       824541      5.15%     71.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv        83743      0.52%     72.34% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.34% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult       496985      3.11%     75.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt          420      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     75.45% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead      1755271     10.97%     86.42% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       351160      2.20%     88.62% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead      1077499      6.74%     95.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       743645      4.65%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total     15996258                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl       851036                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       848489                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl         2547                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       761458                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl        89578                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall         2378                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn         2377                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                  864670                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles               714267                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2978170                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               176049                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                  7126                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              655655                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  261                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              17186400                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 1155                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts           16819582                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches          878112                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts        3280702                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts       1103111                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           3.545983                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads       4503157                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites      4916646                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads      11460121                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites      6408388                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads     15264157                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      7258992                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs          4383813                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads      6325679                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches            660277                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      3801520                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                  14766                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                  98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles          675                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                   919431                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 1928                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples           4740282                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             3.638919                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.712367                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 1451669     30.62%     30.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  182441      3.85%     34.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  207455      4.38%     38.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                   33960      0.72%     39.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  107652      2.27%     41.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  422965      8.92%     50.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 2334140     49.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total             4740282                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts              9709929                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            2.047093                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches            980631                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.206741                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles       930544                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                     7126                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    162047                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                     209                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              17098409                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 513                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 3020933                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                1147288                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                 1265                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                       97                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents           547                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect          4617                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect         2452                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                7069                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                16426774                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               16424236                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 12908699                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 23077518                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       3.462634                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.559363                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                      81708                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads                3462                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                 188163                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                547                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                 52483                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads              391017                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   111                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2832770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             3.987232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev            2.979124                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               2745807     96.93%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               80032      2.83%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                1110      0.04%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                3128      0.11%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                 982      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                 436      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                 553      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                 100      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                 486      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  51      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows               6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value             357                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2832770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                3374506                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                1103111                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      136                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 919543                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      204                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 2677656266.250000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 1906611782.837680                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value       169344                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value   6108649680                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 180970719216                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  21421250130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                  7126                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  976880                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                 318583                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3038227                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles               399466                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              17153675                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                   17                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                323153                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.SQFullEvents                  5125                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents          11689                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           24374223                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   49362477                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                15460688                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 11684714                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             22416815                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                 1957408                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                   943481                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        20496261                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       34336008                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                 8962874                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  15996258                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                        31320975                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              1.006779                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.993266                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       60464223                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                    2055                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      76403145                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                415377                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined             7380523                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined         10410656                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                582                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           31300477                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              2.440958                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.910626                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  6113182     19.53%     19.53% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  5250207     16.77%     36.30% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  5895489     18.84%     55.14% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                  4394589     14.04%     69.18% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                  5281545     16.87%     86.05% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  2424014      7.74%     93.80% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                  1006259      3.21%     97.01% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   587147      1.88%     98.89% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                   348045      1.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             31300477                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   1888      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     4      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                  198      0.01%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                  593      0.02%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd           380065     11.19%     11.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     11.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     11.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                2      0.00%     11.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     11.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     11.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult            1032      0.03%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     11.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                 51612      1.52%     12.82% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                 4473      0.13%     12.95% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead          2948126     86.79%     99.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite            8747      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass       323789      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     33819236     44.26%     44.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult       109115      0.14%     44.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv        10225      0.01%     44.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd      4858186      6.36%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd         8424      0.01%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu       245567      0.32%     51.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     51.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     51.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc        61707      0.08%     51.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult         9604      0.01%     51.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     51.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     51.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     51.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     51.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd      3190959      4.18%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt       799981      1.05%     56.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv        10462      0.01%     56.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     56.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult      1687163      2.21%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt       108072      0.14%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     59.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead      8321156     10.89%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite      1589378      2.08%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead     20853081     27.29%     99.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       397040      0.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      76403145                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        2.439360                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                            3396740                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.044458                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads               119576591                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               46168286                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       41351957                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 68342293                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                21678652                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses        15574312                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   43842302                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                    35633794                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                  1153600                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.TotalUntaints                     4482257                       # Total number of times a register went from tainted to untainted (Count)
system.cpu8.VPUntaints                        3371171                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu8.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu8.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu8.SL1Untaints                       1056868                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu8.DelayedSL1Untaints                  25692                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu8.STLFwdUntaints                      28495                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu8.STLBwdUntaints                         27                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu8.DelayedSTLFwdUntaints                   3                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu8.DelayedSTLBwdUntaints                   1                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu8.SL1UntaintedHit                   2386901                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu8.SL1TaintedHit                     5773322                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu8.DelayedSL1UntaintedHit              77679                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu8.DelayedSL1TaintedHit                71175                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu8.SL1Miss                           1972591                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu8.DelayedSL1Miss                       1785                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu8.timesIdled                           1859                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                          20498                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                    35263002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads      11604559                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      2008391                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        62223                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores         9978                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return       292660      4.27%      4.27% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect       300168      4.38%      8.64% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect           20      0.00%      8.64% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond      6026293     87.84%     96.48% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond       241308      3.52%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond           24      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total       6860478                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return        32399      1.63%      1.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect        39913      2.01%      3.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect           13      0.00%      3.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond      1862281     93.78%     97.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond        51067      2.57%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond           24      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total      1985702                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect          176      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect            6      0.00%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond       407273     97.49%     97.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond        10303      2.47%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total       417758                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return       260261      5.34%      5.34% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect       260255      5.34%     10.68% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect            7      0.00%     10.68% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond      4164012     85.42%     96.10% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond       190241      3.90%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total      4874776                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect          112      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond       406359     97.51%     97.54% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond        10245      2.46%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total       416722                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget      3033465     44.22%     44.22% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB      3534351     51.52%     95.73% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS       292659      4.27%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect            3      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total      6860478                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch        90573     21.72%     21.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return       326462     78.28%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total       417035                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted          6026298                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken      2994433                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect           417758                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss           384                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted       111137                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted       306621                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups             6860478                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates              111131                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                5088854                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.741764                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted            841                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups             44                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                 3                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses              41                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return       292660      4.27%      4.27% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect       300168      4.38%      8.64% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect           20      0.00%      8.64% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond      6026293     87.84%     96.48% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond       241308      3.52%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond           24      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total      6860478                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch            5      0.00%      0.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return       292612     16.52%     16.52% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect          369      0.02%     16.54% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect           20      0.00%     16.54% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond      1478352     83.45%     99.98% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond          242      0.01%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond           24      0.00%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total      1771624                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect          176      0.16%      0.16% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%      0.16% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond       100652     90.57%     90.73% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond        10303      9.27%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total       111131                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect          176      0.16%      0.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond       100652     90.57%     90.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond        10303      9.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total       111131                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups           44                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits            3                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses           41                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords           50                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used        36212                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct        29938                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong         6274                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes              332587                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                332586                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes             72325                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                260261                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct             260261                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct      2550138                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong      1613874                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect      1935630                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect       159198                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect         2837                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect      1586278                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong       172937                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong       114500                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong          462                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong         1566                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit        22774                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit        95119                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2       127276                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6       213190                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9       100326                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10       101127                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11        81383                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12       146277                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13        85336                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14       144990                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15        68734                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16        97036                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17       112906                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18       109312                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19       130821                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20       165477                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21       136288                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22       173732                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24       157140                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26       101250                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28        80572                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32        38579                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36        10513                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0       322779                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2       114706                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6       219625                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9       119079                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10       172278                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11       115416                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12       126001                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13        88385                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14       101006                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15        78929                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16       127921                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17       134601                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18        88083                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19       109137                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20       109973                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21        67375                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22        77925                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24        92118                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26        74333                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28        34038                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32         8557                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.commitSquashedInsts        7377977                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls           1473                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.numCommittedDist::samples     30218737                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     1.756717                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     2.450345                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0       13851379     45.84%     45.84% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        6007304     19.88%     65.72% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2        2255302      7.46%     73.18% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3        3039741     10.06%     83.24% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         684494      2.27%     85.50% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         825954      2.73%     88.24% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         525512      1.74%     89.98% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         804602      2.66%     92.64% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8        2224449      7.36%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     30218737                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                        982                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls               260262                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass       317565      0.60%      0.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     30822996     58.06%     58.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult       109101      0.21%     58.87% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv         8650      0.02%     58.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd      3584333      6.75%     65.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     65.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     65.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     65.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     65.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     65.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     65.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd         8400      0.02%     65.65% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.65% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu       244732      0.46%     66.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     66.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc        61544      0.12%     66.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult         9600      0.02%     66.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     66.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     66.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     66.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     66.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd      3190433      6.01%     72.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt       798861      1.50%     73.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv        10455      0.02%     73.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult      1686734      3.18%     76.96% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt       108071      0.20%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     77.16% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead      5835538     10.99%     88.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite      1549442      2.92%     91.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      4361583      8.22%     99.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       377717      0.71%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     53085755                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples      2224449                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu8.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu8.commitStats0.numInsts            31110067                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              53085755                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP      31110067                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP        53085755                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 1.006779                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.993266                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs          12124280                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts          14507042                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts         42853802                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts        10197121                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts        1927159                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass       317565      0.60%      0.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu     30822996     58.06%     58.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult       109101      0.21%     58.87% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv         8650      0.02%     58.88% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd      3584333      6.75%     65.63% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.63% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd         8400      0.02%     65.65% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.65% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu       244732      0.46%     66.11% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0      0.00%     66.11% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc        61544      0.12%     66.23% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult         9600      0.02%     66.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     66.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     66.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd      3190433      6.01%     72.26% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt       798861      1.50%     73.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv        10455      0.02%     73.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.78% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult      1686734      3.18%     76.96% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.96% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt       108071      0.20%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead      5835538     10.99%     88.15% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite      1549442      2.92%     91.07% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead      4361583      8.22%     99.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite       377717      0.71%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     53085755                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl      4874776                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl      4614508                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl       260268                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl      4164012                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       710764                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall       260262                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn       260261                       # Class of control type instructions committed (Count)
system.cpu8.decode.idleCycles                 4327690                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles             15637777                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                   872648                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles             10064993                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                397369                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             2809198                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                20744                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              63887426                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                53323                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts           57139730                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches         5291026                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts       10526779                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts       1955167                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           1.824328                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads      31307109                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites     32177493                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads      17654460                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites     14385296                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads     58360173                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites     29832660                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs         12481946                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads     23071985                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches           3827013                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                     26958041                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                 836026                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles          385                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles          212                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                  3594770                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                30422                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          31300477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             2.460706                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.629555                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                14597632     46.64%     46.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                 1241151      3.97%     50.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                 1757029      5.61%     56.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                 1614235      5.16%     61.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                 2107192      6.73%     68.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  904849      2.89%     71.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                 9078389     29.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            31300477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts             45180431                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            1.442498                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches           6860478                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.219038                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles      3923697                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                   397369                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    684371                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                     965                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              60466278                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts              331233                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                11604559                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                2008391                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                  687                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                     965                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents           140                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect        308603                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect        91691                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts              400294                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                56949301                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               56926269                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 38164584                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 69489710                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       1.817513                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.549212                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                      31213                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                 131                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                1407438                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                  38                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                140                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                 81232                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                 330                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                    87                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples          10197121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean             9.120649                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev           27.756546                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               8827825     86.57%     86.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19              441003      4.32%     90.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29              448508      4.40%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39              256082      2.51%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49               18307      0.18%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                1769      0.02%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                1087      0.01%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                 641      0.01%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                 410      0.00%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                 189      0.00%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109              1619      0.02%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119              4232      0.04%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129             12858      0.13%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139             19549      0.19%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149             25587      0.25%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159             17064      0.17%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169             17127      0.17%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179             22218      0.22%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189             21186      0.21%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199             16837      0.17%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209             16451      0.16%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219             16056      0.16%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229              2562      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               654      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249               400      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259               325      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269               288      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279               246      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289               208      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299               228      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows            5605      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            1078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total            10197121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses               10807128                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                1957717                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                    76803                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      390                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                3594827                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      222                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean 1285957580.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::stdev 1446778109.614660                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value       134800                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value   3808789844                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 192104308702                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED  10287660644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                397369                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 8049569                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                2005634                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  7118812                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles             13729093                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              62265060                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                42665                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.LQFullEvents                   267                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                182918                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents           2838                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands          104893079                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                  201079347                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                63346065                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                 22583931                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             89572553                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                15320526                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                 27911406                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        88456707                       # The number of ROB reads (Count)
system.cpu8.rob.writes                      122009207                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                31110067                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  53085755                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                        21580508                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              0.971761                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              1.029060                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       42478995                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                    2101                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      51046713                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                159914                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             4614720                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          6667593                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                619                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples           21569713                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              2.366592                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.880687                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  4303143     19.95%     19.95% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  3773958     17.50%     37.45% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  4212689     19.53%     56.98% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                  3146782     14.59%     71.57% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                  3305669     15.33%     86.89% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                  1579835      7.32%     94.22% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   678047      3.14%     97.36% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   339822      1.58%     98.93% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                   229768      1.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total             21569713                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   1315      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                    19      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                  113      0.01%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                  428      0.03%      0.11% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd           274661     16.54%     16.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     16.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     16.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     16.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     16.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     16.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult             852      0.05%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%     16.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                 38465      2.32%     19.02% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                 4704      0.28%     19.30% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead          1334258     80.33%     99.62% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite            6256      0.38%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass       229158      0.45%      0.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     23921466     46.86%     47.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult        77313      0.15%     47.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv         7411      0.01%     47.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd      3311715      6.49%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         6083      0.01%     53.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     53.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu       173484      0.34%     54.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     54.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     54.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc        44673      0.09%     54.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult         6912      0.01%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     54.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd      2257506      4.42%     58.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt       563465      1.10%     59.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv         7663      0.02%     59.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult      1194882      2.34%     62.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt        76385      0.15%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead      5988992     11.73%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite      1140725      2.23%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead     11748058     23.01%     99.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       290822      0.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      51046713                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        2.365408                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                            1661071                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.032540                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                84254245                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               32638320                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       29337761                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 41229879                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                14457627                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses        10907619                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   31134557                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                    21344069                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                   827620                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.TotalUntaints                     3233612                       # Total number of times a register went from tainted to untainted (Count)
system.cpu9.VPUntaints                        2391027                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu9.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu9.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu9.SL1Untaints                        805327                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu9.DelayedSL1Untaints                  16986                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu9.STLFwdUntaints                      20239                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu9.STLBwdUntaints                         29                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu9.DelayedSTLFwdUntaints                   4                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu9.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu9.SL1UntaintedHit                   1766327                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu9.SL1TaintedHit                     4077163                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu9.DelayedSL1UntaintedHit              51574                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu9.DelayedSL1TaintedHit                50002                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu9.SL1Miss                           1406505                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu9.DelayedSL1Miss                       1434                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu9.timesIdled                           1461                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                          10795                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                    47497227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads       8177950                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      1448096                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        56201                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores         5652                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return       220111      4.54%      4.54% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect       226122      4.66%      9.19% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect           31      0.00%      9.20% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond      4236401     87.29%     96.48% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond       170574      3.51%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond           19      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total       4853263                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return        31184      2.26%      2.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect        37202      2.70%      4.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect           23      0.00%      4.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond      1276117     92.46%     97.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond        35568      2.58%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond           19      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total      1380118                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect          179      0.06%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            6      0.00%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond       294957     97.48%     97.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond         7437      2.46%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total       302579                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return       188927      5.44%      5.44% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect       188920      5.44%     10.88% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            8      0.00%     10.88% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond      2960284     85.23%     96.11% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond       135006      3.89%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total      3473145                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect          111      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond       293443     97.51%     97.55% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond         7387      2.45%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total       300947                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget      2180397     44.93%     44.93% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB      2452744     50.54%     95.46% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS       220110      4.54%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect           12      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total      4853263                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch        66372     21.97%     21.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return       235669     78.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total       302041                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted          4236406                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken      2057258                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect           302579                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss           331                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted        81187                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted       221392                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups             4853263                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates               81181                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                3537343                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.728859                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted            737                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups             50                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                12                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses              38                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return       220111      4.54%      4.54% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect       226122      4.66%      9.19% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect           31      0.00%      9.20% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond      4236401     87.29%     96.48% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond       170574      3.51%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond           19      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total      4853263                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            5      0.00%      0.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return       220069     16.72%     16.72% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect          374      0.03%     16.75% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect           31      0.00%     16.75% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond      1095205     83.23%     99.98% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond          217      0.02%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond           19      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total      1315920                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect          179      0.22%      0.22% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%      0.22% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond        73565     90.62%     90.84% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond         7437      9.16%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total        81181                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect          179      0.22%      0.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond        73565     90.62%     90.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond         7437      9.16%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total        81181                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups           50                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits           12                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses           38                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords           56                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used        23859                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct        19501                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong         4358                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes              257337                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                257336                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes             68409                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                188927                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct             188927                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct      1815529                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong      1144755                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect      1349397                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect       119840                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect         2283                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect      1140542                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong       122979                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong        85548                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong          350                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong         1508                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit        16115                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit        71179                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2        81069                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6       135017                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9        72382                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10        56397                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11        65739                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12        94029                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13       104368                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14        61097                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15        74140                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16        70371                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17        71489                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18        83251                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19       123588                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20       121226                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21       114771                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22        95404                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24        95881                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26        70576                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28        55124                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32        23401                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36         8444                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0       191879                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2        87529                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6       146450                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9       137805                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10        79895                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11        67585                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12       106925                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13        74889                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14        52436                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15        81475                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16        99020                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17        80931                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18        84904                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19        79604                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20        79705                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21        49660                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22        37493                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24        60488                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26        50918                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28        20564                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32         7609                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.commitSquashedInsts        4613017                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls           1482                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.numCommittedDist::samples     20874879                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     1.813969                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     2.467035                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        9168637     43.92%     43.92% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        4315426     20.67%     64.59% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2        1626267      7.79%     72.39% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3        2164771     10.37%     82.76% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         471818      2.26%     85.02% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         587518      2.81%     87.83% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         387014      1.85%     89.68% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         570267      2.73%     92.42% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8        1583161      7.58%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total     20874879                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                        988                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls               188928                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass       225223      0.59%      0.59% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     22036813     58.20%     58.79% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult        77295      0.20%     59.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv         6280      0.02%     59.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd      2540127      6.71%     65.72% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     65.72% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     65.72% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     65.72% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.72% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     65.72% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     65.72% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     65.72% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         6048      0.02%     65.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu       172630      0.46%     66.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     66.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     66.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc        44486      0.12%     66.31% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult         6912      0.02%     66.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     66.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     66.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     66.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     66.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd      2257171      5.96%     72.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt       562612      1.49%     73.77% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv         7650      0.02%     73.79% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.79% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult      1194618      3.15%     76.95% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.95% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.95% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt        76383      0.20%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     77.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead      4186591     11.06%     88.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite      1104179      2.92%     91.12% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      3085215      8.15%     99.27% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       276143      0.73%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     37866376                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples      1583161                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu9.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu9.commitStats0.numInsts            22207631                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps              37866376                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP      22207631                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP        37866376                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 0.971761                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 1.029060                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs           8652128                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts          10275625                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts         30623415                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts         7271806                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts        1380322                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass       225223      0.59%      0.59% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu     22036813     58.20%     58.79% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult        77295      0.20%     59.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv         6280      0.02%     59.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd      2540127      6.71%     65.72% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.72% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd         6048      0.02%     65.74% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.74% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu       172630      0.46%     66.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     66.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0      0.00%     66.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc        44486      0.12%     66.31% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult         6912      0.02%     66.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0      0.00%     66.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     66.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd      2257171      5.96%     72.29% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.29% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.29% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt       562612      1.49%     73.77% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv         7650      0.02%     73.79% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.79% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult      1194618      3.15%     76.95% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt        76383      0.20%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     77.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead      4186591     11.06%     88.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite      1104179      2.92%     91.12% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead      3085215      8.15%     99.27% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite       276143      0.73%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total     37866376                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl      3473145                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl      3284210                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl       188935                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl      2960284                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl       512861                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall       188928                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn       188927                       # Class of control type instructions committed (Count)
system.cpu9.decode.idleCycles                 3071125                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles             10507029                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                   632309                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles              7071371                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                287879                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             1942219                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                15420                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              44963431                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                38139                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts           40401412                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches         3716322                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts        7527343                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts       1406687                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           1.872125                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads      21972436                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites     22616179                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads      12500340                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites     10059489                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads     41470268                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites     21237782                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs          8934030                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads     16370280                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches           2672866                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                     18407707                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                 605608                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles          411                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles          216                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                  2609573                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                22449                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples          21569713                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             2.525097                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.637691                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 9785893     45.37%     45.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  897837      4.16%     49.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                 1192672      5.53%     55.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                 1133073      5.25%     60.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                 1462979      6.78%     67.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  652260      3.02%     70.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                 6444999     29.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total            21569713                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts             31958906                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            1.480915                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches           4853263                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.224891                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles      2858500                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                   287879                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    406955                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                     665                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              42481096                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts              232488                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 8177950                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                1448096                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                  700                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                     664                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents           133                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect        223192                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        67129                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts              290321                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                40264721                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               40245380                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 27033737                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 49223967                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       1.864895                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.549199                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                      22288                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                 121                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 906144                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                  38                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                133                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                 67774                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                 202                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                    88                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           7271806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean             7.689923                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev           21.096852                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               6285935     86.44%     86.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19              336773      4.63%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29              339107      4.66%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39              221218      3.04%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49               12260      0.17%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                1267      0.02%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                 716      0.01%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                 348      0.00%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                 194      0.00%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  94      0.00%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109               533      0.01%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119              1255      0.02%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129              3834      0.05%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139              6008      0.08%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149              8199      0.11%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159              5847      0.08%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169              6099      0.08%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179              8508      0.12%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189              8190      0.11%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199              6909      0.10%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209              6904      0.09%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219              7042      0.10%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229              1291      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               391      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249               204      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259               160      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269               173      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279               135      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               100      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299                84      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows            2028      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value             958                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             7271806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                7715578                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                1408523                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                    55050                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      243                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                2609638                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      219                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions             12                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean 2529949947.333333                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::stdev 1533685945.389754                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value   1008635976                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value   5225493660                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON 187212269662                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED  15179699684                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                287879                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                 5694144                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                 920722                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  5012227                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles              9654741                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              43785037                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                15958                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                144793                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents           2506                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           73772732                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                  141666260                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                44876901                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                 15412936                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             63940586                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 9832146                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                 19632881                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        61770266                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       85653630                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                22207631                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  37866376                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples    197897.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000819250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              426279                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      197897                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    197897                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                197897                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   77250                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   54820                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   21473                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   12892                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    8304                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    5169                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    4454                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    3805                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    3156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    2617                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1748                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   1110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    546                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    318                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12665408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              62578609.42272764                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  202391909000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1022713.38                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0     12665408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 62578609.422727636993                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0       197897                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0   6704903750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     33880.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0     12665408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12665408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0       197897                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          197897                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0     62578609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          62578609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0     62578609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         62578609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               197897                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        12486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        12373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        12383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        12211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        12514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        12320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        12361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        12485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        12293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        11952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        12024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        12257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        12566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        12561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        12577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        12534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2994335000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             989485000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         6704903750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15130.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33880.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              157122                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            79.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        40765                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   310.652373                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   178.305142                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   349.959833                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13745     33.72%     33.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        13093     32.12%     65.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3563      8.74%     74.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1490      3.66%     78.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          821      2.01%     80.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          568      1.39%     81.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          476      1.17%     82.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          402      0.99%     83.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6607     16.21%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        40765                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          12665408                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               62.578609                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               79.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       146962620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        78085920                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      707809620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 15976337520.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   9417140430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  69788292960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   96114629070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   474.893492                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 181341126750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6758180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14292662596                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       144170880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        76617255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      705174960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 15976337520.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   8938283430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  70191540960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   96032125005                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   474.485847                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 182395478750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6758180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  13238310596                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            32                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            319                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          14850802                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.157698                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            4.479413                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    14794877     99.62%     99.62% |       34379      0.23%     99.85% |       13899      0.09%     99.95% |        6500      0.04%     99.99% |        1135      0.01%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            14850802                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    743252406                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.303346                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.194654                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.762099                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |   584749684     78.67%     78.67% |   146875225     19.76%     98.44% |     8896823      1.20%     99.63% |     1072142      0.14%     99.78% |      905225      0.12%     99.90% |      473884      0.06%     99.96% |      183278      0.02%     99.99% |       78648      0.01%    100.00% |       17497      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    743252406                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      744820839                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.082343                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.014499                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         2.579314                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   744813898    100.00%    100.00% |        5485      0.00%    100.00% |         662      0.00%    100.00% |         587      0.00%    100.00% |         203      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        744820839                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    740520055                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.002164                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.001473                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.077325                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |   740519977    100.00%    100.00% |          19      0.00%    100.00% |          41      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     740520055                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples      4300784                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     14.887796                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean     9.389871                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    30.974708                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |     4293846     99.84%     99.84% |        5482      0.13%     99.97% |         662      0.02%     99.98% |         587      0.01%    100.00% |         203      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total      4300784                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples       2293635                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.371432                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        4.307405                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |     2286579     99.69%     99.69% |        6620      0.29%     99.98% |         373      0.02%    100.00% |          57      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total         2293635                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      12009650                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         1.131019                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        4.606106                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    11960781     99.59%     99.59% |       27759      0.23%     99.82% |       13526      0.11%     99.94% |        6443      0.05%     99.99% |        1132      0.01%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        12009650                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        547517                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.847515                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.919247                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      516303     94.30%     94.30% |       31210      5.70%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          547517                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch         197897      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data       197897      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch       197897      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data       197897      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |     2077928      0.53%      0.53% |    17274965      4.40%      4.92% |    11463075      2.92%      7.84% |     9598939      2.44%     10.28% |     9560227      2.43%     12.71% |     2886298      0.73%     13.45% |     2369971      0.60%     14.05% |     2411930      0.61%     14.67% |     8288516      2.11%     16.77% |     5932437      1.51%     18.28% |     9335317      2.38%     20.66% |    90586031     23.05%     43.71% |   101161561     25.74%     69.44% |   120034178     30.54%     99.98% |       65351      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total    393046724                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |     1734437      0.68%      0.68% |    12995977      5.11%      5.79% |     6491934      2.55%      8.35% |     5331850      2.10%     10.45% |     5400057      2.12%     12.57% |     1087320      0.43%     13.00% |      907308      0.36%     13.36% |      919383      0.36%     13.72% |     3594386      1.41%     15.13% |     2609300      1.03%     16.16% |     4121536      1.62%     17.78% |    58524800     23.02%     40.80% |    68260465     26.85%     67.65% |    82162357     32.32%     99.98% |       59150      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total    254200260                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |     1670544      1.71%      1.71% |     5860951      6.01%      7.72% |     4495076      4.61%     12.33% |     3715253      3.81%     16.13% |     3830294      3.93%     20.06% |     1511483      1.55%     21.61% |     1260843      1.29%     22.90% |     1265732      1.30%     24.20% |     2177657      2.23%     26.43% |     1557442      1.60%     28.03% |     2594412      2.66%     30.68% |    16555984     16.97%     47.65% |    22961142     23.53%     71.18% |    28059973     28.76%     99.94% |       57402      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total     97574188                       (Unspecified)
system.ruby.L0Cache_Controller.InvOwn    |         795      0.20%      0.20% |           0      0.00%      0.20% |        4969      1.25%      1.45% |        4739      1.19%      2.63% |        4103      1.03%      3.66% |           0      0.00%      3.66% |           0      0.00%      3.66% |           0      0.00%      3.66% |       99728     25.02%     28.68% |       89910     22.56%     51.24% |      141284     35.44%     86.68% |       10621      2.66%     89.35% |       17547      4.40%     93.75% |       24923      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvOwn::total       398619                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |         718      2.30%      2.30% |        2967      9.51%     11.81% |        2481      7.95%     19.75% |        2547      8.16%     27.91% |        1939      6.21%     34.13% |        5732     18.36%     52.49% |        4602     14.74%     67.23% |        4673     14.97%     82.20% |        1307      4.19%     86.39% |        1192      3.82%     90.21% |        1009      3.23%     93.44% |         536      1.72%     95.16% |         577      1.85%     97.01% |         291      0.93%     97.94% |         643      2.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total        31214                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |       43089      1.03%      1.03% |       57599      1.37%      2.40% |      508961     12.13%     14.53% |      456863     10.89%     25.42% |      432442     10.31%     35.73% |        3593      0.09%     35.81% |        2718      0.06%     35.88% |        3028      0.07%     35.95% |      247021      5.89%     41.84% |      175117      4.17%     46.01% |      274451      6.54%     52.56% |      625694     14.91%     67.47% |      684702     16.32%     83.79% |      679854     16.21%    100.00% |         191      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total      4195323                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |        4053      0.53%      0.53% |        5352      0.69%      1.22% |       23456      3.04%      4.26% |       21753      2.82%      7.08% |       20856      2.70%      9.79% |       12622      1.64%     11.43% |       10576      1.37%     12.80% |       10616      1.38%     14.17% |      117616     15.25%     29.43% |      103728     13.45%     42.88% |      166805     21.63%     64.52% |       67584      8.77%     73.28% |       94069     12.20%     85.48% |      111335     14.44%     99.92% |         610      0.08%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total       771031                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |       74823      0.80%      0.80% |      120452      1.29%      2.09% |      802798      8.57%     10.66% |      694679      7.42%     18.08% |      685074      7.32%     25.39% |        1439      0.02%     25.41% |        1074      0.01%     25.42% |        1190      0.01%     25.43% |      178229      1.90%     27.34% |      107513      1.15%     28.49% |      164856      1.76%     30.25% |     1673439     17.87%     48.12% |     2229814     23.81%     71.93% |     2627240     28.06%     99.99% |        1035      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total      9363655                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |       29919      0.51%      0.51% |       64428      1.10%      1.61% |      313991      5.35%      6.96% |      256369      4.37%     11.32% |      270674      4.61%     15.93% |        5970      0.10%     16.03% |        4984      0.08%     16.12% |        4804      0.08%     16.20% |       39453      0.67%     16.87% |       28487      0.49%     17.36% |       47686      0.81%     18.17% |     1112854     18.96%     37.13% |     1636113     27.87%     64.99% |     2055238     35.01%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total      5870983                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |        7177      1.01%      1.01% |       20490      2.89%      3.90% |      145674     20.52%     24.42% |      119111     16.78%     41.20% |      129104     18.19%     59.39% |        9646      1.36%     60.74% |        8326      1.17%     61.92% |        8048      1.13%     63.05% |       31001      4.37%     67.42% |       22305      3.14%     70.56% |       36444      5.13%     75.69% |       41982      5.91%     81.61% |       57616      8.12%     89.73% |       72929     10.27%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total       709857                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |         603      5.07%      5.07% |        5852     49.23%     54.30% |         241      2.03%     56.33% |         278      2.34%     58.66% |         250      2.10%     60.77% |         201      1.69%     62.46% |         139      1.17%     63.63% |         131      1.10%     64.73% |        1180      9.93%     74.66% |         904      7.60%     82.26% |        1032      8.68%     90.94% |         365      3.07%     94.01% |         291      2.45%     96.46% |         252      2.12%     98.58% |         169      1.42%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total        11888                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |       25817      0.49%      0.49% |       43349      0.82%      1.31% |      179541      3.41%      4.72% |      146329      2.78%      7.50% |      154074      2.93%     10.43% |         370      0.01%     10.44% |         340      0.01%     10.45% |         367      0.01%     10.45% |       13734      0.26%     10.71% |       10403      0.20%     10.91% |       17731      0.34%     11.25% |     1080093     20.52%     31.77% |     1591716     30.24%     62.01% |     1999866     37.99%    100.00% |         115      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total      5263845                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |       33540      0.98%      0.98% |       27716      0.81%      1.79% |      486931     14.22%     16.01% |      438864     12.81%     28.82% |      413734     12.08%     40.90% |        3838      0.11%     41.01% |        2889      0.08%     41.09% |        3219      0.09%     41.19% |      241114      7.04%     48.23% |      170994      4.99%     53.22% |      266783      7.79%     61.01% |      490769     14.33%     75.34% |      406492     11.87%     87.21% |      437497     12.77%     99.98% |         681      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total      3425061                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        1777      4.94%      4.94% |       10002     27.82%     32.76% |        1435      3.99%     36.75% |        1143      3.18%     39.93% |        1237      3.44%     43.37% |         385      1.07%     44.44% |         327      0.91%     45.35% |         326      0.91%     46.26% |        4683     13.02%     59.28% |        3804     10.58%     69.86% |        5251     14.60%     84.46% |        1313      3.65%     88.11% |        1673      4.65%     92.77% |        2166      6.02%     98.79% |         435      1.21%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total        35957                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |        9694      1.25%      1.25% |       20974      2.71%      3.96% |       22479      2.91%      6.87% |       18478      2.39%      9.26% |       19002      2.46%     11.71% |         270      0.03%     11.75% |         221      0.03%     11.78% |         234      0.03%     11.81% |        8789      1.14%     12.94% |        6244      0.81%     13.75% |       10389      1.34%     15.09% |      135286     17.49%     32.58% |      278706     36.03%     68.61% |      242748     31.38%     99.99% |         106      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total       773620                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn  |          20      0.01%      0.01% |           0      0.00%      0.01% |        3590      0.97%      0.98% |        3606      0.98%      1.96% |        2871      0.78%      2.74% |           0      0.00%      2.74% |           0      0.00%      2.74% |           0      0.00%      2.74% |       92306     25.07%     27.81% |       84127     22.85%     50.65% |      133403     36.23%     86.88% |        9511      2.58%     89.46% |       15943      4.33%     93.79% |       22865      6.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn::total       368242                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |           0      0.00%      0.00% |         127      1.12%      1.12% |        1633     14.37%     15.49% |        1712     15.07%     30.56% |        1320     11.62%     42.18% |        2444     21.51%     63.70% |        1859     16.36%     80.06% |        1894     16.67%     96.73% |          69      0.61%     97.34% |          68      0.60%     97.94% |          53      0.47%     98.41% |          42      0.37%     98.78% |          55      0.48%     99.26% |          80      0.70%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total        11360                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |        6998      1.05%      1.05% |       19056      2.86%      3.91% |      137233     20.58%     24.49% |      112413     16.86%     41.35% |      119839     17.97%     59.32% |        8917      1.34%     60.66% |        7665      1.15%     61.81% |        7417      1.11%     62.92% |       27583      4.14%     67.05% |       19642      2.95%     70.00% |       32028      4.80%     74.80% |       40698      6.10%     80.91% |       56036      8.40%     89.31% |       71271     10.69%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total       666800                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |         510      5.00%      5.00% |        5227     51.25%     56.25% |         202      1.98%     58.23% |         245      2.40%     60.63% |         224      2.20%     62.83% |         161      1.58%     64.41% |         114      1.12%     65.53% |         106      1.04%     66.57% |         942      9.24%     75.80% |         735      7.21%     83.01% |         783      7.68%     90.69% |         325      3.19%     93.87% |         253      2.48%     96.35% |         226      2.22%     98.57% |         146      1.43%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total        10199                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |       23231      0.45%      0.45% |       42441      0.81%      1.26% |      177782      3.41%      4.67% |      144985      2.78%      7.45% |      151807      2.91%     10.35% |         342      0.01%     10.36% |         314      0.01%     10.37% |         342      0.01%     10.37% |       12626      0.24%     10.62% |        9722      0.19%     10.80% |       16361      0.31%     11.12% |     1072514     20.56%     31.67% |     1580539     30.29%     61.97% |     1984275     38.03%    100.00% |         114      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total      5217395                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |       85021      0.18%      0.18% |     1547499      3.30%      3.48% |     3554340      7.58%     11.06% |     3181284      6.78%     17.85% |     3182050      6.79%     24.63% |     1008185      2.15%     26.78% |      847174      1.81%     28.59% |      833706      1.78%     30.37% |     2847869      6.07%     36.44% |     2018589      4.30%     40.75% |     3178666      6.78%     47.52% |     6690754     14.27%     61.79% |     8511260     18.15%     79.95% |     9395424     20.04%     99.98% |        8223      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total     46890044                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |      389854      0.16%      0.16% |       46688      0.02%      0.18% |     5708476      2.40%      2.58% |     5220336      2.19%      4.77% |     5389023      2.26%      7.04% |      913368      0.38%      7.42% |      906952      0.38%      7.80% |      919010      0.39%      8.19% |     3288081      1.38%      9.57% |     2602397      1.09%     10.66% |     4115175      1.73%     12.39% |    58221971     24.45%     36.83% |    68258638     28.66%     65.50% |    82160097     34.50%    100.00% |        8804      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total    238148870                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |        3126     55.29%     55.29% |         388      6.86%     62.15% |         192      3.40%     65.55% |         304      5.38%     70.92% |          87      1.54%     72.46% |         148      2.62%     75.08% |         120      2.12%     77.20% |         162      2.87%     80.07% |         108      1.91%     81.98% |         100      1.77%     83.75% |          66      1.17%     84.91% |         118      2.09%     87.00% |         184      3.25%     90.25% |         392      6.93%     97.19% |         159      2.81%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total         5654                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn  |          45      0.18%      0.18% |           0      0.00%      0.18% |        1284      5.20%      5.38% |        1072      4.34%      9.72% |        1212      4.91%     14.63% |           0      0.00%     14.63% |           0      0.00%     14.63% |           0      0.00%     14.63% |        5467     22.13%     36.76% |        4543     18.39%     55.15% |        6335     25.65%     80.80% |        1095      4.43%     85.23% |        1596      6.46%     91.69% |        2052      8.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn::total        24701                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |           5      0.06%      0.06% |          43      0.53%      0.59% |          38      0.47%      1.06% |          77      0.95%      2.01% |          35      0.43%      2.44% |        2769     34.09%     36.53% |        2430     29.92%     66.44% |        2393     29.46%     95.90% |          45      0.55%     96.45% |          38      0.47%     96.92% |          35      0.43%     97.35% |          53      0.65%     98.01% |          49      0.60%     98.61% |          35      0.43%     99.04% |          78      0.96%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total         8123                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |         399      0.10%      0.10% |        2466      0.60%      0.69% |       10624      2.57%      3.26% |       10428      2.52%      5.78% |        9853      2.38%      8.16% |        3361      0.81%      8.97% |        2591      0.63%      9.60% |        2856      0.69%     10.29% |       95629     23.10%     33.39% |       84942     20.52%     53.91% |      136278     32.92%     86.83% |       17184      4.15%     90.98% |       20468      4.94%     95.92% |       16857      4.07%     99.99% |          21      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total       413957                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |         187      0.06%      0.06% |        2236      0.72%      0.78% |       11073      3.55%      4.33% |        9602      3.08%      7.41% |        9426      3.03%     10.44% |        5332      1.71%     12.15% |        4412      1.42%     13.57% |        4230      1.36%     14.93% |       15953      5.12%     20.05% |       13668      4.39%     24.43% |       23639      7.59%     32.02% |       48766     15.65%     47.68% |       71404     22.92%     70.60% |       91601     29.40%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total       311530                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |           5      0.08%      0.08% |           0      0.00%      0.08% |          58      0.89%      0.96% |          26      0.40%      1.36% |          57      0.87%      2.24% |         677     10.36%     12.60% |         627      9.60%     22.20% |         580      8.88%     31.08% |         624      9.55%     40.63% |         455      6.97%     47.60% |         850     13.01%     60.61% |         646      9.89%     70.50% |         902     13.81%     84.31% |        1025     15.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total         6532                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |          22      2.23%      2.23% |          44      4.46%      6.69% |          38      3.85%     10.54% |          30      3.04%     13.58% |          26      2.63%     16.21% |          35      3.55%     19.76% |          25      2.53%     22.29% |          25      2.53%     24.82% |         227     23.00%     47.82% |         169     17.12%     64.94% |         249     25.23%     90.17% |          27      2.74%     92.91% |          37      3.75%     96.66% |          25      2.53%     99.19% |           8      0.81%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total          987                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store |           0      0.00%      0.00% |           6     60.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store::total           10                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |      698236      0.92%      0.92% |     6737429      8.92%      9.84% |     3276128      4.34%     14.18% |     2539930      3.36%     17.54% |     2551810      3.38%     20.92% |       13619      0.02%     20.94% |        4960      0.01%     20.94% |        6111      0.01%     20.95% |     1557517      2.06%     23.01% |     1011752      1.34%     24.35% |     1570599      2.08%     26.43% |    17284729     22.88%     49.31% |    17190074     22.76%     72.07% |    21092666     27.92%     99.99% |        6595      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total     75542155                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |     1342681      8.38%      8.38% |    12938955     80.80%     89.18% |      781987      4.88%     94.06% |      110334      0.69%     94.75% |        9753      0.06%     94.81% |      173546      1.08%     95.90% |           4      0.00%     95.90% |          24      0.00%     95.90% |      301486      1.88%     97.78% |        3005      0.02%     97.80% |        1034      0.01%     97.81% |      301454      1.88%     99.69% |          98      0.00%     99.69% |          58      0.00%     99.69% |       49874      0.31%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total     16014293                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |       33706      0.57%      0.57% |       41362      0.70%      1.27% |      386375      6.52%      7.78% |      330081      5.57%     13.35% |      344557      5.81%     19.16% |         533      0.01%     19.17% |         450      0.01%     19.17% |         513      0.01%     19.18% |       38703      0.65%     19.83% |       28232      0.48%     20.31% |       48624      0.82%     21.13% |     1106275     18.65%     39.78% |     1547246     26.09%     65.87% |     2023675     34.12%    100.00% |         115      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total      5930447                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn  |         663     23.98%     23.98% |           0      0.00%     23.98% |          72      2.60%     26.58% |          37      1.34%     27.92% |          10      0.36%     28.28% |           0      0.00%     28.28% |           0      0.00%     28.28% |           0      0.00%     28.28% |         954     34.50%     62.78% |         508     18.37%     81.16% |         498     18.01%     99.17% |          14      0.51%     99.67% |           4      0.14%     99.82% |           5      0.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn::total         2765                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |         256      3.67%      3.67% |        2230     31.98%     35.65% |         215      3.08%     38.73% |         152      2.18%     40.91% |          72      1.03%     41.94% |         172      2.47%     44.41% |          18      0.26%     44.67% |          35      0.50%     45.17% |        1039     14.90%     60.07% |         952     13.65%     73.72% |         814     11.67%     85.39% |         329      4.72%     90.11% |         207      2.97%     93.07% |          87      1.25%     94.32% |         396      5.68%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total         6974                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |       11381      0.55%      0.55% |       30164      1.46%      2.01% |      280452     13.54%     15.54% |      249344     12.04%     27.58% |      229100     11.06%     38.64% |          93      0.00%     38.65% |          48      0.00%     38.65% |          53      0.00%     38.65% |      110942      5.36%     44.01% |       61119      2.95%     46.96% |       88361      4.27%     51.22% |      393216     18.98%     70.21% |      320526     15.47%     85.68% |      296515     14.31%     99.99% |         119      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total      2071433                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |        3371      0.62%      0.62% |       23704      4.37%      5.00% |      108702     20.06%     25.06% |       91655     16.91%     41.97% |       88553     16.34%     58.31% |         101      0.02%     58.33% |          92      0.02%     58.35% |          81      0.01%     58.36% |       17313      3.19%     61.56% |       10016      1.85%     63.40% |       15686      2.89%     66.30% |       37443      6.91%     73.21% |       82166     15.16%     88.37% |       63004     11.63%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total       541899                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |          76      0.49%      0.49% |         165      1.06%      1.55% |        4592     29.57%     31.12% |        3578     23.04%     54.16% |        4538     29.22%     83.38% |           9      0.06%     83.44% |           4      0.03%     83.46% |           6      0.04%     83.50% |         352      2.27%     85.77% |         260      1.67%     87.44% |         380      2.45%     89.89% |         448      2.88%     92.78% |         627      4.04%     96.81% |         495      3.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total        15530                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |          69      9.96%      9.96% |         580     83.69%     93.65% |           1      0.14%     93.80% |           1      0.14%     93.94% |           0      0.00%     93.94% |           5      0.72%     94.66% |           0      0.00%     94.66% |           0      0.00%     94.66% |          11      1.59%     96.25% |           0      0.00%     96.25% |           0      0.00%     96.25% |          12      1.73%     97.98% |           0      0.00%     97.98% |           0      0.00%     97.98% |          14      2.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total          693                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |          53      1.15%      1.15% |         379      8.20%      9.35% |         307      6.65%     16.00% |         254      5.50%     21.49% |         240      5.19%     26.69% |           7      0.15%     26.84% |           8      0.17%     27.01% |           8      0.17%     27.19% |         162      3.51%     30.69% |          54      1.17%     31.86% |          92      1.99%     33.85% |         645     13.96%     47.81% |         708     15.32%     63.14% |        1703     36.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total         4620                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |     1260878      0.47%      0.47% |     8962291      3.35%      3.83% |     4145664      1.55%      5.38% |     3438851      1.29%      6.67% |     3412617      1.28%      7.94% |     1860655      0.70%      8.64% |     1514948      0.57%      9.21% |     1568893      0.59%      9.79% |     3641942      1.36%     11.16% |     2731051      1.02%     12.18% |     4319208      1.62%     13.80% |    66112933     24.75%     38.54% |    75043697     28.09%     66.63% |    89094622     33.35%     99.98% |       49852      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total    267158102                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |     1611635      1.77%      1.77% |     5796899      6.38%      8.16% |     4082311      4.49%     12.65% |     3362378      3.70%     16.35% |     3463562      3.81%     20.16% |     1510427      1.66%     21.83% |     1259957      1.39%     23.21% |     1264731      1.39%     24.61% |     2129582      2.34%     26.95% |     1522529      1.68%     28.63% |     2534879      2.79%     31.42% |    15313590     16.86%     48.28% |    21134275     23.27%     71.54% |    25792378     28.39%     99.94% |       57011      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total     90836144                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn  |          67      2.30%      2.30% |           0      0.00%      2.30% |          23      0.79%      3.09% |          24      0.82%      3.92% |          10      0.34%      4.26% |           0      0.00%      4.26% |           0      0.00%      4.26% |           0      0.00%      4.26% |        1001     34.39%     38.65% |         732     25.15%     63.79% |        1048     36.00%     99.79% |           1      0.03%     99.83% |           4      0.14%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn::total         2911                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         457      9.63%      9.63% |         567     11.95%     21.58% |         594     12.52%     34.09% |         605     12.75%     46.84% |         512     10.79%     57.63% |         347      7.31%     64.94% |         290      6.11%     71.05% |         349      7.35%     78.40% |         153      3.22%     81.63% |         134      2.82%     84.45% |         107      2.25%     86.70% |         112      2.36%     89.06% |         266      5.60%     94.67% |          88      1.85%     96.52% |         165      3.48%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total         4746                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |       31309      1.83%      1.83% |       24969      1.46%      3.29% |      217885     12.74%     16.03% |      197091     11.53%     27.56% |      193480     11.32%     38.88% |         139      0.01%     38.88% |          79      0.00%     38.89% |         119      0.01%     38.89% |       40450      2.37%     41.26% |       29056      1.70%     42.96% |       49812      2.91%     45.87% |      215294     12.59%     58.46% |      343708     20.10%     78.56% |      366482     21.43%    100.00% |          51      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total      1709924                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |       26361      0.53%      0.53% |       38488      0.77%      1.29% |      194216      3.87%      5.16% |      155111      3.09%      8.25% |      172689      3.44%     11.70% |         537      0.01%     11.71% |         480      0.01%     11.72% |         493      0.01%     11.73% |        6187      0.12%     11.85% |        4803      0.10%     11.95% |        8361      0.17%     12.11% |     1026645     20.46%     32.57% |     1482543     29.55%     62.12% |     1900633     37.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total      5017547                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |          91      0.44%      0.44% |        1269      6.11%      6.54% |        3744     18.01%     24.56% |        3066     14.75%     39.31% |        4632     22.29%     61.59% |          43      0.21%     61.80% |          30      0.14%     61.94% |          45      0.22%     62.16% |        2437     11.72%     73.89% |        1941      9.34%     83.22% |        3176     15.28%     98.50% |         180      0.87%     99.37% |          20      0.10%     99.47% |         111      0.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total        20785                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |        2531      6.09%      6.09% |         523      1.26%      7.35% |        1452      3.50%     10.85% |        1090      2.62%     13.47% |        2026      4.88%     18.35% |          21      0.05%     18.40% |          18      0.04%     18.45% |          16      0.04%     18.48% |         937      2.26%     20.74% |         626      1.51%     22.25% |        1277      3.07%     25.32% |        6892     16.59%     41.92% |       10384     25.00%     66.92% |       13739     33.08%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total        41533                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |         328      1.24%      1.24% |        2754     10.42%     11.66% |        1369      5.18%     16.83% |        1127      4.26%     21.10% |        1261      4.77%     25.86% |         329      1.24%     27.11% |         345      1.30%     28.41% |         342      1.29%     29.71% |        4355     16.47%     46.18% |        3679     13.91%     60.09% |        5173     19.56%     79.65% |        1233      4.66%     84.32% |        1718      6.50%     90.81% |        2196      8.30%     99.12% |         233      0.88%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total        26442                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |        1574     14.77%     14.77% |        7580     71.14%     85.91% |         102      0.96%     86.87% |          53      0.50%     87.37% |          20      0.19%     87.56% |          77      0.72%     88.28% |           7      0.07%     88.34% |           7      0.07%     88.41% |         464      4.35%     92.76% |         219      2.06%     94.82% |         154      1.45%     96.26% |         142      1.33%     97.60% |          11      0.10%     97.70% |           6      0.06%     97.76% |         239      2.24%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total        10655                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           2     22.22%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           2     22.22%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           1     11.11%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total            9                       (Unspecified)
system.ruby.L0Cache_Controller.IS.L0_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.L0_Replacement::total            9                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |        2494      0.47%      0.47% |        1298      0.24%      0.71% |       12219      2.28%      2.99% |       12313      2.30%      5.28% |       11184      2.09%      7.37% |        3354      0.63%      7.99% |        2552      0.48%      8.47% |        2882      0.54%      9.01% |       97895     18.26%     27.27% |       88388     16.49%     43.76% |      142097     26.50%     70.26% |       40428      7.54%     77.80% |       55162     10.29%     88.09% |       63529     11.85%     99.94% |         319      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total       536114                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |       31244      1.07%      1.07% |       26446      0.91%      1.98% |      474724     16.26%     18.23% |      426561     14.61%     32.84% |      402566     13.79%     46.62% |         485      0.02%     46.64% |         337      0.01%     46.65% |         338      0.01%     46.66% |      143290      4.91%     51.57% |       82653      2.83%     54.40% |      124747      4.27%     58.67% |      457187     15.66%     74.33% |      361368     12.37%     86.70% |      387937     13.28%     99.99% |         362      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total      2920245                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load |           7      3.37%      3.37% |           0      0.00%      3.37% |          47     22.60%     25.96% |          28     13.46%     39.42% |          38     18.27%     57.69% |           0      0.00%     57.69% |           0      0.00%     57.69% |           0      0.00%     57.69% |           4      1.92%     59.62% |           7      3.37%     62.98% |           9      4.33%     67.31% |          10      4.81%     72.12% |          31     14.90%     87.02% |          27     12.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load::total          208                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Store |           2     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           9     75.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Store::total           12                       (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |       22069      2.75%      2.75% |       22302      2.78%      5.53% |       26198      3.27%      8.80% |       22491      2.81%     11.61% |       22088      2.76%     14.36% |         375      0.05%     14.41% |         321      0.04%     14.45% |         327      0.04%     14.49% |        9142      1.14%     15.63% |        6542      0.82%     16.45% |       10744      1.34%     17.79% |      136001     16.96%     34.75% |      279437     34.86%     69.61% |      243529     30.38%     99.99% |         117      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total       801683                       (Unspecified)
system.ruby.L0Cache_Controller.IM.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          42     15.33%     15.33% |          84     30.66%     45.99% |         148     54.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.PF_Store::total          274                       (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           5     55.56%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse::total            9                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |        3126     55.38%     55.38% |         388      6.87%     62.25% |         191      3.38%     65.63% |         303      5.37%     71.00% |          87      1.54%     72.54% |         148      2.62%     75.16% |         115      2.04%     77.20% |         161      2.85%     80.05% |         108      1.91%     81.97% |         100      1.77%     83.74% |          66      1.17%     84.91% |         118      2.09%     87.00% |         184      3.26%     90.26% |         391      6.93%     97.18% |         159      2.82%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total         5645                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         125     10.96%     10.96% |         332     29.12%     40.09% |          36      3.16%     43.25% |          37      3.25%     46.49% |          44      3.86%     50.35% |          21      1.84%     52.19% |          25      2.19%     54.39% |          23      2.02%     56.40% |         136     11.93%     68.33% |          94      8.25%     76.58% |          76      6.67%     83.25% |          62      5.44%     88.68% |          56      4.91%     93.60% |          36      3.16%     96.75% |          37      3.25%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total         1140                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |          47      1.41%      1.41% |         195      5.84%      7.24% |         123      3.68%     10.92% |         186      5.57%     16.49% |         179      5.36%     21.85% |         104      3.11%     24.96% |          88      2.63%     27.60% |          83      2.48%     30.08% |         618     18.50%     48.58% |         495     14.82%     63.39% |         604     18.08%     81.47% |         178      5.33%     86.80% |         197      5.90%     92.70% |         190      5.69%     98.38% |          54      1.62%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total         3341                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |         338      5.91%      5.91% |        4700     82.20%     88.11% |          43      0.75%     88.86% |          22      0.38%     89.24% |           1      0.02%     89.26% |          36      0.63%     89.89% |           1      0.02%     89.91% |           0      0.00%     89.91% |         188      3.29%     93.20% |         146      2.55%     95.75% |         103      1.80%     97.55% |          85      1.49%     99.04% |           0      0.00%     99.04% |           0      0.00%     99.04% |          55      0.96%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total         5718                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |         198      0.63%      0.63% |          28      0.09%      0.72% |          12      0.04%      0.76% |          10      0.03%      0.79% |          16      0.05%      0.84% |           1      0.00%      0.85% |           0      0.00%      0.85% |           1      0.00%      0.85% |          71      0.23%      1.08% |          47      0.15%      1.23% |          61      0.19%      1.42% |        6846     21.87%     23.30% |       10038     32.07%     55.37% |       13969     44.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total        31298                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store |           8      2.97%      2.97% |           0      0.00%      2.97% |           1      0.37%      3.35% |           0      0.00%      3.35% |           0      0.00%      3.35% |           0      0.00%      3.35% |           0      0.00%      3.35% |           0      0.00%      3.35% |         122     45.35%     48.70% |          39     14.50%     63.20% |          99     36.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store::total          269                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |        1184      0.58%      0.58% |        1105      0.54%      1.12% |        9745      4.75%      5.87% |        8127      3.96%      9.83% |        8232      4.01%     13.84% |        8835      4.31%     18.15% |        7591      3.70%     21.85% |        7309      3.56%     25.41% |       14748      7.19%     32.60% |       11166      5.44%     38.04% |       18931      9.23%     47.27% |       25745     12.55%     59.82% |       36992     18.03%     77.86% |       45420     22.14%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total       205134                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |        5616      1.30%      1.30% |       17923      4.16%      5.47% |      127476     29.62%     35.09% |      104276     24.23%     59.32% |      111591     25.93%     85.25% |          81      0.02%     85.27% |          74      0.02%     85.28% |         107      0.02%     85.31% |       12764      2.97%     88.28% |        8429      1.96%     90.23% |       13036      3.03%     93.26% |        8107      1.88%     95.15% |        9006      2.09%     97.24% |       11882      2.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total       430368                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.PF_Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.PF_Load::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load |          55     85.94%     85.94% |           2      3.12%     89.06% |           0      0.00%     89.06% |           0      0.00%     89.06% |           0      0.00%     89.06% |           0      0.00%     89.06% |           0      0.00%     89.06% |           0      0.00%     89.06% |           3      4.69%     93.75% |           4      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load::total           64                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |       12375     44.11%     44.11% |        1328      4.73%     48.85% |        3718     13.25%     62.10% |        4012     14.30%     76.40% |        3086     11.00%     87.40% |         105      0.37%     87.77% |          95      0.34%     88.11% |          92      0.33%     88.44% |         353      1.26%     89.70% |         298      1.06%     90.76% |         355      1.27%     92.03% |         715      2.55%     94.57% |         731      2.61%     97.18% |         780      2.78%     99.96% |          11      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total        28054                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |       10856      0.21%      0.21% |       41113      0.79%      1.00% |      174064      3.35%      4.36% |      140973      2.72%      7.07% |      148721      2.87%      9.94% |         237      0.00%      9.94% |         219      0.00%      9.95% |         250      0.00%      9.95% |       12273      0.24%     10.19% |        9424      0.18%     10.37% |       16006      0.31%     10.68% |     1071799     20.65%     31.33% |     1579808     30.44%     61.78% |     1983495     38.22%    100.00% |         103      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total      5189341                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.PF_L0_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           6     85.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.PF_L0_Replacement::total            7                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.PF_Store::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |       42827      1.03%      1.03% |       62001      1.50%      2.53% |      625810     15.12%     17.66% |      552670     13.36%     31.01% |      535037     12.93%     43.94% |       13301      0.32%     44.26% |       10995      0.27%     44.53% |       11068      0.27%     44.80% |      274335      6.63%     51.43% |      195181      4.72%     56.14% |      304852      7.37%     63.51% |      533105     12.88%     76.39% |      464454     11.22%     87.62% |      511160     12.35%     99.97% |        1266      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total      4138062                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |       36051      0.60%      0.60% |       63803      1.06%      1.67% |      200454      3.34%      5.01% |      163767      2.73%      7.74% |      170896      2.85%     10.59% |         760      0.01%     10.60% |         656      0.01%     10.61% |         738      0.01%     10.62% |       21524      0.36%     10.98% |       16066      0.27%     11.25% |       26820      0.45%     11.70% |     1207918     20.14%     31.84% |     1859429     31.01%     62.85% |     2227415     37.14%     99.99% |         379      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      5996676                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |       72422      0.78%      0.78% |      117325      1.26%      2.03% |      801255      8.58%     10.61% |      693201      7.42%     18.03% |      683822      7.32%     25.35% |         870      0.01%     25.36% |         699      0.01%     25.37% |         746      0.01%     25.38% |      174892      1.87%     27.25% |      104994      1.12%     28.37% |      162220      1.74%     30.11% |     1672598     17.91%     48.02% |     2228943     23.86%     71.88% |     2626634     28.12%    100.00% |         182      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total      9340803                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |         524      6.84%      6.84% |         567      7.40%     14.25% |         617      8.06%     22.31% |         629      8.21%     30.52% |         522      6.82%     37.34% |         347      4.53%     41.87% |         290      3.79%     45.66% |         349      4.56%     50.22% |        1154     15.07%     65.29% |         866     11.31%     76.60% |        1155     15.08%     91.68% |         113      1.48%     93.16% |         270      3.53%     96.68% |          89      1.16%     97.85% |         165      2.15%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total         7657                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          73      0.22%      0.22% |         724      2.18%      2.40% |        4290     12.93%     15.33% |        4850     14.62%     29.94% |        3304      9.96%     39.90% |        5374     16.19%     56.09% |        4423     13.33%     69.42% |        4456     13.43%     82.85% |        1547      4.66%     87.51% |        1233      3.72%     91.23% |        1792      5.40%     96.63% |         227      0.68%     97.31% |         247      0.74%     98.06% |         248      0.75%     98.80% |         397      1.20%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total        33185                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own |        1590      0.20%      0.20% |           0      0.00%      0.20% |        9938      1.25%      1.45% |        9478      1.19%      2.63% |        8206      1.03%      3.66% |           0      0.00%      3.66% |           0      0.00%      3.66% |           0      0.00%      3.66% |      199456     25.02%     28.68% |      179822     22.56%     51.24% |      282571     35.44%     86.68% |       21242      2.66%     89.35% |       35094      4.40%     93.75% |       49846      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own::total       797243                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |        1436      2.30%      2.30% |        5934      9.51%     11.81% |        4962      7.95%     19.75% |        5094      8.16%     27.91% |        3878      6.21%     34.13% |       11464     18.36%     52.49% |        9204     14.74%     67.23% |        9346     14.97%     82.20% |        2614      4.19%     86.39% |        2384      3.82%     90.21% |        2018      3.23%     93.44% |        1072      1.72%     95.16% |        1154      1.85%     97.01% |         582      0.93%     97.94% |        1286      2.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total        62428                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       20515      2.26%      2.26% |           0      0.00%      2.26% |       79138      8.70%     10.96% |       70373      7.74%     18.70% |       43194      4.75%     23.45% |           0      0.00%     23.45% |           0      0.00%     23.45% |           0      0.00%     23.45% |      217575     23.93%     47.38% |      157343     17.30%     64.68% |      239482     26.34%     91.01% |       18314      2.01%     93.03% |       27520      3.03%     96.05% |       35873      3.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total       909327                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |          70      1.86%      1.86% |         501     13.30%     15.15% |         325      8.63%     23.78% |        1310     34.77%     58.55% |         135      3.58%     62.13% |         114      3.03%     65.15% |          84      2.23%     67.38% |          73      1.94%     69.32% |         116      3.08%     72.40% |         119      3.16%     75.56% |          21      0.56%     76.11% |          38      1.01%     77.12% |         795     21.10%     98.22% |          52      1.38%     99.60% |          15      0.40%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         3768                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |       10959     13.57%     13.57% |       25867     32.04%     45.62% |        2103      2.60%     48.22% |        1802      2.23%     50.45% |        1498      1.86%     52.31% |         470      0.58%     52.89% |         266      0.33%     53.22% |         344      0.43%     53.65% |        9631     11.93%     65.57% |        9177     11.37%     76.94% |        8694     10.77%     87.71% |        3590      4.45%     92.16% |        3158      3.91%     96.07% |        2510      3.11%     99.18% |         663      0.82%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        80732                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |          11      0.40%      0.40% |         102      3.74%      4.14% |         961     35.20%     39.34% |         646     23.66%     63.00% |         905     33.15%     96.15% |           6      0.22%     96.37% |           5      0.18%     96.56% |           5      0.18%     96.74% |          24      0.88%     97.62% |          13      0.48%     98.10% |          14      0.51%     98.61% |           9      0.33%     98.94% |          11      0.40%     99.34% |          18      0.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total         2730                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        7530      1.91%      1.91% |        1380      0.35%      2.26% |       31907      8.11%     10.37% |       28806      7.32%     17.69% |       19609      4.98%     22.67% |         181      0.05%     22.71% |          39      0.01%     22.72% |          38      0.01%     22.73% |      116675     29.64%     52.37% |       66345     16.85%     69.23% |       96596     24.54%     93.77% |        6814      1.73%     95.50% |        8244      2.09%     97.59% |        8846      2.25%     99.84% |         631      0.16%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       393641                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |         598      0.74%      0.74% |         684      0.85%      1.59% |        5104      6.32%      7.91% |        4981      6.17%     14.08% |        4078      5.05%     19.13% |        6497      8.05%     27.18% |        5491      6.80%     33.98% |        5433      6.73%     40.71% |       15798     19.57%     60.28% |        9432     11.68%     71.96% |       16951     21.00%     92.96% |        1641      2.03%     94.99% |        1829      2.27%     97.26% |        1931      2.39%     99.65% |         284      0.35%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        80732                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |       32999      5.71%      5.71% |        7267      1.26%      6.96% |       63790     11.03%     17.99% |       59301     10.25%     28.25% |       40644      7.03%     35.28% |         791      0.14%     35.41% |         776      0.13%     35.55% |         924      0.16%     35.71% |       89357     15.45%     51.16% |       85839     14.84%     66.00% |      130090     22.50%     88.50% |       14116      2.44%     90.94% |       22468      3.89%     94.83% |       29415      5.09%     99.91% |         502      0.09%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total       578279                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |         989      0.23%      0.23% |        2400      0.57%      0.80% |        6833      1.62%      2.42% |        6657      1.58%      4.00% |        5520      1.31%      5.31% |        5385      1.28%      6.58% |        4312      1.02%      7.60% |        4324      1.02%      8.63% |       99881     23.66%     32.29% |       90236     21.37%     53.66% |      141138     33.43%     87.09% |       11044      2.62%     89.71% |       17854      4.23%     93.94% |       25125      5.95%     99.89% |         478      0.11%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total       422176                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        4409     14.48%     14.48% |       21508     70.62%     85.10% |         704      2.31%     87.41% |        1016      3.34%     90.75% |         313      1.03%     91.77% |         198      0.65%     92.42% |         152      0.50%     92.92% |         237      0.78%     93.70% |         155      0.51%     94.21% |         144      0.47%     94.68% |          90      0.30%     94.98% |         173      0.57%     95.55% |         681      2.24%     97.78% |         485      1.59%     99.38% |         190      0.62%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        30455                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        3217     10.33%     10.33% |       21325     68.50%     78.83% |        1603      5.15%     83.98% |        1544      4.96%     88.94% |        1184      3.80%     92.75% |         177      0.57%     93.32% |         128      0.41%     93.73% |         184      0.59%     94.32% |         155      0.50%     94.82% |         138      0.44%     95.26% |          93      0.30%     95.56% |         133      0.43%     95.98% |         656      2.11%     98.09% |         428      1.37%     99.47% |         166      0.53%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        31131                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       17154      3.58%      3.58% |           0      0.00%      3.58% |       73173     15.26%     18.84% |       65055     13.57%     32.41% |       38206      7.97%     40.38% |           0      0.00%     40.38% |           0      0.00%     40.38% |           0      0.00%     40.38% |      111753     23.31%     63.70% |       60574     12.64%     76.33% |       91932     19.18%     95.51% |        4905      1.02%     96.53% |        7750      1.62%     98.15% |        8865      1.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total       479367                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        8831      1.07%      1.07% |        2159      0.26%      1.33% |       39249      4.74%      6.07% |       35844      4.33%     10.40% |       25798      3.12%     13.52% |        7120      0.86%     14.38% |        5969      0.72%     15.10% |        6053      0.73%     15.83% |      216743     26.19%     42.02% |      157621     19.04%     61.06% |      239057     28.88%     89.94% |       18736      2.26%     92.21% |       27562      3.33%     95.54% |       35724      4.32%     99.85% |        1205      0.15%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total       827671                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |       32307     14.19%     14.19% |        7274      3.19%     17.38% |       62512     27.45%     44.84% |       57889     25.42%     70.26% |       39438     17.32%     87.58% |         355      0.16%     87.74% |         338      0.15%     87.88% |         345      0.15%     88.04% |        5110      2.24%     90.28% |        4008      1.76%     92.04% |        4594      2.02%     94.06% |        3844      1.69%     95.75% |        4990      2.19%     97.94% |        4485      1.97%     99.91% |         212      0.09%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total       227701                       (Unspecified)
system.ruby.L1Cache_Controller.I.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |        2418     21.64%     21.64% |        2859     25.59%     47.23% |        1833     16.40%     63.63% |           0      0.00%     63.63% |           0      0.00%     63.63% |           0      0.00%     63.63% |        1331     11.91%     75.54% |        1034      9.25%     84.80% |        1630     14.59%     99.38% |          14      0.13%     99.51% |          26      0.23%     99.74% |          29      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Inv::total        11174                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |          96      0.03%      0.03% |        3945      1.19%      1.22% |       16009      4.84%      6.06% |       14569      4.41%     10.47% |       14640      4.43%     14.89% |        5519      1.67%     16.56% |        4605      1.39%     17.95% |        4552      1.38%     19.33% |       16902      5.11%     24.44% |       12044      3.64%     28.08% |       23921      7.23%     35.32% |       55229     16.70%     52.01% |       74504     22.53%     74.54% |       84196     25.46%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total       330735                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        3128     51.18%     51.18% |         701     11.47%     62.65% |         211      3.45%     66.10% |         354      5.79%     71.89% |          93      1.52%     73.41% |         148      2.42%     75.83% |         119      1.95%     77.78% |         162      2.65%     80.43% |         119      1.95%     82.38% |         107      1.75%     84.13% |          71      1.16%     85.29% |         120      1.96%     87.25% |         216      3.53%     90.79% |         404      6.61%     97.40% |         159      2.60%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         6112                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own |          65      0.02%      0.02% |           0      0.00%      0.02% |        4874      1.24%      1.26% |        4678      1.19%      2.45% |        4083      1.04%      3.49% |           0      0.00%      3.49% |           0      0.00%      3.49% |           0      0.00%      3.49% |       97773     24.88%     28.37% |       88670     22.57%     50.93% |      139738     35.56%     86.50% |       10606      2.70%     89.20% |       17539      4.46%     93.66% |       24917      6.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own::total       392943                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |           5      0.03%      0.03% |         170      0.87%      0.90% |        1671      8.58%      9.47% |        1789      9.18%     18.66% |        1355      6.95%     25.61% |        5213     26.76%     52.37% |        4290     22.02%     74.39% |        4287     22.00%     96.39% |         114      0.59%     96.98% |         106      0.54%     97.52% |          88      0.45%     97.97% |          95      0.49%     98.46% |         103      0.53%     98.99% |         115      0.59%     99.58% |          82      0.42%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total        19483                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |        2656     42.39%     42.39% |         628     10.02%     52.41% |         105      1.68%     54.09% |         146      2.33%     56.42% |          27      0.43%     56.85% |         164      2.62%     59.46% |          41      0.65%     60.12% |          49      0.78%     60.90% |         646     10.31%     71.21% |         408      6.51%     77.72% |         423      6.75%     84.47% |         433      6.91%     91.38% |         247      3.94%     95.32% |         261      4.17%     99.49% |          32      0.51%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total         6266                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          78      0.35%      0.35% |       20522     92.03%     92.38% |         432      1.94%     94.32% |         545      2.44%     96.76% |         186      0.83%     97.60% |          23      0.10%     97.70% |           8      0.04%     97.74% |          19      0.09%     97.82% |          13      0.06%     97.88% |          18      0.08%     97.96% |           8      0.04%     98.00% |           4      0.02%     98.01% |         429      1.92%     99.94% |           7      0.03%     99.97% |           7      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total        22299                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |          73      0.33%      0.33% |         724      3.29%      3.62% |        1871      8.50%     12.13% |        1990      9.05%     21.17% |        1471      6.69%     27.86% |        5374     24.43%     52.28% |        4419     20.09%     72.37% |        4454     20.24%     92.61% |         215      0.98%     93.59% |         199      0.90%     94.50% |         162      0.74%     95.23% |         213      0.97%     96.20% |         221      1.00%     97.20% |         218      0.99%     98.20% |         397      1.80%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total        22001                       (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement |        3361      0.78%      0.78% |           0      0.00%      0.78% |        5965      1.39%      2.17% |        5318      1.24%      3.41% |        4988      1.16%      4.57% |           0      0.00%      4.57% |           0      0.00%      4.57% |           0      0.00%      4.57% |      105822     24.61%     29.18% |       96769     22.51%     51.68% |      147550     34.32%     86.00% |       13409      3.12%     89.12% |       19770      4.60%     93.72% |       27008      6.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement::total       429960                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |        6520      1.69%      1.69% |        1302      0.34%      2.03% |       31726      8.22%     10.25% |       28701      7.44%     17.69% |       19565      5.07%     22.76% |          45      0.01%     22.77% |          23      0.01%     22.78% |          22      0.01%     22.78% |      114617     29.71%     52.49% |       64786     16.79%     69.28% |       95068     24.64%     93.92% |        6466      1.68%     95.59% |        8113      2.10%     97.70% |        8770      2.27%     99.97% |         118      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total       385842                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own |         495     16.48%     16.48% |           0      0.00%     16.48% |          61      2.03%     18.51% |          32      1.07%     19.58% |          11      0.37%     19.95% |           0      0.00%     19.95% |           0      0.00%     19.95% |           0      0.00%     19.95% |        1098     36.56%     56.51% |         608     20.25%     76.76% |         675     22.48%     99.23% |          14      0.47%     99.70% |           4      0.13%     99.83% |           5      0.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own::total         3003                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |         250      6.19%      6.19% |          67      1.66%      7.85% |         100      2.48%     10.32% |          56      1.39%     11.71% |          18      0.45%     12.16% |         134      3.32%     15.47% |           9      0.22%     15.70% |          13      0.32%     16.02% |         936     23.17%     39.19% |         898     22.23%     61.43% |         793     19.63%     81.06% |         266      6.59%     87.65% |          75      1.86%     89.50% |          24      0.59%     90.10% |         400      9.90%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total         4039                       (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement |         493     21.10%     21.10% |           0      0.00%     21.10% |          58      2.48%     23.58% |          30      1.28%     24.86% |          10      0.43%     25.29% |           0      0.00%     25.29% |           0      0.00%     25.29% |           0      0.00%     25.29% |         844     36.11%     61.40% |         448     19.17%     80.57% |         431     18.44%     99.02% |          14      0.60%     99.61% |           4      0.17%     99.79% |           5      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement::total         2337                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX |           4     14.81%     14.81% |           0      0.00%     14.81% |           0      0.00%     14.81% |           1      3.70%     18.52% |           1      3.70%     22.22% |           1      3.70%     25.93% |           0      0.00%     25.93% |           0      0.00%     25.93% |           5     18.52%     44.44% |           8     29.63%     74.07% |           3     11.11%     85.19% |           1      3.70%     88.89% |           2      7.41%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX::total           27                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |         234      6.13%      6.13% |          59      1.55%      7.67% |          92      2.41%     10.08% |          46      1.20%     11.29% |          11      0.29%     11.58% |         123      3.22%     14.80% |           3      0.08%     14.88% |           7      0.18%     15.06% |         907     23.76%     38.82% |         865     22.66%     61.47% |         766     20.06%     81.53% |         245      6.42%     87.95% |          49      1.28%     89.24% |          18      0.47%     89.71% |         393     10.29%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total         3818                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |       65902      0.74%      0.74% |      116023      1.30%      2.03% |      769529      8.59%     10.62% |      664500      7.42%     18.05% |      664257      7.42%     25.46% |         825      0.01%     25.47% |         676      0.01%     25.48% |         724      0.01%     25.49% |       60275      0.67%     26.16% |       40208      0.45%     26.61% |       67152      0.75%     27.36% |     1666132     18.61%     45.97% |     2220829     24.80%     70.77% |     2617864     29.23%    100.00% |          64      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total      8954960                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own |         235      8.79%      8.79% |           0      0.00%      8.79% |          34      1.27%     10.06% |          29      1.08%     11.15% |           9      0.34%     11.49% |           0      0.00%     11.49% |           0      0.00%     11.49% |           0      0.00%     11.49% |         857     32.06%     43.55% |         632     23.64%     67.19% |         871     32.59%     99.78% |           1      0.04%     99.81% |           4      0.15%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own::total         2673                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         463      6.03%      6.03% |        2730     35.54%     41.56% |         709      9.23%     50.79% |         701      9.13%     59.92% |         566      7.37%     67.29% |         385      5.01%     72.30% |         299      3.89%     76.19% |         371      4.83%     81.02% |         256      3.33%     84.35% |         188      2.45%     86.80% |         128      1.67%     88.47% |         175      2.28%     90.74% |         399      5.19%     95.94% |         151      1.97%     97.90% |         161      2.10%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total         7682                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |       31242      1.05%      1.05% |       55269      1.86%      2.91% |      570438     19.19%     22.09% |      502106     16.89%     38.98% |      494569     16.63%     55.61% |         498      0.02%     55.63% |         380      0.01%     55.64% |         414      0.01%     55.66% |       40031      1.35%     57.00% |       25102      0.84%     57.85% |       41444      1.39%     59.24% |      458707     15.43%     74.67% |      362141     12.18%     86.85% |      390979     13.15%    100.00% |          25      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total      2973345                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |         538      0.01%      0.01% |       35306      0.62%      0.62% |      137298      2.39%      3.02% |      104979      1.83%      4.84% |      131179      2.29%      7.13% |         234      0.00%      7.13% |         190      0.00%      7.14% |         212      0.00%      7.14% |       16281      0.28%      7.42% |       11933      0.21%      7.63% |       22143      0.39%      8.02% |     1203950     20.97%     28.99% |     1853794     32.29%     61.28% |     2222519     38.72%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total      5740557                       (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement |       16661      3.49%      3.49% |           0      0.00%      3.49% |       73115     15.33%     18.82% |       65025     13.63%     32.45% |       38196      8.01%     40.46% |           0      0.00%     40.46% |           0      0.00%     40.46% |           0      0.00%     40.46% |      110909     23.25%     63.71% |       60126     12.60%     76.31% |       91501     19.18%     95.49% |        4891      1.03%     96.52% |        7746      1.62%     98.14% |        8860      1.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement::total       477030                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          66      1.76%      1.76% |         501     13.40%     15.16% |         325      8.69%     23.85% |        1309     35.00%     58.85% |         134      3.58%     62.43% |         113      3.02%     65.45% |          84      2.25%     67.70% |          73      1.95%     69.65% |         111      2.97%     72.62% |         111      2.97%     75.59% |          18      0.48%     76.07% |          37      0.99%     77.06% |         792     21.18%     98.24% |          51      1.36%     99.60% |          15      0.40%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         3740                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |       10725     13.94%     13.94% |       25808     33.56%     47.50% |        2011      2.61%     50.11% |        1756      2.28%     52.40% |        1487      1.93%     54.33% |         347      0.45%     54.78% |         263      0.34%     55.12% |         337      0.44%     55.56% |        8722     11.34%     66.90% |        8312     10.81%     77.71% |        7928     10.31%     88.02% |        3345      4.35%     92.37% |        3109      4.04%     96.41% |        2492      3.24%     99.65% |         270      0.35%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total        76912                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        7530      1.91%      1.91% |        1380      0.35%      2.26% |       31907      8.11%     10.37% |       28806      7.32%     17.69% |       19609      4.98%     22.67% |         181      0.05%     22.71% |          39      0.01%     22.72% |          38      0.01%     22.73% |      116675     29.64%     52.37% |       66345     16.85%     69.23% |       96596     24.54%     93.77% |        6814      1.73%     95.50% |        8244      2.09%     97.59% |        8846      2.25%     99.84% |         631      0.16%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       393641                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |         598      0.74%      0.74% |         684      0.85%      1.59% |        5104      6.32%      7.91% |        4981      6.17%     14.08% |        4078      5.05%     19.13% |        6497      8.05%     27.18% |        5491      6.80%     33.98% |        5433      6.73%     40.71% |       15798     19.57%     60.28% |        9432     11.68%     71.96% |       16951     21.00%     92.96% |        1641      2.03%     94.99% |        1829      2.27%     97.26% |        1931      2.39%     99.65% |         284      0.35%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        80732                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         703      0.20%      0.20% |          95      0.03%      0.23% |        2238      0.63%      0.86% |        2057      0.58%      1.44% |        2111      0.60%      2.04% |         442      0.13%      2.16% |         439      0.12%      2.29% |         582      0.16%      2.45% |       84270     23.85%     26.31% |       81844     23.17%     49.47% |      125510     35.53%     85.00% |       10281      2.91%     87.91% |       17489      4.95%     92.86% |       24947      7.06%     99.92% |         290      0.08%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total       353298                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     40.00%     60.00% |           2     20.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |          11      0.40%      0.40% |         102      3.74%      4.14% |         961     35.20%     39.34% |         646     23.66%     63.00% |         905     33.15%     96.15% |           6      0.22%     96.37% |           5      0.18%     96.56% |           5      0.18%     96.74% |          24      0.88%     97.62% |          13      0.48%     98.10% |          14      0.51%     98.61% |           9      0.33%     98.94% |          11      0.40%     99.34% |          18      0.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total         2730                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       32296     14.35%     14.35% |        7172      3.19%     17.54% |       61552     27.36%     44.90% |       57244     25.44%     70.35% |       38533     17.13%     87.47% |         349      0.16%     87.63% |         337      0.15%     87.78% |         342      0.15%     87.93% |        5087      2.26%     90.19% |        3995      1.78%     91.97% |        4580      2.04%     94.00% |        3835      1.70%     95.71% |        4979      2.21%     97.92% |        4468      1.99%     99.91% |         212      0.09%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       224981                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |           2     13.33%     13.33% |           3     20.00%     33.33% |           0      0.00%     33.33% |           2     13.33%     46.67% |           8     53.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total           15                       (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     40.00%     60.00% |           2     20.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        4407     14.48%     14.48% |       21505     70.65%     85.12% |         704      2.31%     87.44% |        1014      3.33%     90.77% |         305      1.00%     91.77% |         198      0.65%     92.42% |         152      0.50%     92.92% |         237      0.78%     93.70% |         155      0.51%     94.21% |         144      0.47%     94.68% |          90      0.30%     94.98% |         173      0.57%     95.55% |         681      2.24%     97.78% |         485      1.59%     99.38% |         190      0.62%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        30440                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        3217     10.33%     10.33% |       21325     68.50%     78.83% |        1603      5.15%     83.98% |        1544      4.96%     88.94% |        1184      3.80%     92.75% |         177      0.57%     93.32% |         128      0.41%     93.73% |         184      0.59%     94.32% |         155      0.50%     94.82% |         138      0.44%     95.26% |          93      0.30%     95.56% |         133      0.43%     95.98% |         656      2.11%     98.09% |         428      1.37%     99.47% |         166      0.53%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        31131                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           2      4.44%      4.44% |           0      0.00%      4.44% |           9     20.00%     24.44% |           5     11.11%     35.56% |           3      6.67%     42.22% |           0      0.00%     42.22% |           0      0.00%     42.22% |           0      0.00%     42.22% |          13     28.89%     71.11% |           6     13.33%     84.44% |           7     15.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           45                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           4     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total            6                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       17154      3.58%      3.58% |           0      0.00%      3.58% |       73173     15.26%     18.84% |       65055     13.57%     32.41% |       38206      7.97%     40.38% |           0      0.00%     40.38% |           0      0.00%     40.38% |           0      0.00%     40.38% |      111751     23.31%     63.70% |       60574     12.64%     76.33% |       91932     19.18%     95.51% |        4905      1.02%     96.53% |        7750      1.62%     98.15% |        8865      1.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       479365                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own |          65      0.02%      0.02% |           0      0.00%      0.02% |        4874      1.24%      1.26% |        4678      1.19%      2.45% |        4083      1.04%      3.49% |           0      0.00%      3.49% |           0      0.00%      3.49% |           0      0.00%      3.49% |       97773     24.88%     28.37% |       88672     22.57%     50.93% |      139741     35.56%     86.50% |       10606      2.70%     89.20% |       17539      4.46%     93.66% |       24917      6.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own::total       392948                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |           5      0.03%      0.03% |         170      0.87%      0.90% |        1671      8.58%      9.47% |        1789      9.18%     18.66% |        1355      6.95%     25.61% |        5213     26.76%     52.37% |        4290     22.02%     74.39% |        4287     22.00%     96.39% |         114      0.59%     96.98% |         106      0.54%     97.52% |          88      0.45%     97.97% |          95      0.49%     98.46% |         103      0.53%     98.99% |         115      0.59%     99.58% |          82      0.42%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total        19483                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |          70      0.02%      0.02% |         170      0.04%      0.06% |        6545      1.59%      1.65% |        6467      1.57%      3.21% |        5438      1.32%      4.53% |        5213      1.26%      5.80% |        4290      1.04%      6.84% |        4287      1.04%      7.88% |       97887     23.73%     31.61% |       88776     21.53%     53.14% |      139826     33.90%     87.04% |       10701      2.59%     89.63% |       17642      4.28%     93.91% |       25032      6.07%     99.98% |          82      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total       412426                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck |          14      1.63%      1.63% |           8      0.93%      2.56% |          11      1.28%      3.84% |          11      1.28%      5.12% |           7      0.81%      5.93% |          10      1.16%      7.09% |           6      0.70%      7.79% |           6      0.70%      8.49% |         278     32.33%     40.81% |         185     21.51%     62.33% |         268     31.16%     93.49% |          20      2.33%     95.81% |          24      2.79%     98.60% |           5      0.58%     99.19% |           7      0.81%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck::total          860                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own |         495     16.48%     16.48% |           0      0.00%     16.48% |          61      2.03%     18.51% |          32      1.07%     19.58% |          11      0.37%     19.95% |           0      0.00%     19.95% |           0      0.00%     19.95% |           0      0.00%     19.95% |        1098     36.56%     56.51% |         608     20.25%     76.76% |         675     22.48%     99.23% |          14      0.47%     99.70% |           4      0.13%     99.83% |           5      0.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own::total         3003                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |         250      6.19%      6.19% |          67      1.66%      7.85% |         100      2.48%     10.32% |          56      1.39%     11.71% |          18      0.45%     12.16% |         134      3.32%     15.47% |           9      0.22%     15.70% |          13      0.32%     16.02% |         936     23.17%     39.19% |         898     22.23%     61.43% |         793     19.63%     81.06% |         266      6.59%     87.65% |          75      1.86%     89.50% |          24      0.59%     90.10% |         400      9.90%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total         4039                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |         731     11.82%     11.82% |          59      0.95%     12.78% |         150      2.43%     15.21% |          77      1.25%     16.45% |          22      0.36%     16.81% |         124      2.01%     18.81% |           3      0.05%     18.86% |           7      0.11%     18.97% |        1756     28.41%     47.38% |        1321     21.37%     68.75% |        1200     19.41%     88.16% |         260      4.21%     92.36% |          55      0.89%     93.25% |          24      0.39%     93.64% |         393      6.36%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total         6182                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.WriteBack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.WriteBack::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |         510      7.50%      7.50% |         559      8.22%     15.73% |         606      8.92%     24.64% |         618      9.09%     33.74% |         515      7.58%     41.31% |         337      4.96%     46.27% |         284      4.18%     50.45% |         343      5.05%     55.50% |         876     12.89%     68.38% |         681     10.02%     78.40% |         887     13.05%     91.45% |          93      1.37%     92.82% |         246      3.62%     96.44% |          84      1.24%     97.68% |         158      2.32%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total         6797                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own |         235      8.79%      8.79% |           0      0.00%      8.79% |          34      1.27%     10.06% |          29      1.08%     11.15% |           9      0.34%     11.49% |           0      0.00%     11.49% |           0      0.00%     11.49% |           0      0.00%     11.49% |         857     32.06%     43.55% |         632     23.64%     67.19% |         871     32.59%     99.78% |           1      0.04%     99.81% |           4      0.15%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own::total         2673                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         463      6.03%      6.03% |        2730     35.54%     41.56% |         709      9.23%     50.79% |         701      9.13%     59.92% |         566      7.37%     67.29% |         385      5.01%     72.30% |         299      3.89%     76.19% |         371      4.83%     81.02% |         256      3.33%     84.35% |         188      2.45%     86.80% |         128      1.67%     88.47% |         175      2.28%     90.74% |         399      5.19%     95.94% |         151      1.97%     97.90% |         161      2.10%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total         7682                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |         188      5.29%      5.29% |        2171     61.03%     66.32% |         137      3.85%     70.17% |         112      3.15%     73.32% |          60      1.69%     75.01% |          48      1.35%     76.36% |          15      0.42%     76.78% |          28      0.79%     77.57% |         237      6.66%     84.23% |         139      3.91%     88.14% |         112      3.15%     91.28% |          83      2.33%     93.62% |         156      4.39%     98.00% |          68      1.91%     99.92% |           3      0.08%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total         3557                       (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L0_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L0_Ack::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     40.00%     60.00% |           2     20.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     40.00%     60.00% |           2     20.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack::total           10                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS         827694      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX         227736      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE        28411      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX         479369      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data        197897      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          43464      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        37268      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          80732      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock       649753      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS        56010      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       141887      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       353268      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         2742      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        28401      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS       337646      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX        79315      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        80732      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         3767      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX       479365      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           15      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data        55995      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data           15      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX            8      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       141887      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS            8      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock        31143      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           13      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock       618610      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data        43086      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        37054      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock          592      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data          378      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean          214      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        80140      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples    393046660                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.119931                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.020214                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     2.808245                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |   392996399     99.99%     99.99% |       47745      0.01%    100.00% |        1281      0.00%    100.00% |         301      0.00%    100.00% |         253      0.00%    100.00% |         323      0.00%    100.00% |         277      0.00%    100.00% |          51      0.00%    100.00% |          22      0.00%    100.00% |           8      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total    393046660                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples    389590301                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000021                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.058797                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |   389590246    100.00%    100.00% |          17      0.00%    100.00% |          32      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total    389590301                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      3456359                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    14.635740                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean     9.734753                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    26.685433                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     3406136     98.55%     98.55% |       47709      1.38%     99.93% |        1279      0.04%     99.96% |         301      0.01%     99.97% |         253      0.01%     99.98% |         323      0.01%     99.99% |         277      0.01%    100.00% |          51      0.00%    100.00% |          22      0.00%    100.00% |           8      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      3456359                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     95677745                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.130059                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.026829                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     4.203214                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    95673726    100.00%    100.00% |        3522      0.00%    100.00% |          84      0.00%    100.00% |         249      0.00%    100.00% |         161      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     95677745                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     94873507                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.013670                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.009475                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.147108                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    94873481    100.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           7      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     94873507                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples       804238                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    14.860069                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean     7.668940                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    43.693573                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |      800219     99.50%     99.50% |        3522      0.44%     99.94% |          84      0.01%     99.95% |         249      0.03%     99.98% |         161      0.02%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total       804238                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    254200260                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.005222                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.000462                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     0.778715                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   254199865    100.00%    100.00% |         370      0.00%    100.00% |           2      0.00%    100.00% |          10      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    254200260                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    254163163                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   254163163    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    254163163                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        37097                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    36.781168                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    23.762150                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    53.620796                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |       36702     98.94%     98.94% |         370      1.00%     99.93% |           2      0.01%     99.94% |          10      0.03%     99.96% |          12      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        37097                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples      1781528                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.212711                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.119870                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     1.934498                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |     1781371     99.99%     99.99% |         119      0.01%    100.00% |           3      0.00%    100.00% |          25      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total      1781528                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples      1779458                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.166931                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.115670                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.735965                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |     1779052     99.98%     99.98% |         404      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total      1779458                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2070                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    40.567633                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    28.298480                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.714718                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |        1915     92.51%     92.51% |         119      5.75%     98.26% |           3      0.14%     98.41% |          24      1.16%     99.57% |           7      0.34%     99.90% |           1      0.05%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         2070                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        57323                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.738377                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.066768                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     5.956663                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       56420     98.42%     98.42% |         879      1.53%     99.96% |          16      0.03%     99.99% |           6      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        57323                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        56303                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       56303    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        56303                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         1020                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    42.496078                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    37.801723                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    17.407515                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |         117     11.47%     11.47% |         879     86.18%     97.65% |          16      1.57%     99.22% |           6      0.59%     99.80% |           1      0.10%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           1      0.10%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         1020                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        57323                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       57323    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        57323                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        57323                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       57323    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        57323                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000515                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time      5290000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time    26.731077                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000689                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples        80389                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.992648                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.085427                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0           591      0.74%      0.74% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1         79798     99.26%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total        80389                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits      3689476                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses        58933                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses      3748409                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits      1732535                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         1902                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses      1734437                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count        80389                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.000451                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time     10792900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   134.258418                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count       152811                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.000639                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time     39447046                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_stall_count          797                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   258.142712                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count      5482846                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.007978                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_time      2723322                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_count           63                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_avg_stall_time     0.496699                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count        33597                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved        45011                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams          936                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested        33597                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits        17204                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits        12698                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed          573                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples       128771                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.992428                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.086685                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0           975      0.76%      0.76% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1        127796     99.24%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total       128771                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits     23085480                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses        50434                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses     23135914                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits     12985643                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses        10334                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses     12995977                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count       128771                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.000721                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time     17182878                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   133.437482                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count       246096                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.001017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time     61065376                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   248.136402                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count     36131891                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.052487                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.mandatoryQueue.m_stall_time        94668                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.mandatoryQueue.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_avg_stall_time     0.002620                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count        69691                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved        58692                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams         2165                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested        69691                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits        59776                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits         1688                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed         2812                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.delayHistogram::samples       473954                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::mean     0.764739                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::stdev     0.424162                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::0       111503     23.53%     23.53% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::1       362451     76.47%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::total       473954                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_hits     11651976                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses       277654                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses     11929630                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits      4116209                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses         5327                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses      4121536                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.bufferFromL1.m_msg_count       473954                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferFromL1.m_buf_msgs     1.739535                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferFromL1.m_stall_time     69732200                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferFromL1.m_avg_stall_time   147.128624                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.bufferToL1.m_msg_count       636174                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferToL1.m_buf_msgs     0.004578                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferToL1.m_stall_time    417624100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferToL1.m_stall_count       141298                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl10.bufferToL1.m_avg_stall_time   656.462069                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.mandatoryQueue.m_msg_count     16051166                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.mandatoryQueue.m_buf_msgs     0.031725                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.mandatoryQueue.m_stall_time       410800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.mandatoryQueue.m_stall_count           99                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl10.mandatoryQueue.m_avg_stall_time     0.025593                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetchQueue.m_msg_count        55207                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.prefetchQueue.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved       282423                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams         3217                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested        55207                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits        42167                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits          492                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed          924                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.delayHistogram::samples      1752180                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::mean     0.798362                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::stdev     0.401223                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::0       353306     20.16%     20.16% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::1      1398874     79.84%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::total      1752180                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_hits    106508281                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses       633734                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses    107142015                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits     58523425                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses         1375                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses     58524800                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.bufferFromL1.m_msg_count      1752180                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferFromL1.m_buf_msgs     0.010043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferFromL1.m_stall_time    280375700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferFromL1.m_avg_stall_time   160.015352                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.bufferToL1.m_msg_count      3424778                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferToL1.m_buf_msgs     0.017048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferToL1.m_stall_time    710608800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferToL1.m_stall_count        10621                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl11.bufferToL1.m_avg_stall_time   207.490471                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.mandatoryQueue.m_msg_count    165666815                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.mandatoryQueue.m_buf_msgs     0.327418                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetchQueue.m_msg_count      1122440                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.prefetchQueue.m_buf_msgs     0.002218                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved       627368                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams         7198                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested      1122440                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits      1086354                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits         7623                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed        19918                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.delayHistogram::samples      2342007                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::mean     0.790389                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::stdev     0.407031                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::0       490911     20.96%     20.96% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::1      1851096     79.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::total      2342007                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_hits    123426552                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses       696151                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses    124122703                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits     68258736                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses         1729                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses     68260465                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.bufferFromL1.m_msg_count      2342007                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferFromL1.m_buf_msgs     0.013403                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferFromL1.m_stall_time    370596900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferFromL1.m_avg_stall_time   158.239023                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.bufferToL1.m_msg_count      4570950                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferToL1.m_buf_msgs     0.022751                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferToL1.m_stall_time    947823200                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferToL1.m_stall_count        17547                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl12.bufferToL1.m_avg_stall_time   207.358033                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.mandatoryQueue.m_msg_count    192383168                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.mandatoryQueue.m_buf_msgs     0.380219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetchQueue.m_msg_count      1649623                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.prefetchQueue.m_buf_msgs     0.003260                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved       686871                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams        26312                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested      1649623                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits      1534085                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits        10825                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed        29124                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.delayHistogram::samples      2763789                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::mean     0.797430                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::stdev     0.401915                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::0       559860     20.26%     20.26% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::1      2203929     79.74%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::total      2763789                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_hits    147398765                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses       695386                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses    148094151                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits     82160155                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses         2202                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses     82162357                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.bufferFromL1.m_msg_count      2763789                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferFromL1.m_buf_msgs     0.015835                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferFromL1.m_stall_time    441063800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferFromL1.m_avg_stall_time   159.586640                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.bufferToL1.m_msg_count      5390423                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferToL1.m_buf_msgs     0.026907                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferToL1.m_stall_time   1133477100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferToL1.m_stall_count        24923                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl13.bufferToL1.m_avg_stall_time   210.276095                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.mandatoryQueue.m_msg_count    230256508                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.mandatoryQueue.m_buf_msgs     0.455070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetchQueue.m_msg_count      2073047                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.prefetchQueue.m_buf_msgs     0.004097                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved       682411                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams        14382                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested      2073047                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits      2001437                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits        14785                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed        39292                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.delayHistogram::samples         2288                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::mean     0.781469                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::stdev     0.413340                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::0          500     21.85%     21.85% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::1         1788     78.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::total         2288                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_hits       121796                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses          957                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses       122753                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits        58678                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses          472                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses        59150                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.bufferFromL1.m_msg_count         2288                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferFromL1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferFromL1.m_stall_time       358500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferFromL1.m_avg_stall_time   156.687063                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.bufferToL1.m_msg_count         2470                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferToL1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferToL1.m_stall_time       478300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferToL1.m_avg_stall_time   193.643725                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.mandatoryQueue.m_msg_count       181903                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.mandatoryQueue.m_buf_msgs     0.000360                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetchQueue.m_msg_count          288                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.prefetchQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved         1222                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams           26                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested          288                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits          140                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits           48                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed           10                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples       833704                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.992190                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.088027                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0          6511      0.78%      0.78% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1        827193     99.22%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total       833704                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits     15444818                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses       513332                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses     15958150                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits      6490463                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses         1471                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses      6491934                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count       833704                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs    12.182284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time    112062786                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   134.415555                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count      1634959                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.006847                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time    424372386                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_stall_count         4979                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   259.561485                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count     22450084                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.032612                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.mandatoryQueue.m_stall_time          588                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_avg_stall_time     0.000026                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count       325456                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000473                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved       510845                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams         7322                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested       325456                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits       295380                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits         3766                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed         5906                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples       723718                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.992286                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.087492                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0          5583      0.77%      0.77% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1        718135     99.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total       723718                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits     12852524                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses       461668                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses     13314192                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits      5330670                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses         1180                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses      5331850                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count       723718                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     2.648236                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time     97462286                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   134.668871                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count      1416919                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.005938                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time    368675860                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_stall_count         4744                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   260.195438                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count     18646042                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.027086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count       265718                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000386                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetchQueue.m_stall_time        79968                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_avg_stall_time     0.300951                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved       458485                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams         5852                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested       265718                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits       240995                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits         4059                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed         4749                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples       711972                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.992174                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.088119                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0          5572      0.78%      0.78% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1        706400     99.22%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total       711972                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits     12954596                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses       435925                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses     13390521                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits      5398776                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses         1281                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses      5400057                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count       711972                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs    10.519855                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time     95360676                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   133.938801                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count      1395794                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.005842                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time    361603948                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_stall_count         4106                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   259.066845                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count     18790578                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.027296                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.mandatoryQueue.m_stall_time         7350                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_avg_stall_time     0.000391                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count       283428                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000414                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetchQueue.m_stall_time       419832                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_avg_stall_time     1.481265                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved       433973                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams         6704                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested       283428                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits       255724                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits         3146                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed         5074                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples        19793                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.992422                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.086726                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0           150      0.76%      0.76% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1         19643     99.24%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total        19793                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits      4393419                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses         4362                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses      4397781                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits      1086914                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses          406                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses      1087320                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count        19793                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs     0.000112                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time      2783636                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   140.637397                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count        20663                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time      5203214                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   251.813096                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count      5485101                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.007968                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count        10217                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved         4493                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams          337                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested        10217                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits         8765                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits          127                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed          219                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples        16252                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.991324                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.092742                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0           141      0.87%      0.87% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1         16111     99.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total        16252                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits      3627489                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses         3325                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses      3630814                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits       906956                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses          352                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses       907308                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count        16252                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     3.479394                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time      2315118                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   142.451268                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count        16951                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time      4265430                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   251.632942                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count      4538122                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.006592                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count         8805                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved         3437                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams          276                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested         8805                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits         7601                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits          120                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed          188                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples        16479                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.992475                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.086421                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0           124      0.75%      0.75% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1         16355     99.25%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total        16479                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits      3673954                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses         3708                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses      3677662                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits       919034                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses          349                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses       919383                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count        16479                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs     0.000093                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time      2313994                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   140.420778                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count        17225                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time      4341402                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   252.040755                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count      4597045                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.006678                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count         8546                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved         3779                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams          281                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested         8546                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits         7325                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits          116                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed          156                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.delayHistogram::samples       396880                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::mean     0.768981                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::stdev     0.421485                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::0         91687     23.10%     23.10% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::1        305193     76.90%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::total       396880                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_hits     10215613                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses       250435                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses     10466048                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits      3589567                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses         4819                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses      3594386                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.bufferFromL1.m_msg_count       396880                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferFromL1.m_buf_msgs    17.398777                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferFromL1.m_stall_time     58794600                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferFromL1.m_avg_stall_time   148.142008                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.bufferToL1.m_msg_count       571772                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferToL1.m_buf_msgs     0.003831                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferToL1.m_stall_time    317986400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferToL1.m_stall_count        99742                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl8.bufferToL1.m_avg_stall_time   556.141959                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.mandatoryQueue.m_msg_count     14060434                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_buf_msgs     0.027792                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.mandatoryQueue.m_stall_time       632800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.mandatoryQueue.m_stall_count          125                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_avg_stall_time     0.045006                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetchQueue.m_msg_count        45915                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.prefetchQueue.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved       254586                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams         2834                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested        45915                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits        34373                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits          560                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed          822                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.delayHistogram::samples       302343                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::mean     0.759535                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::stdev     0.427367                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::0         72703     24.05%     24.05% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::1        229640     75.95%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::total       302343                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_hits      7312153                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses       177683                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses      7489836                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits      2605402                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses         3898                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses      2609300                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.bufferFromL1.m_msg_count       302343                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferFromL1.m_buf_msgs     0.001711                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferFromL1.m_stall_time     43940400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferFromL1.m_avg_stall_time   145.332950                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.bufferToL1.m_msg_count       407337                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferToL1.m_buf_msgs     0.002927                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferToL1.m_stall_time    266533300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferToL1.m_stall_count        89918                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl9.bufferToL1.m_avg_stall_time   654.331180                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.mandatoryQueue.m_msg_count     10099136                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.mandatoryQueue.m_buf_msgs     0.019961                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.mandatoryQueue.m_stall_time       213600                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.mandatoryQueue.m_stall_count           43                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl9.mandatoryQueue.m_avg_stall_time     0.021150                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetchQueue.m_msg_count        33612                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.prefetchQueue.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved       181042                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams         2080                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested        33612                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits        25106                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits          439                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed          635                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples        77020                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.128954                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.270977                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7        76593     99.45%     99.45% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15          291      0.38%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23           81      0.11%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31           30      0.04%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39           15      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::40-47            4      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-55            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-71            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total        77020                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits        34532                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses        44344                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses        78876                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count        11102                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time      1436000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count          718                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time   129.346064                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count        61498                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.000304                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count        65918                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count        22061                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count        43641                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples        79358                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.402656                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     1.861361                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15        79210     99.81%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31          111      0.14%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47           22      0.03%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63            9      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        79358                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits        95148                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses        30656                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses       125804                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count        27092                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time      5934000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count         2967                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time   219.031448                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count        30656                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count        52266                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count        52959                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count        30561                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples       346273                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean     0.623716                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev     3.717912                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-15       342763     98.99%     98.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::16-31         2558      0.74%     99.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-47          518      0.15%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::48-63          226      0.07%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-79          106      0.03%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::80-95           43      0.01%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-111           24      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::112-127           21      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-143           11      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::144-159            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total       346273                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_hits        87931                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses       243730                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses       331661                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_msg_count        10507                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL2.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL2.m_stall_time      2209000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_stall_count         1009                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.requestFromL2.m_avg_stall_time   210.240792                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL2.m_msg_count       335662                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL2.m_buf_msgs     0.001658                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL2.m_msg_count       335766                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL2.m_buf_msgs     0.000829                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL2.m_msg_count        19201                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL2.m_buf_msgs     0.000095                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.unblockToL2.m_msg_count       118220                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockToL2.m_buf_msgs     0.000292                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples        31646                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    21.857676                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    32.394559                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-15        19977     63.13%     63.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::16-31         2609      8.24%     71.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-47         2462      7.78%     79.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::48-63         2376      7.51%     86.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-79         1579      4.99%     91.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::80-95         1085      3.43%     95.08% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-111          781      2.47%     97.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::112-127          561      1.77%     99.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-143          195      0.62%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::144-159           21      0.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total        31646                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_hits      1718319                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses        22704                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses      1741023                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_msg_count         3855                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL2.m_stall_time      1154000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_stall_count          536                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.requestFromL2.m_avg_stall_time   299.351492                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL2.m_msg_count        27609                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL2.m_buf_msgs     0.000136                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL2.m_msg_count        27791                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL2.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL2.m_msg_count         7445                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL2.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.unblockToL2.m_msg_count        12423                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockToL2.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.delayHistogram::samples        45838                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    23.281142                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    32.986354                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-31        31644     69.03%     69.03% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-63         7882     17.20%     86.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-95         3928      8.57%     94.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-127         2000      4.36%     99.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-159          382      0.83%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total        45838                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_hits      2290686                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses        33197                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses      2323883                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_msg_count         4199                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL2.m_stall_time      1238000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_stall_count          578                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.requestFromL2.m_avg_stall_time   294.832103                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL2.m_msg_count        40947                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL2.m_buf_msgs     0.000202                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL2.m_msg_count        41639                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL2.m_buf_msgs     0.000103                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL2.m_msg_count         7357                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL2.m_buf_msgs     0.000036                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.unblockToL2.m_msg_count        15708                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockToL2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples        52798                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    27.188984                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    34.844884                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-31        33783     63.99%     63.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::32-63        10077     19.09%     83.07% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-95         5520     10.45%     93.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::96-127         2915      5.52%     99.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-159          496      0.94%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::160-191            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total        52798                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_hits      2697955                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses        40620                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses      2738575                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_msg_count         2810                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL2.m_stall_time       639000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_stall_count          291                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.requestFromL2.m_avg_stall_time   227.402135                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL2.m_msg_count        49485                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL2.m_buf_msgs     0.000245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL2.m_msg_count        49988                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL2.m_buf_msgs     0.000123                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL2.m_msg_count         5320                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.unblockToL2.m_msg_count        15673                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockToL2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples         2848                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean     1.741573                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev     4.143874                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-31         2833     99.47%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::32-63           14      0.49%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-95            1      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total         2848                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_hits           62                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses         1583                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses         1645                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_msg_count         1075                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL2.m_stall_time      1383000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_stall_count          643                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.requestFromL2.m_avg_stall_time  1286.511628                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL2.m_msg_count         1583                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL2.m_msg_count         1773                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL2.m_msg_count         1738                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.unblockToL2.m_msg_count         1293                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockToL2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.fullyBusyCycles               1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples       183960                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.880202                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     3.286873                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15       182728     99.33%     99.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31          987      0.54%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          123      0.07%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           53      0.03%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79           32      0.02%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::80-95           21      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-111           10      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::112-127            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-143            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total       183960                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits       723850                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses       102404                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses       826254                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count         6718                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time      4966000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count         2481                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time   739.208098                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count       175577                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000868                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count       177242                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000438                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count         8821                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count       100166                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000247                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples       169311                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.884148                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     3.193386                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15       168095     99.28%     99.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31          993      0.59%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47          121      0.07%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63           50      0.03%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           29      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95           15      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-111            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::112-127            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total       169311                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits       621800                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses        94632                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses       716432                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count         7962                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time      5095000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count         2547                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time   639.914594                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count       159687                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000789                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count       161349                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000399                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count         9764                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count        92575                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000229                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples       109876                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean     1.114757                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     3.749877                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-15       108914     99.12%     99.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::16-31          791      0.72%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-47           75      0.07%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::48-63           38      0.03%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-79           23      0.02%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::80-95           15      0.01%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-111           12      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::112-127            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-143            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total       109876                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits       640415                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses        65515                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses       705930                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count         4937                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time      3881500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count         1939                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time   786.206198                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count       103721                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000512                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count       104939                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count         6435                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count        63404                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples        13808                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean     2.773899                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     6.945484                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-15        13435     97.30%     97.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::16-31          141      1.02%     98.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-47           87      0.63%     98.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::48-63           76      0.55%     99.50% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-79           69      0.50%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total        13808                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits         6415                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses         7646                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses        14061                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count         5958                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time     11464000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count         5732                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time  1924.135616                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count         7646                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count         7850                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count         6428                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count         7204                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples        11364                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean     2.646779                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev     6.486904                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-15        11088     97.57%     97.57% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::16-31          112      0.99%     98.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-47           67      0.59%     99.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::48-63           53      0.47%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-79           44      0.39%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total        11364                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits         5216                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses         6434                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses        11650                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count         4773                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time      9205000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count         4602                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time  1928.556463                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count         6434                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count         6591                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count         5039                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count         5995                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples        11694                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean     2.812382                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev     7.089092                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-15        11356     97.11%     97.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::16-31          126      1.08%     98.19% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-47           86      0.74%     98.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::48-63           66      0.56%     99.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-79           60      0.51%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total        11694                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits         5227                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses         6579                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses        11806                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count         4873                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time      9346000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count         4673                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time  1917.915042                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count         6579                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count         6821                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count         5217                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count         5997                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples       345211                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean     0.661592                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev     3.933163                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-15       341243     98.85%     98.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::16-31         2899      0.84%     99.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-47          570      0.17%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::48-63          233      0.07%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-79          132      0.04%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::80-95           58      0.02%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-111           42      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::112-127           24      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-143           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total       345211                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_hits        73860                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses       221985                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses       295845                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_msg_count        11294                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL2.m_stall_time      2868500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_stall_count         1307                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.requestFromL2.m_avg_stall_time   253.984417                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL2.m_msg_count       333738                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL2.m_buf_msgs     0.001649                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL2.m_msg_count       333917                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL2.m_buf_msgs     0.000825                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL2.m_msg_count        20925                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL2.m_buf_msgs     0.000103                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.unblockToL2.m_msg_count       137715                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockToL2.m_buf_msgs     0.000340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples       233014                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean     0.624199                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev     3.647594                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-15       230453     98.90%     98.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::16-31         1920      0.82%     99.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-47          369      0.16%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::48-63          152      0.07%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-79           67      0.03%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::80-95           27      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-111           12      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::112-127            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-143            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::144-159            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total       233014                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_hits        49487                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses       161754                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses       211241                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_msg_count        10529                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL2.m_stall_time      2620500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_stall_count         1192                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.requestFromL2.m_avg_stall_time   248.884035                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL2.m_msg_count       222328                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL2.m_buf_msgs     0.001099                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL2.m_msg_count       222485                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL2.m_buf_msgs     0.000550                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL2.m_msg_count        19706                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL2.m_buf_msgs     0.000097                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.unblockToL2.m_msg_count        79910                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockToL2.m_buf_msgs     0.000197                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples      2572264                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.540244                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     4.623352                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-31      2562594     99.62%     99.62% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-63         8551      0.33%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-95         1037      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-127           74      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-159            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::160-191            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total      2572264                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000978                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       115642                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000286                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count      1563150                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.003866                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time       778500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           60                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.498033                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits       801372                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses       282411                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses      1083783                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count      1478636                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.005562                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count       278629                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000688                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count       730485                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001805                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control         3845040                       (Unspecified)
system.ruby.network.msg_byte.Control         30760320                       (Unspecified)
system.ruby.network.msg_count.Request_Control       351010                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      2808080                       (Unspecified)
system.ruby.network.msg_count.Response_Data      4002018                       (Unspecified)
system.ruby.network.msg_byte.Response_Data    288145296                       (Unspecified)
system.ruby.network.msg_count.Response_Control      3814314                       (Unspecified)
system.ruby.network.msg_byte.Response_Control     30514512                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data       607563                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data     43744536                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control       830538                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control      6644304                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count        61498                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count        22061                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count        43641                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count        30656                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000076                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count        52959                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count        30561                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count       175577                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000434                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count         8821                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count       100166                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000247                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count       159687                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000394                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count         9764                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count        92575                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000229                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count       103721                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000256                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count         6435                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count        63404                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count         7646                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count         6428                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count         7204                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count         6434                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count         5039                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count         5995                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count         6579                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count         5217                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count         5997                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers0.m_msg_count       333738                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers0.m_buf_msgs     0.000824                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers1.m_msg_count        20925                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers1.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers2.m_msg_count       137715                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers2.m_buf_msgs     0.000340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers0.m_msg_count       222328                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers0.m_buf_msgs     0.000549                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers1.m_msg_count        19706                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers1.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers2.m_msg_count        79910                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers2.m_buf_msgs     0.000197                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers0.m_msg_count       335662                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers0.m_buf_msgs     0.000829                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers1.m_msg_count        19201                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers1.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers2.m_msg_count       118220                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers2.m_buf_msgs     0.000292                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers0.m_msg_count        27609                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers0.m_buf_msgs     0.000068                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers1.m_msg_count         7445                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers2.m_msg_count        12423                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers2.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers0.m_msg_count        40947                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers0.m_buf_msgs     0.000101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers1.m_msg_count         7357                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers2.m_msg_count        15708                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers0.m_msg_count        49485                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers0.m_buf_msgs     0.000122                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers1.m_msg_count         5320                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers2.m_msg_count        15673                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers0.m_msg_count         1583                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers0.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers1.m_msg_count         1738                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers1.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers2.m_msg_count         1293                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count      1478636                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.003653                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count       115642                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.000286                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count        65918                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count        11102                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count        52266                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count        27092                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count       177242                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000438                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count         6718                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count       161349                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000399                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count         7962                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count       104939                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count         4937                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count         7850                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count         5958                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count         6591                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count         4773                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count         6821                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count         4873                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers1.m_msg_count       333917                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers1.m_buf_msgs     0.000825                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers2.m_msg_count        11294                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers2.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers1.m_msg_count       222485                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers1.m_buf_msgs     0.000550                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers2.m_msg_count        10529                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers1.m_msg_count       335766                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers1.m_buf_msgs     0.000829                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers2.m_msg_count        10507                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers1.m_msg_count        27791                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers1.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers2.m_msg_count         3855                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers1.m_msg_count        41639                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers1.m_buf_msgs     0.000103                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers2.m_msg_count         4199                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers1.m_msg_count        49988                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers1.m_buf_msgs     0.000123                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers2.m_msg_count         2810                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers1.m_msg_count         1773                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers1.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers2.m_msg_count         1075                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count      1563150                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.003862                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count       278629                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.000688                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count       730485                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.001805                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     0.051514                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0        44344                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0       354752                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2        11102                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2        88816                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1        63126                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1      4545072                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1        24853                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2        43641                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1       198824                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2       349128                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Data::0        15606                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Data::0      1123632                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Control::0         1548                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Control::0        12384                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count        65918                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count        11102                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count        61498                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.000370                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time     44173000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time   718.283521                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count        22061                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.000323                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time     54336500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time  2463.011650                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count        43641                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers5.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers5.m_avg_stall_time     0.045828                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization       203062                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     0.050166                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count        77020                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes      3248992                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes      2632832                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy       164553                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2        11102                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2        88816                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1        41138                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1      2961936                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1        24780                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1       198240                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization       213976                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     0.052862                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count       127200                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes      3423616                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes      2406016                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time     98511500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy       154489                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time   774.461478                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0        44344                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0       354752                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1        21988                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1      1583136                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1           73                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2        43641                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1          584                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2       349128                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Data::0        15606                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Data::0      1123632                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Control::0         1548                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Control::0        12384                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.042423                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0        30656                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0       245248                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2        27092                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2       216736                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1        61668                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1      4440096                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1        43557                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2        30561                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1       348456                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2       244488                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count        52266                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count        27092                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count        30656                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time      1306500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time    42.618085                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count        52959                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000471                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time     68780500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time  1298.749976                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count        30561                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000076                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers5.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers5.m_avg_stall_time     0.032721                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization        77411                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.019124                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count        79358                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes      1238576                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes       603712                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy        37732                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2        27092                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2       216736                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1         9433                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1       679176                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1        42833                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1       342664                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization       266028                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.065721                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count       114176                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes      4256448                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes      3343040                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time     70088000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy       211087                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   613.859305                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0        30656                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0       245248                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1        52235                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1      3760920                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1          724                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2        30561                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1         5792                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2       244488                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.114910                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0       102404                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0       819232                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2         6718                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2        53744                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1       106293                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1      7653096                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1        79770                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2       100166                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1       638160                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2       801328                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Data::0        67710                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Data::0      4875120                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Control::0         5463                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Control::0        43704                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count       177242                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000438                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count         6718                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count       175577                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.001428                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time    201148500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time  1145.642653                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count         8821                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time      7088000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time   803.537014                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count       100166                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000248                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers5.m_stall_time        57000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers5.m_avg_stall_time     0.569055                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization       499028                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.123283                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count       183960                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes      7984448                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes      6512768                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy       407050                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2         6718                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2        53744                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1       101762                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1      7326864                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1        75480                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1       603840                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization       431246                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.106537                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count       284564                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes      6899936                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes      4623424                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time    208293500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy       311408                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   731.974178                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0       102404                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0       819232                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1         4531                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1       326232                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1         4290                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2       100166                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1        34320                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2       801328                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Data::0        67710                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Data::0      4875120                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Control::0         5463                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Control::0        43704                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.104686                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0        94632                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0       757056                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2         7962                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2        63696                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1        98648                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1      7102656                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1        72465                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2        92575                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1       579720                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2       740600                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Data::0        59311                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Data::0      4270392                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Control::0         5744                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Control::0        45952                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count       161349                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000399                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count         7962                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count       159687                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.001251                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time    173370000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time  1085.686374                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count         9764                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time      5600000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time   573.535436                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count        92575                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000229                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers5.m_stall_time        40000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers5.m_avg_stall_time     0.432082                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization 459591.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.113540                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count       169311                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes      7353464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes      5998976                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy       374941                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2         7962                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2        63696                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1        93734                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1      6748848                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1        67615                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1       540920                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization       387913                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.095832                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count       262026                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes      6206608                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes      4110400                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time    179010000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy       276986                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time   683.176479                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0        94632                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0       757056                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1         4914                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1       353808                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1         4850                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2        92575                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1        38800                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2       740600                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Data::0        59311                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Data::0      4270392                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Control::0         5744                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Control::0        45952                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.069140                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0        65515                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0       524120                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2         4937                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2        39496                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1        68367                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1      4922424                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1        43007                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2        63404                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1       344056                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2       507232                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Data::0        36137                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Data::0      2601864                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Control::0         2069                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Control::0        16552                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count       104939                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count         4937                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count       103721                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000758                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time    101631000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time   979.849789                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count         6435                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time      4264000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time   662.626263                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count        63404                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers5.m_stall_time        23000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers5.m_avg_stall_time     0.362753                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization       315882                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.078037                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count       109876                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes      5054112                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes      4175104                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy       260944                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2         4937                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2        39496                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1        65236                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1      4696992                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1        39703                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1       317624                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization       243852                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.060243                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count       173560                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes      3901632                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes      2513152                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time    105918000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy       169447                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time   610.267343                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0        65515                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0       524120                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1         3131                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1       225432                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1         3304                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2        63404                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1        26432                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2       507232                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Data::0        36137                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Data::0      2601864                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Control::0         2069                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Control::0        16552                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.006381                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0         7646                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0        61168                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2         5958                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2        47664                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1         8529                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1       614088                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1         5749                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2         7204                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1        45992                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2        57632                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count         7850                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count         5958                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count         7646                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time       166000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time    21.710698                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count         6428                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time      1713000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time   266.490355                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count         7204                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization        36804                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.009092                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count        13808                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes       588864                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes       478400                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy        29901                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2         5958                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2        47664                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1         7475                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1       538200                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1          375                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1         3000                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization        14855                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.003670                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count        21278                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes       237680                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes        67456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time      1879000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy         4439                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time    88.307172                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0         7646                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0        61168                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1         1054                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1        75888                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1         5374                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2         7204                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1        42992                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2        57632                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.005203                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0         6434                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0        51472                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2         4773                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2        38184                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1         6927                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1       498744                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1         4703                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2         5995                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1        37624                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2        47960                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count         6591                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count         4773                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count         6434                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time        99500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time    15.464719                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count         5039                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time       621500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time   123.337964                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count         5995                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers5.m_avg_stall_time     0.083403                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization        30926                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.007640                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count        11364                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes       494816                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes       403904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy        25245                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2         4773                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2        38184                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1         6311                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1       454392                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1          280                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1         2240                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization        11198                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.002766                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count        17468                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes       179168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes        39424                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time       721500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy         2575                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time    41.304099                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0         6434                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0        51472                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1          616                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1        44352                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1         4423                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2         5995                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1        35384                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2        47960                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.005359                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0         6579                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0        52632                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2         4873                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2        38984                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1         7161                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1       515592                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1         4877                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2         5997                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1        39016                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2        47976                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count         6821                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count         4873                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count         6579                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time       134500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time    20.443836                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count         5217                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time       959500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time   183.917961                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count         5997                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization        31447                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.007769                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count        11694                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes       503152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes       409600                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy        25600                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2         4873                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2        38984                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1         6400                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1       460800                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1          421                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1         3368                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization 11940.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.002950                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count        17793                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes       191048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes        48704                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time      1094000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy         3201                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time    61.484854                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0         6579                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0        52632                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1          761                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1        54792                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1         4456                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2         5997                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1        35648                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2        47976                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized     0.174042                       (Unspecified)
system.ruby.network.routers24.msg_count.Control::0       221985                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Control::0      1775880                       (Unspecified)
system.ruby.network.routers24.msg_count.Request_Control::2        11294                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Request_Control::2        90352                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Data::1       241232                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Data::1     17368704                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::1       113610                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::2       137715                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::1       908880                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::2      1101720                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Data::0         6316                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Data::0       454752                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Control::0       105437                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Control::0       843496                       (Unspecified)
system.ruby.network.routers24.port_buffers1.m_msg_count       333917                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers1.m_buf_msgs     0.000825                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers2.m_msg_count        11294                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers2.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_msg_count       333738                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers3.m_buf_msgs     0.000912                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_stall_time     17715000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers3.m_avg_stall_time    53.080560                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers4.m_msg_count        20925                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers4.m_buf_msgs     0.000169                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers4.m_stall_time     23666000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers4.m_avg_stall_time  1130.991637                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers5.m_msg_count       137715                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers5.m_buf_msgs     0.000340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers5.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers5.m_avg_stall_time     0.007261                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization 1060021.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization     0.261873                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count       345211                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes     16960344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes     14198656                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy       887421                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.msg_count.Request_Control::2        11294                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Request_Control::2        90352                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Data::1       221854                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Data::1     15973488                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Control::1       112063                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Control::1       896504                       (Unspecified)
system.ruby.network.routers24.throttle01.acc_link_utilization       348965                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization     0.086210                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count       492378                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes      5583440                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes      1644416                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time     41382000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy       106231                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time    84.045185                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.msg_count.Control::0       221985                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Control::0      1775880                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Data::1        19378                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Data::1      1395216                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::1         1547                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::2       137715                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::1        12376                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::2      1101720                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Data::0         6316                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Data::0       454752                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Control::0       105437                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Control::0       843496                       (Unspecified)
system.ruby.network.routers25.percent_links_utilized     0.125673                       (Unspecified)
system.ruby.network.routers25.msg_count.Control::0       161754                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Control::0      1294032                       (Unspecified)
system.ruby.network.routers25.msg_count.Request_Control::2        10529                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Request_Control::2        84232                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Data::1       180102                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Data::1     12967344                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::1        62089                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::2        79910                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::1       496712                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::2       639280                       (Unspecified)
system.ruby.network.routers25.msg_count.Writeback_Data::0         4880                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Writeback_Data::0       351360                       (Unspecified)
system.ruby.network.routers25.msg_count.Writeback_Control::0        55694                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Writeback_Control::0       445552                       (Unspecified)
system.ruby.network.routers25.port_buffers1.m_msg_count       222485                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers1.m_buf_msgs     0.000550                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers2.m_msg_count        10529                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_msg_count       222328                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers3.m_buf_msgs     0.000611                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_stall_time     12559500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers3.m_avg_stall_time    56.490860                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers4.m_msg_count        19706                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers4.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers4.m_stall_time     21849000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers4.m_avg_stall_time  1108.748604                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers5.m_msg_count        79910                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers5.m_buf_msgs     0.000197                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers5.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers5.m_avg_stall_time     0.025028                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization       763023                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization     0.188501                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count       233014                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes     12208368                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes     10344256                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy       646521                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.msg_count.Request_Control::2        10529                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Request_Control::2        84232                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Data::1       161629                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Data::1     11637288                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Control::1        60856                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Control::1       486848                       (Unspecified)
system.ruby.network.routers25.throttle01.acc_link_utilization       254384                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization     0.062844                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count       321944                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes      4070144                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes      1494592                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time     34410500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy        95558                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time   106.883495                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.msg_count.Control::0       161754                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Control::0      1294032                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Data::1        18473                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Data::1      1330056                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::1         1233                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::2        79910                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::1         9864                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::2       639280                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Writeback_Data::0         4880                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Writeback_Data::0       351360                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Writeback_Control::0        55694                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Writeback_Control::0       445552                       (Unspecified)
system.ruby.network.routers26.percent_links_utilized     0.182557                       (Unspecified)
system.ruby.network.routers26.msg_count.Control::0       243730                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Control::0      1949840                       (Unspecified)
system.ruby.network.routers26.msg_count.Request_Control::2        10507                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Request_Control::2        84056                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Data::1       261060                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Data::1     18796320                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::1        93907                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::2       118220                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::1       751256                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::2       945760                       (Unspecified)
system.ruby.network.routers26.msg_count.Writeback_Data::0         6001                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Writeback_Data::0       432072                       (Unspecified)
system.ruby.network.routers26.msg_count.Writeback_Control::0        85931                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Writeback_Control::0       687448                       (Unspecified)
system.ruby.network.routers26.port_buffers1.m_msg_count       335766                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers1.m_buf_msgs     0.000829                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers2.m_msg_count        10507                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_msg_count       335662                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers3.m_buf_msgs     0.000911                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_stall_time     16505000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers3.m_avg_stall_time    49.171488                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers4.m_msg_count        19201                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers4.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers4.m_stall_time     20370000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers4.m_avg_stall_time  1060.882246                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers5.m_msg_count       118220                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers5.m_buf_msgs     0.000292                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers5.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers5.m_avg_stall_time     0.012688                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization 1147740.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization     0.283544                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count       346273                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes     18363848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes     15593664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy       974610                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.msg_count.Request_Control::2        10507                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Request_Control::2        84056                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Data::1       243651                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Data::1     17542872                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Control::1        92115                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Control::1       736920                       (Unspecified)
system.ruby.network.routers26.throttle01.acc_link_utilization 330181.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization     0.081570                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count       473083                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes      5282904                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes      1498240                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time     36876500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy        96688                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time    77.949324                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.msg_count.Control::0       243730                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Control::0      1949840                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Data::1        17409                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Data::1      1253448                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::1         1792                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::2       118220                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::1        14336                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::2       945760                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Writeback_Data::0         6001                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Writeback_Data::0       432072                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Writeback_Control::0        85931                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Writeback_Control::0       687448                       (Unspecified)
system.ruby.network.routers27.percent_links_utilized     0.020472                       (Unspecified)
system.ruby.network.routers27.msg_count.Control::0        22704                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Control::0       181632                       (Unspecified)
system.ruby.network.routers27.msg_count.Request_Control::2         3855                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Request_Control::2        30840                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Data::1        29798                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Data::1      2145456                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::1         5438                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::2        12423                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::1        43504                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::2        99384                       (Unspecified)
system.ruby.network.routers27.msg_count.Writeback_Data::0         1745                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Writeback_Data::0       125640                       (Unspecified)
system.ruby.network.routers27.msg_count.Writeback_Control::0         3160                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Writeback_Control::0        25280                       (Unspecified)
system.ruby.network.routers27.port_buffers1.m_msg_count        27791                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers1.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers2.m_msg_count         3855                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_msg_count        27609                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers3.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_stall_time     16053500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers3.m_avg_stall_time   581.458945                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers4.m_msg_count         7445                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers4.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers4.m_stall_time      9399000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers4.m_avg_stall_time  1262.458026                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers5.m_msg_count        12423                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers5.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers5.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers5.m_avg_stall_time     0.160992                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization       106143                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization     0.026222                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count        31646                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes      1698288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes      1445120                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy        90322                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.msg_count.Request_Control::2         3855                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Request_Control::2        30840                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Data::1        22580                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Data::1      1625760                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Control::1         5211                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Control::1        41688                       (Unspecified)
system.ruby.network.routers27.throttle01.acc_link_utilization 59590.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization     0.014722                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count        47477                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes       953448                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes       573632                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time     25454500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy        39999                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time   536.143817                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.msg_count.Control::0        22704                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Control::0       181632                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Data::1         7218                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Data::1       519696                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::1          227                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::2        12423                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::1         1816                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::2        99384                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Writeback_Data::0         1745                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Writeback_Data::0       125640                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Writeback_Control::0         3160                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Writeback_Control::0        25280                       (Unspecified)
system.ruby.network.routers28.percent_links_utilized     0.027480                       (Unspecified)
system.ruby.network.routers28.msg_count.Control::0        33197                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Control::0       265576                       (Unspecified)
system.ruby.network.routers28.msg_count.Request_Control::2         4199                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Request_Control::2        33592                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Data::1        39662                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Data::1      2855664                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::1         9334                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::2        15708                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::1        74672                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::2       125664                       (Unspecified)
system.ruby.network.routers28.msg_count.Writeback_Data::0         2224                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Writeback_Data::0       160128                       (Unspecified)
system.ruby.network.routers28.msg_count.Writeback_Control::0         5526                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Writeback_Control::0        44208                       (Unspecified)
system.ruby.network.routers28.port_buffers1.m_msg_count        41639                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers1.m_buf_msgs     0.000103                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers2.m_msg_count         4199                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_msg_count        40947                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers3.m_buf_msgs     0.000208                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_stall_time     21705500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers3.m_avg_stall_time   530.087674                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers4.m_msg_count         7357                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers4.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers4.m_stall_time      8313500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers4.m_avg_stall_time  1130.012233                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers5.m_msg_count        15708                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers5.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers5.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers5.m_avg_stall_time     0.063662                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization       153127                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization     0.037829                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count        45838                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes      2450032                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes      2083328                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy       130208                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.msg_count.Request_Control::2         4199                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Request_Control::2        33592                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Data::1        32552                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Data::1      2343744                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Control::1         9087                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Control::1        72696                       (Unspecified)
system.ruby.network.routers28.throttle01.acc_link_utilization        69342                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization     0.017131                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count        64012                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes      1109472                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes       597376                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time     30020000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy        43425                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time   468.974567                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.msg_count.Control::0        33197                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Control::0       265576                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Data::1         7110                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Data::1       511920                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::1          247                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::2        15708                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::1         1976                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::2       125664                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Writeback_Data::0         2224                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Writeback_Data::0       160128                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Writeback_Control::0         5526                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Writeback_Control::0        44208                       (Unspecified)
system.ruby.network.routers29.percent_links_utilized     0.031267                       (Unspecified)
system.ruby.network.routers29.msg_count.Control::0        40620                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Control::0       324960                       (Unspecified)
system.ruby.network.routers29.msg_count.Request_Control::2         2810                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Request_Control::2        22480                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Data::1        45282                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Data::1      3260304                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::1        10026                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::2        15673                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::1        80208                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::2       125384                       (Unspecified)
system.ruby.network.routers29.msg_count.Writeback_Data::0         2591                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Writeback_Data::0       186552                       (Unspecified)
system.ruby.network.routers29.msg_count.Writeback_Control::0         6274                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Writeback_Control::0        50192                       (Unspecified)
system.ruby.network.routers29.port_buffers1.m_msg_count        49988                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers1.m_buf_msgs     0.000123                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers2.m_msg_count         2810                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_msg_count        49485                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers3.m_buf_msgs     0.000248                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_stall_time     25434500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers3.m_avg_stall_time   513.984036                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers4.m_msg_count         5320                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers4.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers4.m_stall_time      7292000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers4.m_avg_stall_time  1370.676692                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers5.m_msg_count        15673                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers5.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers5.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers5.m_avg_stall_time     0.127608                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization       187239                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization     0.046257                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count        52798                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes      2995824                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes      2573440                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy       160841                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.msg_count.Request_Control::2         2810                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Request_Control::2        22480                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Data::1        40210                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Data::1      2895120                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Control::1         9778                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Control::1        78224                       (Unspecified)
system.ruby.network.routers29.throttle01.acc_link_utilization        65891                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization     0.016278                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count        70478                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes      1054256                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes       490432                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time     32728500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy        37906                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time   464.378955                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.msg_count.Control::0        40620                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Control::0       324960                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Data::1         5072                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Data::1       365184                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::1          248                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::2        15673                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::1         1984                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::2       125384                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Writeback_Data::0         2591                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Writeback_Data::0       186552                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Writeback_Control::0         6274                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Writeback_Control::0        50192                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized     0.001824                       (Unspecified)
system.ruby.network.routers30.msg_count.Control::0         1583                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Control::0        12664                       (Unspecified)
system.ruby.network.routers30.msg_count.Request_Control::2         1075                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Request_Control::2         8600                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Data::1         2758                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Data::1       198576                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::1          753                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::2         1293                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::1         6024                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::2        10344                       (Unspecified)
system.ruby.network.routers30.port_buffers1.m_msg_count         1773                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers1.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers2.m_msg_count         1075                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_msg_count         1583                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers3.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_stall_time        42500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers3.m_avg_stall_time    26.847757                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers4.m_msg_count         1738                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers4.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers4.m_stall_time      2074500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers4.m_avg_stall_time  1193.613349                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers5.m_msg_count         1293                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers5.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization         7092                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization     0.001752                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count         2848                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes       113472                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes        90688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy         5668                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.msg_count.Request_Control::2         1075                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Request_Control::2         8600                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Data::1         1417                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Data::1       102024                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Control::1          356                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Control::1         2848                       (Unspecified)
system.ruby.network.routers30.throttle01.acc_link_utilization         7671                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization     0.001895                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count         4614                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes       122736                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes        85824                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time      2117000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy         5483                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time   458.820980                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.msg_count.Control::0         1583                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Control::0        12664                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Data::1         1341                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Data::1        96552                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::1          397                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::2         1293                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::1         3176                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::2        10344                       (Unspecified)
system.ruby.network.routers31.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.percent_links_utilized     0.986982                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0      1281680                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0     10253440                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2       115642                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2       925136                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1      1249497                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1     89963784                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1       507768                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2       730485                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1      4062144                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2      5843880                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Data::0       202521                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Data::0     14581512                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Control::0       276846                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Control::0      2214768                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count      1563150                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.003862                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count       278629                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.000688                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count       730485                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.001805                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.000656                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time     33736000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time   170.472519                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count      1478636                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.008352                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time    950967500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time   643.138338                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count       115642                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.000286                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time        46000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     0.397779                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization      3210732                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     0.793196                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count      2572264                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes     51371712                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes     30793600                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy      1937026                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0      1083783                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0      8670264                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1       278629                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1     20061288                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2       730485                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2      5843880                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Data::0       202521                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Data::0     14581512                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Control::0       276846                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Control::0      2214768                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization 4779559.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     1.180768                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count      1792175                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes     76472952                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes     62135552                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time    984749500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy      3954302                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   549.471731                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.35                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0       197897                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0      1583176                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2       115642                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2       925136                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1       970868                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1     69902496                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1       507768                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1      4062144                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.122224                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0       197897                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0      1583176                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1       197897                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1     14248584                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization 98948.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.024445                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count       197897                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes      1583176                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0       197897                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0      1583176                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization 890536.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.220003                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count       197897                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes     14248584                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes     12665408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy       791588                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.07                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1       197897                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1     14248584                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.060949                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0      1281680                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0     10253440                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2       117684                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2       941472                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1      1334011                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1     96048792                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1       540953                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2       730485                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1      4327624                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2      5843880                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Data::0       202521                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Data::0     14581512                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Control::0       276846                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Control::0      2214768                       (Unspecified)
system.ruby.network.routers34.port_buffers49.m_msg_count        65918                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.000164                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time       272500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     4.133924                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count        11102                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_msg_count        52266                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000130                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time       117500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time     2.248115                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count        27092                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_msg_count       177242                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000447                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time      1864000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time    10.516695                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count         6718                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_msg_count       161349                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000407                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time      1697000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time    10.517574                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count         7962                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_msg_count       104939                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time      1450000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time    13.817551                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count         4937                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_msg_count         7850                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time        25500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time     3.248408                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count         5958                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_msg_count         6591                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time        70000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time    10.620543                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count         4773                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_msg_count         6821                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time        47000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time     6.890485                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count         4873                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_msg_count       333917                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers73.m_buf_msgs     0.000828                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_stall_time       710000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers73.m_avg_stall_time     2.126277                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers74.m_msg_count        11294                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers74.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers74.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers74.m_avg_stall_time     0.044271                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers76.m_msg_count       222485                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers76.m_buf_msgs     0.000552                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_stall_time       492500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers76.m_avg_stall_time     2.213632                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers77.m_msg_count        10529                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers77.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_msg_count       335766                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers79.m_buf_msgs     0.000833                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_stall_time       660000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers79.m_avg_stall_time     1.965655                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers80.m_msg_count        10507                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers80.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers80.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers80.m_avg_stall_time     0.142762                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers82.m_msg_count        27791                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers82.m_buf_msgs     0.000159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_stall_time     18320500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers82.m_avg_stall_time   659.224209                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers83.m_msg_count         3855                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers83.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_msg_count        41639                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers85.m_buf_msgs     0.000207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_stall_time     21057500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers85.m_avg_stall_time   505.715795                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers86.m_msg_count         4199                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers86.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_msg_count        49988                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers88.m_buf_msgs     0.000245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_stall_time     24539000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers88.m_avg_stall_time   490.897815                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers89.m_msg_count         2810                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers89.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers89.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers89.m_avg_stall_time     0.177936                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers91.m_msg_count         1773                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers91.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_stall_time        51000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers91.m_avg_stall_time    28.764805                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers92.m_msg_count         1075                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers92.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_msg_count      1563150                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.004619                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time    153254000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time    98.041775                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count       278629                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.000714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time      5255000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time    18.860205                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count       730485                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.001807                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time       561000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.767983                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count       197897                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization       203062                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     0.050166                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count        77020                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes      3248992                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes      2632832                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time       272500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy       164794                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     3.538042                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2        11102                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2        88816                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1        41138                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1      2961936                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1        24780                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1       198240                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization        77411                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.019124                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count        79358                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes      1238576                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes       603712                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time       117500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy        37769                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time     1.480632                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2        27092                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2       216736                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1         9433                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1       679176                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1        42833                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1       342664                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization       499028                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.123283                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count       183960                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes      7984448                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes      6512768                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time      1864000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy       407531                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time    10.132638                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2         6718                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2        53744                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1       101762                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1      7326864                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1        75480                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1       603840                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization 459591.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.113540                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count       169311                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes      7353464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes      5998976                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time      1697000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy       375277                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time    10.022975                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2         7962                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2        63696                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1        93734                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1      6748848                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1        67615                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1       540920                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization       315882                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.078037                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count       109876                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes      5054112                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes      4175104                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time      1450000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy       261345                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time    13.196694                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2         4937                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2        39496                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1        65236                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1      4696992                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1        39703                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1       317624                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization        36804                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.009092                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count        13808                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes       588864                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes       478400                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time        25500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy        29908                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time     1.846756                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2         5958                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2        47664                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1         7475                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1       538200                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1          375                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1         3000                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization        30926                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.007640                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count        11364                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes       494816                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes       403904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time        70000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy        25263                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time     6.159803                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2         4773                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2        38184                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1         6311                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1       454392                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1          280                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1         2240                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization        31447                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.007769                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count        11694                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes       503152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes       409600                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time        47000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy        25614                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time     4.019155                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2         4873                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2        38984                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1         6400                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1       460800                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1          421                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1         3368                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization 1060021.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization     0.261873                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count       345211                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes     16960344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes     14198656                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time       710500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy       887587                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time     2.058162                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2        11294                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2        90352                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1       221854                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1     15973488                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1       112063                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1       896504                       (Unspecified)
system.ruby.network.routers34.throttle25.acc_link_utilization       763023                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization     0.188501                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count       233014                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes     12208368                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes     10344256                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time       492500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy       646644                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time     2.113607                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.msg_count.Request_Control::2        10529                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Request_Control::2        84232                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Data::1       161629                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Data::1     11637288                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Control::1        60856                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Control::1       486848                       (Unspecified)
system.ruby.network.routers34.throttle26.acc_link_utilization 1147740.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization     0.283544                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count       346273                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes     18363848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes     15593664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time       661500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy       974761                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time     1.910342                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.msg_count.Request_Control::2        10507                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Request_Control::2        84056                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Data::1       243651                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Data::1     17542872                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Control::1        92115                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Control::1       736920                       (Unspecified)
system.ruby.network.routers34.throttle27.acc_link_utilization       106143                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization     0.026222                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count        31646                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes      1698288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes      1445120                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time     18320500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy        92803                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time   578.919927                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.msg_count.Request_Control::2         3855                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Request_Control::2        30840                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Data::1        22580                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Data::1      1625760                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Control::1         5211                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Control::1        41688                       (Unspecified)
system.ruby.network.routers34.throttle28.acc_link_utilization       153127                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization     0.037829                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count        45838                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes      2450032                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes      2083328                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time     21057500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy       133234                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time   459.389589                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.msg_count.Request_Control::2         4199                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Request_Control::2        33592                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Data::1        32552                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Data::1      2343744                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Control::1         9087                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Control::1        72696                       (Unspecified)
system.ruby.network.routers34.throttle29.acc_link_utilization       187239                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization     0.046257                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count        52798                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes      2995824                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes      2573440                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time     24539500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy       164429                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time   464.780863                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.msg_count.Request_Control::2         2810                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Request_Control::2        22480                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Data::1        40210                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Data::1      2895120                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Control::1         9778                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Control::1        78224                       (Unspecified)
system.ruby.network.routers34.throttle30.acc_link_utilization         7092                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization     0.001752                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count         2848                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes       113472                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes        90688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time        51000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy         5685                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time    17.907303                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.msg_count.Request_Control::2         1075                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Request_Control::2         8600                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Data::1         1417                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Data::1       102024                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Control::1          356                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Control::1         2848                       (Unspecified)
system.ruby.network.routers34.throttle31.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.acc_link_utilization      3210732                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     0.793196                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count      2572264                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes     51371712                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes     30793600                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time    159070000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy      2007430                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time    61.840464                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0      1083783                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0      8670264                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1       278629                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1     20061288                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2       730485                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2      5843880                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::0       202521                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::0     14581512                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Control::0       276846                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Control::0      2214768                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization 98948.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.024445                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count       197897                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes      1583176                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0       197897                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0      1583176                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 202391969346                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
