<SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT face=Calibri>A7.7.53 LDREXH</FONT></SPAN> 
<P><FONT class=clozed></FONT></P>
<P><SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT class=clozed face=Calibri>Load Register Exclusive Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it to form a 32-bit word, writes it to a register and:</FONT></SPAN></P>
<P><FONT class=clozed><SPAN style="FONT-SIZE: 15.5pt; FONT-FAMILY: &#23435;&#20307;; mso-bidi-font-size: 11.0pt; mso-ascii-font-family: Calibri; mso-hansi-font-family: Calibri">&#8226;</SPAN><SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT face=Calibri> if the address has the Shareable Memory attribute, marks the physical address as exclusive access for the executing processor in a global monitor</FONT></SPAN></FONT></P>
<P><SPAN style="FONT-SIZE: 15.5pt; FONT-FAMILY: &#23435;&#20307;; mso-bidi-font-size: 11.0pt; mso-ascii-font-family: Calibri; mso-hansi-font-family: Calibri"><FONT class=clozed>&#8226;</FONT></SPAN><SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT face=Calibri><FONT class=clozed> causes the executing processor to indicate an active exclusive access in the local monitor. See Memory accesses on page A7-214 for information about memory accesses</FONT>.</FONT></SPAN>