# Project Status

## Legend
- ‚úÖ Done
- üîÑ In Progress
- ‚¨ú To Do
- ‚è∏Ô∏è On Hold

## Hardware

### Design
| Task              | Status | Result Link |
|-------------------|--------|-------------|
| Initial schematic | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/tree/main/hardware/design) |

### Simulations
| Module            | Status | Result Link |
|-------------------|--------|-------------|
| Cascaded 74xx165  | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/simulations/Cascaded_74xx165/result/tb_cascaded_74xx165.png) |
| Cascaded 74xx595  | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/simulations/Cascaded_74xx595/result/tb_cascaded_74xx595.png) |
| Setter_Getter     | ‚úÖ     | [Result 1](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/simulations/Setter_Getter/result/Setter_Getter_Board-to-Controller.png), [Result 2](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/simulations/Setter_Getter/result/Setter_Getter_Controller-to-Board.png) |
| Window_Comparator | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/simulations/Window_Comparator/result/Window_Comparator.png) |

### Quality assessment
| Module                    | Status | Result Link |
|---------------------------|--------|-------------|
| Cascaded 74xx165          | ‚úÖ     | No change |
| Cascaded 74xx595          | ‚úÖ     | No change |
| Design                    | ‚úÖ     | Changed controller schematic |
| Setter_Getter             | ‚úÖ     | Replaced SSR with EMR since DUT has unknown current usage |
| Window_Comparator         | ‚úÖ     | Added extra test-inputs |

### Proof of Concept (PoC)
| Module                    | Status | Result Link |
|---------------------------|--------|-------------|
| Cascaded 74xx165  (165)   | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Cascaded_74xx165/result/Cascaded_74xx165_output.png) |
| Cascaded 74xx595  (595)   | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Cascaded_74xx595/result/Cascaded_74xx595_output.png) |
| Relay_Driver      (ReDr)  | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Relay_Driver/result/Relay_Driver_output.png) |
| Setter_Getter     (SeGe)  | ‚úÖ     | [Result 1](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Setter_Getter/result/Getter_output.png), [Result 2](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Setter_Getter/result/Setter_output.png), [Result 3](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Setter_Getter/result/Inverter_output.png) |
| Window_Comparator (WiCo)  | ‚úÖ     | [Result 1](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Window_Comparator/result/Window_Comparator_output_input.png), [Result 2](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Window_Comparator/result/Window_Comparator_output_floating.png) |
| Integration WiCo & 165    | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Window_Comparator/result/Window_Comparator_74xx165_output.txt) |
| Integration SeGe & 165    | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Setter_Getter/result/Getter_74xx165_output.txt) |
| Integration SeGe & 595    | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Setter_Getter/result/Setter_74xx595_output.png) |

### Next
| Task                       | Status | Result Link |
|----------------------------|--------|-------------|
| Final schematic            | ‚úÖ    | [Result](https://github.com/Pynckels/versalogic_board_tester/tree/main/hardware/design) |
| PCB design                 | ‚è∏Ô∏è    | Depends on the use of the device |

## Software

### Structure
| Task                        | Status | Result Link |
|-----------------------------|--------|-------------|
| Initial development setup   | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/tree/main/software/design) |

### Proof of Concept (PoC)
| Module           | Status | Result Link |
|------------------|--------|-------------|
| Cascaded 74xx165 | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Cascaded_74xx165/result/Cascaded_74xx165_output.png) |
| Cascaded 74xx595 | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/blob/main/hardware/proofs_of_concept/Cascaded_74xx595/result/Cascaded_74xx595_output.png) |
| Final modules    | ‚úÖ     | [Result](https://github.com/Pynckels/versalogic_board_tester/tree/main/software/design) |

### Next
| Task                                     | Status | Result Link |
|------------------------------------------|--------|-------------|
| Controller software for Versalogic board | ‚è∏Ô∏è     | Depends on the use of the device |

