
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 15.64

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.36 fmax = 229.10

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    79    0.75    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ ext_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.21    0.21   library removal time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: mem_valid (input port clocked by core_clock)
Endpoint: mem_ready$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     9    0.08    0.00    0.00    0.20 v mem_valid (in)
                                         mem_valid (net)
                  0.00    0.00    0.20 v mem_ready$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_ready$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    79    0.75    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ ext_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.12   20.12   library recovery time
                                 20.12   data required time
-----------------------------------------------------------------------------
                                 20.12   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 19.92   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.12    0.41    0.41 v rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[3] (net)
                  0.12    0.00    0.41 v _2381_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.10    0.09    0.49 ^ _2381_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0633_ (net)
                  0.10    0.00    0.49 ^ _2382_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.43    0.33    0.82 ^ _2382_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0634_ (net)
                  0.43    0.00    0.82 ^ _2383_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.46    0.37    1.19 ^ _2383_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0635_ (net)
                  0.46    0.00    1.19 ^ _2384_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.46    0.37    1.57 ^ _2384_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0012_ (net)
                  0.46    0.00    1.57 ^ _3122_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.07    0.33    0.52    2.08 v _3122_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0014_ (net)
                  0.33    0.00    2.08 v _2357_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.02    0.07    0.24    2.33 v _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0613_ (net)
                  0.07    0.00    2.33 v _2358_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.02    0.28    0.21    2.54 ^ _2358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0614_ (net)
                  0.28    0.00    2.54 ^ _2359_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.03    0.12    0.30    2.84 v _2359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _0615_ (net)
                  0.12    0.00    2.84 v _2360_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.13    0.10    0.17    3.01 v _2360_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0616_ (net)
                  0.10    0.00    3.01 v _2399_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
    10    0.11    0.84    0.49    3.50 ^ _2399_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _0646_ (net)
                  0.84    0.00    3.50 ^ _2403_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.09    0.17    3.67 ^ _2403_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0650_ (net)
                  0.09    0.00    3.67 ^ _2404_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.11    0.22    0.20    3.87 ^ _2404_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0651_ (net)
                  0.22    0.00    3.87 ^ _2405_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.27    0.24    4.11 ^ _2405_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0652_ (net)
                  0.27    0.00    4.11 ^ _2633_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.21    0.09    4.20 v _2633_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _0033_ (net)
                  0.21    0.00    4.20 v ext_data_reg[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.20   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ ext_data_reg[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17   19.83   library setup time
                                 19.83   data required time
-----------------------------------------------------------------------------
                                 19.83   data required time
                                 -4.20   data arrival time
-----------------------------------------------------------------------------
                                 15.64   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    79    0.75    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ ext_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.12   20.12   library recovery time
                                 20.12   data required time
-----------------------------------------------------------------------------
                                 20.12   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 19.92   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.12    0.41    0.41 v rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[3] (net)
                  0.12    0.00    0.41 v _2381_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.10    0.09    0.49 ^ _2381_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0633_ (net)
                  0.10    0.00    0.49 ^ _2382_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.43    0.33    0.82 ^ _2382_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0634_ (net)
                  0.43    0.00    0.82 ^ _2383_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.46    0.37    1.19 ^ _2383_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0635_ (net)
                  0.46    0.00    1.19 ^ _2384_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.46    0.37    1.57 ^ _2384_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0012_ (net)
                  0.46    0.00    1.57 ^ _3122_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.07    0.33    0.52    2.08 v _3122_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0014_ (net)
                  0.33    0.00    2.08 v _2357_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.02    0.07    0.24    2.33 v _2357_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0613_ (net)
                  0.07    0.00    2.33 v _2358_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.02    0.28    0.21    2.54 ^ _2358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0614_ (net)
                  0.28    0.00    2.54 ^ _2359_/A3 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.03    0.12    0.30    2.84 v _2359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _0615_ (net)
                  0.12    0.00    2.84 v _2360_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.13    0.10    0.17    3.01 v _2360_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0616_ (net)
                  0.10    0.00    3.01 v _2399_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
    10    0.11    0.84    0.49    3.50 ^ _2399_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _0646_ (net)
                  0.84    0.00    3.50 ^ _2403_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.09    0.17    3.67 ^ _2403_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0650_ (net)
                  0.09    0.00    3.67 ^ _2404_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.11    0.22    0.20    3.87 ^ _2404_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0651_ (net)
                  0.22    0.00    3.87 ^ _2405_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.27    0.24    4.11 ^ _2405_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0652_ (net)
                  0.27    0.00    4.11 ^ _2633_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.21    0.09    4.20 v _2633_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _0033_ (net)
                  0.21    0.00    4.20 v ext_data_reg[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.20   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ ext_data_reg[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17   19.83   library setup time
                                 19.83   data required time
-----------------------------------------------------------------------------
                                 19.83   data required time
                                 -4.20   data arrival time
-----------------------------------------------------------------------------
                                 15.64   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.02e-02   7.77e-03   3.45e-07   5.80e-02  44.2%
Combinational          5.10e-02   2.23e-02   3.77e-07   7.33e-02  55.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e-01   3.00e-02   7.22e-07   1.31e-01 100.0%
                          77.1%      22.9%       0.0%
