/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\events\T_after_chk.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\sim-get-class.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view-read-only.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_after_chk.h"
#include "T_after_chk-protos.c"
static void
 test_notify_state_change(test_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _test_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        test_t *_dev = (test_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    #line 667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, init));
    #line 111 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, post_init));
    #line 121 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 669 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_destroy___rec_destroy(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, destroy));
    #line 147 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _DML_free_hook_queue(&_dev->h1.queue);
    _DML_free_hook_queue(&_dev->h2.queue);
    _DML_free_hook_queue(&_dev->g.h1.queue);
    _DML_free_hook_queue(&_dev->g.h2.queue);
    for (uint32 _i0 = 0; _i0 < 2; _i0++) {
        for (uint32 _i1 = 0; _i1 < 2; _i1++) {
            _DML_free_hook_queue(&_dev->p.h1[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->p.h2[_i0][_i1].queue);
        }
    }
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[11] UNUSED = {
    {"dev", NULL, 0, 1},
    {"cancel_afters", NULL, 0, 2},
    {"exec_afters", NULL, 0, 3},
    {"flag[%u]", (const uint32 []) {2}, 1, 4},
    {"g.flag[%u]", (const uint32 []) {2}, 1, 5},
    {"g.storage[%u]", (const uint32 []) {2}, 1, 6},
    {"g", NULL, 0, 7},
    {"p[%u][%u].flag[%u]", (const uint32 []) {2, 2, 2}, 3, 8},
    {"p[%u][%u].storage[%u]", (const uint32 []) {2, 2, 2}, 3, 9},
    {"p[%u][%u]", (const uint32 []) {2, 2}, 2, 10},
    {"storage[%u]", (const uint32 []) {2}, 1, 11}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static const _id_info_t _hook_id_infos[6] UNUSED = {
    {"h1", NULL, 0, 1},
    {"h2", NULL, 0, 2},
    {"g.h1", NULL, 0, 3},
    {"g.h2", NULL, 0, 4},
    {"p[%u][%u].h1", (const uint32 []) {2, 2}, 2, 5},
    {"p[%u][%u].h2", (const uint32 []) {2, 2}, 2, 6}
};
static ht_str_table_t _hook_id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[11] UNUSED = {(&_tr__dev__device.object), (&_tr_cancel_afters__write_only_attr.pseudo_attr.attribute._conf_attribute.object), (&_tr_exec_afters__write_only_attr.pseudo_attr.attribute._conf_attribute.object), (&_tr_flag__bool_attr.attribute._conf_attribute.object), (&_tr_g_flag__bool_attr.attribute._conf_attribute.object), (&_tr_g_storage__uint64_attr.attribute._conf_attribute.object), (&_tr_g__group.object), (&_tr_p_flag__bool_attr.attribute._conf_attribute.object), (&_tr_p_storage__uint64_attr.attribute._conf_attribute.object), (&_tr_p__port.object), (&_tr_storage__uint64_attr.attribute._conf_attribute.object)};
static const _dml_port_object_assoc_t _port_object_assocs[11] UNUSED = {{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {offsetof(test_t, p._obj), 2}, {offsetof(test_t, p._obj), 2}, {offsetof(test_t, p._obj), 1}, {0, 0}};
static void _startup_calls(void)
{
    _DML_M__register_all_attributes();
}
static void _init_data_objs(test_t *_dev)
{
    #line 700 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    #line 699 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 209 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
}

/* _qname._qname */
static char const *_DML_TM__qname___qname(test_t *_dev, _qname __qname)
#line 3742 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _qname v7_ref UNUSED  = __qname;
    return _DML_get_qname(((_traitref_t *)&v7_ref)->id, _id_infos, &_dev->_qname_cache, "test");
    #line 3746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 220 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(test_t *_dev, object _object)
#line 562 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    object v9_ref UNUSED  = _object;
    _cancel_simple_events(&_dev->obj, ((_traitref_t *)&v9_ref)->id);
    return;
    #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 230 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* attribute.set_attribute */
static set_error_t _DML_TM_attribute__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 907 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 235 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (CALL_TRAIT_METHOD(attribute, set, _dev, _attribute, value))
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto throw1;
    return (int32 )0LL;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    throw1:;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )3LL;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 248 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* attribute.get_attribute */
static attr_value_t _DML_TM_attribute__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 253 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(attribute, get, _dev, _attribute);
}
#line 258 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* init._rec_init */
static void  _DML_TM_init___rec_init(test_t *_dev, init _init)
#line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_init, offsetof(struct _init, _each_init));
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__init[__each_in_expr.base_idx + _outer_idx];
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                init v20_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_init___rec_init(_dev, v20_obj);
                #line 281 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
    return;
    #line 391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* uint64_attr.init */
static void  _DML_TM_uint64_attr__init(test_t *_dev, init _init)
#line 1227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 297 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_init, uint64_attr, init);
    #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = VTABLE_PARAM(_uint64_attr, struct _uint64_attr, init_val);
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 308 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(test_t *_dev, attribute _attribute)
#line 1230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 313 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(*(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)));
}
#line 318 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1233 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(val))
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = (uint64 )SIM_attr_integer(val);
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bool_attr.init */
static void  _DML_TM_bool_attr__init(test_t *_dev, init _init)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 346 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_init, bool_attr, init);
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = VTABLE_PARAM(_bool_attr, struct _bool_attr, init_val);
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 357 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(test_t *_dev, attribute _attribute)
#line 1214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 362 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_boolean(*(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)));
}
#line 367 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 372 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = SIM_attr_boolean(val);
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 383 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(test_t *_dev, attribute _attribute)
#line 1294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 388 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1295, 0);
}
#line 393 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(test_t *_dev, post_init _post_init)
#line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_post_init, offsetof(struct _post_init, _each_post_init));
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__post_init[__each_in_expr.base_idx + _outer_idx];
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                post_init v42_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_post_init___rec_post_init(_dev, v42_obj);
                #line 416 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
    return;
    #line 414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 427 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(test_t *_dev, port _port)
#line 1564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
    #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_port, port, object._qname)), "port.");
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1570, !(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
}
#line 444 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _set.set */
static void  _DML_TM__set__set(test_t *_dev, _set __set, uint64 value)
#line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 455 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* init_val.init */
static void  _DML_TM_init_val__init(test_t *_dev, init _init)
#line 3731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 460 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    #line 3732 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
    return;
    #line 3733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 467 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _get.get */
static uint64 _DML_TM__get__get(test_t *_dev, _get __get)
#line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 476 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* field.get_val */
static uint64 _DML_TM_field__get_val(test_t *_dev, get_val _get_val)
#line 3332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 481 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb))) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3333)) - 1ULL);
}
#line 486 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* field.set_val */
static void  _DML_TM_field__set_val(test_t *_dev, set_val _set_val, uint64 val)
#line 3336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 491 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)) = DML_combine_bits(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), DML_shlu(val, (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)));
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 502 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* field._default_get */
static uint64 _DML_TM_field___default_get(test_t *_dev, get_val _get_val)
#line 3340 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
#line 512 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* field._default_set */
static void  _DML_TM_field___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3344 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
    return;
    #line 3345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 524 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* field._default_init */
static void  _DML_TM_field___default_init(test_t *_dev, init_val _init_val)
#line 3347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    #line 3348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), VTABLE_PARAM(UPCAST(_field, field, init_val), struct _init_val, init_val));
    return;
    #line 3349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 536 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register.set_attribute */
static set_error_t _DML_TM_register__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 2946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 541 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2947 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(__register, _register, set._set), (uint64 )SIM_attr_integer(value));
    return (int32 )0LL;
}
#line 547 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register.get_attribute */
static attr_value_t _DML_TM_register__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 2951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 552 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(__register, _register, get._get)));
}
#line 557 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._size */
static int _DML_TM_register___size(_register __register)
#line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int )(DML_div((int64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2961));
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 566 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(test_t *_dev, _register __register)
#line 2962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint32 v73_num_fields UNUSED  = (uint32 )0ULL;
    {
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v74_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                (int64 )(v73_num_fields)++;
                #line 590 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v73_num_fields;
}
#line 599 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(_register __register)
#line 2970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v77_bits UNUSED  = 0ULL;
    {
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v78_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v77_bits = DML_combine_bits(v77_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )VTABLE_PARAM(UPCAST(v78_f, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(v78_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v78_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(v78_f, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(v78_f, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)));
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 627 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v77_bits;
}
#line 636 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(test_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
#line 2980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v82_unmapped UNUSED  = 0LL;
    {
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v82_unmapped = DML_combine_bits(v82_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)));
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v82_n UNUSED  = (int32 )0LL;
    uint64 v82_lsbs UNUSED  = 0ULL;
    #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v84_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v85_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v84_f, _get_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v82_lsbs = DML_combine_bits(v82_lsbs, (uint64 )(DML_shl(1LL, (int64 )v85_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2989)), DML_shlu(1ULL, (uint64 )v85_lsb));
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v82_unmapped = DML_combine_bits(v82_unmapped, DML_shlu(0ULL, (uint64 )v85_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v85_lsb + (uint64 )VTABLE_PARAM(UPCAST(v84_f, _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v85_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)) - 1ULL), (int64 )v85_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)));
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v82_n);
                }
                #line 682 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v88_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v82_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v88_f, _get_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2995)) - 1ULL)) - 1ULL)] = v88_f;
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 711 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v82_unmapped;
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v82_n;
}
#line 722 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(test_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
#line 3002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v92_unmapped UNUSED  = 0LL;
    {
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v92_unmapped = DML_combine_bits(v92_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)));
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v92_n UNUSED  = (int32 )0LL;
    uint64 v92_lsbs UNUSED  = 0ULL;
    #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v94_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v95_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v94_f, _set_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v92_lsbs = DML_combine_bits(v92_lsbs, (uint64 )(DML_shl(1LL, (int64 )v95_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3011)), DML_shlu(1ULL, (uint64 )v95_lsb));
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v92_unmapped = DML_combine_bits(v92_unmapped, DML_shlu(0ULL, (uint64 )v95_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v95_lsb + (uint64 )VTABLE_PARAM(UPCAST(v94_f, _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v95_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)) - 1ULL), (int64 )v95_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)));
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v92_n);
                }
                #line 768 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v98_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v92_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v98_f, _set_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3017)) - 1ULL)) - 1ULL)] = v98_f;
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 797 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v92_unmapped;
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v92_n;
}
#line 808 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(test_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
#line 3024 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v102_unmapped UNUSED  = 0LL;
    {
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v102_unmapped = DML_combine_bits(v102_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)));
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v102_n UNUSED  = (int32 )0LL;
    uint64 v102_lsbs UNUSED  = 0ULL;
    #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v104_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v105_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v104_f, _write_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v102_lsbs = DML_combine_bits(v102_lsbs, (uint64 )(DML_shl(1LL, (int64 )v105_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3033)), DML_shlu(1ULL, (uint64 )v105_lsb));
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v102_unmapped = DML_combine_bits(v102_unmapped, DML_shlu(0ULL, (uint64 )v105_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v105_lsb + (uint64 )VTABLE_PARAM(UPCAST(v104_f, _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v105_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)) - 1ULL), (int64 )v105_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)));
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v102_n);
                }
                #line 854 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v108_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v102_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v108_f, _write_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3039)) - 1ULL)) - 1ULL)] = v108_f;
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 883 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v102_unmapped;
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v102_n;
}
#line 894 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(test_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
#line 3046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v112_unmapped UNUSED  = 0LL;
    {
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v112_unmapped = DML_combine_bits(v112_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)));
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v112_n UNUSED  = (int32 )0LL;
    uint64 v112_lsbs UNUSED  = 0ULL;
    #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v114_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v115_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v114_f, _read_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v112_lsbs = DML_combine_bits(v112_lsbs, (uint64 )(DML_shl(1LL, (int64 )v115_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3055)), DML_shlu(1ULL, (uint64 )v115_lsb));
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v112_unmapped = DML_combine_bits(v112_unmapped, DML_shlu(0ULL, (uint64 )v115_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v115_lsb + (uint64 )VTABLE_PARAM(UPCAST(v114_f, _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v115_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)) - 1ULL), (int64 )v115_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)));
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v112_n);
                }
                #line 940 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v118_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v112_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v118_f, _read_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3061)) - 1ULL)) - 1ULL)] = v118_f;
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 969 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v112_unmapped;
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v112_n;
}
#line 980 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._default_init */
static void  _DML_TM_register___default_init(test_t *_dev, init_val _init_val)
#line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 985 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    #line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v122_mapped UNUSED  = _DML_TM_register___field_bits(__register);
        #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v122_mapped)) | ((VTABLE_PARAM(UPCAST(__register, _register, init_val), struct _init_val, init_val)) & (~(v122_mapped))), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3075)) - 1ULL);
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1002 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(test_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
#line 3078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bits);
}
#line 1009 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._base_read_register */
static uint64 _DML_TM_register___base_read_register(test_t *_dev, _register __register, uint64 enabled_bytes, void  *aux)
#line 3083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0ULL;
    #line 3088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v127_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v127_field_bits) == 0LL)
    #line 3091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bytes);
    #line 3093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v127_num_fields UNUSED  = 0LL;
    _read_field v127_fields[64LL] UNUSED ;
    #line 3094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v127_fields, 0, sizeof(_read_field [64LL]));
    uint64 v127_unmapped UNUSED  = 0LL;
    {
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v130__ret__out1 UNUSED  = 0LL;
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v127_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v127_fields, &v130__ret__out1);
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v127_unmapped = v130__ret__out1;
        #line 1034 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 3097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v127_default_access_bits UNUSED  = (v127_unmapped) & (v127_field_bits);
    uint64 v127_unmapped_bits UNUSED  = (v127_unmapped) & (~(v127_field_bits));
    uint64 v127_val UNUSED  = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v127_default_access_bits)) & (enabled_bytes);
    #line 3101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v127_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    {
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v131_f UNUSED  = (int32 )0LL;
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v131_f < (int64 )v127_num_fields; (int64 )(v131_f)++)
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v132_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v127_fields[(int64 )v131_f], _read_field, _lsb), struct __lsb, lsb);
            int v132_f_msb UNUSED  = (int )(((uint64 )v132_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v127_fields[(int64 )v131_f], _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v132_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v132_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v132_f_msb - (uint64 )v132_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3106)) - 1ULL);
            if (!((v132_f_enabled_bytes) == 0LL))
            {
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v127_val = DML_combine_bits(v127_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v127_fields[(int64 )v131_f], _read_field, read_field), v132_f_enabled_bytes, aux)) & (v132_f_enabled_bytes), (uint64 )v132_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v132_f_msb - (uint64 )v132_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)) - 1ULL), (int64 )v132_f_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)));
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3114 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v127_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v127_val = (v127_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v127_unmapped_bits) & (enabled_bytes), aux)) & ((v127_unmapped_bits) & (enabled_bytes)));
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v127_val;
}
#line 1074 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register.read_register */
static uint64 _DML_TM_register__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1079 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    #line 3124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_register___base_read_register(_dev, __register, enabled_bytes, aux);
}
#line 1084 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(test_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
#line 3129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v140_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    #line 3134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v140_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (value)), (uint64 )v140_lsb);
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v140_write_outside_fields) == 0LL))
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v141_unmapped_msb UNUSED  = (int32 )-1LL;
        strbuf_t v141_ranges UNUSED ;
        #line 3140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v141_ranges, 0, sizeof(strbuf_t ));
        sb_init(&v141_ranges);
        #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v142_i UNUSED  = (int )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize);
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; -1LL <= (int64 )v142_i; (int64 )(v142_i)--)
            if (0LL <= (int64 )v142_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v142_i)) & (1ULL)) & (1ULL))))
            {
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if ((int64 )v141_unmapped_msb < 0LL)
                {
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v141_unmapped_msb = v142_i;
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (0LL <= (int64 )v141_unmapped_msb)
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (!(((DML_shru(v140_write_outside_fields, (uint64 )v142_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v141_unmapped_msb - ((uint64 )v142_i + 1ULL)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3150)) - 1ULL)) == 0LL))
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    char v147_written[65LL] UNUSED ;
                    #line 3151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v147_written, 0, sizeof(char [65LL]));
                    char v147_current[65LL] UNUSED ;
                    #line 3152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v147_current, 0, sizeof(char [65LL]));
                    {
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v148_bit UNUSED  = (int )((uint64 )v142_i + 1ULL);
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v148_bit <= (int64 )v141_unmapped_msb; (int64 )(v148_bit)++)
                        {
                            {
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v147_written[(int64 )(((uint64 )v148_bit - (uint64 )v142_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v148_bit - (uint64 )v140_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            {
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v147_current[(int64 )(((uint64 )v148_bit - (uint64 )v142_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), (uint64 )v148_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 3163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    sb_addfmt(&v141_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v141_unmapped_msb, (int )((uint64 )v142_i + 1ULL), v147_written, v147_current);
                    {
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v147_written[(int64 )((uint64 )v141_unmapped_msb - (uint64 )v142_i)] = (int8 )0LL;
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v147_current[(int64 )((uint64 )v141_unmapped_msb - (uint64 )v142_i)] = (int8 )0LL;
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                }
                {
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v141_unmapped_msb = (int32 )-1LL;
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 0ULL, 1ULL, 5ULL);
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", _DML_TM__qname___qname(_dev, UPCAST(__register, _register, _conf_attribute.object._qname)), sb_str(&v141_ranges));
            #line 1182 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
        }
        #line 3173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        sb_free(&v141_ranges);
    }
    return;
    #line 3175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1190 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._base_write_register */
static void  _DML_TM_register___base_write_register(test_t *_dev, _register __register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3179 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v156_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v156_field_bits) == 0LL)
    #line 3181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        {
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(enabled_bytes))) | ((value) & (enabled_bytes));
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        return;
    }
    int v156_num_fields UNUSED  = 0LL;
    _write_field v156_fields[64LL] UNUSED ;
    #line 3186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v156_fields, 0, sizeof(_write_field [64LL]));
    uint64 v156_unmapped UNUSED  = 0LL;
    {
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v159__ret__out1 UNUSED  = 0LL;
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v156_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v156_fields, &v159__ret__out1);
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v156_unmapped = v159__ret__out1;
        #line 1218 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 3189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v156_default_write_bits UNUSED  = (v156_unmapped) & (v156_field_bits);
    uint64 v156_unmapped_bits UNUSED  = (v156_unmapped) & (~(v156_field_bits));
    if ((enabled_bytes) == 0LL)
    return;
    #line 3195 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v156_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    int v156_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
    {
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v161_f UNUSED  = (int32 )0LL;
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v161_f < (int64 )v156_num_fields; (int64 )(v161_f)++)
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v162_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v156_fields[(int64 )v161_f], _write_field, _lsb), struct __lsb, lsb);
            int v162_f_msb UNUSED  = (int )(((uint64 )v162_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v156_fields[(int64 )v161_f], _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v162_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v162_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v162_f_msb - (uint64 )v162_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3201)) - 1ULL);
            if (!((v162_f_enabled_bytes) == 0LL))
            #line 3202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                uint64 v163_f_value UNUSED  = (DML_shru(value, (uint64 )v162_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v162_f_msb - (uint64 )v162_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3203)) - 1ULL);
                #line 3205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v156_fields[(int64 )v161_f], _write_field, write_field), (v163_f_value) & (v162_f_enabled_bytes), v162_f_enabled_bytes, aux);
            }
        }
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~((v156_default_write_bits) & (enabled_bytes)))) | (((value) & (v156_default_write_bits)) & (enabled_bytes));
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v156_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v156_unmapped_bits), (v156_unmapped_bits) & (enabled_bytes), aux);
    return;
    #line 3215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1262 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register.write_register */
static void  _DML_TM_register__write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1267 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    #line 3219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_register___base_write_register(_dev, __register, value, enabled_bytes, aux);
    return;
    #line 3220 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1274 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register.set_val */
static void  _DML_TM_register__set_val(test_t *_dev, set_val _set_val, uint64 value)
#line 3223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1279 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3224)) - 1ULL);
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3225 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1290 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register.get_val */
static uint64 _DML_TM_register__get_val(test_t *_dev, get_val _get_val)
#line 3226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1295 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3227)) - 1ULL);
}
#line 1300 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._default_get */
static uint64 _DML_TM_register___default_get(test_t *_dev, get_val _get_val)
#line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1305 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _get_field v173_fields[64LL] UNUSED ;
        #line 3231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v173_fields, 0, sizeof(_get_field [64LL]));
        int v173_num UNUSED  = 0LL;
        uint64 v173_unmapped UNUSED  = 0LL;
        {
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v174__ret__out1 UNUSED  = 0LL;
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v173_num = _DML_TM_register___get_get_fields(_dev, __register, v173_fields, &v174__ret__out1);
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v173_unmapped = v174__ret__out1;
            #line 1321 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
        }
        #line 3235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v173_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v173_unmapped);
        {
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v175_i UNUSED  = (int32 )0LL;
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v175_i < (int64 )v173_num; (int64 )(v175_i)++)
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v176_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v173_fields[(int64 )v175_i], _get_field, _lsb), struct __lsb, lsb);
                {
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v173_val = DML_combine_bits(v173_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v173_fields[(int64 )v175_i], _get_field, get._get)), (uint64 )v176_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v176_lsb + (uint64 )VTABLE_PARAM(UPCAST(v173_fields[(int64 )v175_i], _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v176_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)) - 1ULL), (int64 )v176_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)));
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v173_val;
        #line 1343 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 3241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1347 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* register._default_set */
static void  _DML_TM_register___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1352 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _set_field v179_fields[64LL] UNUSED ;
        #line 3244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v179_fields, 0, sizeof(_set_field [64LL]));
        int v179_num UNUSED  = 0LL;
        uint64 v179_unmapped UNUSED  = 0LL;
        {
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v180__ret__out1 UNUSED  = 0LL;
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v179_num = _DML_TM_register___get_set_fields(_dev, __register, v179_fields, &v180__ret__out1);
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v179_unmapped = v180__ret__out1;
            #line 1368 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
        }
        #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(v179_unmapped))) | ((value) & (v179_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3249)) - 1ULL);
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v182_i UNUSED  = (int32 )0LL;
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v182_i < (int64 )v179_num; (int64 )(v182_i)++)
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v183_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v179_fields[(int64 )v182_i], _set_field, _lsb), struct __lsb, lsb);
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v179_fields[(int64 )v182_i], _set_field, set._set), (DML_shru(value, (uint64 )v183_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v183_lsb + (uint64 )VTABLE_PARAM(UPCAST(v179_fields[(int64 )v182_i], _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v183_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3252)) - 1ULL));
            }
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1395 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(test_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
#line 3619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1400 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    #line 3620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bytes) == 0LL))
    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1409 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3610 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1414 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    #line 3611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bytes) == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
    #line 3613 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1420 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._reginfo_table */
static _register const *_DML_TM_bank___reginfo_table(bank _bank, uint64 *_out1)
#line 1944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1425 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_reginfo_table");
    }
    #line 1945 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v190_size UNUSED  = 0ULL;
    {
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v191_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v191_r, struct __register, offset) == 0xffffffffffffffffULL))
                (v190_size)++;
                #line 1458 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register *v190_table UNUSED  = MM_ZALLOC(v190_size, _register );
    uint64 v190_num UNUSED  = 0ULL;
    {
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v194_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v194_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v190_table[v190_num] = v194_r;
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (v190_num)++;
                }
                #line 1494 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0 = v190_table;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1 = v190_size;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
}
#line 1511 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._get_register */
static bool _DML_TM_bank___get_register(test_t *_dev, bank _bank, uint32 reg, _register *_out0)
#line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v199_table UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v199_table_size UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v200__ret__out1 UNUSED  = 0LL;
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v199_table = _DML_TM_bank___reginfo_table(_bank, &v200__ret__out1);
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v199_table_size = v200__ret__out1;
        #line 1527 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 1964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((v199_table_size) <= (int64 )reg)
    return 1;
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v199_table[(int64 )reg];
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 1537 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(test_t *_dev, bank _bank)
#line 1970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v203__ UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v203_table_size UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v204__ret__out1 UNUSED  = 0LL;
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v203__ = _DML_TM_bank___reginfo_table(_bank, &v204__ret__out1);
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v203_table_size = v204__ret__out1;
        #line 1553 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 1972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (uint32 )v203_table_size;
}
#line 1558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._intersect */
static int _DML_TM_bank___intersect(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
#line 1980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v206_start UNUSED  = (int )((roffset) - (offset));
    int v206_end UNUSED  = (int )((uint64 )v206_start + (rsize));
    if ((int64 )v206_start < 0LL)
    {
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v206_start = (int32 )0LL;
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (DML_lt_ui(size, (int64 )v206_end))
    {
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v206_end = (int )size;
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order) || !endian_swap)
    {
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = v206_end;
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v206_start;
        #line 1584 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    {
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = (int )((size) - (uint64 )v206_start);
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int )((size) - (uint64 )v206_end);
        #line 1593 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 1992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 1597 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._sorted_regs */
static _register const *_DML_TM_bank___sorted_regs(bank _bank, int *_out1)
#line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1602 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_sorted_regs");
    }
    #line 1996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v211_num UNUSED  = (int32 )0LL;
    {
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v212_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v212_r, struct __register, offset) == 0xffffffffffffffffULL))
                (int64 )++(v211_num);
                #line 1635 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )v211_num == 0LL)
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = NULL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = (int32 )0LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    }
    _register *v211_src UNUSED  = MM_ZALLOC((int64 )v211_num, _register );
    _register *v211_dest UNUSED  = MM_ZALLOC((int64 )v211_num, _register );
    int v211_i UNUSED  = (int32 )0LL;
    {
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v215_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v215_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 2008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v211_src[(int64 )v211_i] = v215_r;
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v211_i);
                }
                #line 1685 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v219_size UNUSED  = (int32 )1LL;
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v219_size < (int64 )v211_num; ({
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int *v220_tmp UNUSED  = &v219_size;
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v220_tmp = (int )((uint64 )*v220_tmp * 2ULL);
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
         }))
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v222_low UNUSED  = (int32 )0LL;
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v222_low < (int64 )v211_num; ({
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int *v223_tmp UNUSED  = &v222_low;
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *v223_tmp = (int )((uint64 )*v223_tmp + (uint64 )v219_size * 2ULL);
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                 }))
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    #line 2020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int v224_mid UNUSED  = (int )((uint64 )v222_low + (uint64 )v219_size);
                    int v224_end UNUSED  = (int )((uint64 )v224_mid + (uint64 )v219_size);
                    if ((int64 )v211_num < (int64 )v224_mid)
                    #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v224_mid = v211_num;
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    if ((int64 )v211_num < (int64 )v224_end)
                    #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v224_end = v211_num;
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    int v224_low_idx UNUSED  = v222_low;
                    int v224_high_idx UNUSED  = v224_mid;
                    int v224_dest_idx UNUSED  = v222_low;
                    while ((int64 )v224_low_idx < (int64 )v224_mid || (int64 )v224_high_idx < (int64 )v224_end)
                    #line 2027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        if ((int64 )v224_low_idx < (int64 )v224_mid && ((int64 )v224_end <= (int64 )v224_high_idx || VTABLE_PARAM(v211_src[(int64 )v224_low_idx], struct __register, offset) < VTABLE_PARAM(v211_src[(int64 )v224_high_idx], struct __register, offset)))
                        #line 2030 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v211_dest[(int64 )v224_dest_idx] = v211_src[(int64 )v224_low_idx];
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v224_low_idx);
                        }
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        else
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v211_dest[(int64 )v224_dest_idx] = v211_src[(int64 )v224_high_idx];
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v224_high_idx);
                        }
                        (int64 )++(v224_dest_idx);
                    }
                }
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _register *v221_tmp UNUSED  = v211_src;
            {
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v211_src = v211_dest;
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v211_dest = v221_tmp;
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v211_dest);
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = v211_src;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = v211_num;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
}
#line 1794 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._dispatch */
static int _DML_TM_bank___dispatch(test_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
#line 2055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v235_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v235_num_mapped_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v236__ret__out1 UNUSED  = 0LL;
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v235_regs = _DML_TM_bank___sorted_regs(_bank, &v236__ret__out1);
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v235_num_mapped_regs = v236__ret__out1;
        #line 1810 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 2057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v235_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    if ((int64 )v235_num_mapped_regs == 0LL)
    #line 2058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out1 = v235_unmapped_bytes;
        #line 2059 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
    }
    #line 2063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v235_first UNUSED  = (int32 )0LL;
    int v235_last UNUSED  = (int )((uint64 )v235_num_mapped_regs - 1ULL);
    while ((int64 )v235_first < (int64 )v235_last)
    #line 2065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v238_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v235_first + (uint64 )v235_last) + 1ULL), 2LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2067));
        if ((offset) < VTABLE_PARAM(v235_regs[(int64 )v238_middle], struct __register, offset))
        #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v235_last = (int )((uint64 )v238_middle - 1ULL);
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        {
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v235_first = v238_middle;
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v235_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2076, (int64 )v235_first == (int64 )v235_last);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2077, 0LL <= (int64 )v235_last);
    {
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v243_i UNUSED  = v235_last;
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v243_i < (int64 )v235_num_mapped_regs && VTABLE_PARAM(v235_regs[(int64 )v243_i], struct __register, offset) < (offset) + (size); (int64 )++(v243_i))
        #line 2080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _register v244_r UNUSED  = v235_regs[(int64 )v243_i];
            if (((offset) < VTABLE_PARAM(v244_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v244_r)) && ((VTABLE_PARAM(_bank, struct _bank, partial) || inquiry) || ((offset) <= VTABLE_PARAM(v244_r, struct __register, offset) && VTABLE_PARAM(v244_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v244_r)) <= (offset) + (size)))) && (VTABLE_PARAM(_bank, struct _bank, overlapping) || (VTABLE_PARAM(v244_r, struct __register, offset) <= (offset) && (offset) + (size) <= VTABLE_PARAM(v244_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v244_r)))))
            #line 2088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                {
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    hits[(int64 )v235_nhits] = v244_r;
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                (int64 )++(v235_nhits);
                DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2091, (int64 )v235_nhits <= 8LL);
            }
        }
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v247_i UNUSED  = (int32 )0LL;
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v247_i < (int64 )v235_nhits; (int64 )(v247_i)++)
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v248_start UNUSED  = 0LL;
            int v248_end UNUSED  = 0LL;
            {
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v249__ret__out1 UNUSED  = 0LL;
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v248_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(hits[(int64 )v247_i], struct __register, offset), (uint64 )(_DML_TM_register___size(hits[(int64 )v247_i])), 1, &v249__ret__out1);
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v248_end = v249__ret__out1;
                #line 1886 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v235_unmapped_bytes = DML_combine_bits(v235_unmapped_bytes, DML_shlu(0ULL, (uint64 )v248_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v248_end * 8ULL - 1ULL) - (uint64 )v248_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)) - 1ULL), (int64 )((uint64 )v248_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)));
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v235_unmapped_bytes;
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v235_nhits;
}
#line 1902 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 2106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 1911 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 2116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 1920 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank.read */
static bool _DML_TM_bank__read(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 2125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    #line 2126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out0 = 0ULL;
        #line 2127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 0;
    }
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v256_hits[8LL] UNUSED ;
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v256_hits, 0, sizeof(_register [8LL]));
    int v256_num_hits UNUSED  = 0LL;
    uint64 v256_unmapped_bytes UNUSED  = 0LL;
    #line 2134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v256_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v258__ret__out1 UNUSED  = 0LL;
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v256_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v256_size, v256_hits, 0, &v258__ret__out1);
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v256_unmapped_bytes = v258__ret__out1;
        #line 1947 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 2137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v256_readval UNUSED  = 0ULL;
    if (!(((v256_unmapped_bytes) & (enabled_bytes)) == 0LL))
    {
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v260__ret__out0 UNUSED  = 0LL;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v256_unmapped_bytes) & (enabled_bytes), aux, &v260__ret__out0))
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v256_readval = DML_combine_bits(v256_readval, DML_shlu(v260__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((v256_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 1961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v261_r UNUSED  = (int32 )0LL;
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v261_r < (int64 )v256_num_hits; (int64 )++(v261_r))
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v262_r_start UNUSED  = 0LL;
            int v262_r_end UNUSED  = 0LL;
            {
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v263__ret__out1 UNUSED  = 0LL;
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v262_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v256_hits[(int64 )v261_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v256_hits[(int64 )v261_r])), offset, v256_size, 1, &v263__ret__out1);
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v262_r_end = v263__ret__out1;
                #line 1980 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2149 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v262_start UNUSED  = 0LL;
            int v262_end UNUSED  = 0LL;
            {
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v264__ret__out1 UNUSED  = 0LL;
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v262_start = _DML_TM_bank___intersect(_dev, _bank, offset, v256_size, VTABLE_PARAM(v256_hits[(int64 )v261_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v256_hits[(int64 )v261_r])), 1, &v264__ret__out1);
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v262_end = v264__ret__out1;
                #line 1992 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2154 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v262_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v262_r_enabled_bytes = DML_combine_bits(v262_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v262_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v262_end * 8ULL - 1ULL) - (uint64 )v262_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2156)) - 1ULL), (uint64 )v262_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v262_r_end * 8ULL - 1ULL) - (uint64 )v262_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)) - 1ULL), (int64 )((uint64 )v262_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)));
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v262_r_enabled_bytes) == 0LL)
            continue;
            #line 2161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v262_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v256_hits[(int64 )v261_r], _register, read_register), v262_r_enabled_bytes, aux);
            if ((int64 )((uint64 )v262_r_end - (uint64 )v262_r_start) == (int64 )(_DML_TM_register___size(v256_hits[(int64 )v261_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v256_hits[(int64 )v261_r], _register, _conf_attribute.object._qname)), (int )((v256_size) * 2ULL), v262_r_val);
            #line 2166 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s[%lld:%lld] -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v256_hits[(int64 )v261_r], _register, _conf_attribute.object._qname)), (uint64 )v262_r_end * 8ULL - 1ULL, (uint64 )v262_r_start * 8ULL, (int )(((uint64 )v262_r_end - (uint64 )v262_r_start) * 2ULL), (DML_shru(v262_r_val, (uint64 )v262_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v262_r_end * 8ULL - 1ULL) - (uint64 )v262_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2171)) - 1ULL));
            #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v256_readval = DML_combine_bits(v256_readval, DML_shlu((DML_shru((v262_r_val) & (v262_r_enabled_bytes), (uint64 )v262_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v262_r_end * 8ULL - 1ULL) - (uint64 )v262_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2175)) - 1ULL), (uint64 )v262_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v262_end * 8ULL - 1ULL) - (uint64 )v262_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)) - 1ULL), (int64 )((uint64 )v262_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)));
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v256_readval;
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 2026 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 2182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 2033 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank.get */
static bool _DML_TM_bank__get(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
#line 2186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v273_hits[8LL] UNUSED ;
    #line 2187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v273_hits, 0, sizeof(_register [8LL]));
    int v273_num_hits UNUSED  = 0LL;
    uint64 v273_unmapped_bytes UNUSED  = 0LL;
    {
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v274__ret__out1 UNUSED  = 0LL;
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v273_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v273_hits, 1, &v274__ret__out1);
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v273_unmapped_bytes = v274__ret__out1;
        #line 2050 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 2192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v273_readval UNUSED  = 0ULL;
    if (!((v273_unmapped_bytes) == 0LL))
    {
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v276__ret__out0 UNUSED  = 0LL;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v273_unmapped_bytes, &v276__ret__out0))
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v273_readval = DML_combine_bits(v273_readval, DML_shlu(v276__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 2064 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v277_r UNUSED  = (int32 )0LL;
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v277_r < (int64 )v273_num_hits; (int64 )++(v277_r))
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v278_r_start UNUSED  = 0LL;
            int v278_r_end UNUSED  = 0LL;
            {
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v279__ret__out1 UNUSED  = 0LL;
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v273_hits[(int64 )v277_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v273_hits[(int64 )v277_r])), offset, size, 1, &v279__ret__out1);
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_r_end = v279__ret__out1;
                #line 2083 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2204 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v278_start UNUSED  = 0LL;
            int v278_end UNUSED  = 0LL;
            {
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v280__ret__out1 UNUSED  = 0LL;
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v273_hits[(int64 )v277_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v273_hits[(int64 )v277_r])), 1, &v280__ret__out1);
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_end = v280__ret__out1;
                #line 2095 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v278_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v273_hits[(int64 )v277_r], _register, get._get));
            {
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v273_readval = DML_combine_bits(v273_readval, DML_shlu((DML_shru(v278_r_val, (uint64 )v278_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v278_r_end * 8ULL - 1ULL) - (uint64 )v278_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2211)) - 1ULL), (uint64 )v278_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v278_end * 8ULL - 1ULL) - (uint64 )v278_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)) - 1ULL), (int64 )((uint64 )v278_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)));
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v273_readval;
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 2113 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank.write */
static bool _DML_TM_bank__write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
#line 2218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v283_hits[8LL] UNUSED ;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v283_hits, 0, sizeof(_register [8LL]));
    int v283_num_hits UNUSED  = 0LL;
    uint64 v283_unmapped_bytes UNUSED  = 0LL;
    #line 2227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v283_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v285__ret__out1 UNUSED  = 0LL;
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v283_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v283_size, v283_hits, 0, &v285__ret__out1);
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v283_unmapped_bytes = v285__ret__out1;
        #line 2135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 2229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v283_unmapped_bytes) & (enabled_bytes)) == 0LL))
    #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v283_unmapped_bytes) & (enabled_bytes), aux))
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v288_r UNUSED  = (int32 )0LL;
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v288_r < (int64 )v283_num_hits; (int64 )++(v288_r))
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v289_r_start UNUSED  = 0LL;
            int v289_r_end UNUSED  = 0LL;
            {
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v290__ret__out1 UNUSED  = 0LL;
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v289_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v283_hits[(int64 )v288_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v283_hits[(int64 )v288_r])), offset, v283_size, 1, &v290__ret__out1);
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v289_r_end = v290__ret__out1;
                #line 2164 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v289_start UNUSED  = 0LL;
            int v289_end UNUSED  = 0LL;
            {
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v291__ret__out1 UNUSED  = 0LL;
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v289_start = _DML_TM_bank___intersect(_dev, _bank, offset, v283_size, VTABLE_PARAM(v283_hits[(int64 )v288_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v283_hits[(int64 )v288_r])), 1, &v291__ret__out1);
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v289_end = v291__ret__out1;
                #line 2176 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2245 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v289_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v289_r_enabled_bytes = DML_combine_bits(v289_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v289_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v289_end * 8ULL - 1ULL) - (uint64 )v289_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2247)) - 1ULL), (uint64 )v289_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v289_r_end * 8ULL - 1ULL) - (uint64 )v289_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)) - 1ULL), (int64 )((uint64 )v289_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)));
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v289_r_enabled_bytes) == 0LL)
            continue;
            #line 2252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v289_r_value UNUSED  = 0ULL;
            {
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v289_r_value = DML_combine_bits(v289_r_value, DML_shlu((DML_shru(value, (uint64 )v289_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v289_end * 8ULL - 1ULL) - (uint64 )v289_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2254)) - 1ULL), (uint64 )v289_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v289_r_end * 8ULL - 1ULL) - (uint64 )v289_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)) - 1ULL), (int64 )((uint64 )v289_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)));
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v289_r_end - (uint64 )v289_r_start) == (int64 )(_DML_TM_register___size(v283_hits[(int64 )v288_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v283_hits[(int64 )v288_r], _register, _conf_attribute.object._qname)), (int )((v283_size) * 2ULL), v289_r_value);
            #line 2259 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v283_hits[(int64 )v288_r], _register, _conf_attribute.object._qname)), (uint64 )v289_r_end * 8ULL - 1ULL, (uint64 )v289_r_start * 8ULL, (int )(((uint64 )v289_r_end - (uint64 )v289_r_start) * 2ULL), (DML_shru(v289_r_value, (uint64 )v289_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v289_r_end * 8ULL - 1ULL) - (uint64 )v289_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2264)) - 1ULL));
            #line 2268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v283_hits[(int64 )v288_r], _register, write_register), (v289_r_value) & (v289_r_enabled_bytes), v289_r_enabled_bytes, aux);
        }
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2210 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank.set */
static void  _DML_TM_bank__set(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
#line 2272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v298_hits[8LL] UNUSED ;
    #line 2273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v298_hits, 0, sizeof(_register [8LL]));
    int v298_num_hits UNUSED  = 0LL;
    uint64 v298_unmapped_bytes UNUSED  = 0LL;
    #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v299__ret__out1 UNUSED  = 0LL;
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v298_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v298_hits, 1, &v299__ret__out1);
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v298_unmapped_bytes = v299__ret__out1;
        #line 2228 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 2278 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v298_unmapped_bytes) == 0LL))
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v301_r UNUSED  = (int32 )0LL;
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v301_r < (int64 )v298_num_hits; (int64 )++(v301_r))
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v302_r_start UNUSED  = 0LL;
            int v302_r_end UNUSED  = 0LL;
            {
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v303__ret__out1 UNUSED  = 0LL;
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v302_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v298_hits[(int64 )v301_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v298_hits[(int64 )v301_r])), offset, size, 1, &v303__ret__out1);
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v302_r_end = v303__ret__out1;
                #line 2250 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v302_start UNUSED  = 0LL;
            int v302_end UNUSED  = 0LL;
            {
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v304__ret__out1 UNUSED  = 0LL;
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v302_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v298_hits[(int64 )v301_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v298_hits[(int64 )v301_r])), 1, &v304__ret__out1);
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v302_end = v304__ret__out1;
                #line 2262 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v302_r_value UNUSED  = (int64 )v302_r_start == 0LL && (int64 )v302_r_end == (int64 )(_DML_TM_register___size(v298_hits[(int64 )v301_r])) ? 0ULL : (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v298_hits[(int64 )v301_r], _register, get._get)));
            #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v302_r_value = DML_combine_bits(v302_r_value, DML_shlu((DML_shru(value, (uint64 )v302_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v302_end * 8ULL - 1ULL) - (uint64 )v302_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2296)) - 1ULL), (uint64 )v302_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v302_r_end * 8ULL - 1ULL) - (uint64 )v302_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)) - 1ULL), (int64 )((uint64 )v302_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)));
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v302_r_end - (uint64 )v302_r_start) == (int64 )(_DML_TM_register___size(v298_hits[(int64 )v301_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v298_hits[(int64 )v301_r], _register, _conf_attribute.object._qname)), (int )((size) * 2ULL), v302_r_value);
            #line 2301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v298_hits[(int64 )v301_r], _register, _conf_attribute.object._qname)), (uint64 )v302_r_end * 8ULL - 1ULL, (uint64 )v302_r_start * 8ULL, (int )(((uint64 )v302_r_end - (uint64 )v302_r_start) * 2ULL), (DML_shru(v302_r_value, (uint64 )v302_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v302_r_end * 8ULL - 1ULL) - (uint64 )v302_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2306)) - 1ULL));
            #line 2309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v298_hits[(int64 )v301_r], _register, set._set), v302_r_value);
        }
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2287 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
#line 2313 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    SIM_set_mem_op_value_le(memop, val);
    else
    SIM_set_mem_op_value_be(memop, val);
    return;
    #line 2318 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(test_t *_dev, bank _bank, generic_transaction_t *memop)
#line 2319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    return SIM_get_mem_op_value_le(memop);
    else
    return SIM_get_mem_op_value_be(memop);
}
#line 2309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(test_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
#line 2325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2326, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v314_v UNUSED  = dml_store_uint64_le_t(val);
        memcpy(buf, &v314_v, size);
    }
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v315_v UNUSED  = dml_store_uint64_be_t(val);
        memcpy(buf, ((char *)&v315_v + 8LL) - (size), size);
    }
    return;
    #line 2334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2331 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(test_t *_dev, bank _bank, uint64 size, uint8 const *buf)
#line 2335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2336, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v318_v UNUSED ;
        #line 2338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v318_v, 0, sizeof(uint64_le_t ));
        memcpy(&v318_v, buf, size);
        return dml_load_uint64_le_t(v318_v);
    }
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v319_v UNUSED ;
        #line 2342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v319_v, 0, sizeof(uint64_be_t ));
        memcpy(((char *)&v319_v + 8LL) - (size), buf, size);
        return dml_load_uint64_be_t(v319_v);
    }
}
#line 2357 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(test_t *_dev, bank _bank)
#line 2349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
    #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)), "bank.");
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2355 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
}
#line 2373 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2360 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v325_size UNUSED  = (uint64 )SIM_get_mem_op_size(memop);
    bool v325_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    conf_object_t *v325_ini UNUSED  = SIM_get_mem_op_initiator(memop);
    #line 2365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v325_success UNUSED  = 1;
    if (v325_inquiry)
    {
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_mem_op_is_read(memop))
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v327_value UNUSED  = 0LL;
            #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v329__ret__out0 UNUSED  = 0LL;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v325_size, &v329__ret__out0))
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw2;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v327_value = v329__ret__out0;
                #line 2400 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw2:
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v325_success = 0;
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v325_success)
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v327_value);
            #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v333_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v325_size, v333_writevalue);
        }
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2382 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (SIM_mem_op_is_read(memop))
    #line 2383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v335_value UNUSED  = 0ULL;
        bool v335_inquiry_override UNUSED  = 0;
        #line 2388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), v325_ini, &v335_inquiry_override, &offset, v325_size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        #line 2390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v335_inquiry_override)
        {
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v338__ret__out0 UNUSED  = 0LL;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v325_size, &v338__ret__out0))
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw3;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v335_value = v338__ret__out0;
            #line 2444 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
        }
        #line 2392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v340__ret__out0 UNUSED  = 0LL;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v325_size), aux, &v340__ret__out0))
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw3;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v335_value = v340__ret__out0;
            #line 2457 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
        }
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw3:
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v325_success = 0;
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), v325_ini, &offset, v325_size, &v335_value, &v325_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v325_success)
        _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v335_value);
        #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v344_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        #line 2408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v344_suppress UNUSED  = 0;
        #line 2411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), v325_ini, &offset, v325_size, &v344_writevalue, &v344_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v344_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v344_writevalue, _DML_M__mask(_dev, v325_size), aux))
            #line 2414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw4;
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw4:
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v325_success = 0;
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), v325_ini, &offset, v325_size, &v325_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v325_success;
}
#line 2504 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
#line 2429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v351_size UNUSED  = (uint64 )SIM_transaction_size(t);
    conf_object_t *v351_ini UNUSED  = SIM_transaction_initiator(t);
    uint8 v351_buf[v351_size] UNUSED ;
    #line 2432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v351_buf, 0, sizeof(uint8 [v351_size]));
    if (SIM_transaction_is_write(t))
    #line 2433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        buffer_t v352_bytes UNUSED ;
        #line 2434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v352_bytes, 0, sizeof(buffer_t ));
        {
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v352_bytes.data = v351_buf;
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v352_bytes.len = v351_size;
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_get_transaction_bytes(t, v352_bytes);
    }
    bool v351_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    bool v351_is_read UNUSED  = SIM_transaction_is_read(t);
    if ((v351_size) <= 8LL)
    {
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v351_ini, v351_is_read, v351_inquiry, offset, v351_size, v351_buf, aux)))
        #line 2444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0x407LL;
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v356_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2446));
        uint64 v356_offs UNUSED  = 0ULL;
        while ((v356_offs) < (v351_size))
        #line 2448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v351_ini, v351_is_read, v351_inquiry, (offset) + (v356_offs), (uint64 )v356_sz, v351_buf + (v356_offs), aux)))
            #line 2451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            return (int32 )0x407LL;
            uint64 *v358_tmp UNUSED  = &v356_offs;
            #line 2452 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v358_tmp = (*v358_tmp) + (uint64 )v356_sz;
            {
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v356_sz = (int )((v351_size) - (v356_offs) < 8LL ? (v351_size) - (v356_offs) : 8ULL);
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
    }
    if (SIM_transaction_is_read(t))
    #line 2456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bytes_t v360_bytes UNUSED ;
        #line 2457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v360_bytes, 0, sizeof(bytes_t ));
        {
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v360_bytes.data = v351_buf;
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v360_bytes.len = v351_size;
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_set_transaction_bytes(t, v360_bytes);
    }
    #line 2463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
}
#line 2585 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(test_t *_dev, bank _bank, conf_object_t *ini, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
#line 2468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v364_success UNUSED  = 1;
    if (inquiry)
    {
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (is_read)
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v366_value UNUSED  = 0LL;
            #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v368__ret__out0 UNUSED  = 0LL;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v368__ret__out0))
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw5;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v366_value = v368__ret__out0;
                #line 2609 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw5:
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v364_success = 0;
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2480 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v364_success)
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v366_value);
            #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v372_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v372_writevalue);
        }
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (is_read)
    #line 2488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bool v374_inquiry_override UNUSED  = 0;
        #line 2492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &v374_inquiry_override, &offset, size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        uint64 v374_value UNUSED  = 0ULL;
        #line 2495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v374_inquiry_override)
        {
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v377__ret__out0 UNUSED  = 0LL;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v377__ret__out0))
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw6;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v374_value = v377__ret__out0;
            #line 2653 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
        }
        #line 2497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v379__ret__out0 UNUSED  = 0LL;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v379__ret__out0))
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw6;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v374_value = v379__ret__out0;
            #line 2666 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
        }
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw6:
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v364_success = 0;
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v374_value, &v364_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v364_success)
        _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v374_value);
        #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v383_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        #line 2514 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v383_suppress UNUSED  = 0;
        #line 2517 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v383_writevalue, &v383_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v383_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v383_writevalue, _DML_M__mask(_dev, size), aux))
            #line 2520 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw7;
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw7:
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v364_success = 0;
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2519 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2527 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v364_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v364_success;
}
#line 2713 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* destroy._rec_destroy */
static void  _DML_TM_destroy___rec_destroy(test_t *_dev, destroy _destroy)
#line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_destroy, offsetof(struct _destroy, _each_destroy));
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__destroy[__each_in_expr.base_idx + _outer_idx];
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                destroy v391_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_destroy___rec_destroy(_dev, v391_obj);
                #line 2736 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(destroy, destroy, _dev, _destroy);
    return;
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2747 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* int64_attr.init */
static void  _DML_TM_int64_attr__init(test_t *_dev, init _init)
#line 1248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2752 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_init, int64_attr, init);
    #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = VTABLE_PARAM(_int64_attr, struct _int64_attr, init_val);
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2763 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(test_t *_dev, attribute _attribute)
#line 1251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2768 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_int64(*(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)));
}
#line 2773 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2778 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_int64(val))
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1257 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = SIM_attr_integer(val);
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1261 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2796 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* double_attr.init */
static void  _DML_TM_double_attr__init(test_t *_dev, init _init)
#line 1269 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2801 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    double_attr _double_attr UNUSED = DOWNCAST(_init, double_attr, init);
    #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = VTABLE_PARAM(_double_attr, struct _double_attr, init_val);
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2812 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(test_t *_dev, attribute _attribute)
#line 1272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2817 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_floating(*(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)));
}
#line 2822 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* double_attr.set */
static bool _DML_TM_double_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2827 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = SIM_attr_floating(val);
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2838 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1288, 0);
}
#line 2848 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* connect.validate */
static bool _DML_TM_connect__validate(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 2855 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* connect.set_attribute */
static set_error_t _DML_TM_connect__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2860 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        conf_object_t *v414_obj UNUSED  = NULL;
        char const *v414_port UNUSED  = NULL;
        #line 1384 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_object(value))
        {
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v414_obj = SIM_attr_object(value);
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_list(value))
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v414_obj = SIM_attr_object(SIM_attr_list_item(value, (uint32 )0ULL));
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v414_port = SIM_attr_string(SIM_attr_list_item(value, (uint32 )1ULL));
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v414_obj == *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) && (*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL ? v414_port == NULL : !(v414_port == NULL) && (int64 )strcmp(v414_port, *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))) == 0LL))
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(v414_obj == NULL))
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            bool v419_valid UNUSED  = 1;
            {
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        _interface v420_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(v420_iface, struct __interface, _required))
                        {
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            if (SIM_c_get_port_interface(v414_obj, VTABLE_PARAM(UPCAST(v420_iface, _interface, object.name), struct _name, name), v414_port) == NULL)
                            {
                                if (!(v414_port == NULL))
                                #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", VTABLE_PARAM(UPCAST(v420_iface, _interface, object.name), struct _name, name), v414_port, SIM_object_name(v414_obj));
                                else
                                #line 1413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v414_obj), VTABLE_PARAM(UPCAST(v420_iface, _interface, object.name), struct _name, name));
                                {
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                    v419_valid = 0;
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                }
                            }
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 2934 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
                    }
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!v419_valid)
            return (int32 )2LL;
            char const *v419_old_port UNUSED  = *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **));
            {
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v414_port;
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            bool v419_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, __connect, v414_obj);
            {
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v419_old_port;
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            if (!v419_ok)
            return (int32 )3LL;
            #line 1427 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1430 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
        MM_FREE((void  *)*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
        {
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = !(v414_port == NULL) ? MM_STRDUP(v414_port) : NULL;
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        CALL_TRAIT_METHOD(_connect, set, _dev, __connect, v414_obj);
        return (int32 )0LL;
        #line 2970 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    }
    #line 1436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2974 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* connect.set */
static void  _DML_TM_connect__set(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) = obj;
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    {
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _interface v432_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *(VTABLE_SESSION(_dev, v432_iface, struct __interface, val, void const  **)) = obj == NULL ? NULL : SIM_c_get_port_interface(obj, VTABLE_PARAM(UPCAST(v432_iface, _interface, object.name), struct _name, name), *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3006 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
            }
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3016 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* connect.get_attribute */
static attr_value_t _DML_TM_connect__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 1446 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3021 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1447 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
    return SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **))), SIM_make_attr_string(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))));
    #line 1450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    return SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)));
}
#line 3030 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(test_t *_dev, subdevice _subdevice)
#line 1590 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
    #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) = SIM_object_descendant(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_subdevice, subdevice, object._qname)));
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1595, !(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
}
#line 3046 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* read.read_field */
static uint64 _DML_TM_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 3654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3051 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    #line 3655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bits) == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
#line 3056 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* read.read */
static uint64 _DML_TM_read__read(test_t *_dev, __read ___read)
#line 3658 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
#line 3063 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* write.write_field */
static void  _DML_TM_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 3685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3068 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bits) == 0LL))
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v449_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~(enabled_bits));
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v449_patched) | ((val) & (enabled_bits)));
    }
    return;
    #line 3690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3080 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* write.write */
static void  _DML_TM_write__write(test_t *_dev, __write ___write, uint64 val)
#line 3692 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
    return;
    #line 3694 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3089 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _time_event._post */
static void  _DML_TM__time_event___post(test_t *_dev, _time_event __time_event, double when, void  *data)
#line 3944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v453_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v453_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3949 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_time(v453_clk, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, when, data);
    return;
    #line 3951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3103 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _time_event._next */
static double _DML_TM__time_event___next(test_t *_dev, _time_event __time_event, void  *data)
#line 3952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return SIM_event_find_next_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3111 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(test_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
#line 3959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v457_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v457_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_cycle(v457_clk, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, (int64 )when, data);
    return;
    #line 3966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3125 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(test_t *_dev, _cycle_event __cycle_event, void  *data)
#line 3967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3133 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(test_t *_dev, event _event, void  *data)
#line 3978 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3138 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname))));
}
#line 3143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 3981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3148 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(data == NULL))
    #line 3984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
}
#line 3157 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 3988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return NULL;
}
#line 3170 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(test_t *_dev, event _event, void  *data)
#line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3175 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3183 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(test_t *_dev, event _event, void  *data)
#line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3188 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(test_t *_dev, _simple_event __simple_event)
#line 3997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    #line 4000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3202 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(test_t *_dev, _simple_event __simple_event)
#line 4002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    return;
    #line 4005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3212 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(test_t *_dev, simple_time_event _simple_time_event, double when)
#line 4009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
    return;
    #line 4011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3221 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(test_t *_dev, simple_time_event _simple_time_event)
#line 4012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
#line 3228 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(test_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
#line 4018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), (uint64 )when, NULL);
    return;
    #line 4020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3237 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(test_t *_dev, simple_cycle_event _simple_cycle_event)
#line 4021 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
#line 3244 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(test_t *_dev, event _event, void  *data)
#line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3249 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3257 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3262 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__custom_event, _custom_event, _event.event.object._qname))));
}
#line 3267 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3272 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
#line 3277 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
#line 3287 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(test_t *_dev, event _event, void  *data)
#line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3300 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(test_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
#line 4065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
    return;
    #line 4067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(test_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
#line 4071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), (uint64 )when, data);
    return;
    #line 4073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3318 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(test_t *_dev, event _event, void  *user)
#line 4078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uint64 )((uintptr_t )((uint64 )user)));
    return;
    #line 4080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3330 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4081 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3335 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_describe_uint64_event(!(VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__uint64_event, _uint64_event, _event.event.object._qname))), (uint64 )((uintptr_t )((uint64 )data)));
    #line 4084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3346 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
#line 3351 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3356 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(info))
    #line 4091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    #line 4093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, (uint64 )SIM_attr_integer(info));
}
#line 3365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(test_t *_dev, event _event, void  *data)
#line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3370 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3376 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(test_t *_dev, _uint64_event __uint64_event, uint64 val)
#line 4097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 4099, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    return (void  *)((uintptr_t )val);
}
#line 3385 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    #line 4107 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3393 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4109 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    return;
    #line 4112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3403 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(test_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
#line 4118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
    return;
    #line 4120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3412 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(test_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
#line 4121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
#line 3419 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(test_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
#line 4127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), (uint64 )when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
    return;
    #line 4129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3428 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(test_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
#line 4130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
#line 3435 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"
/* _mask */
static uint64 _DML_M__mask(test_t *_dev, uint64 size)
#line 1659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 8LL <= (size) ? 0xffffffffffffffffULL : (DML_shlu(1ULL, (size) * 8ULL)) - 1ULL;
}
#line 3442 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(test_t *_dev, uint64 enabled_bytes)
#line 1673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v531_size UNUSED  = (int32 )8LL;
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; 0LL < (int64 )v531_size; (int64 )--(v531_size))
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL))
            return (uint64 )v531_size;
            #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1680, 0);
}
#line 3469 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(test_t *_dev, uint64 enabled_bytes)
#line 1684 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v536_offset UNUSED  = (int32 )0LL;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v536_offset <= 8LL; (int64 )++(v536_offset))
        if (!(((DML_shru(enabled_bytes, (uint64 )v536_offset * 8ULL)) & (255ULL)) == 0LL))
        return (uint64 )v536_offset;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1690, 0);
}
#line 3487 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* p[i][j].post_init */
static void  _DML_M_p__post_init(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 59 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (!SIM_is_restoring_state(&_dev->obj))
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    {
        { _DML_attach_callback_to_hook(&_dev->p.h1[_idx0][_idx1], &_after_on_hook_infos[0], (const uint32 []) {_idx0, _idx1}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 10, .encoded_index = (_idx0) * 2 + (_idx1)})}, 1); }
        { _DML_attach_callback_to_hook(&_dev->p.h2[_idx0][_idx1], &_after_on_hook_infos[1], (const uint32 []) {_idx0, _idx1}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 10, .encoded_index = (_idx0) * 2 + (_idx1)})}, 1); }
    }
    return;
    #line 64 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3502 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* p[i][j].m2_h */
static void  _DML_M_p__m2_h(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 v)
#line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, _dev->p._obj[_idx0][_idx1], 0LL, "running m2_h with v = %lld", v);
    {
        #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->p.storage.val[_idx0][_idx1][1LL] = v;
        #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* p[i][j].m1_h */
static void  _DML_M_p__m1_h(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, _dev->p._obj[_idx0][_idx1], 0LL, "running m1_h");
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->p.flag.val[_idx0][_idx1][1LL] = 1;
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3532 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* g.post_init */
static void  _DML_M_g__post_init(test_t *_dev)
#line 59 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (!SIM_is_restoring_state(&_dev->obj))
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    {
        { _DML_attach_callback_to_hook(&_dev->g.h1, &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 7, .encoded_index = 0})}, 1); }
        { _DML_attach_callback_to_hook(&_dev->g.h2, &_after_on_hook_infos[3], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 7, .encoded_index = 0})}, 1); }
    }
    return;
    #line 64 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3547 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* g.m2_h */
static void  _DML_M_g__m2_h(test_t *_dev, uint64 v)
#line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running m2_h with v = %lld", v);
    {
        #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->g.storage.val[1LL] = v;
        #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3562 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* g.m1_h */
static void  _DML_M_g__m1_h(test_t *_dev)
#line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running m1_h");
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->g.flag.val[1LL] = 1;
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3577 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* exec_afters.set */
static bool _DML_M_exec_afters__set(test_t *_dev, attr_value_t val)
#line 76 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running exec_afters");
    #line 79 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    _DML_M_post_m1(_dev);
    _DML_M_post_h1_send_now(_dev);
    #line 79 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    _DML_M_g__post_m1(_dev);
    _DML_M_g__post_h1_send_now(_dev);
    #line 79 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    _DML_M_p__post_m1(_dev, (uint32 )0ULL, (uint32 )1ULL);
    _DML_M_p__post_h1_send_now(_dev, (uint32 )0ULL, (uint32 )1ULL);
    #line 79 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    _DML_M_p__post_m1(_dev, (uint32 )1ULL, (uint32 )1ULL);
    _DML_M_p__post_h1_send_now(_dev, (uint32 )1ULL, (uint32 )1ULL);
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    _DML_M_post_m2(_dev, 1ULL);
    _DML_M_post_h2_send_now(_dev, 1ULL);
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    _DML_M_g__post_m2(_dev, 1ULL);
    _DML_M_g__post_h2_send_now(_dev, 1ULL);
    #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    _DML_M_p__post_m2(_dev, (uint32 )0ULL, (uint32 )1ULL, 4ULL);
    _DML_M_p__post_h2_send_now(_dev, (uint32 )0ULL, (uint32 )1ULL, 4ULL);
    #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    _DML_M_p__post_m2(_dev, (uint32 )1ULL, (uint32 )1ULL, 4ULL);
    _DML_M_p__post_h2_send_now(_dev, (uint32 )1ULL, (uint32 )1ULL, 4ULL);
    #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    return 0;
    #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3612 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* p[i][j].post_h2_send_now */
static void  _DML_M_p__post_h2_send_now(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 v)
#line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        struct _simple_event_0_args _event_args = { ((_hookref_t) {.id = 6, .encoded_index = (_idx0) * 2 + (_idx1)}), { v } };
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->args = MM_MALLOC(1, struct _simple_event_0_args );
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        {
            #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
            *((struct _simple_event_0_args *)(_data->args)) = _event_args;
            #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        }
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = (_idx0) * 2 + (_idx1)});
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _send_now_evclass_1, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3650 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* p[i][j].post_m2 */
static void  _DML_M_p__post_m2(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 v)
#line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        uint32 *_event_indices = MM_MALLOC(2, uint32);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_indices[0] = _idx0;
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_indices[1] = _idx1;
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->indices = _event_indices;
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        struct _simple_event_1_args _event_args = { v };
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->args = MM_MALLOC(1, struct _simple_event_1_args );
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        {
            #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
            *((struct _simple_event_1_args *)(_data->args)) = _event_args;
            #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        }
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = (_idx0) * 2 + (_idx1)});
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_p_m2, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 41 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3696 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* p[i][j].m2 */
static void  _DML_M_p__m2(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 v)
#line 20 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, _dev->p._obj[_idx0][_idx1], 0LL, "running m2 with v = %lld", v);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->p.storage.val[_idx0][_idx1][0LL] = v;
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3711 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* g.post_h2_send_now */
static void  _DML_M_g__post_h2_send_now(test_t *_dev, uint64 v)
#line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        struct _simple_event_0_args _event_args = { ((_hookref_t) {.id = 4, .encoded_index = 0}), { v } };
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->args = MM_MALLOC(1, struct _simple_event_0_args );
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        {
            #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
            *((struct _simple_event_0_args *)(_data->args)) = _event_args;
            #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        }
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 7, .encoded_index = 0});
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _send_now_evclass_1, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3749 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* g.post_m2 */
static void  _DML_M_g__post_m2(test_t *_dev, uint64 v)
#line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        struct _simple_event_2_args _event_args = { v };
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->args = MM_MALLOC(1, struct _simple_event_2_args );
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        {
            #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
            *((struct _simple_event_2_args *)(_data->args)) = _event_args;
            #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        }
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 7, .encoded_index = 0});
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_g_m2, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 41 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3787 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* g.m2 */
static void  _DML_M_g__m2(test_t *_dev, uint64 v)
#line 20 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running m2 with v = %lld", v);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->g.storage.val[0LL] = v;
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3802 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* post_h2_send_now */
static void  _DML_M_post_h2_send_now(test_t *_dev, uint64 v)
#line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        struct _simple_event_0_args _event_args = { ((_hookref_t) {.id = 2, .encoded_index = 0}), { v } };
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->args = MM_MALLOC(1, struct _simple_event_0_args );
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        {
            #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
            *((struct _simple_event_0_args *)(_data->args)) = _event_args;
            #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        }
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _send_now_evclass_1, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3840 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* post_m2 */
static void  _DML_M_post_m2(test_t *_dev, uint64 v)
#line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        struct _simple_event_3_args _event_args = { v };
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->args = MM_MALLOC(1, struct _simple_event_3_args );
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        {
            #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
            *((struct _simple_event_3_args *)(_data->args)) = _event_args;
            #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        }
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_m2, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 41 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3878 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* m2 */
static void  _DML_M_m2(test_t *_dev, uint64 v)
#line 20 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running m2 with v = %lld", v);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->storage.val[0LL] = v;
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3893 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* p[i][j].post_h1_send_now */
static void  _DML_M_p__post_h1_send_now(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _hookref_t _event_args = ((_hookref_t) {.id = 5, .encoded_index = (_idx0) * 2 + (_idx1)});
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->args = MM_MALLOC(1, _hookref_t );
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        {
            #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
            *((_hookref_t *)(_data->args)) = _event_args;
            #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        }
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = (_idx0) * 2 + (_idx1)});
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _send_now_evclass_0, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 44 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3931 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* p[i][j].post_m1 */
static void  _DML_M_p__post_m1(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        uint32 *_event_indices = MM_MALLOC(2, uint32);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_indices[0] = _idx0;
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_indices[1] = _idx1;
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->indices = _event_indices;
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = (_idx0) * 2 + (_idx1)});
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_p_m1, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3967 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* p[i][j].m1 */
static void  _DML_M_p__m1(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, _dev->p._obj[_idx0][_idx1], 0LL, "running m1");
    {
        #line 17 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->p.flag.val[_idx0][_idx1][0LL] = 1;
        #line 17 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 3982 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* g.post_h1_send_now */
static void  _DML_M_g__post_h1_send_now(test_t *_dev)
#line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _hookref_t _event_args = ((_hookref_t) {.id = 3, .encoded_index = 0});
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->args = MM_MALLOC(1, _hookref_t );
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        {
            #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
            *((_hookref_t *)(_data->args)) = _event_args;
            #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        }
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 7, .encoded_index = 0});
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _send_now_evclass_0, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 44 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4020 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* g.post_m1 */
static void  _DML_M_g__post_m1(test_t *_dev)
#line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 7, .encoded_index = 0});
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_g_m1, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4048 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* g.m1 */
static void  _DML_M_g__m1(test_t *_dev)
#line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running m1");
    {
        #line 17 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->g.flag.val[0LL] = 1;
        #line 17 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4063 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* post_h1_send_now */
static void  _DML_M_post_h1_send_now(test_t *_dev)
#line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _hookref_t _event_args = ((_hookref_t) {.id = 1, .encoded_index = 0});
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->args = MM_MALLOC(1, _hookref_t );
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        {
            #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
            *((_hookref_t *)(_data->args)) = _event_args;
            #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        }
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _send_now_evclass_0, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 43 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 44 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4101 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* post_m1 */
static void  _DML_M_post_m1(test_t *_dev)
#line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    else {
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->no_domains = 1;
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _data->domains = _event_domains;
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_m1, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
        #line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4129 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* m1 */
static void  _DML_M_m1(test_t *_dev)
#line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running m1");
    {
        #line 17 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->flag.val[0LL] = 1;
        #line 17 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4144 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* cancel_afters.set */
static bool _DML_M_cancel_afters__set(test_t *_dev, attr_value_t val)
#line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running cancel_afters");
    _DML_TM_object__cancel_after(_dev, UPCAST(((group) {(&_tr_g__group), ((_identity_t) {.id = 7, .encoded_index = 0})}), group, object));
    _DML_TM_object__cancel_after(_dev, UPCAST(((port) {(&_tr_p__port), ((_identity_t) {.id = 10, .encoded_index = 1})}), port, object));
    return 0;
    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* destroy */
static void  _DML_M_destroy(test_t *_dev)
#line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4166 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* post_init */
static void  _DML_M_post_init(test_t *_dev)
#line 67 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    if (!SIM_is_restoring_state(&_dev->obj))
    #line 68 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    {
        { _DML_attach_callback_to_hook(&_dev->h1, &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 1, .encoded_index = 0})}, 1); }
        { _DML_attach_callback_to_hook(&_dev->h2, &_after_on_hook_infos[5], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 1, .encoded_index = 0})}, 1); }
    }
    return;
    #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4181 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* m2_h */
static void  _DML_M_m2_h(test_t *_dev, uint64 v)
#line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running m2_h with v = %lld", v);
    {
        #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->storage.val[1LL] = v;
        #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4196 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* m1_h */
static void  _DML_M_m1_h(test_t *_dev)
#line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
{
    SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "running m1_h");
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
        _dev->flag.val[1LL] = 1;
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
    }
    return;
    #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\events\\\\T_after_chk.dml"
}
#line 4211 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* init */
static void  _DML_M_init(test_t *_dev)
#line 670 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 670 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 670 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4221 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _register_all_attributes */
static void  _DML_M__register_all_attributes()
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_register_attributes(SIM_get_class("test"), _id_infos, _port_object_assocs, _each___conf_attribute, (_each_in_t){_each___conf_attribute__in__dev, 8, 0, 1}, (&_DML_M__get_attribute_info), (&_trampoline_DML_M__get_attribute_attr_trampoline), (&_trampoline_DML_M__set_attribute_attr_trampoline), (&_DML_M__get_attribute_attr_portobj_trampoline), (&_DML_M__set_attribute_attr_portobj_trampoline));
    return;
    #line 1135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4232 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _set_attribute_attr_portobj_trampoline */
static set_error_t _DML_M__set_attribute_attr_portobj_trampoline(conf_object_t *_portobj, attr_value_t *val, void  *_info)
#line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v608_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v608_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 1035 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v608_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v608_offset_coefficient UNUSED  = v608_info->num;
    {
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v609_i UNUSED  = (uint32 )0ULL;
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v609_i, (int64 )v608_portobj->ndims); (int64 )++(v609_i))
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v611_tmp UNUSED  = &v608_offset_coefficient;
            #line 1038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v611_tmp = (uint32 )(DML_div((int64 )*v611_tmp, (int64 )v608_info->id_info->dimsizes[(int64 )v609_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1038));
            uint32 *v612_tmp UNUSED  = &v608_flat_index_offset;
            #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v612_tmp = (uint32 )((uint64 )*v612_tmp + (uint64 )v608_portobj->indices[(int64 )v609_i] * (uint64 )v608_offset_coefficient);
        }
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__set_attribute_attr)(v608_portobj->dev, _info, (uint32 )v608_portobj->ndims, v608_flat_index_offset, val);
    #line 1044 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4263 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _set_attribute_attr */
static set_error_t _DML_M__set_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
#line 1048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v613_conf_info UNUSED  = *_conf_info;
    _id_info_t v613_id_info UNUSED  = *v613_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1051, (int64 )start_dim <= (int64 )v613_id_info.dimensions);
    if ((int64 )((uint64 )v613_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 1052 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v614_traitref UNUSED  = {.trait=v613_conf_info.vtable, .id={.id=v613_id_info.id, .encoded_index=flat_index_offset}};
        #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v614_traitref), *val);
    }
    #line 1058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v613_items UNUSED  = MM_ZALLOC((int64 )v613_conf_info.num, attr_value_t );
    attr_value_t *v613_items_buf UNUSED  = MM_ZALLOC((int64 )v613_conf_info.num, attr_value_t );
    {
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *v613_items = *val;
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    size_t v613_no_items UNUSED  = 1LL;
    bool v613_allow_cutoff UNUSED  = v613_conf_info.allow_cutoff;
    #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v617_i UNUSED  = start_dim;
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v617_i < (int64 )v613_id_info.dimensions; (int64 )++(v617_i))
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 v618_frag_size UNUSED  = v613_id_info.dimsizes[(int64 )v617_i];
            size_t v618_new_no_items UNUSED  = (uint64 )v613_no_items * (uint64 )v618_frag_size;
            if (v613_allow_cutoff)
            {
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v620_j UNUSED  = (uint32 )0ULL;
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v620_j < (uint64 )v613_no_items; (int64 )++(v620_j))
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    uint32 v621_subfrag_size UNUSED  = (uint32 )(SIM_attr_is_list(v613_items[(int64 )v620_j]) ? (int64 )SIM_attr_list_size(v613_items[(int64 )v620_j]) : 0LL);
                    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    attr_value_t *v621_subfrags UNUSED  = 0LL < (int64 )v621_subfrag_size ? SIM_attr_list(v613_items[(int64 )v620_j]) : NULL;
                    #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v622_k UNUSED  = (uint32 )0ULL;
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v622_k < (int64 )v621_subfrag_size; (int64 )++(v622_k))
                        #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v613_items_buf[(int64 )((uint64 )v620_j * (uint64 )v618_frag_size + (uint64 )v622_k)] = v621_subfrags[(int64 )v622_k];
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v625_k UNUSED  = v621_subfrag_size;
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v625_k < (int64 )v618_frag_size; (int64 )++(v625_k))
                        {
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v613_items_buf[(int64 )((uint64 )v620_j * (uint64 )v618_frag_size + (uint64 )v625_k)] = SIM_make_attr_nil();
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            {
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v629_j UNUSED  = (uint32 )0ULL;
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v629_j < (uint64 )v613_no_items; (int64 )++(v629_j))
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t *v630_subfrags UNUSED  = SIM_attr_list(v613_items[(int64 )v629_j]);
                    {
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v631_k UNUSED  = (uint32 )0ULL;
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v631_k < (int64 )v618_frag_size; (int64 )++(v631_k))
                        {
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v613_items_buf[(int64 )((uint64 )v629_j * (uint64 )v618_frag_size + (uint64 )v631_k)] = v630_subfrags[(int64 )v631_k];
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v634_tmp0 UNUSED  = v613_items_buf;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v634_tmp1 UNUSED  = v613_items;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v613_items = v634_tmp0;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v613_items_buf = v634_tmp1;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v613_no_items = v618_new_no_items;
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v613_items_buf);
    {
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v636_i UNUSED  = (uint32 )0ULL;
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v636_i < (uint64 )v613_no_items; (int64 )++(v636_i))
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v637_traitref UNUSED  = {.trait=v613_conf_info.vtable, .id={.id=v613_id_info.id, .encoded_index=(uint32 )((uint64 )v636_i + (uint64 )flat_index_offset)}};
            #line 1098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            set_error_t v637_status UNUSED  = CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v637_traitref), v613_items[(int64 )v636_i]);
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!((int64 )v637_status == 0LL))
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                MM_FREE(v613_items);
                return v637_status;
            }
        }
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v613_items);
    return (int32 )0LL;
}
#line 4417 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _get_attribute_attr_portobj_trampoline */
static attr_value_t _DML_M__get_attribute_attr_portobj_trampoline(conf_object_t *_portobj, void  *_info)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v639_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v639_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v639_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v639_offset_coefficient UNUSED  = v639_info->num;
    {
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v640_i UNUSED  = (uint32 )0ULL;
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v640_i, (int64 )v639_portobj->ndims); (int64 )++(v640_i))
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v642_tmp UNUSED  = &v639_offset_coefficient;
            #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v642_tmp = (uint32 )(DML_div((int64 )*v642_tmp, (int64 )v639_info->id_info->dimsizes[(int64 )v640_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 973));
            uint32 *v643_tmp UNUSED  = &v639_flat_index_offset;
            #line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v643_tmp = (uint32 )((uint64 )*v643_tmp + (uint64 )v639_portobj->indices[(int64 )v640_i] * (uint64 )v639_offset_coefficient);
        }
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__get_attribute_attr)(v639_portobj->dev, _info, (uint32 )v639_portobj->ndims, v639_flat_index_offset);
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4448 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _get_attribute_attr */
static attr_value_t _DML_M__get_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
#line 983 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v644_conf_info UNUSED  = *_conf_info;
    _id_info_t v644_id_info UNUSED  = *v644_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 986, (int64 )start_dim <= (int64 )v644_id_info.dimensions);
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )((uint64 )v644_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v645_traitref UNUSED  = {.trait=v644_conf_info.vtable, .id={.id=v644_id_info.id, .encoded_index=flat_index_offset}};
        #line 991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v645_traitref));
    }
    #line 994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    size_t v644_no_items UNUSED  = v644_conf_info.num;
    {
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v647_i UNUSED  = (uint32 )0ULL;
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v647_i < (int64 )start_dim; (int64 )++(v647_i))
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            size_t *v649_tmp UNUSED  = &v644_no_items;
            #line 996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v649_tmp = DML_divu((uint64 )*v649_tmp, (uint64 )v644_id_info.dimsizes[(int64 )v647_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 996);
        }
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 998 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v644_items UNUSED  = MM_ZALLOC((uint64 )v644_no_items, attr_value_t );
    attr_value_t *v644_items_buf UNUSED  = MM_ZALLOC((uint64 )v644_no_items, attr_value_t );
    {
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v650_i UNUSED  = (int32 )0LL;
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v650_i, (uint64 )v644_no_items); (int64 )++(v650_i))
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v651_traitref UNUSED  = {.trait=v644_conf_info.vtable, .id={.id=v644_id_info.id, .encoded_index=(uint32 )((uint64 )v650_i + (uint64 )flat_index_offset)}};
            #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v644_items[(int64 )v650_i] = CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v651_traitref));
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v653_i UNUSED  = (int )((uint64 )((int )v644_id_info.dimensions) - 1ULL);
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_leq_ui((uint64 )start_dim, (int64 )v653_i); (int64 )--(v653_i))
        {
            uint32 v654_new_frag_size UNUSED  = v644_id_info.dimsizes[(int64 )v653_i];
            size_t v654_new_no_items UNUSED  = DML_divu((uint64 )v644_no_items, (uint64 )v654_new_frag_size, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1008);
            {
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v655_j UNUSED  = (int32 )0LL;
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; DML_lt_iu((int64 )v655_j, (uint64 )v654_new_no_items); (int64 )++(v655_j))
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v644_items_buf[(int64 )v655_j] = SIM_alloc_attr_list(v654_new_frag_size);
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    attr_value_t *v656_new_frag UNUSED  = SIM_attr_list(v644_items_buf[(int64 )v655_j]);
                    {
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v658_k UNUSED  = (int32 )0LL;
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; DML_lt_iu((int64 )v658_k, (uint64 )v654_new_frag_size); (int64 )++(v658_k))
                        {
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v656_new_frag[(int64 )v658_k] = v644_items[(int64 )((uint64 )v655_j * (uint64 )v654_new_frag_size + (uint64 )v658_k)];
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1015 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v661_tmp0 UNUSED  = v644_items_buf;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v661_tmp1 UNUSED  = v644_items;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v644_items = v661_tmp0;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v644_items_buf = v661_tmp1;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v644_no_items = v654_new_no_items;
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v644_to_ret UNUSED  = *v644_items;
    MM_FREE(v644_items);
    MM_FREE(v644_items_buf);
    return v644_to_ret;
}
#line 4568 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _set_attribute_attr_trampoline */
static set_error_t _DML_M__set_attribute_attr_trampoline(test_t *_dev, attr_value_t *val, void  *info)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__set_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL, val);
}
#line 4576 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _get_attribute_attr_trampoline */
static attr_value_t _DML_M__get_attribute_attr_trampoline(test_t *_dev, void  *info)
#line 960 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__get_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL);
}
#line 4584 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

/* _get_attribute_info */
static _dml_attr_conf_info_t _DML_M__get_attribute_info(_conf_attribute attr)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (_dml_attr_conf_info_t ) {.name=VTABLE_PARAM(attr, struct __conf_attribute, _attr_name), .type=VTABLE_PARAM(attr, struct __conf_attribute, _attr_type), .doc=VTABLE_PARAM(attr, struct __conf_attribute, _documentation), .parent_obj_class=!(VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) == NULL) ? *VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) : NULL, .proxy_info=VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_proxy_info), .flags=VTABLE_PARAM(attr, struct __conf_attribute, _flags), .object_relative_dims=VTABLE_PARAM(attr, struct __conf_attribute, _object_relative_dims), .readable=VTABLE_PARAM(attr, struct __conf_attribute, readable), .writable=VTABLE_PARAM(attr, struct __conf_attribute, writable), .should_be_registered=VTABLE_PARAM(attr, struct __conf_attribute, _should_be_registered), .allow_cutoff=VTABLE_PARAM(attr, struct __conf_attribute, _attr_allow_cutoff)};
    #line 944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4593 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\events\\after_chk\\T_after_chk.c"

static const _dml_hook_aux_info_t _hook_aux_infos[6] UNUSED = {
    {offsetof(test_t, h1), 0, 1},
    {offsetof(test_t, h2), 1, 2},
    {offsetof(test_t, g.h1), 0, 3},
    {offsetof(test_t, g.h2), 1, 4},
    {offsetof(test_t, p.h1[0ULL][0ULL]), 0, 5},
    {offsetof(test_t, p.h2[0ULL][0ULL]), 1, 6}
};
conf_class_t *
_initialize_T_after_chk(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _test_update_has_state_notifier);
    }
    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_p = _register_port_class("test.p", NULL, NULL);
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        for (int _i1 = 0; _i1 < 2; ++_i1) {
            strbuf_t portname = sb_newf("port.p[%d][%d]", _i0, _i1);
            SIM_register_port(class, sb_str(&portname), _port_class_p, NULL);
            sb_free(&portname);
        }
    }
    {
        const char *hook_attr_names[4] = {
            "g_h1",
            "g_h2",
            "h1",
            "h2",
        };
        const uint32 hook_ids[4] = {
            3,
            4,
            1,
            2,
        };
        for (uint32 idx = 0; idx < 4; ++idx) {
            _DML_register_hook_attribute(class, hook_attr_names[idx], _DML_get_hook_attr, _DML_set_hook_attr, &_hook_aux_infos[hook_ids[idx] - 1], _hook_id_infos[hook_ids[idx] - 1], 0);
        }
    }
    {
        const char *hook_attr_names[2] = {
            "h1",
            "h2",
        };
        const uint32 hook_ids[2] = {
            5,
            6,
        };
        for (uint32 idx = 0; idx < 2; ++idx) {
            _DML_register_hook_attribute(_port_class_p, hook_attr_names[idx], _DML_get_port_hook_attr, _DML_set_port_hook_attr, &_hook_aux_infos[hook_ids[idx] - 1], _hook_id_infos[hook_ids[idx] - 1], 2);
        }
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_p, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_destroy(struct _destroy *_ret, _each_in_param_t _destroy__each_destroy, void  (*_destroy_destroy)(test_t *arg0, destroy arg1))
{
    *_ret = (struct _destroy){
        .destroy = _destroy_destroy,
        ._each_destroy = _destroy__each_destroy,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init(struct _init *_ret, _each_in_param_t _init__each_init, void  (*_init_init)(test_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit__qname(struct __qname *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_desc(struct _desc *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_documentation(struct _documentation *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_limitations(struct _limitations *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_name(struct _name *_ret, char const **_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret, char const **_object_name)
{
    _tinit__qname(&_ret->_qname);
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void __attribute__((optimize("O0")))
_tinit_post_init(struct _post_init *_ret, _each_in_param_t _post_init__each_post_init, void  (*_post_init_post_init)(test_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit_device(struct _device *_ret, _each_in_param_t _device__each_destroy, _each_in_param_t _device__each_init, _each_in_param_t _device__each_post_init, void  (*_device_destroy)(test_t *arg0, destroy arg1), void  (*_device_init)(test_t *arg0, init arg1), char const **_device_name, void  (*_device_post_init)(test_t *arg0, post_init arg1))
{
    _tinit_destroy(&_ret->destroy, _device__each_destroy, _device_destroy);
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void __attribute__((optimize("O0")))
_tinit__conf_attribute(struct __conf_attribute *_ret, bool *__conf_attribute__attr_allow_cutoff, char const **__conf_attribute__attr_name, char const **__conf_attribute__attr_type, char const **__conf_attribute__documentation, attr_attr_t *__conf_attribute__flags, uint32 *__conf_attribute__object_relative_dims, conf_class_t ***__conf_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__conf_attribute__parent_obj_proxy_info, bool *__conf_attribute__should_be_registered, attr_value_t (*__conf_attribute_get_attribute)(test_t *arg0, _conf_attribute arg1), char const **__conf_attribute_name, bool *__conf_attribute_readable, set_error_t (*__conf_attribute_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *__conf_attribute_writable)
{
    *_ret = (struct __conf_attribute){
        .get_attribute = __conf_attribute_get_attribute,
        .set_attribute = __conf_attribute_set_attribute,
        ._attr_allow_cutoff = __conf_attribute__attr_allow_cutoff,
        ._attr_name = __conf_attribute__attr_name,
        ._attr_type = __conf_attribute__attr_type,
        ._documentation = __conf_attribute__documentation,
        ._flags = __conf_attribute__flags,
        ._object_relative_dims = __conf_attribute__object_relative_dims,
        ._parent_obj_class = __conf_attribute__parent_obj_class,
        ._parent_obj_proxy_info = __conf_attribute__parent_obj_proxy_info,
        ._should_be_registered = __conf_attribute__should_be_registered,
        .readable = __conf_attribute_readable,
        .writable = __conf_attribute_writable,
        };
    _tinit_object(&_ret->object, __conf_attribute_name);
}
static void __attribute__((optimize("O0")))
_tinit_attribute(struct _attribute *_ret, bool *_attribute__attr_allow_cutoff, char const **_attribute__attr_name, char const **_attribute__attr_type, char const **_attribute__documentation, attr_attr_t *_attribute__flags, uint32 *_attribute__object_relative_dims, conf_class_t ***_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_attribute__parent_obj_proxy_info, bool *_attribute__should_be_registered, attr_value_t (*_attribute_get)(test_t *arg0, attribute arg1), char const **_attribute_name, bool *_attribute_readable, bool (*_attribute_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_attribute_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_attribute_writable)
{
    *_ret = (struct _attribute){
        .get = _attribute_get,
        .set = _attribute_set,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _attribute__attr_allow_cutoff, _attribute__attr_name, _attribute__attr_type, _attribute__documentation, _attribute__flags, _attribute__object_relative_dims, _attribute__parent_obj_class, _attribute__parent_obj_proxy_info, _attribute__should_be_registered, _DML_TM_attribute__get_attribute, _attribute_name, _attribute_readable, _attribute_set_attribute == NULL ? _DML_TM_attribute__set_attribute : _attribute_set_attribute, _attribute_writable);
}
static void __attribute__((optimize("O0")))
_tinit_pseudo_attr(struct _pseudo_attr *_ret, bool *_pseudo_attr__attr_allow_cutoff, char const **_pseudo_attr__attr_name, char const **_pseudo_attr__attr_type, char const **_pseudo_attr__documentation, attr_attr_t *_pseudo_attr__flags, uint32 *_pseudo_attr__object_relative_dims, conf_class_t ***_pseudo_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_pseudo_attr__parent_obj_proxy_info, bool *_pseudo_attr__should_be_registered, attr_value_t (*_pseudo_attr_get)(test_t *arg0, attribute arg1), char const **_pseudo_attr_name, bool *_pseudo_attr_readable, bool (*_pseudo_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_pseudo_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_pseudo_attr_writable)
{
    _tinit_attribute(&_ret->attribute, _pseudo_attr__attr_allow_cutoff, _pseudo_attr__attr_name, _pseudo_attr__attr_type, _pseudo_attr__documentation, _pseudo_attr__flags, _pseudo_attr__object_relative_dims, _pseudo_attr__parent_obj_class, _pseudo_attr__parent_obj_proxy_info, _pseudo_attr__should_be_registered, _pseudo_attr_get, _pseudo_attr_name, _pseudo_attr_readable, _pseudo_attr_set, _pseudo_attr_set_attribute, _pseudo_attr_writable);
}
static void __attribute__((optimize("O0")))
_tinit_write_only_attr(struct _write_only_attr *_ret, bool *_write_only_attr__attr_allow_cutoff, char const **_write_only_attr__attr_name, char const **_write_only_attr__attr_type, char const **_write_only_attr__documentation, attr_attr_t *_write_only_attr__flags, uint32 *_write_only_attr__object_relative_dims, conf_class_t ***_write_only_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_write_only_attr__parent_obj_proxy_info, bool *_write_only_attr__should_be_registered, char const **_write_only_attr_name, bool *_write_only_attr_readable, bool (*_write_only_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_write_only_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_write_only_attr_writable)
{
    _tinit_pseudo_attr(&_ret->pseudo_attr, _write_only_attr__attr_allow_cutoff, _write_only_attr__attr_name, _write_only_attr__attr_type, _write_only_attr__documentation, _write_only_attr__flags, _write_only_attr__object_relative_dims, _write_only_attr__parent_obj_class, _write_only_attr__parent_obj_proxy_info, _write_only_attr__should_be_registered, _DML_TM_write_only_attr__get, _write_only_attr_name, _write_only_attr_readable, _write_only_attr_set, _write_only_attr_set_attribute, _write_only_attr_writable);
}
static void __attribute__((optimize("O0")))
_tinit_bool_attr(struct _bool_attr *_ret, bool *_bool_attr__attr_allow_cutoff, char const **_bool_attr__attr_name, char const **_bool_attr__attr_type, char const **_bool_attr__documentation, _each_in_param_t _bool_attr__each_init, attr_attr_t *_bool_attr__flags, uint32 *_bool_attr__object_relative_dims, conf_class_t ***_bool_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_bool_attr__parent_obj_proxy_info, bool *_bool_attr__should_be_registered, attr_value_t (*_bool_attr_get)(test_t *arg0, attribute arg1), void  (*_bool_attr_init)(test_t *arg0, init arg1), bool *_bool_attr_init_val, char const **_bool_attr_name, bool *_bool_attr_readable, bool (*_bool_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_bool_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _bool_attr_val, bool *_bool_attr_writable)
{
    *_ret = (struct _bool_attr){
        .init_val = _bool_attr_init_val,
        .val = _bool_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _bool_attr__attr_allow_cutoff, _bool_attr__attr_name, _bool_attr__attr_type, _bool_attr__documentation, _bool_attr__flags, _bool_attr__object_relative_dims, _bool_attr__parent_obj_class, _bool_attr__parent_obj_proxy_info, _bool_attr__should_be_registered, _bool_attr_get == NULL ? _DML_TM_bool_attr__get : _bool_attr_get, _bool_attr_name, _bool_attr_readable, _bool_attr_set == NULL ? _DML_TM_bool_attr__set : _bool_attr_set, _bool_attr_set_attribute, _bool_attr_writable);
    _tinit_init(&_ret->init, _bool_attr__each_init, _bool_attr_init == NULL ? _DML_TM_bool_attr__init : _bool_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit_uint64_attr(struct _uint64_attr *_ret, bool *_uint64_attr__attr_allow_cutoff, char const **_uint64_attr__attr_name, char const **_uint64_attr__attr_type, char const **_uint64_attr__documentation, _each_in_param_t _uint64_attr__each_init, attr_attr_t *_uint64_attr__flags, uint32 *_uint64_attr__object_relative_dims, conf_class_t ***_uint64_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_uint64_attr__parent_obj_proxy_info, bool *_uint64_attr__should_be_registered, attr_value_t (*_uint64_attr_get)(test_t *arg0, attribute arg1), void  (*_uint64_attr_init)(test_t *arg0, init arg1), uint64 *_uint64_attr_init_val, char const **_uint64_attr_name, bool *_uint64_attr_readable, bool (*_uint64_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_uint64_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _uint64_attr_val, bool *_uint64_attr_writable)
{
    *_ret = (struct _uint64_attr){
        .init_val = _uint64_attr_init_val,
        .val = _uint64_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _uint64_attr__attr_allow_cutoff, _uint64_attr__attr_name, _uint64_attr__attr_type, _uint64_attr__documentation, _uint64_attr__flags, _uint64_attr__object_relative_dims, _uint64_attr__parent_obj_class, _uint64_attr__parent_obj_proxy_info, _uint64_attr__should_be_registered, _uint64_attr_get == NULL ? _DML_TM_uint64_attr__get : _uint64_attr_get, _uint64_attr_name, _uint64_attr_readable, _uint64_attr_set == NULL ? _DML_TM_uint64_attr__set : _uint64_attr_set, _uint64_attr_set_attribute, _uint64_attr_writable);
    _tinit_init(&_ret->init, _uint64_attr__each_init, _uint64_attr_init == NULL ? _DML_TM_uint64_attr__init : _uint64_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit_group(struct _group *_ret, char const **_group_name)
{
    _tinit_object(&_ret->object, _group_name);
}
static void __attribute__((optimize("O0")))
_tinit_port(struct _port *_ret, uint32 _port__cached_port_obj, char const **_port_name)
{
    *_ret = (struct _port){
        ._cached_port_obj = _port__cached_port_obj,
        };
    _tinit_object(&_ret->object, _port_name);
}
static void  init__trampoline_from_init(test_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(test_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static void  destroy__trampoline_from_destroy(test_t *_dev, destroy _destroy)
{
    _DML_M_destroy(_dev);
}
static bool cancel_afters__set__trampoline_from_attribute(test_t *_dev, attribute _attribute, attr_value_t val)
{
    return _DML_M_cancel_afters__set(_dev, val);
}
static bool exec_afters__set__trampoline_from_attribute(test_t *_dev, attribute _attribute, attr_value_t val)
{
    return _DML_M_exec_afters__set(_dev, val);
}
static void  g__post_init__trampoline_from_post_init(test_t *_dev, post_init _post_init)
{
    _DML_M_g__post_init(_dev);
}
static void  p__post_init__trampoline_from_post_init(test_t *_dev, post_init _post_init)
{
    uint32 _flat_index = _post_init.id.encoded_index;
    _DML_M_p__post_init(_dev, ((_flat_index / 2) % 2), ((_flat_index / 1) % 2));
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_device(&_tr__dev__device, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__dev, .num = 6, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__post_init__in__dev, .num = 2, .array_idx = 0, .array_size = 1}, destroy__trampoline_from_destroy, init__trampoline_from_init, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "test"; &_tmp; }), post_init__trampoline_from_post_init);
    _tinit_write_only_attr(&_tr_cancel_afters__write_only_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cancel_afters"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10004LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cancel_afters"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), cancel_afters__set__trampoline_from_attribute, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_write_only_attr(&_tr_exec_afters__write_only_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "exec_afters"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10004LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "exec_afters"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), exec_afters__set__trampoline_from_attribute, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_bool_attr(&_tr_flag__bool_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "flag"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "flag"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, flag.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_group(&_tr_g__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g"; &_tmp; }));
    _tinit_post_init(&_tr_g__post_init, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, g__post_init__trampoline_from_post_init);
    _tinit_bool_attr(&_tr_g_flag__bool_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g_flag"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "flag"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, g.flag.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_uint64_attr(&_tr_g_storage__uint64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g_storage"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "storage"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, g.storage.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_port(&_tr_p__port, offsetof(test_t, p._cached_port_obj[0ULL][0ULL]), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "p"; &_tmp; }));
    _tinit_post_init(&_tr_p__post_init, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, p__post_init__trampoline_from_post_init);
    _tinit_bool_attr(&_tr_p_flag__bool_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "flag"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_p; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "flag"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, p.flag.val[0ULL][0ULL][0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_uint64_attr(&_tr_p_storage__uint64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "storage"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_p; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "storage"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, p.storage.val[0ULL][0ULL][0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_uint64_attr(&_tr_storage__uint64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "storage"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "storage"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, storage.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
}
static const uint32 _each__init__in__dev UNUSED = 0;
static const _vtable_list_t _each__init[6] UNUSED = {
    {&_tr_flag__bool_attr.init, 2, 4},
    {&_tr_g_flag__bool_attr.init, 2, 5},
    {&_tr_g_storage__uint64_attr.init, 2, 6},
    {&_tr_p_flag__bool_attr.init, 8, 8},
    {&_tr_p_storage__uint64_attr.init, 8, 9},
    {&_tr_storage__uint64_attr.init, 2, 11}
};
static const uint32 _each__post_init__in__dev UNUSED = 0;
static const _vtable_list_t _each__post_init[2] UNUSED = {
    {&_tr_g__post_init, 1, 7},
    {&_tr_p__post_init, 4, 10}
};
static const _vtable_list_t *const _each__destroy UNUSED = NULL;
static const uint32 _each___conf_attribute__in__dev UNUSED = 0;
static const _vtable_list_t _each___conf_attribute[8] UNUSED = {
    {&_tr_cancel_afters__write_only_attr.pseudo_attr.attribute._conf_attribute, 1, 2},
    {&_tr_exec_afters__write_only_attr.pseudo_attr.attribute._conf_attribute, 1, 3},
    {&_tr_flag__bool_attr.attribute._conf_attribute, 2, 4},
    {&_tr_g_flag__bool_attr.attribute._conf_attribute, 2, 5},
    {&_tr_g_storage__uint64_attr.attribute._conf_attribute, 2, 6},
    {&_tr_p_flag__bool_attr.attribute._conf_attribute, 8, 8},
    {&_tr_p_storage__uint64_attr.attribute._conf_attribute, 8, 9},
    {&_tr_storage__uint64_attr.attribute._conf_attribute, 2, 11}
};
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each___qname UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each__attribute UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__t UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__port UNUSED = NULL;
static const _vtable_list_t *const _each__group UNUSED = NULL;
static const _vtable_list_t *const _each__set_val UNUSED = NULL;
static const _vtable_list_t *const _each___set UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each___lsb UNUSED = NULL;
static const _vtable_list_t *const _each___bitsize UNUSED = NULL;
static const _vtable_list_t *const _each___set_field UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__get_val UNUSED = NULL;
static const _vtable_list_t *const _each___get UNUSED = NULL;
static const _vtable_list_t *const _each__field UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each___get_field UNUSED = NULL;
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each___write_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each___read_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_register UNUSED = NULL;
static const _vtable_list_t *const _each__write_register UNUSED = NULL;
static const _vtable_list_t *const _each__register UNUSED = NULL;
static const _vtable_list_t *const _each___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each__implement UNUSED = NULL;
static const _vtable_list_t *const _each__bank_transaction UNUSED = NULL;
static const _vtable_list_t *const _each__bank_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__bank UNUSED = NULL;
static const _vtable_list_t *const _each__device UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__connect UNUSED = NULL;
static const _vtable_list_t *const _each__init_as_subobj UNUSED = NULL;
static const _vtable_list_t *const _each__interface UNUSED = NULL;
static const _vtable_list_t *const _each__subdevice UNUSED = NULL;
static const _vtable_list_t *const _each__read UNUSED = NULL;
static const _vtable_list_t *const _each__write UNUSED = NULL;
static const _vtable_list_t *const _each__event UNUSED = NULL;
static const _vtable_list_t *const _each___event UNUSED = NULL;
static const _vtable_list_t *const _each___time_event UNUSED = NULL;
static const _vtable_list_t *const _each___cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___custom_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static void _after_on_hook_0_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_p__m1_h(_dev, indices[0], indices[1]);
}

static void _after_on_hook_1_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_1_t *msg UNUSED = _msg;
    _DML_M_p__m2_h(_dev, indices[0], indices[1], msg->comp0);
}

static attr_value_t _after_on_hook_1_args_serializer(const void *_args)
{
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_1_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 0 to be nil during deserialization of arguments to m2_h");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of arguments to m2_h");
        goto _exit;
    }
    _exit:
    return _success;
}

static void _after_on_hook_2_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_g__m1_h(_dev);
}

static void _after_on_hook_3_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_1_t *msg UNUSED = _msg;
    _DML_M_g__m2_h(_dev, msg->comp0);
}

static attr_value_t _after_on_hook_3_args_serializer(const void *_args)
{
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_3_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 0 to be nil during deserialization of arguments to m2_h");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of arguments to m2_h");
        goto _exit;
    }
    _exit:
    return _success;
}

static void _after_on_hook_4_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_m1_h(_dev);
}

static void _after_on_hook_5_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_1_t *msg UNUSED = _msg;
    _DML_M_m2_h(_dev, msg->comp0);
}

static attr_value_t _after_on_hook_5_args_serializer(const void *_args)
{
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_5_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 0 to be nil during deserialization of arguments to m2_h");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of arguments to m2_h");
        goto _exit;
    }
    _exit:
    return _success;
}

static const _dml_after_on_hook_info_t _after_on_hook_infos[] UNUSED = {
    {"('p[%u][%u].m1_h', ())", _after_on_hook_0_callback, NULL, NULL, 0, 10},
    {"('p[%u][%u].m2_h', (0,))", _after_on_hook_1_callback, _after_on_hook_1_args_serializer, _after_on_hook_1_args_deserializer, 0, 10},
    {"('g.m1_h', ())", _after_on_hook_2_callback, NULL, NULL, 0, 7},
    {"('g.m2_h', (0,))", _after_on_hook_3_callback, _after_on_hook_3_args_serializer, _after_on_hook_3_args_deserializer, 0, 7},
    {"('m1_h', ())", _after_on_hook_4_callback, NULL, NULL, 0, 1},
    {"('m2_h', (0,))", _after_on_hook_5_callback, _after_on_hook_5_args_serializer, _after_on_hook_5_args_deserializer, 0, 1}
};
static void _initialize_typeseq_after_on_hook_hts(void)
{
    ht_insert_str(&_typeseq_after_on_hook_hts[0], _after_on_hook_infos[0].callback_key, &_after_on_hook_infos[0]);
    ht_insert_str(&_typeseq_after_on_hook_hts[0], _after_on_hook_infos[2].callback_key, &_after_on_hook_infos[2]);
    ht_insert_str(&_typeseq_after_on_hook_hts[0], _after_on_hook_infos[4].callback_key, &_after_on_hook_infos[4]);
    ht_insert_str(&_typeseq_after_on_hook_hts[1], _after_on_hook_infos[1].callback_key, &_after_on_hook_infos[1]);
    ht_insert_str(&_typeseq_after_on_hook_hts[1], _after_on_hook_infos[3].callback_key, &_after_on_hook_infos[3]);
    ht_insert_str(&_typeseq_after_on_hook_hts[1], _after_on_hook_infos[5].callback_key, &_after_on_hook_infos[5]);
}
static attr_value_t _DML_get_hook_attr(conf_object_t *obj, lang_void *hook_access)
{
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));

    attr_value_t val = _get_device_member((char *)obj + acc->device_offset,
                                          info.dimsizes,
                                          dimension_strides,
                                          info.dimensions,
                                          _DML_get_single_hook_attr,
                                          (uintptr_t) &data);
    return val;
}
static set_error_t _DML_set_hook_attr(conf_object_t *obj, attr_value_t *val, lang_void *hook_access)
{
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));
    set_error_t error = _set_device_member(*val,
                                           (char *)obj + acc->device_offset,
                                           info.dimsizes,
                                           dimension_strides,
                                           info.dimensions,
                                           _DML_set_single_hook_attr,
                                           (uintptr_t) &data);
    return error;
}
static attr_value_t _DML_get_port_hook_attr(conf_object_t *_portobj, lang_void *hook_access)
{
    _port_object_t *portobj = (_port_object_t *)_portobj;
    conf_object_t *obj = portobj->dev;
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));
    char *ptr = (char *)obj + acc->device_offset;
    for (int i = 0; i < portobj->ndims; ++i) {
            ptr += portobj->indices[i] * dimension_strides[i];
    }


    attr_value_t val = _get_device_member(ptr,
                                          info.dimsizes + portobj->ndims,
                                          dimension_strides + portobj->ndims,
                                          info.dimensions - portobj->ndims,
                                          _DML_get_single_hook_attr,
                                          (uintptr_t) &data);
    return val;
}
static set_error_t _DML_set_port_hook_attr(conf_object_t *_portobj, attr_value_t *val, lang_void *hook_access)
{
    _port_object_t *portobj = (_port_object_t *)_portobj;
    conf_object_t *obj = portobj->dev;
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));
    char *ptr = (char *)obj + acc->device_offset;
    for (int i = 0; i < portobj->ndims; ++i) {
            ptr += portobj->indices[i] * dimension_strides[i];
    }
    set_error_t error = _set_device_member(*val,
                                           ptr,
                                           info.dimsizes + portobj->ndims,
                                           dimension_strides + portobj->ndims,
                                           info.dimensions - portobj->ndims,
                                           _DML_set_single_hook_attr,
                                           (uintptr_t) &data);
    return error;
}
static void _simple_event_0_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (!data) {const char *msg = "Failed deserialization of after event data. Using emergency indices/arguments.";
        VT_critical_error(msg, msg);
    }struct _simple_event_0_args const *_args = data ? data->args : (struct _simple_event_0_args [1ULL]) { 0 };
    _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _args->hookref), &_args->args);
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _simple_event_0_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, DML_serialize_S_simple_event_0_args, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_0_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, sizeof(struct _simple_event_0_args ), DML_deserialize_S_simple_event_0_args, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return (lang_void *) out;
}

static void _simple_event_1_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (!data) {const char *msg = "Failed deserialization of after event data. Using emergency indices/arguments.";
        VT_critical_error(msg, msg);
    }const uint32 *_indices = data ? data->indices : (const uint32 [2]) { 0 };
    struct _simple_event_1_args const *_args = data ? data->args : (struct _simple_event_1_args [1ULL]) { 0 };
    _DML_M_p__m2(_dev, _indices[0], _indices[1], _args->v);
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _simple_event_1_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(2, DML_serialize_S_simple_event_1_args, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_1_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data((const uint32 []) {2, 2}, 2, sizeof(struct _simple_event_1_args ), DML_deserialize_S_simple_event_1_args, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return (lang_void *) out;
}

static void _simple_event_2_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (!data) {const char *msg = "Failed deserialization of after event data. Using emergency indices/arguments.";
        VT_critical_error(msg, msg);
    }struct _simple_event_2_args const *_args = data ? data->args : (struct _simple_event_2_args [1ULL]) { 0 };
    _DML_M_g__m2(_dev, _args->v);
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _simple_event_2_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, DML_serialize_S_simple_event_2_args, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_2_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, sizeof(struct _simple_event_2_args ), DML_deserialize_S_simple_event_2_args, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return (lang_void *) out;
}

static void _simple_event_3_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (!data) {const char *msg = "Failed deserialization of after event data. Using emergency indices/arguments.";
        VT_critical_error(msg, msg);
    }struct _simple_event_3_args const *_args = data ? data->args : (struct _simple_event_3_args [1ULL]) { 0 };
    _DML_M_m2(_dev, _args->v);
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _simple_event_3_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, DML_serialize_S_simple_event_3_args, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_3_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, sizeof(struct _simple_event_3_args ), DML_deserialize_S_simple_event_3_args, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return (lang_void *) out;
}

static void _simple_event_4_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (!data) {const char *msg = "Failed deserialization of after event data. Using emergency indices/arguments.";
        VT_critical_error(msg, msg);
    }const _hookref_t *_args = data ? data->args : (_hookref_t [1ULL]) { 0 };
    _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, *_args), NULL);
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _simple_event_4_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, DML_serialize_H, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_4_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, sizeof(_hookref_t ), DML_deserialize_H0, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return (lang_void *) out;
}

static void _simple_event_5_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (!data) {const char *msg = "Failed deserialization of after event data. Using emergency indices/arguments.";
        VT_critical_error(msg, msg);
    }const uint32 *_indices = data ? data->indices : (const uint32 [2]) { 0 };
    _DML_M_p__m1(_dev, _indices[0], _indices[1]);
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _simple_event_5_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(2, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_5_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data((const uint32 []) {2, 2}, 2, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return (lang_void *) out;
}

static void _simple_event_6_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    _DML_M_g__m1(_dev);
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void _simple_event_7_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    _DML_M_m1(_dev);
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
    SIM_event_cancel_time(_clock, _send_now_evclass_1, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _evclass_p_m2, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _evclass_g_m2, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _evclass_m2, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _send_now_evclass_0, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _evclass_p_m1, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _evclass_g_m1, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _evclass_m1, _obj, _pred, (lang_void *)_domain);
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_hook_queue(&_dev->h1.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->h2.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->g.h1.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->g.h2.queue, _domain, 0);
    for (uint32 _i0 = 0; _i0 < 2; _i0++) {
        for (uint32 _i1 = 0; _i1 < 2; _i1++) {
            _DML_cancel_afters_in_hook_queue(&_dev->p.h1[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->p.h2[_i0][_i1].queue, _domain, 0);
        }
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 11; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
    for (uint64 i = 0; i < 6; ++i) {
        ht_insert_str(&_hook_id_info_ht, _hook_id_infos[i].logname, &_hook_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    _send_now_evclass_1 = SIM_register_event("('uint64')", class, 0, _simple_event_0_callback, _destroy_simple_event_data, _simple_event_0_get_value, _simple_event_0_set_value, NULL);
    _evclass_p_m2 = SIM_register_event("p[i][j].m2", class, 0, _simple_event_1_callback, _destroy_simple_event_data, _simple_event_1_get_value, _simple_event_1_set_value, NULL);
    _evclass_g_m2 = SIM_register_event("g.m2", class, 0, _simple_event_2_callback, _destroy_simple_event_data, _simple_event_2_get_value, _simple_event_2_set_value, NULL);
    _evclass_m2 = SIM_register_event("m2", class, 0, _simple_event_3_callback, _destroy_simple_event_data, _simple_event_3_get_value, _simple_event_3_set_value, NULL);
    _send_now_evclass_0 = SIM_register_event("()", class, 0, _simple_event_4_callback, _destroy_simple_event_data, _simple_event_4_get_value, _simple_event_4_set_value, NULL);
    _evclass_p_m1 = SIM_register_event("p[i][j].m1", class, 0, _simple_event_5_callback, _destroy_simple_event_data, _simple_event_5_get_value, _simple_event_5_set_value, NULL);
    _evclass_g_m1 = SIM_register_event("g.m1", class, 0, _simple_event_6_callback, _destroy_simple_event_data, _simple_event_only_domains_get_value, _simple_event_only_domains_set_value, NULL);
    _evclass_m1 = SIM_register_event("m1", class, 0, _simple_event_7_callback, _destroy_simple_event_data, _simple_event_only_domains_get_value, _simple_event_only_domains_set_value, NULL);
}

static void _init_port_objs(test_t *_dev)
{
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        for (int _i1 = 0; _i1 < 2; ++_i1) {
            strbuf_t portname = sb_newf("port.p[%d][%d]", _i0, _i1);
            _dev->p._obj[_i0][_i1] = _init_port_object(&_dev->obj, sb_str(&portname), 2, _indices_2[_i0][_i1]);
            sb_free(&portname);
        }
    }
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
attr_value_t DML_serialize_S_typeseq_1(void const  *_in) {
    struct _typeseq_1 *in = (struct _typeseq_1 *)_in;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_make_attr_uint64(in->comp0);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}
attr_value_t DML_serialize_S_simple_event_0_args(void const  *_in) {
    struct _simple_event_0_args *in = (struct _simple_event_0_args *)_in;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(2ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = _serialize_identity(_hook_id_infos, in->hookref);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
        {
            _imm_attr = DML_serialize_S_typeseq_1(&in->args);
        }
        SIM_attr_list_set_item(&out, 1ULL, _imm_attr);
    }
    return out;
}
set_error_t DML_deserialize_S_typeseq_1(attr_value_t in, void  *_out) {
    struct _typeseq_1 *out = (struct _typeseq_1 *)_out;
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _typeseq_1 *_tmp_out = MM_ZALLOC(1, struct _typeseq_1 );
    if (SIM_attr_is_list(in) && (int64 )SIM_attr_list_size(in) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(in, 0ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out->comp0 = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 0 during deserialization of struct _typeseq_1");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of struct _typeseq_1");
        goto _exit;
    }
    {
        *out = *_tmp_out;
    }
    _exit:
    MM_FREE(_tmp_out);
    return _success;
}
set_error_t DML_deserialize_S_simple_event_0_args(attr_value_t in, void  *_out) {
    struct _simple_event_0_args *out = (struct _simple_event_0_args *)_out;
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _simple_event_0_args *_tmp_out = MM_ZALLOC(1, struct _simple_event_0_args );
    if (SIM_attr_is_list(in) && (int64 )SIM_attr_list_size(in) == 2ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(in, 0ULL);
        }
        {
            set_error_t _sub_success;
            {
                _sub_success = _deserialize_hook_reference(&_hook_id_info_ht, _hook_aux_infos, 1ULL, _imm_attr, &_tmp_out->hookref);
            }
            if (_sub_success != Sim_Set_Ok)
            {
                _success = _sub_success;
                goto _exit;
            }
        }
        {
            _imm_attr = SIM_attr_list_item(in, 1ULL);
        }
        {
            set_error_t _sub_success;
            {
                _sub_success = DML_deserialize_S_typeseq_1(_imm_attr, &_tmp_out->args);
            }
            if (_sub_success != Sim_Set_Ok)
            {
                _success = _sub_success;
                goto _exit;
            }
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 2 during deserialization of struct _simple_event_0_args");
        goto _exit;
    }
    {
        *out = *_tmp_out;
    }
    _exit:
    MM_FREE(_tmp_out);
    return _success;
}
attr_value_t DML_serialize_S_simple_event_1_args(void const  *_in) {
    struct _simple_event_1_args *in = (struct _simple_event_1_args *)_in;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_make_attr_uint64(in->v);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}
set_error_t DML_deserialize_S_simple_event_1_args(attr_value_t in, void  *_out) {
    struct _simple_event_1_args *out = (struct _simple_event_1_args *)_out;
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _simple_event_1_args *_tmp_out = MM_ZALLOC(1, struct _simple_event_1_args );
    if (SIM_attr_is_list(in) && (int64 )SIM_attr_list_size(in) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(in, 0ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out->v = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 0 during deserialization of struct _simple_event_1_args");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of struct _simple_event_1_args");
        goto _exit;
    }
    {
        *out = *_tmp_out;
    }
    _exit:
    MM_FREE(_tmp_out);
    return _success;
}
attr_value_t DML_serialize_S_simple_event_2_args(void const  *_in) {
    struct _simple_event_2_args *in = (struct _simple_event_2_args *)_in;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_make_attr_uint64(in->v);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}
set_error_t DML_deserialize_S_simple_event_2_args(attr_value_t in, void  *_out) {
    struct _simple_event_2_args *out = (struct _simple_event_2_args *)_out;
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _simple_event_2_args *_tmp_out = MM_ZALLOC(1, struct _simple_event_2_args );
    if (SIM_attr_is_list(in) && (int64 )SIM_attr_list_size(in) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(in, 0ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out->v = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 0 during deserialization of struct _simple_event_2_args");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of struct _simple_event_2_args");
        goto _exit;
    }
    {
        *out = *_tmp_out;
    }
    _exit:
    MM_FREE(_tmp_out);
    return _success;
}
attr_value_t DML_serialize_S_simple_event_3_args(void const  *_in) {
    struct _simple_event_3_args *in = (struct _simple_event_3_args *)_in;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_make_attr_uint64(in->v);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}
set_error_t DML_deserialize_S_simple_event_3_args(attr_value_t in, void  *_out) {
    struct _simple_event_3_args *out = (struct _simple_event_3_args *)_out;
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _simple_event_3_args *_tmp_out = MM_ZALLOC(1, struct _simple_event_3_args );
    if (SIM_attr_is_list(in) && (int64 )SIM_attr_list_size(in) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(in, 0ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out->v = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 0 during deserialization of struct _simple_event_3_args");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of struct _simple_event_3_args");
        goto _exit;
    }
    {
        *out = *_tmp_out;
    }
    _exit:
    MM_FREE(_tmp_out);
    return _success;
}
attr_value_t DML_serialize_H(void const  *_in) {
    _hookref_t *in = (_hookref_t *)_in;
    attr_value_t out;
    {
        out = _serialize_identity(_hook_id_infos, *in);
    }
    return out;
}
set_error_t DML_deserialize_H0(attr_value_t in, void  *_out) {
    _hookref_t *out = (_hookref_t *)_out;
    set_error_t _success UNUSED = Sim_Set_Ok;
    {
        set_error_t _sub_success;
        {
            _sub_success = _deserialize_hook_reference(&_hook_id_info_ht, _hook_aux_infos, 0ULL, in, &(*out));
        }
        if (_sub_success != Sim_Set_Ok)
        {
            _success = _sub_success;
            goto _exit;
        }
    }
    _exit:
    return _success;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr_trampoline(conf_object_t *_obj, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr_trampoline(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr_trampoline(conf_object_t *_obj, attr_value_t *val, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr_trampoline(_dev, val, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static const uint32 _indices_2[2][2][2] UNUSED = {{{0, 0},
    {0, 1}},
    {{1, 0},
    {1, 1}}};

