
app1_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08020000  08020000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dd8  08020250  08020250  00001250  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08024028  08024028  00005028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024084  08024084  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08024084  08024084  00006010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08024084  08024084  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024084  08024084  00005084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08024088  08024088  00005088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0802408c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002b5c  20000010  0802409c  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002b6c  0802409c  00006b6c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb4e  00000000  00000000  00006046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025ae  00000000  00000000  00015b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  00018148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aff  00000000  00000000  00018ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031c33  00000000  00000000  00019af7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f7d9  00000000  00000000  0004b72a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001374a7  00000000  00000000  0005af03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001923aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a50  00000000  00000000  001923f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  00195e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020250 <__do_global_dtors_aux>:
 8020250:	b510      	push	{r4, lr}
 8020252:	4c05      	ldr	r4, [pc, #20]	@ (8020268 <__do_global_dtors_aux+0x18>)
 8020254:	7823      	ldrb	r3, [r4, #0]
 8020256:	b933      	cbnz	r3, 8020266 <__do_global_dtors_aux+0x16>
 8020258:	4b04      	ldr	r3, [pc, #16]	@ (802026c <__do_global_dtors_aux+0x1c>)
 802025a:	b113      	cbz	r3, 8020262 <__do_global_dtors_aux+0x12>
 802025c:	4804      	ldr	r0, [pc, #16]	@ (8020270 <__do_global_dtors_aux+0x20>)
 802025e:	f3af 8000 	nop.w
 8020262:	2301      	movs	r3, #1
 8020264:	7023      	strb	r3, [r4, #0]
 8020266:	bd10      	pop	{r4, pc}
 8020268:	20000010 	.word	0x20000010
 802026c:	00000000 	.word	0x00000000
 8020270:	08024010 	.word	0x08024010

08020274 <frame_dummy>:
 8020274:	b508      	push	{r3, lr}
 8020276:	4b03      	ldr	r3, [pc, #12]	@ (8020284 <frame_dummy+0x10>)
 8020278:	b11b      	cbz	r3, 8020282 <frame_dummy+0xe>
 802027a:	4903      	ldr	r1, [pc, #12]	@ (8020288 <frame_dummy+0x14>)
 802027c:	4803      	ldr	r0, [pc, #12]	@ (802028c <frame_dummy+0x18>)
 802027e:	f3af 8000 	nop.w
 8020282:	bd08      	pop	{r3, pc}
 8020284:	00000000 	.word	0x00000000
 8020288:	20000014 	.word	0x20000014
 802028c:	08024010 	.word	0x08024010

08020290 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8020290:	b580      	push	{r7, lr}
 8020292:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8020294:	4a04      	ldr	r2, [pc, #16]	@ (80202a8 <MX_FREERTOS_Init+0x18>)
 8020296:	2100      	movs	r1, #0
 8020298:	4804      	ldr	r0, [pc, #16]	@ (80202ac <MX_FREERTOS_Init+0x1c>)
 802029a:	f001 fd81 	bl	8021da0 <osThreadNew>
 802029e:	4603      	mov	r3, r0
 80202a0:	4a03      	ldr	r2, [pc, #12]	@ (80202b0 <MX_FREERTOS_Init+0x20>)
 80202a2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80202a4:	bf00      	nop
 80202a6:	bd80      	pop	{r7, pc}
 80202a8:	0802404c 	.word	0x0802404c
 80202ac:	080202b5 	.word	0x080202b5
 80202b0:	2000002c 	.word	0x2000002c

080202b4 <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80202b4:	b580      	push	{r7, lr}
 80202b6:	b082      	sub	sp, #8
 80202b8:	af00      	add	r7, sp, #0
 80202ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN defaultTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_4);
 80202bc:	2110      	movs	r1, #16
 80202be:	4804      	ldr	r0, [pc, #16]	@ (80202d0 <StartDefaultTask+0x1c>)
 80202c0:	f000 fd32 	bl	8020d28 <HAL_GPIO_TogglePin>
	  osDelay(1000);
 80202c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80202c8:	f001 fdfb 	bl	8021ec2 <osDelay>
	  HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_4);
 80202cc:	bf00      	nop
 80202ce:	e7f5      	b.n	80202bc <StartDefaultTask+0x8>
 80202d0:	42021400 	.word	0x42021400

080202d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80202d4:	b580      	push	{r7, lr}
 80202d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	// Point VTOR to the new application start address
	  SCB->VTOR = 0x08020000;
 80202d8:	4b09      	ldr	r3, [pc, #36]	@ (8020300 <main+0x2c>)
 80202da:	4a0a      	ldr	r2, [pc, #40]	@ (8020304 <main+0x30>)
 80202dc:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80202de:	f000 f99f 	bl	8020620 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80202e2:	f000 f811 	bl	8020308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80202e6:	f000 f895 	bl	8020414 <MX_GPIO_Init>
  MX_ICACHE_Init();
 80202ea:	f000 f87f 	bl	80203ec <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80202ee:	f001 fd07 	bl	8021d00 <osKernelInitialize>

  /* Call init function for freertos objects (in app_freertos.c) */
  MX_FREERTOS_Init();
 80202f2:	f7ff ffcd 	bl	8020290 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80202f6:	f001 fd29 	bl	8021d4c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80202fa:	bf00      	nop
 80202fc:	e7fd      	b.n	80202fa <main+0x26>
 80202fe:	bf00      	nop
 8020300:	e000ed00 	.word	0xe000ed00
 8020304:	08020000 	.word	0x08020000

08020308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8020308:	b580      	push	{r7, lr}
 802030a:	b09c      	sub	sp, #112	@ 0x70
 802030c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 802030e:	f107 0320 	add.w	r3, r7, #32
 8020312:	2250      	movs	r2, #80	@ 0x50
 8020314:	2100      	movs	r1, #0
 8020316:	4618      	mov	r0, r3
 8020318:	f003 fe3f 	bl	8023f9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 802031c:	f107 0308 	add.w	r3, r7, #8
 8020320:	2200      	movs	r2, #0
 8020322:	601a      	str	r2, [r3, #0]
 8020324:	605a      	str	r2, [r3, #4]
 8020326:	609a      	str	r2, [r3, #8]
 8020328:	60da      	str	r2, [r3, #12]
 802032a:	611a      	str	r2, [r3, #16]
 802032c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 802032e:	4b2d      	ldr	r3, [pc, #180]	@ (80203e4 <SystemClock_Config+0xdc>)
 8020330:	691b      	ldr	r3, [r3, #16]
 8020332:	4a2c      	ldr	r2, [pc, #176]	@ (80203e4 <SystemClock_Config+0xdc>)
 8020334:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8020338:	6113      	str	r3, [r2, #16]
 802033a:	4b2a      	ldr	r3, [pc, #168]	@ (80203e4 <SystemClock_Config+0xdc>)
 802033c:	691b      	ldr	r3, [r3, #16]
 802033e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8020342:	607b      	str	r3, [r7, #4]
 8020344:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8020346:	bf00      	nop
 8020348:	4b26      	ldr	r3, [pc, #152]	@ (80203e4 <SystemClock_Config+0xdc>)
 802034a:	695b      	ldr	r3, [r3, #20]
 802034c:	f003 0308 	and.w	r3, r3, #8
 8020350:	2b08      	cmp	r3, #8
 8020352:	d1f9      	bne.n	8020348 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8020354:	2310      	movs	r3, #16
 8020356:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8020358:	f44f 7380 	mov.w	r3, #256	@ 0x100
 802035c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 802035e:	2320      	movs	r3, #32
 8020360:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8020362:	2302      	movs	r3, #2
 8020364:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 8020366:	2302      	movs	r3, #2
 8020368:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 802036a:	2301      	movs	r3, #1
 802036c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 802036e:	237d      	movs	r3, #125	@ 0x7d
 8020370:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8020372:	2302      	movs	r3, #2
 8020374:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8020376:	2302      	movs	r3, #2
 8020378:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 802037a:	2302      	movs	r3, #2
 802037c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 802037e:	2308      	movs	r3, #8
 8020380:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8020382:	2300      	movs	r3, #0
 8020384:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8020386:	2300      	movs	r3, #0
 8020388:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 802038a:	f107 0320 	add.w	r3, r7, #32
 802038e:	4618      	mov	r0, r3
 8020390:	f000 fd14 	bl	8020dbc <HAL_RCC_OscConfig>
 8020394:	4603      	mov	r3, r0
 8020396:	2b00      	cmp	r3, #0
 8020398:	d001      	beq.n	802039e <SystemClock_Config+0x96>
  {
    Error_Handler();
 802039a:	f000 f86f 	bl	802047c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 802039e:	231f      	movs	r3, #31
 80203a0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80203a2:	2303      	movs	r3, #3
 80203a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80203a6:	2300      	movs	r3, #0
 80203a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80203aa:	2300      	movs	r3, #0
 80203ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80203ae:	2300      	movs	r3, #0
 80203b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80203b2:	2300      	movs	r3, #0
 80203b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80203b6:	f107 0308 	add.w	r3, r7, #8
 80203ba:	2105      	movs	r1, #5
 80203bc:	4618      	mov	r0, r3
 80203be:	f001 f935 	bl	802162c <HAL_RCC_ClockConfig>
 80203c2:	4603      	mov	r3, r0
 80203c4:	2b00      	cmp	r3, #0
 80203c6:	d001      	beq.n	80203cc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80203c8:	f000 f858 	bl	802047c <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80203cc:	4b06      	ldr	r3, [pc, #24]	@ (80203e8 <SystemClock_Config+0xe0>)
 80203ce:	681b      	ldr	r3, [r3, #0]
 80203d0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80203d4:	4a04      	ldr	r2, [pc, #16]	@ (80203e8 <SystemClock_Config+0xe0>)
 80203d6:	f043 0320 	orr.w	r3, r3, #32
 80203da:	6013      	str	r3, [r2, #0]
}
 80203dc:	bf00      	nop
 80203de:	3770      	adds	r7, #112	@ 0x70
 80203e0:	46bd      	mov	sp, r7
 80203e2:	bd80      	pop	{r7, pc}
 80203e4:	44020800 	.word	0x44020800
 80203e8:	40022000 	.word	0x40022000

080203ec <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80203ec:	b580      	push	{r7, lr}
 80203ee:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80203f0:	2000      	movs	r0, #0
 80203f2:	f000 fcb3 	bl	8020d5c <HAL_ICACHE_ConfigAssociativityMode>
 80203f6:	4603      	mov	r3, r0
 80203f8:	2b00      	cmp	r3, #0
 80203fa:	d001      	beq.n	8020400 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80203fc:	f000 f83e 	bl	802047c <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8020400:	f000 fccc 	bl	8020d9c <HAL_ICACHE_Enable>
 8020404:	4603      	mov	r3, r0
 8020406:	2b00      	cmp	r3, #0
 8020408:	d001      	beq.n	802040e <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 802040a:	f000 f837 	bl	802047c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 802040e:	bf00      	nop
 8020410:	bd80      	pop	{r7, pc}
	...

08020414 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8020414:	b580      	push	{r7, lr}
 8020416:	b086      	sub	sp, #24
 8020418:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802041a:	1d3b      	adds	r3, r7, #4
 802041c:	2200      	movs	r2, #0
 802041e:	601a      	str	r2, [r3, #0]
 8020420:	605a      	str	r2, [r3, #4]
 8020422:	609a      	str	r2, [r3, #8]
 8020424:	60da      	str	r2, [r3, #12]
 8020426:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8020428:	4b12      	ldr	r3, [pc, #72]	@ (8020474 <MX_GPIO_Init+0x60>)
 802042a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802042e:	4a11      	ldr	r2, [pc, #68]	@ (8020474 <MX_GPIO_Init+0x60>)
 8020430:	f043 0320 	orr.w	r3, r3, #32
 8020434:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8020438:	4b0e      	ldr	r3, [pc, #56]	@ (8020474 <MX_GPIO_Init+0x60>)
 802043a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802043e:	f003 0320 	and.w	r3, r3, #32
 8020442:	603b      	str	r3, [r7, #0]
 8020444:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8020446:	2200      	movs	r2, #0
 8020448:	2110      	movs	r1, #16
 802044a:	480b      	ldr	r0, [pc, #44]	@ (8020478 <MX_GPIO_Init+0x64>)
 802044c:	f000 fc54 	bl	8020cf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8020450:	2310      	movs	r3, #16
 8020452:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020454:	2301      	movs	r3, #1
 8020456:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020458:	2300      	movs	r3, #0
 802045a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802045c:	2300      	movs	r3, #0
 802045e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8020460:	1d3b      	adds	r3, r7, #4
 8020462:	4619      	mov	r1, r3
 8020464:	4804      	ldr	r0, [pc, #16]	@ (8020478 <MX_GPIO_Init+0x64>)
 8020466:	f000 fae9 	bl	8020a3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 802046a:	bf00      	nop
 802046c:	3718      	adds	r7, #24
 802046e:	46bd      	mov	sp, r7
 8020470:	bd80      	pop	{r7, pc}
 8020472:	bf00      	nop
 8020474:	44020c00 	.word	0x44020c00
 8020478:	42021400 	.word	0x42021400

0802047c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 802047c:	b480      	push	{r7}
 802047e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8020480:	b672      	cpsid	i
}
 8020482:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8020484:	bf00      	nop
 8020486:	e7fd      	b.n	8020484 <Error_Handler+0x8>

08020488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8020488:	b580      	push	{r7, lr}
 802048a:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 802048c:	2200      	movs	r2, #0
 802048e:	210f      	movs	r1, #15
 8020490:	f06f 0001 	mvn.w	r0, #1
 8020494:	f000 fa08 	bl	80208a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8020498:	bf00      	nop
 802049a:	bd80      	pop	{r7, pc}

0802049c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 802049c:	b480      	push	{r7}
 802049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80204a0:	bf00      	nop
 80204a2:	e7fd      	b.n	80204a0 <NMI_Handler+0x4>

080204a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80204a4:	b480      	push	{r7}
 80204a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80204a8:	bf00      	nop
 80204aa:	e7fd      	b.n	80204a8 <HardFault_Handler+0x4>

080204ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80204ac:	b480      	push	{r7}
 80204ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80204b0:	bf00      	nop
 80204b2:	e7fd      	b.n	80204b0 <MemManage_Handler+0x4>

080204b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80204b4:	b480      	push	{r7}
 80204b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80204b8:	bf00      	nop
 80204ba:	e7fd      	b.n	80204b8 <BusFault_Handler+0x4>

080204bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80204bc:	b480      	push	{r7}
 80204be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80204c0:	bf00      	nop
 80204c2:	e7fd      	b.n	80204c0 <UsageFault_Handler+0x4>

080204c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80204c4:	b480      	push	{r7}
 80204c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80204c8:	bf00      	nop
 80204ca:	46bd      	mov	sp, r7
 80204cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80204d0:	4770      	bx	lr
	...

080204d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80204d4:	b480      	push	{r7}
 80204d6:	b083      	sub	sp, #12
 80204d8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80204da:	4b35      	ldr	r3, [pc, #212]	@ (80205b0 <SystemInit+0xdc>)
 80204dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80204e0:	4a33      	ldr	r2, [pc, #204]	@ (80205b0 <SystemInit+0xdc>)
 80204e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80204e6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80204ea:	4b32      	ldr	r3, [pc, #200]	@ (80205b4 <SystemInit+0xe0>)
 80204ec:	2201      	movs	r2, #1
 80204ee:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80204f0:	4b30      	ldr	r3, [pc, #192]	@ (80205b4 <SystemInit+0xe0>)
 80204f2:	2200      	movs	r2, #0
 80204f4:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80204f6:	4b2f      	ldr	r3, [pc, #188]	@ (80205b4 <SystemInit+0xe0>)
 80204f8:	2200      	movs	r2, #0
 80204fa:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80204fc:	4b2d      	ldr	r3, [pc, #180]	@ (80205b4 <SystemInit+0xe0>)
 80204fe:	681a      	ldr	r2, [r3, #0]
 8020500:	492c      	ldr	r1, [pc, #176]	@ (80205b4 <SystemInit+0xe0>)
 8020502:	4b2d      	ldr	r3, [pc, #180]	@ (80205b8 <SystemInit+0xe4>)
 8020504:	4013      	ands	r3, r2
 8020506:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8020508:	4b2a      	ldr	r3, [pc, #168]	@ (80205b4 <SystemInit+0xe0>)
 802050a:	2200      	movs	r2, #0
 802050c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 802050e:	4b29      	ldr	r3, [pc, #164]	@ (80205b4 <SystemInit+0xe0>)
 8020510:	2200      	movs	r2, #0
 8020512:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8020514:	4b27      	ldr	r3, [pc, #156]	@ (80205b4 <SystemInit+0xe0>)
 8020516:	2200      	movs	r2, #0
 8020518:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 802051a:	4b26      	ldr	r3, [pc, #152]	@ (80205b4 <SystemInit+0xe0>)
 802051c:	4a27      	ldr	r2, [pc, #156]	@ (80205bc <SystemInit+0xe8>)
 802051e:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8020520:	4b24      	ldr	r3, [pc, #144]	@ (80205b4 <SystemInit+0xe0>)
 8020522:	2200      	movs	r2, #0
 8020524:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8020526:	4b23      	ldr	r3, [pc, #140]	@ (80205b4 <SystemInit+0xe0>)
 8020528:	4a24      	ldr	r2, [pc, #144]	@ (80205bc <SystemInit+0xe8>)
 802052a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 802052c:	4b21      	ldr	r3, [pc, #132]	@ (80205b4 <SystemInit+0xe0>)
 802052e:	2200      	movs	r2, #0
 8020530:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8020532:	4b20      	ldr	r3, [pc, #128]	@ (80205b4 <SystemInit+0xe0>)
 8020534:	4a21      	ldr	r2, [pc, #132]	@ (80205bc <SystemInit+0xe8>)
 8020536:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8020538:	4b1e      	ldr	r3, [pc, #120]	@ (80205b4 <SystemInit+0xe0>)
 802053a:	2200      	movs	r2, #0
 802053c:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 802053e:	4b1d      	ldr	r3, [pc, #116]	@ (80205b4 <SystemInit+0xe0>)
 8020540:	681b      	ldr	r3, [r3, #0]
 8020542:	4a1c      	ldr	r2, [pc, #112]	@ (80205b4 <SystemInit+0xe0>)
 8020544:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8020548:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 802054a:	4b1a      	ldr	r3, [pc, #104]	@ (80205b4 <SystemInit+0xe0>)
 802054c:	2200      	movs	r2, #0
 802054e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8020550:	4b17      	ldr	r3, [pc, #92]	@ (80205b0 <SystemInit+0xdc>)
 8020552:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8020556:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8020558:	4b19      	ldr	r3, [pc, #100]	@ (80205c0 <SystemInit+0xec>)
 802055a:	699b      	ldr	r3, [r3, #24]
 802055c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8020560:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8020562:	687b      	ldr	r3, [r7, #4]
 8020564:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8020568:	d003      	beq.n	8020572 <SystemInit+0x9e>
 802056a:	687b      	ldr	r3, [r7, #4]
 802056c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8020570:	d117      	bne.n	80205a2 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8020572:	4b13      	ldr	r3, [pc, #76]	@ (80205c0 <SystemInit+0xec>)
 8020574:	69db      	ldr	r3, [r3, #28]
 8020576:	f003 0301 	and.w	r3, r3, #1
 802057a:	2b00      	cmp	r3, #0
 802057c:	d005      	beq.n	802058a <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 802057e:	4b10      	ldr	r3, [pc, #64]	@ (80205c0 <SystemInit+0xec>)
 8020580:	4a10      	ldr	r2, [pc, #64]	@ (80205c4 <SystemInit+0xf0>)
 8020582:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8020584:	4b0e      	ldr	r3, [pc, #56]	@ (80205c0 <SystemInit+0xec>)
 8020586:	4a10      	ldr	r2, [pc, #64]	@ (80205c8 <SystemInit+0xf4>)
 8020588:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 802058a:	4b0d      	ldr	r3, [pc, #52]	@ (80205c0 <SystemInit+0xec>)
 802058c:	69db      	ldr	r3, [r3, #28]
 802058e:	4a0c      	ldr	r2, [pc, #48]	@ (80205c0 <SystemInit+0xec>)
 8020590:	f043 0302 	orr.w	r3, r3, #2
 8020594:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8020596:	4b0a      	ldr	r3, [pc, #40]	@ (80205c0 <SystemInit+0xec>)
 8020598:	69db      	ldr	r3, [r3, #28]
 802059a:	4a09      	ldr	r2, [pc, #36]	@ (80205c0 <SystemInit+0xec>)
 802059c:	f043 0301 	orr.w	r3, r3, #1
 80205a0:	61d3      	str	r3, [r2, #28]
  }
}
 80205a2:	bf00      	nop
 80205a4:	370c      	adds	r7, #12
 80205a6:	46bd      	mov	sp, r7
 80205a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80205ac:	4770      	bx	lr
 80205ae:	bf00      	nop
 80205b0:	e000ed00 	.word	0xe000ed00
 80205b4:	44020c00 	.word	0x44020c00
 80205b8:	eae2eae3 	.word	0xeae2eae3
 80205bc:	01010280 	.word	0x01010280
 80205c0:	40022000 	.word	0x40022000
 80205c4:	08192a3b 	.word	0x08192a3b
 80205c8:	4c5d6e7f 	.word	0x4c5d6e7f

080205cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80205cc:	480d      	ldr	r0, [pc, #52]	@ (8020604 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80205ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80205d0:	f7ff ff80 	bl	80204d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80205d4:	480c      	ldr	r0, [pc, #48]	@ (8020608 <LoopForever+0x6>)
  ldr r1, =_edata
 80205d6:	490d      	ldr	r1, [pc, #52]	@ (802060c <LoopForever+0xa>)
  ldr r2, =_sidata
 80205d8:	4a0d      	ldr	r2, [pc, #52]	@ (8020610 <LoopForever+0xe>)
  movs r3, #0
 80205da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80205dc:	e002      	b.n	80205e4 <LoopCopyDataInit>

080205de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80205de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80205e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80205e2:	3304      	adds	r3, #4

080205e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80205e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80205e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80205e8:	d3f9      	bcc.n	80205de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80205ea:	4a0a      	ldr	r2, [pc, #40]	@ (8020614 <LoopForever+0x12>)
  ldr r4, =_ebss
 80205ec:	4c0a      	ldr	r4, [pc, #40]	@ (8020618 <LoopForever+0x16>)
  movs r3, #0
 80205ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80205f0:	e001      	b.n	80205f6 <LoopFillZerobss>

080205f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80205f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80205f4:	3204      	adds	r2, #4

080205f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80205f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80205f8:	d3fb      	bcc.n	80205f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80205fa:	f003 fcd7 	bl	8023fac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80205fe:	f7ff fe69 	bl	80202d4 <main>

08020602 <LoopForever>:

LoopForever:
    b LoopForever
 8020602:	e7fe      	b.n	8020602 <LoopForever>
  ldr   r0, =_estack
 8020604:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8020608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 802060c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8020610:	0802408c 	.word	0x0802408c
  ldr r2, =_sbss
 8020614:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8020618:	20002b6c 	.word	0x20002b6c

0802061c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 802061c:	e7fe      	b.n	802061c <ADC1_IRQHandler>
	...

08020620 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8020620:	b580      	push	{r7, lr}
 8020622:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8020624:	2003      	movs	r0, #3
 8020626:	f000 f934 	bl	8020892 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 802062a:	f001 f9b7 	bl	802199c <HAL_RCC_GetSysClockFreq>
 802062e:	4602      	mov	r2, r0
 8020630:	4b0c      	ldr	r3, [pc, #48]	@ (8020664 <HAL_Init+0x44>)
 8020632:	6a1b      	ldr	r3, [r3, #32]
 8020634:	f003 030f 	and.w	r3, r3, #15
 8020638:	490b      	ldr	r1, [pc, #44]	@ (8020668 <HAL_Init+0x48>)
 802063a:	5ccb      	ldrb	r3, [r1, r3]
 802063c:	fa22 f303 	lsr.w	r3, r2, r3
 8020640:	4a0a      	ldr	r2, [pc, #40]	@ (802066c <HAL_Init+0x4c>)
 8020642:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8020644:	2004      	movs	r0, #4
 8020646:	f000 f96b 	bl	8020920 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 802064a:	200f      	movs	r0, #15
 802064c:	f000 f810 	bl	8020670 <HAL_InitTick>
 8020650:	4603      	mov	r3, r0
 8020652:	2b00      	cmp	r3, #0
 8020654:	d001      	beq.n	802065a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8020656:	2301      	movs	r3, #1
 8020658:	e002      	b.n	8020660 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 802065a:	f7ff ff15 	bl	8020488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802065e:	2300      	movs	r3, #0
}
 8020660:	4618      	mov	r0, r3
 8020662:	bd80      	pop	{r7, pc}
 8020664:	44020c00 	.word	0x44020c00
 8020668:	08024070 	.word	0x08024070
 802066c:	20000000 	.word	0x20000000

08020670 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8020670:	b580      	push	{r7, lr}
 8020672:	b084      	sub	sp, #16
 8020674:	af00      	add	r7, sp, #0
 8020676:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8020678:	2300      	movs	r3, #0
 802067a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 802067c:	4b33      	ldr	r3, [pc, #204]	@ (802074c <HAL_InitTick+0xdc>)
 802067e:	781b      	ldrb	r3, [r3, #0]
 8020680:	2b00      	cmp	r3, #0
 8020682:	d101      	bne.n	8020688 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8020684:	2301      	movs	r3, #1
 8020686:	e05c      	b.n	8020742 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8020688:	4b31      	ldr	r3, [pc, #196]	@ (8020750 <HAL_InitTick+0xe0>)
 802068a:	681b      	ldr	r3, [r3, #0]
 802068c:	f003 0304 	and.w	r3, r3, #4
 8020690:	2b04      	cmp	r3, #4
 8020692:	d10c      	bne.n	80206ae <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8020694:	4b2f      	ldr	r3, [pc, #188]	@ (8020754 <HAL_InitTick+0xe4>)
 8020696:	681a      	ldr	r2, [r3, #0]
 8020698:	4b2c      	ldr	r3, [pc, #176]	@ (802074c <HAL_InitTick+0xdc>)
 802069a:	781b      	ldrb	r3, [r3, #0]
 802069c:	4619      	mov	r1, r3
 802069e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80206a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80206a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80206aa:	60fb      	str	r3, [r7, #12]
 80206ac:	e037      	b.n	802071e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80206ae:	f000 f98f 	bl	80209d0 <HAL_SYSTICK_GetCLKSourceConfig>
 80206b2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80206b4:	68bb      	ldr	r3, [r7, #8]
 80206b6:	2b02      	cmp	r3, #2
 80206b8:	d023      	beq.n	8020702 <HAL_InitTick+0x92>
 80206ba:	68bb      	ldr	r3, [r7, #8]
 80206bc:	2b02      	cmp	r3, #2
 80206be:	d82d      	bhi.n	802071c <HAL_InitTick+0xac>
 80206c0:	68bb      	ldr	r3, [r7, #8]
 80206c2:	2b00      	cmp	r3, #0
 80206c4:	d003      	beq.n	80206ce <HAL_InitTick+0x5e>
 80206c6:	68bb      	ldr	r3, [r7, #8]
 80206c8:	2b01      	cmp	r3, #1
 80206ca:	d00d      	beq.n	80206e8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80206cc:	e026      	b.n	802071c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80206ce:	4b21      	ldr	r3, [pc, #132]	@ (8020754 <HAL_InitTick+0xe4>)
 80206d0:	681a      	ldr	r2, [r3, #0]
 80206d2:	4b1e      	ldr	r3, [pc, #120]	@ (802074c <HAL_InitTick+0xdc>)
 80206d4:	781b      	ldrb	r3, [r3, #0]
 80206d6:	4619      	mov	r1, r3
 80206d8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80206dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80206e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80206e4:	60fb      	str	r3, [r7, #12]
        break;
 80206e6:	e01a      	b.n	802071e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80206e8:	4b18      	ldr	r3, [pc, #96]	@ (802074c <HAL_InitTick+0xdc>)
 80206ea:	781b      	ldrb	r3, [r3, #0]
 80206ec:	461a      	mov	r2, r3
 80206ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80206f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80206f6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80206fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80206fe:	60fb      	str	r3, [r7, #12]
        break;
 8020700:	e00d      	b.n	802071e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8020702:	4b12      	ldr	r3, [pc, #72]	@ (802074c <HAL_InitTick+0xdc>)
 8020704:	781b      	ldrb	r3, [r3, #0]
 8020706:	461a      	mov	r2, r3
 8020708:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 802070c:	fbb3 f3f2 	udiv	r3, r3, r2
 8020710:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8020714:	fbb2 f3f3 	udiv	r3, r2, r3
 8020718:	60fb      	str	r3, [r7, #12]
        break;
 802071a:	e000      	b.n	802071e <HAL_InitTick+0xae>
        break;
 802071c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 802071e:	68f8      	ldr	r0, [r7, #12]
 8020720:	f000 f8dc 	bl	80208dc <HAL_SYSTICK_Config>
 8020724:	4603      	mov	r3, r0
 8020726:	2b00      	cmp	r3, #0
 8020728:	d001      	beq.n	802072e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 802072a:	2301      	movs	r3, #1
 802072c:	e009      	b.n	8020742 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 802072e:	2200      	movs	r2, #0
 8020730:	6879      	ldr	r1, [r7, #4]
 8020732:	f04f 30ff 	mov.w	r0, #4294967295
 8020736:	f000 f8b7 	bl	80208a8 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 802073a:	4a07      	ldr	r2, [pc, #28]	@ (8020758 <HAL_InitTick+0xe8>)
 802073c:	687b      	ldr	r3, [r7, #4]
 802073e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8020740:	2300      	movs	r3, #0
}
 8020742:	4618      	mov	r0, r3
 8020744:	3710      	adds	r7, #16
 8020746:	46bd      	mov	sp, r7
 8020748:	bd80      	pop	{r7, pc}
 802074a:	bf00      	nop
 802074c:	20000008 	.word	0x20000008
 8020750:	e000e010 	.word	0xe000e010
 8020754:	20000000 	.word	0x20000000
 8020758:	20000004 	.word	0x20000004

0802075c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 802075c:	b480      	push	{r7}
 802075e:	af00      	add	r7, sp, #0
  return uwTick;
 8020760:	4b03      	ldr	r3, [pc, #12]	@ (8020770 <HAL_GetTick+0x14>)
 8020762:	681b      	ldr	r3, [r3, #0]
}
 8020764:	4618      	mov	r0, r3
 8020766:	46bd      	mov	sp, r7
 8020768:	f85d 7b04 	ldr.w	r7, [sp], #4
 802076c:	4770      	bx	lr
 802076e:	bf00      	nop
 8020770:	20000030 	.word	0x20000030

08020774 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8020774:	b480      	push	{r7}
 8020776:	b085      	sub	sp, #20
 8020778:	af00      	add	r7, sp, #0
 802077a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 802077c:	687b      	ldr	r3, [r7, #4]
 802077e:	f003 0307 	and.w	r3, r3, #7
 8020782:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8020784:	4b0c      	ldr	r3, [pc, #48]	@ (80207b8 <__NVIC_SetPriorityGrouping+0x44>)
 8020786:	68db      	ldr	r3, [r3, #12]
 8020788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 802078a:	68ba      	ldr	r2, [r7, #8]
 802078c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8020790:	4013      	ands	r3, r2
 8020792:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8020794:	68fb      	ldr	r3, [r7, #12]
 8020796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8020798:	68bb      	ldr	r3, [r7, #8]
 802079a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 802079c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80207a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80207a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80207a6:	4a04      	ldr	r2, [pc, #16]	@ (80207b8 <__NVIC_SetPriorityGrouping+0x44>)
 80207a8:	68bb      	ldr	r3, [r7, #8]
 80207aa:	60d3      	str	r3, [r2, #12]
}
 80207ac:	bf00      	nop
 80207ae:	3714      	adds	r7, #20
 80207b0:	46bd      	mov	sp, r7
 80207b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80207b6:	4770      	bx	lr
 80207b8:	e000ed00 	.word	0xe000ed00

080207bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80207bc:	b480      	push	{r7}
 80207be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80207c0:	4b04      	ldr	r3, [pc, #16]	@ (80207d4 <__NVIC_GetPriorityGrouping+0x18>)
 80207c2:	68db      	ldr	r3, [r3, #12]
 80207c4:	0a1b      	lsrs	r3, r3, #8
 80207c6:	f003 0307 	and.w	r3, r3, #7
}
 80207ca:	4618      	mov	r0, r3
 80207cc:	46bd      	mov	sp, r7
 80207ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80207d2:	4770      	bx	lr
 80207d4:	e000ed00 	.word	0xe000ed00

080207d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80207d8:	b480      	push	{r7}
 80207da:	b083      	sub	sp, #12
 80207dc:	af00      	add	r7, sp, #0
 80207de:	4603      	mov	r3, r0
 80207e0:	6039      	str	r1, [r7, #0]
 80207e2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80207e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80207e8:	2b00      	cmp	r3, #0
 80207ea:	db0a      	blt.n	8020802 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80207ec:	683b      	ldr	r3, [r7, #0]
 80207ee:	b2da      	uxtb	r2, r3
 80207f0:	490c      	ldr	r1, [pc, #48]	@ (8020824 <__NVIC_SetPriority+0x4c>)
 80207f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80207f6:	0112      	lsls	r2, r2, #4
 80207f8:	b2d2      	uxtb	r2, r2
 80207fa:	440b      	add	r3, r1
 80207fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8020800:	e00a      	b.n	8020818 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8020802:	683b      	ldr	r3, [r7, #0]
 8020804:	b2da      	uxtb	r2, r3
 8020806:	4908      	ldr	r1, [pc, #32]	@ (8020828 <__NVIC_SetPriority+0x50>)
 8020808:	88fb      	ldrh	r3, [r7, #6]
 802080a:	f003 030f 	and.w	r3, r3, #15
 802080e:	3b04      	subs	r3, #4
 8020810:	0112      	lsls	r2, r2, #4
 8020812:	b2d2      	uxtb	r2, r2
 8020814:	440b      	add	r3, r1
 8020816:	761a      	strb	r2, [r3, #24]
}
 8020818:	bf00      	nop
 802081a:	370c      	adds	r7, #12
 802081c:	46bd      	mov	sp, r7
 802081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020822:	4770      	bx	lr
 8020824:	e000e100 	.word	0xe000e100
 8020828:	e000ed00 	.word	0xe000ed00

0802082c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 802082c:	b480      	push	{r7}
 802082e:	b089      	sub	sp, #36	@ 0x24
 8020830:	af00      	add	r7, sp, #0
 8020832:	60f8      	str	r0, [r7, #12]
 8020834:	60b9      	str	r1, [r7, #8]
 8020836:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8020838:	68fb      	ldr	r3, [r7, #12]
 802083a:	f003 0307 	and.w	r3, r3, #7
 802083e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8020840:	69fb      	ldr	r3, [r7, #28]
 8020842:	f1c3 0307 	rsb	r3, r3, #7
 8020846:	2b04      	cmp	r3, #4
 8020848:	bf28      	it	cs
 802084a:	2304      	movcs	r3, #4
 802084c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802084e:	69fb      	ldr	r3, [r7, #28]
 8020850:	3304      	adds	r3, #4
 8020852:	2b06      	cmp	r3, #6
 8020854:	d902      	bls.n	802085c <NVIC_EncodePriority+0x30>
 8020856:	69fb      	ldr	r3, [r7, #28]
 8020858:	3b03      	subs	r3, #3
 802085a:	e000      	b.n	802085e <NVIC_EncodePriority+0x32>
 802085c:	2300      	movs	r3, #0
 802085e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8020860:	f04f 32ff 	mov.w	r2, #4294967295
 8020864:	69bb      	ldr	r3, [r7, #24]
 8020866:	fa02 f303 	lsl.w	r3, r2, r3
 802086a:	43da      	mvns	r2, r3
 802086c:	68bb      	ldr	r3, [r7, #8]
 802086e:	401a      	ands	r2, r3
 8020870:	697b      	ldr	r3, [r7, #20]
 8020872:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8020874:	f04f 31ff 	mov.w	r1, #4294967295
 8020878:	697b      	ldr	r3, [r7, #20]
 802087a:	fa01 f303 	lsl.w	r3, r1, r3
 802087e:	43d9      	mvns	r1, r3
 8020880:	687b      	ldr	r3, [r7, #4]
 8020882:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8020884:	4313      	orrs	r3, r2
         );
}
 8020886:	4618      	mov	r0, r3
 8020888:	3724      	adds	r7, #36	@ 0x24
 802088a:	46bd      	mov	sp, r7
 802088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020890:	4770      	bx	lr

08020892 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8020892:	b580      	push	{r7, lr}
 8020894:	b082      	sub	sp, #8
 8020896:	af00      	add	r7, sp, #0
 8020898:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 802089a:	6878      	ldr	r0, [r7, #4]
 802089c:	f7ff ff6a 	bl	8020774 <__NVIC_SetPriorityGrouping>
}
 80208a0:	bf00      	nop
 80208a2:	3708      	adds	r7, #8
 80208a4:	46bd      	mov	sp, r7
 80208a6:	bd80      	pop	{r7, pc}

080208a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80208a8:	b580      	push	{r7, lr}
 80208aa:	b086      	sub	sp, #24
 80208ac:	af00      	add	r7, sp, #0
 80208ae:	4603      	mov	r3, r0
 80208b0:	60b9      	str	r1, [r7, #8]
 80208b2:	607a      	str	r2, [r7, #4]
 80208b4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80208b6:	f7ff ff81 	bl	80207bc <__NVIC_GetPriorityGrouping>
 80208ba:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80208bc:	687a      	ldr	r2, [r7, #4]
 80208be:	68b9      	ldr	r1, [r7, #8]
 80208c0:	6978      	ldr	r0, [r7, #20]
 80208c2:	f7ff ffb3 	bl	802082c <NVIC_EncodePriority>
 80208c6:	4602      	mov	r2, r0
 80208c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80208cc:	4611      	mov	r1, r2
 80208ce:	4618      	mov	r0, r3
 80208d0:	f7ff ff82 	bl	80207d8 <__NVIC_SetPriority>
}
 80208d4:	bf00      	nop
 80208d6:	3718      	adds	r7, #24
 80208d8:	46bd      	mov	sp, r7
 80208da:	bd80      	pop	{r7, pc}

080208dc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80208dc:	b480      	push	{r7}
 80208de:	b083      	sub	sp, #12
 80208e0:	af00      	add	r7, sp, #0
 80208e2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80208e4:	687b      	ldr	r3, [r7, #4]
 80208e6:	3b01      	subs	r3, #1
 80208e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80208ec:	d301      	bcc.n	80208f2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80208ee:	2301      	movs	r3, #1
 80208f0:	e00d      	b.n	802090e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80208f2:	4a0a      	ldr	r2, [pc, #40]	@ (802091c <HAL_SYSTICK_Config+0x40>)
 80208f4:	687b      	ldr	r3, [r7, #4]
 80208f6:	3b01      	subs	r3, #1
 80208f8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80208fa:	4b08      	ldr	r3, [pc, #32]	@ (802091c <HAL_SYSTICK_Config+0x40>)
 80208fc:	2200      	movs	r2, #0
 80208fe:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8020900:	4b06      	ldr	r3, [pc, #24]	@ (802091c <HAL_SYSTICK_Config+0x40>)
 8020902:	681b      	ldr	r3, [r3, #0]
 8020904:	4a05      	ldr	r2, [pc, #20]	@ (802091c <HAL_SYSTICK_Config+0x40>)
 8020906:	f043 0303 	orr.w	r3, r3, #3
 802090a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 802090c:	2300      	movs	r3, #0
}
 802090e:	4618      	mov	r0, r3
 8020910:	370c      	adds	r7, #12
 8020912:	46bd      	mov	sp, r7
 8020914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020918:	4770      	bx	lr
 802091a:	bf00      	nop
 802091c:	e000e010 	.word	0xe000e010

08020920 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8020920:	b480      	push	{r7}
 8020922:	b083      	sub	sp, #12
 8020924:	af00      	add	r7, sp, #0
 8020926:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8020928:	687b      	ldr	r3, [r7, #4]
 802092a:	2b04      	cmp	r3, #4
 802092c:	d844      	bhi.n	80209b8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 802092e:	a201      	add	r2, pc, #4	@ (adr r2, 8020934 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8020930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020934:	08020957 	.word	0x08020957
 8020938:	08020975 	.word	0x08020975
 802093c:	08020997 	.word	0x08020997
 8020940:	080209b9 	.word	0x080209b9
 8020944:	08020949 	.word	0x08020949
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8020948:	4b1f      	ldr	r3, [pc, #124]	@ (80209c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 802094a:	681b      	ldr	r3, [r3, #0]
 802094c:	4a1e      	ldr	r2, [pc, #120]	@ (80209c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 802094e:	f043 0304 	orr.w	r3, r3, #4
 8020952:	6013      	str	r3, [r2, #0]
      break;
 8020954:	e031      	b.n	80209ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8020956:	4b1c      	ldr	r3, [pc, #112]	@ (80209c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8020958:	681b      	ldr	r3, [r3, #0]
 802095a:	4a1b      	ldr	r2, [pc, #108]	@ (80209c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 802095c:	f023 0304 	bic.w	r3, r3, #4
 8020960:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8020962:	4b1a      	ldr	r3, [pc, #104]	@ (80209cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8020964:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8020968:	4a18      	ldr	r2, [pc, #96]	@ (80209cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 802096a:	f023 030c 	bic.w	r3, r3, #12
 802096e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8020972:	e022      	b.n	80209ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8020974:	4b14      	ldr	r3, [pc, #80]	@ (80209c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8020976:	681b      	ldr	r3, [r3, #0]
 8020978:	4a13      	ldr	r2, [pc, #76]	@ (80209c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 802097a:	f023 0304 	bic.w	r3, r3, #4
 802097e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8020980:	4b12      	ldr	r3, [pc, #72]	@ (80209cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8020982:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8020986:	f023 030c 	bic.w	r3, r3, #12
 802098a:	4a10      	ldr	r2, [pc, #64]	@ (80209cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 802098c:	f043 0304 	orr.w	r3, r3, #4
 8020990:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8020994:	e011      	b.n	80209ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8020996:	4b0c      	ldr	r3, [pc, #48]	@ (80209c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8020998:	681b      	ldr	r3, [r3, #0]
 802099a:	4a0b      	ldr	r2, [pc, #44]	@ (80209c8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 802099c:	f023 0304 	bic.w	r3, r3, #4
 80209a0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80209a2:	4b0a      	ldr	r3, [pc, #40]	@ (80209cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80209a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80209a8:	f023 030c 	bic.w	r3, r3, #12
 80209ac:	4a07      	ldr	r2, [pc, #28]	@ (80209cc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80209ae:	f043 0308 	orr.w	r3, r3, #8
 80209b2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80209b6:	e000      	b.n	80209ba <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80209b8:	bf00      	nop
  }
}
 80209ba:	bf00      	nop
 80209bc:	370c      	adds	r7, #12
 80209be:	46bd      	mov	sp, r7
 80209c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80209c4:	4770      	bx	lr
 80209c6:	bf00      	nop
 80209c8:	e000e010 	.word	0xe000e010
 80209cc:	44020c00 	.word	0x44020c00

080209d0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80209d0:	b480      	push	{r7}
 80209d2:	b083      	sub	sp, #12
 80209d4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80209d6:	4b17      	ldr	r3, [pc, #92]	@ (8020a34 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80209d8:	681b      	ldr	r3, [r3, #0]
 80209da:	f003 0304 	and.w	r3, r3, #4
 80209de:	2b00      	cmp	r3, #0
 80209e0:	d002      	beq.n	80209e8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80209e2:	2304      	movs	r3, #4
 80209e4:	607b      	str	r3, [r7, #4]
 80209e6:	e01e      	b.n	8020a26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80209e8:	4b13      	ldr	r3, [pc, #76]	@ (8020a38 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80209ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80209ee:	f003 030c 	and.w	r3, r3, #12
 80209f2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80209f4:	683b      	ldr	r3, [r7, #0]
 80209f6:	2b08      	cmp	r3, #8
 80209f8:	d00f      	beq.n	8020a1a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80209fa:	683b      	ldr	r3, [r7, #0]
 80209fc:	2b08      	cmp	r3, #8
 80209fe:	d80f      	bhi.n	8020a20 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8020a00:	683b      	ldr	r3, [r7, #0]
 8020a02:	2b00      	cmp	r3, #0
 8020a04:	d003      	beq.n	8020a0e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8020a06:	683b      	ldr	r3, [r7, #0]
 8020a08:	2b04      	cmp	r3, #4
 8020a0a:	d003      	beq.n	8020a14 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8020a0c:	e008      	b.n	8020a20 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8020a0e:	2300      	movs	r3, #0
 8020a10:	607b      	str	r3, [r7, #4]
        break;
 8020a12:	e008      	b.n	8020a26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8020a14:	2301      	movs	r3, #1
 8020a16:	607b      	str	r3, [r7, #4]
        break;
 8020a18:	e005      	b.n	8020a26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8020a1a:	2302      	movs	r3, #2
 8020a1c:	607b      	str	r3, [r7, #4]
        break;
 8020a1e:	e002      	b.n	8020a26 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8020a20:	2300      	movs	r3, #0
 8020a22:	607b      	str	r3, [r7, #4]
        break;
 8020a24:	bf00      	nop
    }
  }
  return systick_source;
 8020a26:	687b      	ldr	r3, [r7, #4]
}
 8020a28:	4618      	mov	r0, r3
 8020a2a:	370c      	adds	r7, #12
 8020a2c:	46bd      	mov	sp, r7
 8020a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020a32:	4770      	bx	lr
 8020a34:	e000e010 	.word	0xe000e010
 8020a38:	44020c00 	.word	0x44020c00

08020a3c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8020a3c:	b480      	push	{r7}
 8020a3e:	b087      	sub	sp, #28
 8020a40:	af00      	add	r7, sp, #0
 8020a42:	6078      	str	r0, [r7, #4]
 8020a44:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8020a46:	2300      	movs	r3, #0
 8020a48:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8020a4a:	e142      	b.n	8020cd2 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8020a4c:	683b      	ldr	r3, [r7, #0]
 8020a4e:	681a      	ldr	r2, [r3, #0]
 8020a50:	2101      	movs	r1, #1
 8020a52:	693b      	ldr	r3, [r7, #16]
 8020a54:	fa01 f303 	lsl.w	r3, r1, r3
 8020a58:	4013      	ands	r3, r2
 8020a5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8020a5c:	68fb      	ldr	r3, [r7, #12]
 8020a5e:	2b00      	cmp	r3, #0
 8020a60:	f000 8134 	beq.w	8020ccc <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8020a64:	683b      	ldr	r3, [r7, #0]
 8020a66:	685b      	ldr	r3, [r3, #4]
 8020a68:	2b02      	cmp	r3, #2
 8020a6a:	d003      	beq.n	8020a74 <HAL_GPIO_Init+0x38>
 8020a6c:	683b      	ldr	r3, [r7, #0]
 8020a6e:	685b      	ldr	r3, [r3, #4]
 8020a70:	2b12      	cmp	r3, #18
 8020a72:	d125      	bne.n	8020ac0 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8020a74:	693b      	ldr	r3, [r7, #16]
 8020a76:	08da      	lsrs	r2, r3, #3
 8020a78:	687b      	ldr	r3, [r7, #4]
 8020a7a:	3208      	adds	r2, #8
 8020a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8020a80:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8020a82:	693b      	ldr	r3, [r7, #16]
 8020a84:	f003 0307 	and.w	r3, r3, #7
 8020a88:	009b      	lsls	r3, r3, #2
 8020a8a:	220f      	movs	r2, #15
 8020a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8020a90:	43db      	mvns	r3, r3
 8020a92:	697a      	ldr	r2, [r7, #20]
 8020a94:	4013      	ands	r3, r2
 8020a96:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8020a98:	683b      	ldr	r3, [r7, #0]
 8020a9a:	691b      	ldr	r3, [r3, #16]
 8020a9c:	f003 020f 	and.w	r2, r3, #15
 8020aa0:	693b      	ldr	r3, [r7, #16]
 8020aa2:	f003 0307 	and.w	r3, r3, #7
 8020aa6:	009b      	lsls	r3, r3, #2
 8020aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8020aac:	697a      	ldr	r2, [r7, #20]
 8020aae:	4313      	orrs	r3, r2
 8020ab0:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8020ab2:	693b      	ldr	r3, [r7, #16]
 8020ab4:	08da      	lsrs	r2, r3, #3
 8020ab6:	687b      	ldr	r3, [r7, #4]
 8020ab8:	3208      	adds	r2, #8
 8020aba:	6979      	ldr	r1, [r7, #20]
 8020abc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8020ac0:	687b      	ldr	r3, [r7, #4]
 8020ac2:	681b      	ldr	r3, [r3, #0]
 8020ac4:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8020ac6:	693b      	ldr	r3, [r7, #16]
 8020ac8:	005b      	lsls	r3, r3, #1
 8020aca:	2203      	movs	r2, #3
 8020acc:	fa02 f303 	lsl.w	r3, r2, r3
 8020ad0:	43db      	mvns	r3, r3
 8020ad2:	697a      	ldr	r2, [r7, #20]
 8020ad4:	4013      	ands	r3, r2
 8020ad6:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8020ad8:	683b      	ldr	r3, [r7, #0]
 8020ada:	685b      	ldr	r3, [r3, #4]
 8020adc:	f003 0203 	and.w	r2, r3, #3
 8020ae0:	693b      	ldr	r3, [r7, #16]
 8020ae2:	005b      	lsls	r3, r3, #1
 8020ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8020ae8:	697a      	ldr	r2, [r7, #20]
 8020aea:	4313      	orrs	r3, r2
 8020aec:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8020aee:	687b      	ldr	r3, [r7, #4]
 8020af0:	697a      	ldr	r2, [r7, #20]
 8020af2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8020af4:	683b      	ldr	r3, [r7, #0]
 8020af6:	685b      	ldr	r3, [r3, #4]
 8020af8:	2b01      	cmp	r3, #1
 8020afa:	d00b      	beq.n	8020b14 <HAL_GPIO_Init+0xd8>
 8020afc:	683b      	ldr	r3, [r7, #0]
 8020afe:	685b      	ldr	r3, [r3, #4]
 8020b00:	2b02      	cmp	r3, #2
 8020b02:	d007      	beq.n	8020b14 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8020b04:	683b      	ldr	r3, [r7, #0]
 8020b06:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8020b08:	2b11      	cmp	r3, #17
 8020b0a:	d003      	beq.n	8020b14 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8020b0c:	683b      	ldr	r3, [r7, #0]
 8020b0e:	685b      	ldr	r3, [r3, #4]
 8020b10:	2b12      	cmp	r3, #18
 8020b12:	d130      	bne.n	8020b76 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8020b14:	687b      	ldr	r3, [r7, #4]
 8020b16:	689b      	ldr	r3, [r3, #8]
 8020b18:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8020b1a:	693b      	ldr	r3, [r7, #16]
 8020b1c:	005b      	lsls	r3, r3, #1
 8020b1e:	2203      	movs	r2, #3
 8020b20:	fa02 f303 	lsl.w	r3, r2, r3
 8020b24:	43db      	mvns	r3, r3
 8020b26:	697a      	ldr	r2, [r7, #20]
 8020b28:	4013      	ands	r3, r2
 8020b2a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8020b2c:	683b      	ldr	r3, [r7, #0]
 8020b2e:	68da      	ldr	r2, [r3, #12]
 8020b30:	693b      	ldr	r3, [r7, #16]
 8020b32:	005b      	lsls	r3, r3, #1
 8020b34:	fa02 f303 	lsl.w	r3, r2, r3
 8020b38:	697a      	ldr	r2, [r7, #20]
 8020b3a:	4313      	orrs	r3, r2
 8020b3c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8020b3e:	687b      	ldr	r3, [r7, #4]
 8020b40:	697a      	ldr	r2, [r7, #20]
 8020b42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8020b44:	687b      	ldr	r3, [r7, #4]
 8020b46:	685b      	ldr	r3, [r3, #4]
 8020b48:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8020b4a:	2201      	movs	r2, #1
 8020b4c:	693b      	ldr	r3, [r7, #16]
 8020b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8020b52:	43db      	mvns	r3, r3
 8020b54:	697a      	ldr	r2, [r7, #20]
 8020b56:	4013      	ands	r3, r2
 8020b58:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8020b5a:	683b      	ldr	r3, [r7, #0]
 8020b5c:	685b      	ldr	r3, [r3, #4]
 8020b5e:	091b      	lsrs	r3, r3, #4
 8020b60:	f003 0201 	and.w	r2, r3, #1
 8020b64:	693b      	ldr	r3, [r7, #16]
 8020b66:	fa02 f303 	lsl.w	r3, r2, r3
 8020b6a:	697a      	ldr	r2, [r7, #20]
 8020b6c:	4313      	orrs	r3, r2
 8020b6e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8020b70:	687b      	ldr	r3, [r7, #4]
 8020b72:	697a      	ldr	r2, [r7, #20]
 8020b74:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8020b76:	683b      	ldr	r3, [r7, #0]
 8020b78:	685b      	ldr	r3, [r3, #4]
 8020b7a:	f003 0303 	and.w	r3, r3, #3
 8020b7e:	2b03      	cmp	r3, #3
 8020b80:	d109      	bne.n	8020b96 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8020b82:	683b      	ldr	r3, [r7, #0]
 8020b84:	685b      	ldr	r3, [r3, #4]
 8020b86:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8020b8a:	2b03      	cmp	r3, #3
 8020b8c:	d11b      	bne.n	8020bc6 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8020b8e:	683b      	ldr	r3, [r7, #0]
 8020b90:	689b      	ldr	r3, [r3, #8]
 8020b92:	2b01      	cmp	r3, #1
 8020b94:	d017      	beq.n	8020bc6 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8020b96:	687b      	ldr	r3, [r7, #4]
 8020b98:	68db      	ldr	r3, [r3, #12]
 8020b9a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8020b9c:	693b      	ldr	r3, [r7, #16]
 8020b9e:	005b      	lsls	r3, r3, #1
 8020ba0:	2203      	movs	r2, #3
 8020ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8020ba6:	43db      	mvns	r3, r3
 8020ba8:	697a      	ldr	r2, [r7, #20]
 8020baa:	4013      	ands	r3, r2
 8020bac:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8020bae:	683b      	ldr	r3, [r7, #0]
 8020bb0:	689a      	ldr	r2, [r3, #8]
 8020bb2:	693b      	ldr	r3, [r7, #16]
 8020bb4:	005b      	lsls	r3, r3, #1
 8020bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8020bba:	697a      	ldr	r2, [r7, #20]
 8020bbc:	4313      	orrs	r3, r2
 8020bbe:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8020bc0:	687b      	ldr	r3, [r7, #4]
 8020bc2:	697a      	ldr	r2, [r7, #20]
 8020bc4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8020bc6:	683b      	ldr	r3, [r7, #0]
 8020bc8:	685b      	ldr	r3, [r3, #4]
 8020bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8020bce:	2b00      	cmp	r3, #0
 8020bd0:	d07c      	beq.n	8020ccc <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8020bd2:	4a47      	ldr	r2, [pc, #284]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020bd4:	693b      	ldr	r3, [r7, #16]
 8020bd6:	089b      	lsrs	r3, r3, #2
 8020bd8:	3318      	adds	r3, #24
 8020bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020bde:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8020be0:	693b      	ldr	r3, [r7, #16]
 8020be2:	f003 0303 	and.w	r3, r3, #3
 8020be6:	00db      	lsls	r3, r3, #3
 8020be8:	220f      	movs	r2, #15
 8020bea:	fa02 f303 	lsl.w	r3, r2, r3
 8020bee:	43db      	mvns	r3, r3
 8020bf0:	697a      	ldr	r2, [r7, #20]
 8020bf2:	4013      	ands	r3, r2
 8020bf4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8020bf6:	687b      	ldr	r3, [r7, #4]
 8020bf8:	0a9a      	lsrs	r2, r3, #10
 8020bfa:	4b3e      	ldr	r3, [pc, #248]	@ (8020cf4 <HAL_GPIO_Init+0x2b8>)
 8020bfc:	4013      	ands	r3, r2
 8020bfe:	693a      	ldr	r2, [r7, #16]
 8020c00:	f002 0203 	and.w	r2, r2, #3
 8020c04:	00d2      	lsls	r2, r2, #3
 8020c06:	4093      	lsls	r3, r2
 8020c08:	697a      	ldr	r2, [r7, #20]
 8020c0a:	4313      	orrs	r3, r2
 8020c0c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8020c0e:	4938      	ldr	r1, [pc, #224]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020c10:	693b      	ldr	r3, [r7, #16]
 8020c12:	089b      	lsrs	r3, r3, #2
 8020c14:	3318      	adds	r3, #24
 8020c16:	697a      	ldr	r2, [r7, #20]
 8020c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8020c1c:	4b34      	ldr	r3, [pc, #208]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020c1e:	681b      	ldr	r3, [r3, #0]
 8020c20:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8020c22:	68fb      	ldr	r3, [r7, #12]
 8020c24:	43db      	mvns	r3, r3
 8020c26:	697a      	ldr	r2, [r7, #20]
 8020c28:	4013      	ands	r3, r2
 8020c2a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8020c2c:	683b      	ldr	r3, [r7, #0]
 8020c2e:	685b      	ldr	r3, [r3, #4]
 8020c30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8020c34:	2b00      	cmp	r3, #0
 8020c36:	d003      	beq.n	8020c40 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8020c38:	697a      	ldr	r2, [r7, #20]
 8020c3a:	68fb      	ldr	r3, [r7, #12]
 8020c3c:	4313      	orrs	r3, r2
 8020c3e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8020c40:	4a2b      	ldr	r2, [pc, #172]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020c42:	697b      	ldr	r3, [r7, #20]
 8020c44:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8020c46:	4b2a      	ldr	r3, [pc, #168]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020c48:	685b      	ldr	r3, [r3, #4]
 8020c4a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8020c4c:	68fb      	ldr	r3, [r7, #12]
 8020c4e:	43db      	mvns	r3, r3
 8020c50:	697a      	ldr	r2, [r7, #20]
 8020c52:	4013      	ands	r3, r2
 8020c54:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8020c56:	683b      	ldr	r3, [r7, #0]
 8020c58:	685b      	ldr	r3, [r3, #4]
 8020c5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8020c5e:	2b00      	cmp	r3, #0
 8020c60:	d003      	beq.n	8020c6a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8020c62:	697a      	ldr	r2, [r7, #20]
 8020c64:	68fb      	ldr	r3, [r7, #12]
 8020c66:	4313      	orrs	r3, r2
 8020c68:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8020c6a:	4a21      	ldr	r2, [pc, #132]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020c6c:	697b      	ldr	r3, [r7, #20]
 8020c6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8020c70:	4b1f      	ldr	r3, [pc, #124]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020c72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020c76:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8020c78:	68fb      	ldr	r3, [r7, #12]
 8020c7a:	43db      	mvns	r3, r3
 8020c7c:	697a      	ldr	r2, [r7, #20]
 8020c7e:	4013      	ands	r3, r2
 8020c80:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8020c82:	683b      	ldr	r3, [r7, #0]
 8020c84:	685b      	ldr	r3, [r3, #4]
 8020c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8020c8a:	2b00      	cmp	r3, #0
 8020c8c:	d003      	beq.n	8020c96 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8020c8e:	697a      	ldr	r2, [r7, #20]
 8020c90:	68fb      	ldr	r3, [r7, #12]
 8020c92:	4313      	orrs	r3, r2
 8020c94:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8020c96:	4a16      	ldr	r2, [pc, #88]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020c98:	697b      	ldr	r3, [r7, #20]
 8020c9a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8020c9e:	4b14      	ldr	r3, [pc, #80]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020ca4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8020ca6:	68fb      	ldr	r3, [r7, #12]
 8020ca8:	43db      	mvns	r3, r3
 8020caa:	697a      	ldr	r2, [r7, #20]
 8020cac:	4013      	ands	r3, r2
 8020cae:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8020cb0:	683b      	ldr	r3, [r7, #0]
 8020cb2:	685b      	ldr	r3, [r3, #4]
 8020cb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8020cb8:	2b00      	cmp	r3, #0
 8020cba:	d003      	beq.n	8020cc4 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8020cbc:	697a      	ldr	r2, [r7, #20]
 8020cbe:	68fb      	ldr	r3, [r7, #12]
 8020cc0:	4313      	orrs	r3, r2
 8020cc2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8020cc4:	4a0a      	ldr	r2, [pc, #40]	@ (8020cf0 <HAL_GPIO_Init+0x2b4>)
 8020cc6:	697b      	ldr	r3, [r7, #20]
 8020cc8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8020ccc:	693b      	ldr	r3, [r7, #16]
 8020cce:	3301      	adds	r3, #1
 8020cd0:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8020cd2:	683b      	ldr	r3, [r7, #0]
 8020cd4:	681a      	ldr	r2, [r3, #0]
 8020cd6:	693b      	ldr	r3, [r7, #16]
 8020cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8020cdc:	2b00      	cmp	r3, #0
 8020cde:	f47f aeb5 	bne.w	8020a4c <HAL_GPIO_Init+0x10>
  }
}
 8020ce2:	bf00      	nop
 8020ce4:	bf00      	nop
 8020ce6:	371c      	adds	r7, #28
 8020ce8:	46bd      	mov	sp, r7
 8020cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020cee:	4770      	bx	lr
 8020cf0:	44022000 	.word	0x44022000
 8020cf4:	002f7f7f 	.word	0x002f7f7f

08020cf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8020cf8:	b480      	push	{r7}
 8020cfa:	b083      	sub	sp, #12
 8020cfc:	af00      	add	r7, sp, #0
 8020cfe:	6078      	str	r0, [r7, #4]
 8020d00:	460b      	mov	r3, r1
 8020d02:	807b      	strh	r3, [r7, #2]
 8020d04:	4613      	mov	r3, r2
 8020d06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8020d08:	787b      	ldrb	r3, [r7, #1]
 8020d0a:	2b00      	cmp	r3, #0
 8020d0c:	d003      	beq.n	8020d16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8020d0e:	887a      	ldrh	r2, [r7, #2]
 8020d10:	687b      	ldr	r3, [r7, #4]
 8020d12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8020d14:	e002      	b.n	8020d1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8020d16:	887a      	ldrh	r2, [r7, #2]
 8020d18:	687b      	ldr	r3, [r7, #4]
 8020d1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8020d1c:	bf00      	nop
 8020d1e:	370c      	adds	r7, #12
 8020d20:	46bd      	mov	sp, r7
 8020d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020d26:	4770      	bx	lr

08020d28 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8020d28:	b480      	push	{r7}
 8020d2a:	b085      	sub	sp, #20
 8020d2c:	af00      	add	r7, sp, #0
 8020d2e:	6078      	str	r0, [r7, #4]
 8020d30:	460b      	mov	r3, r1
 8020d32:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8020d34:	687b      	ldr	r3, [r7, #4]
 8020d36:	695b      	ldr	r3, [r3, #20]
 8020d38:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8020d3a:	887a      	ldrh	r2, [r7, #2]
 8020d3c:	68fb      	ldr	r3, [r7, #12]
 8020d3e:	4013      	ands	r3, r2
 8020d40:	041a      	lsls	r2, r3, #16
 8020d42:	68fb      	ldr	r3, [r7, #12]
 8020d44:	43d9      	mvns	r1, r3
 8020d46:	887b      	ldrh	r3, [r7, #2]
 8020d48:	400b      	ands	r3, r1
 8020d4a:	431a      	orrs	r2, r3
 8020d4c:	687b      	ldr	r3, [r7, #4]
 8020d4e:	619a      	str	r2, [r3, #24]
}
 8020d50:	bf00      	nop
 8020d52:	3714      	adds	r7, #20
 8020d54:	46bd      	mov	sp, r7
 8020d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020d5a:	4770      	bx	lr

08020d5c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8020d5c:	b480      	push	{r7}
 8020d5e:	b085      	sub	sp, #20
 8020d60:	af00      	add	r7, sp, #0
 8020d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8020d64:	2300      	movs	r3, #0
 8020d66:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8020d68:	4b0b      	ldr	r3, [pc, #44]	@ (8020d98 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8020d6a:	681b      	ldr	r3, [r3, #0]
 8020d6c:	f003 0301 	and.w	r3, r3, #1
 8020d70:	2b00      	cmp	r3, #0
 8020d72:	d002      	beq.n	8020d7a <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8020d74:	2301      	movs	r3, #1
 8020d76:	73fb      	strb	r3, [r7, #15]
 8020d78:	e007      	b.n	8020d8a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8020d7a:	4b07      	ldr	r3, [pc, #28]	@ (8020d98 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8020d7c:	681b      	ldr	r3, [r3, #0]
 8020d7e:	f023 0204 	bic.w	r2, r3, #4
 8020d82:	4905      	ldr	r1, [pc, #20]	@ (8020d98 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8020d84:	687b      	ldr	r3, [r7, #4]
 8020d86:	4313      	orrs	r3, r2
 8020d88:	600b      	str	r3, [r1, #0]
  }

  return status;
 8020d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8020d8c:	4618      	mov	r0, r3
 8020d8e:	3714      	adds	r7, #20
 8020d90:	46bd      	mov	sp, r7
 8020d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020d96:	4770      	bx	lr
 8020d98:	40030400 	.word	0x40030400

08020d9c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8020d9c:	b480      	push	{r7}
 8020d9e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8020da0:	4b05      	ldr	r3, [pc, #20]	@ (8020db8 <HAL_ICACHE_Enable+0x1c>)
 8020da2:	681b      	ldr	r3, [r3, #0]
 8020da4:	4a04      	ldr	r2, [pc, #16]	@ (8020db8 <HAL_ICACHE_Enable+0x1c>)
 8020da6:	f043 0301 	orr.w	r3, r3, #1
 8020daa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8020dac:	2300      	movs	r3, #0
}
 8020dae:	4618      	mov	r0, r3
 8020db0:	46bd      	mov	sp, r7
 8020db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020db6:	4770      	bx	lr
 8020db8:	40030400 	.word	0x40030400

08020dbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8020dbc:	b580      	push	{r7, lr}
 8020dbe:	b088      	sub	sp, #32
 8020dc0:	af00      	add	r7, sp, #0
 8020dc2:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8020dc4:	687b      	ldr	r3, [r7, #4]
 8020dc6:	2b00      	cmp	r3, #0
 8020dc8:	d102      	bne.n	8020dd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8020dca:	2301      	movs	r3, #1
 8020dcc:	f000 bc28 	b.w	8021620 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8020dd0:	4b94      	ldr	r3, [pc, #592]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020dd2:	69db      	ldr	r3, [r3, #28]
 8020dd4:	f003 0318 	and.w	r3, r3, #24
 8020dd8:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8020dda:	4b92      	ldr	r3, [pc, #584]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020dde:	f003 0303 	and.w	r3, r3, #3
 8020de2:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8020de4:	687b      	ldr	r3, [r7, #4]
 8020de6:	681b      	ldr	r3, [r3, #0]
 8020de8:	f003 0310 	and.w	r3, r3, #16
 8020dec:	2b00      	cmp	r3, #0
 8020dee:	d05b      	beq.n	8020ea8 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8020df0:	69fb      	ldr	r3, [r7, #28]
 8020df2:	2b08      	cmp	r3, #8
 8020df4:	d005      	beq.n	8020e02 <HAL_RCC_OscConfig+0x46>
 8020df6:	69fb      	ldr	r3, [r7, #28]
 8020df8:	2b18      	cmp	r3, #24
 8020dfa:	d114      	bne.n	8020e26 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8020dfc:	69bb      	ldr	r3, [r7, #24]
 8020dfe:	2b02      	cmp	r3, #2
 8020e00:	d111      	bne.n	8020e26 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8020e02:	687b      	ldr	r3, [r7, #4]
 8020e04:	69db      	ldr	r3, [r3, #28]
 8020e06:	2b00      	cmp	r3, #0
 8020e08:	d102      	bne.n	8020e10 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8020e0a:	2301      	movs	r3, #1
 8020e0c:	f000 bc08 	b.w	8021620 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8020e10:	4b84      	ldr	r3, [pc, #528]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e12:	699b      	ldr	r3, [r3, #24]
 8020e14:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8020e18:	687b      	ldr	r3, [r7, #4]
 8020e1a:	6a1b      	ldr	r3, [r3, #32]
 8020e1c:	041b      	lsls	r3, r3, #16
 8020e1e:	4981      	ldr	r1, [pc, #516]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e20:	4313      	orrs	r3, r2
 8020e22:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8020e24:	e040      	b.n	8020ea8 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8020e26:	687b      	ldr	r3, [r7, #4]
 8020e28:	69db      	ldr	r3, [r3, #28]
 8020e2a:	2b00      	cmp	r3, #0
 8020e2c:	d023      	beq.n	8020e76 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8020e2e:	4b7d      	ldr	r3, [pc, #500]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e30:	681b      	ldr	r3, [r3, #0]
 8020e32:	4a7c      	ldr	r2, [pc, #496]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8020e38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020e3a:	f7ff fc8f 	bl	802075c <HAL_GetTick>
 8020e3e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8020e40:	e008      	b.n	8020e54 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8020e42:	f7ff fc8b 	bl	802075c <HAL_GetTick>
 8020e46:	4602      	mov	r2, r0
 8020e48:	697b      	ldr	r3, [r7, #20]
 8020e4a:	1ad3      	subs	r3, r2, r3
 8020e4c:	2b02      	cmp	r3, #2
 8020e4e:	d901      	bls.n	8020e54 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8020e50:	2303      	movs	r3, #3
 8020e52:	e3e5      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8020e54:	4b73      	ldr	r3, [pc, #460]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e56:	681b      	ldr	r3, [r3, #0]
 8020e58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8020e5c:	2b00      	cmp	r3, #0
 8020e5e:	d0f0      	beq.n	8020e42 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8020e60:	4b70      	ldr	r3, [pc, #448]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e62:	699b      	ldr	r3, [r3, #24]
 8020e64:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8020e68:	687b      	ldr	r3, [r7, #4]
 8020e6a:	6a1b      	ldr	r3, [r3, #32]
 8020e6c:	041b      	lsls	r3, r3, #16
 8020e6e:	496d      	ldr	r1, [pc, #436]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e70:	4313      	orrs	r3, r2
 8020e72:	618b      	str	r3, [r1, #24]
 8020e74:	e018      	b.n	8020ea8 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8020e76:	4b6b      	ldr	r3, [pc, #428]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e78:	681b      	ldr	r3, [r3, #0]
 8020e7a:	4a6a      	ldr	r2, [pc, #424]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8020e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020e82:	f7ff fc6b 	bl	802075c <HAL_GetTick>
 8020e86:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8020e88:	e008      	b.n	8020e9c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8020e8a:	f7ff fc67 	bl	802075c <HAL_GetTick>
 8020e8e:	4602      	mov	r2, r0
 8020e90:	697b      	ldr	r3, [r7, #20]
 8020e92:	1ad3      	subs	r3, r2, r3
 8020e94:	2b02      	cmp	r3, #2
 8020e96:	d901      	bls.n	8020e9c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8020e98:	2303      	movs	r3, #3
 8020e9a:	e3c1      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8020e9c:	4b61      	ldr	r3, [pc, #388]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020e9e:	681b      	ldr	r3, [r3, #0]
 8020ea0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8020ea4:	2b00      	cmp	r3, #0
 8020ea6:	d1f0      	bne.n	8020e8a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8020ea8:	687b      	ldr	r3, [r7, #4]
 8020eaa:	681b      	ldr	r3, [r3, #0]
 8020eac:	f003 0301 	and.w	r3, r3, #1
 8020eb0:	2b00      	cmp	r3, #0
 8020eb2:	f000 80a0 	beq.w	8020ff6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8020eb6:	69fb      	ldr	r3, [r7, #28]
 8020eb8:	2b10      	cmp	r3, #16
 8020eba:	d005      	beq.n	8020ec8 <HAL_RCC_OscConfig+0x10c>
 8020ebc:	69fb      	ldr	r3, [r7, #28]
 8020ebe:	2b18      	cmp	r3, #24
 8020ec0:	d109      	bne.n	8020ed6 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8020ec2:	69bb      	ldr	r3, [r7, #24]
 8020ec4:	2b03      	cmp	r3, #3
 8020ec6:	d106      	bne.n	8020ed6 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8020ec8:	687b      	ldr	r3, [r7, #4]
 8020eca:	685b      	ldr	r3, [r3, #4]
 8020ecc:	2b00      	cmp	r3, #0
 8020ece:	f040 8092 	bne.w	8020ff6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8020ed2:	2301      	movs	r3, #1
 8020ed4:	e3a4      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8020ed6:	687b      	ldr	r3, [r7, #4]
 8020ed8:	685b      	ldr	r3, [r3, #4]
 8020eda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8020ede:	d106      	bne.n	8020eee <HAL_RCC_OscConfig+0x132>
 8020ee0:	4b50      	ldr	r3, [pc, #320]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020ee2:	681b      	ldr	r3, [r3, #0]
 8020ee4:	4a4f      	ldr	r2, [pc, #316]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020ee6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8020eea:	6013      	str	r3, [r2, #0]
 8020eec:	e058      	b.n	8020fa0 <HAL_RCC_OscConfig+0x1e4>
 8020eee:	687b      	ldr	r3, [r7, #4]
 8020ef0:	685b      	ldr	r3, [r3, #4]
 8020ef2:	2b00      	cmp	r3, #0
 8020ef4:	d112      	bne.n	8020f1c <HAL_RCC_OscConfig+0x160>
 8020ef6:	4b4b      	ldr	r3, [pc, #300]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020ef8:	681b      	ldr	r3, [r3, #0]
 8020efa:	4a4a      	ldr	r2, [pc, #296]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020efc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8020f00:	6013      	str	r3, [r2, #0]
 8020f02:	4b48      	ldr	r3, [pc, #288]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f04:	681b      	ldr	r3, [r3, #0]
 8020f06:	4a47      	ldr	r2, [pc, #284]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f08:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8020f0c:	6013      	str	r3, [r2, #0]
 8020f0e:	4b45      	ldr	r3, [pc, #276]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f10:	681b      	ldr	r3, [r3, #0]
 8020f12:	4a44      	ldr	r2, [pc, #272]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f14:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8020f18:	6013      	str	r3, [r2, #0]
 8020f1a:	e041      	b.n	8020fa0 <HAL_RCC_OscConfig+0x1e4>
 8020f1c:	687b      	ldr	r3, [r7, #4]
 8020f1e:	685b      	ldr	r3, [r3, #4]
 8020f20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8020f24:	d112      	bne.n	8020f4c <HAL_RCC_OscConfig+0x190>
 8020f26:	4b3f      	ldr	r3, [pc, #252]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f28:	681b      	ldr	r3, [r3, #0]
 8020f2a:	4a3e      	ldr	r2, [pc, #248]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8020f30:	6013      	str	r3, [r2, #0]
 8020f32:	4b3c      	ldr	r3, [pc, #240]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f34:	681b      	ldr	r3, [r3, #0]
 8020f36:	4a3b      	ldr	r2, [pc, #236]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f38:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8020f3c:	6013      	str	r3, [r2, #0]
 8020f3e:	4b39      	ldr	r3, [pc, #228]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f40:	681b      	ldr	r3, [r3, #0]
 8020f42:	4a38      	ldr	r2, [pc, #224]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8020f48:	6013      	str	r3, [r2, #0]
 8020f4a:	e029      	b.n	8020fa0 <HAL_RCC_OscConfig+0x1e4>
 8020f4c:	687b      	ldr	r3, [r7, #4]
 8020f4e:	685b      	ldr	r3, [r3, #4]
 8020f50:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8020f54:	d112      	bne.n	8020f7c <HAL_RCC_OscConfig+0x1c0>
 8020f56:	4b33      	ldr	r3, [pc, #204]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f58:	681b      	ldr	r3, [r3, #0]
 8020f5a:	4a32      	ldr	r2, [pc, #200]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8020f60:	6013      	str	r3, [r2, #0]
 8020f62:	4b30      	ldr	r3, [pc, #192]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f64:	681b      	ldr	r3, [r3, #0]
 8020f66:	4a2f      	ldr	r2, [pc, #188]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020f6c:	6013      	str	r3, [r2, #0]
 8020f6e:	4b2d      	ldr	r3, [pc, #180]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f70:	681b      	ldr	r3, [r3, #0]
 8020f72:	4a2c      	ldr	r2, [pc, #176]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8020f78:	6013      	str	r3, [r2, #0]
 8020f7a:	e011      	b.n	8020fa0 <HAL_RCC_OscConfig+0x1e4>
 8020f7c:	4b29      	ldr	r3, [pc, #164]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f7e:	681b      	ldr	r3, [r3, #0]
 8020f80:	4a28      	ldr	r2, [pc, #160]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8020f86:	6013      	str	r3, [r2, #0]
 8020f88:	4b26      	ldr	r3, [pc, #152]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f8a:	681b      	ldr	r3, [r3, #0]
 8020f8c:	4a25      	ldr	r2, [pc, #148]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8020f92:	6013      	str	r3, [r2, #0]
 8020f94:	4b23      	ldr	r3, [pc, #140]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f96:	681b      	ldr	r3, [r3, #0]
 8020f98:	4a22      	ldr	r2, [pc, #136]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020f9a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8020f9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8020fa0:	687b      	ldr	r3, [r7, #4]
 8020fa2:	685b      	ldr	r3, [r3, #4]
 8020fa4:	2b00      	cmp	r3, #0
 8020fa6:	d013      	beq.n	8020fd0 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020fa8:	f7ff fbd8 	bl	802075c <HAL_GetTick>
 8020fac:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8020fae:	e008      	b.n	8020fc2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8020fb0:	f7ff fbd4 	bl	802075c <HAL_GetTick>
 8020fb4:	4602      	mov	r2, r0
 8020fb6:	697b      	ldr	r3, [r7, #20]
 8020fb8:	1ad3      	subs	r3, r2, r3
 8020fba:	2b64      	cmp	r3, #100	@ 0x64
 8020fbc:	d901      	bls.n	8020fc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8020fbe:	2303      	movs	r3, #3
 8020fc0:	e32e      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8020fc2:	4b18      	ldr	r3, [pc, #96]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020fc4:	681b      	ldr	r3, [r3, #0]
 8020fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8020fca:	2b00      	cmp	r3, #0
 8020fcc:	d0f0      	beq.n	8020fb0 <HAL_RCC_OscConfig+0x1f4>
 8020fce:	e012      	b.n	8020ff6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8020fd0:	f7ff fbc4 	bl	802075c <HAL_GetTick>
 8020fd4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8020fd6:	e008      	b.n	8020fea <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8020fd8:	f7ff fbc0 	bl	802075c <HAL_GetTick>
 8020fdc:	4602      	mov	r2, r0
 8020fde:	697b      	ldr	r3, [r7, #20]
 8020fe0:	1ad3      	subs	r3, r2, r3
 8020fe2:	2b64      	cmp	r3, #100	@ 0x64
 8020fe4:	d901      	bls.n	8020fea <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8020fe6:	2303      	movs	r3, #3
 8020fe8:	e31a      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8020fea:	4b0e      	ldr	r3, [pc, #56]	@ (8021024 <HAL_RCC_OscConfig+0x268>)
 8020fec:	681b      	ldr	r3, [r3, #0]
 8020fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8020ff2:	2b00      	cmp	r3, #0
 8020ff4:	d1f0      	bne.n	8020fd8 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8020ff6:	687b      	ldr	r3, [r7, #4]
 8020ff8:	681b      	ldr	r3, [r3, #0]
 8020ffa:	f003 0302 	and.w	r3, r3, #2
 8020ffe:	2b00      	cmp	r3, #0
 8021000:	f000 809a 	beq.w	8021138 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8021004:	69fb      	ldr	r3, [r7, #28]
 8021006:	2b00      	cmp	r3, #0
 8021008:	d005      	beq.n	8021016 <HAL_RCC_OscConfig+0x25a>
 802100a:	69fb      	ldr	r3, [r7, #28]
 802100c:	2b18      	cmp	r3, #24
 802100e:	d149      	bne.n	80210a4 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8021010:	69bb      	ldr	r3, [r7, #24]
 8021012:	2b01      	cmp	r3, #1
 8021014:	d146      	bne.n	80210a4 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8021016:	687b      	ldr	r3, [r7, #4]
 8021018:	68db      	ldr	r3, [r3, #12]
 802101a:	2b00      	cmp	r3, #0
 802101c:	d104      	bne.n	8021028 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 802101e:	2301      	movs	r3, #1
 8021020:	e2fe      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
 8021022:	bf00      	nop
 8021024:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8021028:	69fb      	ldr	r3, [r7, #28]
 802102a:	2b00      	cmp	r3, #0
 802102c:	d11c      	bne.n	8021068 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 802102e:	4b9a      	ldr	r3, [pc, #616]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021030:	681b      	ldr	r3, [r3, #0]
 8021032:	f003 0218 	and.w	r2, r3, #24
 8021036:	687b      	ldr	r3, [r7, #4]
 8021038:	691b      	ldr	r3, [r3, #16]
 802103a:	429a      	cmp	r2, r3
 802103c:	d014      	beq.n	8021068 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 802103e:	4b96      	ldr	r3, [pc, #600]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021040:	681b      	ldr	r3, [r3, #0]
 8021042:	f023 0218 	bic.w	r2, r3, #24
 8021046:	687b      	ldr	r3, [r7, #4]
 8021048:	691b      	ldr	r3, [r3, #16]
 802104a:	4993      	ldr	r1, [pc, #588]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802104c:	4313      	orrs	r3, r2
 802104e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8021050:	f000 fdd0 	bl	8021bf4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8021054:	4b91      	ldr	r3, [pc, #580]	@ (802129c <HAL_RCC_OscConfig+0x4e0>)
 8021056:	681b      	ldr	r3, [r3, #0]
 8021058:	4618      	mov	r0, r3
 802105a:	f7ff fb09 	bl	8020670 <HAL_InitTick>
 802105e:	4603      	mov	r3, r0
 8021060:	2b00      	cmp	r3, #0
 8021062:	d001      	beq.n	8021068 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8021064:	2301      	movs	r3, #1
 8021066:	e2db      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8021068:	f7ff fb78 	bl	802075c <HAL_GetTick>
 802106c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 802106e:	e008      	b.n	8021082 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8021070:	f7ff fb74 	bl	802075c <HAL_GetTick>
 8021074:	4602      	mov	r2, r0
 8021076:	697b      	ldr	r3, [r7, #20]
 8021078:	1ad3      	subs	r3, r2, r3
 802107a:	2b02      	cmp	r3, #2
 802107c:	d901      	bls.n	8021082 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 802107e:	2303      	movs	r3, #3
 8021080:	e2ce      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8021082:	4b85      	ldr	r3, [pc, #532]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021084:	681b      	ldr	r3, [r3, #0]
 8021086:	f003 0302 	and.w	r3, r3, #2
 802108a:	2b00      	cmp	r3, #0
 802108c:	d0f0      	beq.n	8021070 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 802108e:	4b82      	ldr	r3, [pc, #520]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021090:	691b      	ldr	r3, [r3, #16]
 8021092:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8021096:	687b      	ldr	r3, [r7, #4]
 8021098:	695b      	ldr	r3, [r3, #20]
 802109a:	041b      	lsls	r3, r3, #16
 802109c:	497e      	ldr	r1, [pc, #504]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802109e:	4313      	orrs	r3, r2
 80210a0:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80210a2:	e049      	b.n	8021138 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80210a4:	687b      	ldr	r3, [r7, #4]
 80210a6:	68db      	ldr	r3, [r3, #12]
 80210a8:	2b00      	cmp	r3, #0
 80210aa:	d02c      	beq.n	8021106 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80210ac:	4b7a      	ldr	r3, [pc, #488]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 80210ae:	681b      	ldr	r3, [r3, #0]
 80210b0:	f023 0218 	bic.w	r2, r3, #24
 80210b4:	687b      	ldr	r3, [r7, #4]
 80210b6:	691b      	ldr	r3, [r3, #16]
 80210b8:	4977      	ldr	r1, [pc, #476]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 80210ba:	4313      	orrs	r3, r2
 80210bc:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80210be:	4b76      	ldr	r3, [pc, #472]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 80210c0:	681b      	ldr	r3, [r3, #0]
 80210c2:	4a75      	ldr	r2, [pc, #468]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 80210c4:	f043 0301 	orr.w	r3, r3, #1
 80210c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80210ca:	f7ff fb47 	bl	802075c <HAL_GetTick>
 80210ce:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80210d0:	e008      	b.n	80210e4 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80210d2:	f7ff fb43 	bl	802075c <HAL_GetTick>
 80210d6:	4602      	mov	r2, r0
 80210d8:	697b      	ldr	r3, [r7, #20]
 80210da:	1ad3      	subs	r3, r2, r3
 80210dc:	2b02      	cmp	r3, #2
 80210de:	d901      	bls.n	80210e4 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80210e0:	2303      	movs	r3, #3
 80210e2:	e29d      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80210e4:	4b6c      	ldr	r3, [pc, #432]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 80210e6:	681b      	ldr	r3, [r3, #0]
 80210e8:	f003 0302 	and.w	r3, r3, #2
 80210ec:	2b00      	cmp	r3, #0
 80210ee:	d0f0      	beq.n	80210d2 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80210f0:	4b69      	ldr	r3, [pc, #420]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 80210f2:	691b      	ldr	r3, [r3, #16]
 80210f4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80210f8:	687b      	ldr	r3, [r7, #4]
 80210fa:	695b      	ldr	r3, [r3, #20]
 80210fc:	041b      	lsls	r3, r3, #16
 80210fe:	4966      	ldr	r1, [pc, #408]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021100:	4313      	orrs	r3, r2
 8021102:	610b      	str	r3, [r1, #16]
 8021104:	e018      	b.n	8021138 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8021106:	4b64      	ldr	r3, [pc, #400]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021108:	681b      	ldr	r3, [r3, #0]
 802110a:	4a63      	ldr	r2, [pc, #396]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802110c:	f023 0301 	bic.w	r3, r3, #1
 8021110:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8021112:	f7ff fb23 	bl	802075c <HAL_GetTick>
 8021116:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8021118:	e008      	b.n	802112c <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 802111a:	f7ff fb1f 	bl	802075c <HAL_GetTick>
 802111e:	4602      	mov	r2, r0
 8021120:	697b      	ldr	r3, [r7, #20]
 8021122:	1ad3      	subs	r3, r2, r3
 8021124:	2b02      	cmp	r3, #2
 8021126:	d901      	bls.n	802112c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8021128:	2303      	movs	r3, #3
 802112a:	e279      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 802112c:	4b5a      	ldr	r3, [pc, #360]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802112e:	681b      	ldr	r3, [r3, #0]
 8021130:	f003 0302 	and.w	r3, r3, #2
 8021134:	2b00      	cmp	r3, #0
 8021136:	d1f0      	bne.n	802111a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8021138:	687b      	ldr	r3, [r7, #4]
 802113a:	681b      	ldr	r3, [r3, #0]
 802113c:	f003 0308 	and.w	r3, r3, #8
 8021140:	2b00      	cmp	r3, #0
 8021142:	d03c      	beq.n	80211be <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8021144:	687b      	ldr	r3, [r7, #4]
 8021146:	699b      	ldr	r3, [r3, #24]
 8021148:	2b00      	cmp	r3, #0
 802114a:	d01c      	beq.n	8021186 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 802114c:	4b52      	ldr	r3, [pc, #328]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802114e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8021152:	4a51      	ldr	r2, [pc, #324]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021154:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8021158:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 802115c:	f7ff fafe 	bl	802075c <HAL_GetTick>
 8021160:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8021162:	e008      	b.n	8021176 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8021164:	f7ff fafa 	bl	802075c <HAL_GetTick>
 8021168:	4602      	mov	r2, r0
 802116a:	697b      	ldr	r3, [r7, #20]
 802116c:	1ad3      	subs	r3, r2, r3
 802116e:	2b02      	cmp	r3, #2
 8021170:	d901      	bls.n	8021176 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8021172:	2303      	movs	r3, #3
 8021174:	e254      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8021176:	4b48      	ldr	r3, [pc, #288]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021178:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802117c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8021180:	2b00      	cmp	r3, #0
 8021182:	d0ef      	beq.n	8021164 <HAL_RCC_OscConfig+0x3a8>
 8021184:	e01b      	b.n	80211be <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8021186:	4b44      	ldr	r3, [pc, #272]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021188:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802118c:	4a42      	ldr	r2, [pc, #264]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802118e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8021192:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8021196:	f7ff fae1 	bl	802075c <HAL_GetTick>
 802119a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 802119c:	e008      	b.n	80211b0 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 802119e:	f7ff fadd 	bl	802075c <HAL_GetTick>
 80211a2:	4602      	mov	r2, r0
 80211a4:	697b      	ldr	r3, [r7, #20]
 80211a6:	1ad3      	subs	r3, r2, r3
 80211a8:	2b02      	cmp	r3, #2
 80211aa:	d901      	bls.n	80211b0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80211ac:	2303      	movs	r3, #3
 80211ae:	e237      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80211b0:	4b39      	ldr	r3, [pc, #228]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 80211b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80211b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80211ba:	2b00      	cmp	r3, #0
 80211bc:	d1ef      	bne.n	802119e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80211be:	687b      	ldr	r3, [r7, #4]
 80211c0:	681b      	ldr	r3, [r3, #0]
 80211c2:	f003 0304 	and.w	r3, r3, #4
 80211c6:	2b00      	cmp	r3, #0
 80211c8:	f000 80d2 	beq.w	8021370 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80211cc:	4b34      	ldr	r3, [pc, #208]	@ (80212a0 <HAL_RCC_OscConfig+0x4e4>)
 80211ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80211d0:	f003 0301 	and.w	r3, r3, #1
 80211d4:	2b00      	cmp	r3, #0
 80211d6:	d118      	bne.n	802120a <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80211d8:	4b31      	ldr	r3, [pc, #196]	@ (80212a0 <HAL_RCC_OscConfig+0x4e4>)
 80211da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80211dc:	4a30      	ldr	r2, [pc, #192]	@ (80212a0 <HAL_RCC_OscConfig+0x4e4>)
 80211de:	f043 0301 	orr.w	r3, r3, #1
 80211e2:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80211e4:	f7ff faba 	bl	802075c <HAL_GetTick>
 80211e8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80211ea:	e008      	b.n	80211fe <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80211ec:	f7ff fab6 	bl	802075c <HAL_GetTick>
 80211f0:	4602      	mov	r2, r0
 80211f2:	697b      	ldr	r3, [r7, #20]
 80211f4:	1ad3      	subs	r3, r2, r3
 80211f6:	2b02      	cmp	r3, #2
 80211f8:	d901      	bls.n	80211fe <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80211fa:	2303      	movs	r3, #3
 80211fc:	e210      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80211fe:	4b28      	ldr	r3, [pc, #160]	@ (80212a0 <HAL_RCC_OscConfig+0x4e4>)
 8021200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8021202:	f003 0301 	and.w	r3, r3, #1
 8021206:	2b00      	cmp	r3, #0
 8021208:	d0f0      	beq.n	80211ec <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 802120a:	687b      	ldr	r3, [r7, #4]
 802120c:	689b      	ldr	r3, [r3, #8]
 802120e:	2b01      	cmp	r3, #1
 8021210:	d108      	bne.n	8021224 <HAL_RCC_OscConfig+0x468>
 8021212:	4b21      	ldr	r3, [pc, #132]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021214:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8021218:	4a1f      	ldr	r2, [pc, #124]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802121a:	f043 0301 	orr.w	r3, r3, #1
 802121e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8021222:	e074      	b.n	802130e <HAL_RCC_OscConfig+0x552>
 8021224:	687b      	ldr	r3, [r7, #4]
 8021226:	689b      	ldr	r3, [r3, #8]
 8021228:	2b00      	cmp	r3, #0
 802122a:	d118      	bne.n	802125e <HAL_RCC_OscConfig+0x4a2>
 802122c:	4b1a      	ldr	r3, [pc, #104]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802122e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8021232:	4a19      	ldr	r2, [pc, #100]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021234:	f023 0301 	bic.w	r3, r3, #1
 8021238:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 802123c:	4b16      	ldr	r3, [pc, #88]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802123e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8021242:	4a15      	ldr	r2, [pc, #84]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021244:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8021248:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 802124c:	4b12      	ldr	r3, [pc, #72]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802124e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8021252:	4a11      	ldr	r2, [pc, #68]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021254:	f023 0304 	bic.w	r3, r3, #4
 8021258:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 802125c:	e057      	b.n	802130e <HAL_RCC_OscConfig+0x552>
 802125e:	687b      	ldr	r3, [r7, #4]
 8021260:	689b      	ldr	r3, [r3, #8]
 8021262:	2b05      	cmp	r3, #5
 8021264:	d11e      	bne.n	80212a4 <HAL_RCC_OscConfig+0x4e8>
 8021266:	4b0c      	ldr	r3, [pc, #48]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021268:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802126c:	4a0a      	ldr	r2, [pc, #40]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802126e:	f043 0304 	orr.w	r3, r3, #4
 8021272:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8021276:	4b08      	ldr	r3, [pc, #32]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021278:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802127c:	4a06      	ldr	r2, [pc, #24]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802127e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8021282:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8021286:	4b04      	ldr	r3, [pc, #16]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 8021288:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802128c:	4a02      	ldr	r2, [pc, #8]	@ (8021298 <HAL_RCC_OscConfig+0x4dc>)
 802128e:	f043 0301 	orr.w	r3, r3, #1
 8021292:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8021296:	e03a      	b.n	802130e <HAL_RCC_OscConfig+0x552>
 8021298:	44020c00 	.word	0x44020c00
 802129c:	20000004 	.word	0x20000004
 80212a0:	44020800 	.word	0x44020800
 80212a4:	687b      	ldr	r3, [r7, #4]
 80212a6:	689b      	ldr	r3, [r3, #8]
 80212a8:	2b85      	cmp	r3, #133	@ 0x85
 80212aa:	d118      	bne.n	80212de <HAL_RCC_OscConfig+0x522>
 80212ac:	4ba2      	ldr	r3, [pc, #648]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80212b2:	4aa1      	ldr	r2, [pc, #644]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212b4:	f043 0304 	orr.w	r3, r3, #4
 80212b8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80212bc:	4b9e      	ldr	r3, [pc, #632]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80212c2:	4a9d      	ldr	r2, [pc, #628]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80212c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80212cc:	4b9a      	ldr	r3, [pc, #616]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80212d2:	4a99      	ldr	r2, [pc, #612]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212d4:	f043 0301 	orr.w	r3, r3, #1
 80212d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80212dc:	e017      	b.n	802130e <HAL_RCC_OscConfig+0x552>
 80212de:	4b96      	ldr	r3, [pc, #600]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80212e4:	4a94      	ldr	r2, [pc, #592]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212e6:	f023 0301 	bic.w	r3, r3, #1
 80212ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80212ee:	4b92      	ldr	r3, [pc, #584]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80212f4:	4a90      	ldr	r2, [pc, #576]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80212f6:	f023 0304 	bic.w	r3, r3, #4
 80212fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80212fe:	4b8e      	ldr	r3, [pc, #568]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021300:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8021304:	4a8c      	ldr	r2, [pc, #560]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021306:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 802130a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 802130e:	687b      	ldr	r3, [r7, #4]
 8021310:	689b      	ldr	r3, [r3, #8]
 8021312:	2b00      	cmp	r3, #0
 8021314:	d016      	beq.n	8021344 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8021316:	f7ff fa21 	bl	802075c <HAL_GetTick>
 802131a:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 802131c:	e00a      	b.n	8021334 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 802131e:	f7ff fa1d 	bl	802075c <HAL_GetTick>
 8021322:	4602      	mov	r2, r0
 8021324:	697b      	ldr	r3, [r7, #20]
 8021326:	1ad3      	subs	r3, r2, r3
 8021328:	f241 3288 	movw	r2, #5000	@ 0x1388
 802132c:	4293      	cmp	r3, r2
 802132e:	d901      	bls.n	8021334 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8021330:	2303      	movs	r3, #3
 8021332:	e175      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8021334:	4b80      	ldr	r3, [pc, #512]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021336:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802133a:	f003 0302 	and.w	r3, r3, #2
 802133e:	2b00      	cmp	r3, #0
 8021340:	d0ed      	beq.n	802131e <HAL_RCC_OscConfig+0x562>
 8021342:	e015      	b.n	8021370 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8021344:	f7ff fa0a 	bl	802075c <HAL_GetTick>
 8021348:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 802134a:	e00a      	b.n	8021362 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 802134c:	f7ff fa06 	bl	802075c <HAL_GetTick>
 8021350:	4602      	mov	r2, r0
 8021352:	697b      	ldr	r3, [r7, #20]
 8021354:	1ad3      	subs	r3, r2, r3
 8021356:	f241 3288 	movw	r2, #5000	@ 0x1388
 802135a:	4293      	cmp	r3, r2
 802135c:	d901      	bls.n	8021362 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 802135e:	2303      	movs	r3, #3
 8021360:	e15e      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8021362:	4b75      	ldr	r3, [pc, #468]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021364:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8021368:	f003 0302 	and.w	r3, r3, #2
 802136c:	2b00      	cmp	r3, #0
 802136e:	d1ed      	bne.n	802134c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8021370:	687b      	ldr	r3, [r7, #4]
 8021372:	681b      	ldr	r3, [r3, #0]
 8021374:	f003 0320 	and.w	r3, r3, #32
 8021378:	2b00      	cmp	r3, #0
 802137a:	d036      	beq.n	80213ea <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 802137c:	687b      	ldr	r3, [r7, #4]
 802137e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8021380:	2b00      	cmp	r3, #0
 8021382:	d019      	beq.n	80213b8 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8021384:	4b6c      	ldr	r3, [pc, #432]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021386:	681b      	ldr	r3, [r3, #0]
 8021388:	4a6b      	ldr	r2, [pc, #428]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 802138a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 802138e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8021390:	f7ff f9e4 	bl	802075c <HAL_GetTick>
 8021394:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8021396:	e008      	b.n	80213aa <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8021398:	f7ff f9e0 	bl	802075c <HAL_GetTick>
 802139c:	4602      	mov	r2, r0
 802139e:	697b      	ldr	r3, [r7, #20]
 80213a0:	1ad3      	subs	r3, r2, r3
 80213a2:	2b02      	cmp	r3, #2
 80213a4:	d901      	bls.n	80213aa <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80213a6:	2303      	movs	r3, #3
 80213a8:	e13a      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80213aa:	4b63      	ldr	r3, [pc, #396]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80213ac:	681b      	ldr	r3, [r3, #0]
 80213ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80213b2:	2b00      	cmp	r3, #0
 80213b4:	d0f0      	beq.n	8021398 <HAL_RCC_OscConfig+0x5dc>
 80213b6:	e018      	b.n	80213ea <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80213b8:	4b5f      	ldr	r3, [pc, #380]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80213ba:	681b      	ldr	r3, [r3, #0]
 80213bc:	4a5e      	ldr	r2, [pc, #376]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80213be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80213c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80213c4:	f7ff f9ca 	bl	802075c <HAL_GetTick>
 80213c8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80213ca:	e008      	b.n	80213de <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80213cc:	f7ff f9c6 	bl	802075c <HAL_GetTick>
 80213d0:	4602      	mov	r2, r0
 80213d2:	697b      	ldr	r3, [r7, #20]
 80213d4:	1ad3      	subs	r3, r2, r3
 80213d6:	2b02      	cmp	r3, #2
 80213d8:	d901      	bls.n	80213de <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80213da:	2303      	movs	r3, #3
 80213dc:	e120      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80213de:	4b56      	ldr	r3, [pc, #344]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80213e0:	681b      	ldr	r3, [r3, #0]
 80213e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80213e6:	2b00      	cmp	r3, #0
 80213e8:	d1f0      	bne.n	80213cc <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80213ea:	687b      	ldr	r3, [r7, #4]
 80213ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80213ee:	2b00      	cmp	r3, #0
 80213f0:	f000 8115 	beq.w	802161e <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80213f4:	69fb      	ldr	r3, [r7, #28]
 80213f6:	2b18      	cmp	r3, #24
 80213f8:	f000 80af 	beq.w	802155a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80213fc:	687b      	ldr	r3, [r7, #4]
 80213fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021400:	2b02      	cmp	r3, #2
 8021402:	f040 8086 	bne.w	8021512 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8021406:	4b4c      	ldr	r3, [pc, #304]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021408:	681b      	ldr	r3, [r3, #0]
 802140a:	4a4b      	ldr	r2, [pc, #300]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 802140c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8021410:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8021412:	f7ff f9a3 	bl	802075c <HAL_GetTick>
 8021416:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8021418:	e008      	b.n	802142c <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 802141a:	f7ff f99f 	bl	802075c <HAL_GetTick>
 802141e:	4602      	mov	r2, r0
 8021420:	697b      	ldr	r3, [r7, #20]
 8021422:	1ad3      	subs	r3, r2, r3
 8021424:	2b02      	cmp	r3, #2
 8021426:	d901      	bls.n	802142c <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8021428:	2303      	movs	r3, #3
 802142a:	e0f9      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 802142c:	4b42      	ldr	r3, [pc, #264]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 802142e:	681b      	ldr	r3, [r3, #0]
 8021430:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8021434:	2b00      	cmp	r3, #0
 8021436:	d1f0      	bne.n	802141a <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8021438:	4b3f      	ldr	r3, [pc, #252]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 802143a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802143c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8021440:	f023 0303 	bic.w	r3, r3, #3
 8021444:	687a      	ldr	r2, [r7, #4]
 8021446:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8021448:	687a      	ldr	r2, [r7, #4]
 802144a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 802144c:	0212      	lsls	r2, r2, #8
 802144e:	430a      	orrs	r2, r1
 8021450:	4939      	ldr	r1, [pc, #228]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021452:	4313      	orrs	r3, r2
 8021454:	628b      	str	r3, [r1, #40]	@ 0x28
 8021456:	687b      	ldr	r3, [r7, #4]
 8021458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802145a:	3b01      	subs	r3, #1
 802145c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8021460:	687b      	ldr	r3, [r7, #4]
 8021462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021464:	3b01      	subs	r3, #1
 8021466:	025b      	lsls	r3, r3, #9
 8021468:	b29b      	uxth	r3, r3
 802146a:	431a      	orrs	r2, r3
 802146c:	687b      	ldr	r3, [r7, #4]
 802146e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8021470:	3b01      	subs	r3, #1
 8021472:	041b      	lsls	r3, r3, #16
 8021474:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8021478:	431a      	orrs	r2, r3
 802147a:	687b      	ldr	r3, [r7, #4]
 802147c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802147e:	3b01      	subs	r3, #1
 8021480:	061b      	lsls	r3, r3, #24
 8021482:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8021486:	492c      	ldr	r1, [pc, #176]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021488:	4313      	orrs	r3, r2
 802148a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 802148c:	4b2a      	ldr	r3, [pc, #168]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 802148e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021490:	4a29      	ldr	r2, [pc, #164]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021492:	f023 0310 	bic.w	r3, r3, #16
 8021496:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8021498:	687b      	ldr	r3, [r7, #4]
 802149a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 802149c:	4a26      	ldr	r2, [pc, #152]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 802149e:	00db      	lsls	r3, r3, #3
 80214a0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80214a2:	4b25      	ldr	r3, [pc, #148]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80214a6:	4a24      	ldr	r2, [pc, #144]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214a8:	f043 0310 	orr.w	r3, r3, #16
 80214ac:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80214ae:	4b22      	ldr	r3, [pc, #136]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80214b2:	f023 020c 	bic.w	r2, r3, #12
 80214b6:	687b      	ldr	r3, [r7, #4]
 80214b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80214ba:	491f      	ldr	r1, [pc, #124]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214bc:	4313      	orrs	r3, r2
 80214be:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80214c0:	4b1d      	ldr	r3, [pc, #116]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80214c4:	f023 0220 	bic.w	r2, r3, #32
 80214c8:	687b      	ldr	r3, [r7, #4]
 80214ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80214cc:	491a      	ldr	r1, [pc, #104]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214ce:	4313      	orrs	r3, r2
 80214d0:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80214d2:	4b19      	ldr	r3, [pc, #100]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80214d6:	4a18      	ldr	r2, [pc, #96]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80214dc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80214de:	4b16      	ldr	r3, [pc, #88]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214e0:	681b      	ldr	r3, [r3, #0]
 80214e2:	4a15      	ldr	r2, [pc, #84]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 80214e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80214e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80214ea:	f7ff f937 	bl	802075c <HAL_GetTick>
 80214ee:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80214f0:	e008      	b.n	8021504 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80214f2:	f7ff f933 	bl	802075c <HAL_GetTick>
 80214f6:	4602      	mov	r2, r0
 80214f8:	697b      	ldr	r3, [r7, #20]
 80214fa:	1ad3      	subs	r3, r2, r3
 80214fc:	2b02      	cmp	r3, #2
 80214fe:	d901      	bls.n	8021504 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8021500:	2303      	movs	r3, #3
 8021502:	e08d      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8021504:	4b0c      	ldr	r3, [pc, #48]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021506:	681b      	ldr	r3, [r3, #0]
 8021508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802150c:	2b00      	cmp	r3, #0
 802150e:	d0f0      	beq.n	80214f2 <HAL_RCC_OscConfig+0x736>
 8021510:	e085      	b.n	802161e <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8021512:	4b09      	ldr	r3, [pc, #36]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021514:	681b      	ldr	r3, [r3, #0]
 8021516:	4a08      	ldr	r2, [pc, #32]	@ (8021538 <HAL_RCC_OscConfig+0x77c>)
 8021518:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 802151c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 802151e:	f7ff f91d 	bl	802075c <HAL_GetTick>
 8021522:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8021524:	e00a      	b.n	802153c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8021526:	f7ff f919 	bl	802075c <HAL_GetTick>
 802152a:	4602      	mov	r2, r0
 802152c:	697b      	ldr	r3, [r7, #20]
 802152e:	1ad3      	subs	r3, r2, r3
 8021530:	2b02      	cmp	r3, #2
 8021532:	d903      	bls.n	802153c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8021534:	2303      	movs	r3, #3
 8021536:	e073      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
 8021538:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 802153c:	4b3a      	ldr	r3, [pc, #232]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 802153e:	681b      	ldr	r3, [r3, #0]
 8021540:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8021544:	2b00      	cmp	r3, #0
 8021546:	d1ee      	bne.n	8021526 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8021548:	4b37      	ldr	r3, [pc, #220]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 802154a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802154c:	4a36      	ldr	r2, [pc, #216]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 802154e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8021552:	f023 0303 	bic.w	r3, r3, #3
 8021556:	6293      	str	r3, [r2, #40]	@ 0x28
 8021558:	e061      	b.n	802161e <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 802155a:	4b33      	ldr	r3, [pc, #204]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 802155c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802155e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8021560:	4b31      	ldr	r3, [pc, #196]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 8021562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021564:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8021566:	687b      	ldr	r3, [r7, #4]
 8021568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802156a:	2b01      	cmp	r3, #1
 802156c:	d031      	beq.n	80215d2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 802156e:	693b      	ldr	r3, [r7, #16]
 8021570:	f003 0203 	and.w	r2, r3, #3
 8021574:	687b      	ldr	r3, [r7, #4]
 8021576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8021578:	429a      	cmp	r2, r3
 802157a:	d12a      	bne.n	80215d2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 802157c:	693b      	ldr	r3, [r7, #16]
 802157e:	0a1b      	lsrs	r3, r3, #8
 8021580:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8021584:	687b      	ldr	r3, [r7, #4]
 8021586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8021588:	429a      	cmp	r2, r3
 802158a:	d122      	bne.n	80215d2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 802158c:	68fb      	ldr	r3, [r7, #12]
 802158e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8021592:	687b      	ldr	r3, [r7, #4]
 8021594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021596:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8021598:	429a      	cmp	r2, r3
 802159a:	d11a      	bne.n	80215d2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 802159c:	68fb      	ldr	r3, [r7, #12]
 802159e:	0a5b      	lsrs	r3, r3, #9
 80215a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80215a4:	687b      	ldr	r3, [r7, #4]
 80215a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80215a8:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80215aa:	429a      	cmp	r2, r3
 80215ac:	d111      	bne.n	80215d2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80215ae:	68fb      	ldr	r3, [r7, #12]
 80215b0:	0c1b      	lsrs	r3, r3, #16
 80215b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80215b6:	687b      	ldr	r3, [r7, #4]
 80215b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80215ba:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80215bc:	429a      	cmp	r2, r3
 80215be:	d108      	bne.n	80215d2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80215c0:	68fb      	ldr	r3, [r7, #12]
 80215c2:	0e1b      	lsrs	r3, r3, #24
 80215c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80215c8:	687b      	ldr	r3, [r7, #4]
 80215ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80215cc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80215ce:	429a      	cmp	r2, r3
 80215d0:	d001      	beq.n	80215d6 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80215d2:	2301      	movs	r3, #1
 80215d4:	e024      	b.n	8021620 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80215d6:	4b14      	ldr	r3, [pc, #80]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 80215d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80215da:	08db      	lsrs	r3, r3, #3
 80215dc:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80215e0:	687b      	ldr	r3, [r7, #4]
 80215e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80215e4:	429a      	cmp	r2, r3
 80215e6:	d01a      	beq.n	802161e <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80215e8:	4b0f      	ldr	r3, [pc, #60]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 80215ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80215ec:	4a0e      	ldr	r2, [pc, #56]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 80215ee:	f023 0310 	bic.w	r3, r3, #16
 80215f2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80215f4:	f7ff f8b2 	bl	802075c <HAL_GetTick>
 80215f8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80215fa:	bf00      	nop
 80215fc:	f7ff f8ae 	bl	802075c <HAL_GetTick>
 8021600:	4602      	mov	r2, r0
 8021602:	697b      	ldr	r3, [r7, #20]
 8021604:	4293      	cmp	r3, r2
 8021606:	d0f9      	beq.n	80215fc <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8021608:	687b      	ldr	r3, [r7, #4]
 802160a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 802160c:	4a06      	ldr	r2, [pc, #24]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 802160e:	00db      	lsls	r3, r3, #3
 8021610:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8021612:	4b05      	ldr	r3, [pc, #20]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 8021614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021616:	4a04      	ldr	r2, [pc, #16]	@ (8021628 <HAL_RCC_OscConfig+0x86c>)
 8021618:	f043 0310 	orr.w	r3, r3, #16
 802161c:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 802161e:	2300      	movs	r3, #0
}
 8021620:	4618      	mov	r0, r3
 8021622:	3720      	adds	r7, #32
 8021624:	46bd      	mov	sp, r7
 8021626:	bd80      	pop	{r7, pc}
 8021628:	44020c00 	.word	0x44020c00

0802162c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 802162c:	b580      	push	{r7, lr}
 802162e:	b084      	sub	sp, #16
 8021630:	af00      	add	r7, sp, #0
 8021632:	6078      	str	r0, [r7, #4]
 8021634:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8021636:	687b      	ldr	r3, [r7, #4]
 8021638:	2b00      	cmp	r3, #0
 802163a:	d101      	bne.n	8021640 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 802163c:	2301      	movs	r3, #1
 802163e:	e19e      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8021640:	4b83      	ldr	r3, [pc, #524]	@ (8021850 <HAL_RCC_ClockConfig+0x224>)
 8021642:	681b      	ldr	r3, [r3, #0]
 8021644:	f003 030f 	and.w	r3, r3, #15
 8021648:	683a      	ldr	r2, [r7, #0]
 802164a:	429a      	cmp	r2, r3
 802164c:	d910      	bls.n	8021670 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802164e:	4b80      	ldr	r3, [pc, #512]	@ (8021850 <HAL_RCC_ClockConfig+0x224>)
 8021650:	681b      	ldr	r3, [r3, #0]
 8021652:	f023 020f 	bic.w	r2, r3, #15
 8021656:	497e      	ldr	r1, [pc, #504]	@ (8021850 <HAL_RCC_ClockConfig+0x224>)
 8021658:	683b      	ldr	r3, [r7, #0]
 802165a:	4313      	orrs	r3, r2
 802165c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 802165e:	4b7c      	ldr	r3, [pc, #496]	@ (8021850 <HAL_RCC_ClockConfig+0x224>)
 8021660:	681b      	ldr	r3, [r3, #0]
 8021662:	f003 030f 	and.w	r3, r3, #15
 8021666:	683a      	ldr	r2, [r7, #0]
 8021668:	429a      	cmp	r2, r3
 802166a:	d001      	beq.n	8021670 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 802166c:	2301      	movs	r3, #1
 802166e:	e186      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8021670:	687b      	ldr	r3, [r7, #4]
 8021672:	681b      	ldr	r3, [r3, #0]
 8021674:	f003 0310 	and.w	r3, r3, #16
 8021678:	2b00      	cmp	r3, #0
 802167a:	d012      	beq.n	80216a2 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 802167c:	687b      	ldr	r3, [r7, #4]
 802167e:	695a      	ldr	r2, [r3, #20]
 8021680:	4b74      	ldr	r3, [pc, #464]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 8021682:	6a1b      	ldr	r3, [r3, #32]
 8021684:	0a1b      	lsrs	r3, r3, #8
 8021686:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802168a:	429a      	cmp	r2, r3
 802168c:	d909      	bls.n	80216a2 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 802168e:	4b71      	ldr	r3, [pc, #452]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 8021690:	6a1b      	ldr	r3, [r3, #32]
 8021692:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8021696:	687b      	ldr	r3, [r7, #4]
 8021698:	695b      	ldr	r3, [r3, #20]
 802169a:	021b      	lsls	r3, r3, #8
 802169c:	496d      	ldr	r1, [pc, #436]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 802169e:	4313      	orrs	r3, r2
 80216a0:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80216a2:	687b      	ldr	r3, [r7, #4]
 80216a4:	681b      	ldr	r3, [r3, #0]
 80216a6:	f003 0308 	and.w	r3, r3, #8
 80216aa:	2b00      	cmp	r3, #0
 80216ac:	d012      	beq.n	80216d4 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80216ae:	687b      	ldr	r3, [r7, #4]
 80216b0:	691a      	ldr	r2, [r3, #16]
 80216b2:	4b68      	ldr	r3, [pc, #416]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 80216b4:	6a1b      	ldr	r3, [r3, #32]
 80216b6:	091b      	lsrs	r3, r3, #4
 80216b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80216bc:	429a      	cmp	r2, r3
 80216be:	d909      	bls.n	80216d4 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80216c0:	4b64      	ldr	r3, [pc, #400]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 80216c2:	6a1b      	ldr	r3, [r3, #32]
 80216c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80216c8:	687b      	ldr	r3, [r7, #4]
 80216ca:	691b      	ldr	r3, [r3, #16]
 80216cc:	011b      	lsls	r3, r3, #4
 80216ce:	4961      	ldr	r1, [pc, #388]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 80216d0:	4313      	orrs	r3, r2
 80216d2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80216d4:	687b      	ldr	r3, [r7, #4]
 80216d6:	681b      	ldr	r3, [r3, #0]
 80216d8:	f003 0304 	and.w	r3, r3, #4
 80216dc:	2b00      	cmp	r3, #0
 80216de:	d010      	beq.n	8021702 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80216e0:	687b      	ldr	r3, [r7, #4]
 80216e2:	68da      	ldr	r2, [r3, #12]
 80216e4:	4b5b      	ldr	r3, [pc, #364]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 80216e6:	6a1b      	ldr	r3, [r3, #32]
 80216e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80216ec:	429a      	cmp	r2, r3
 80216ee:	d908      	bls.n	8021702 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80216f0:	4b58      	ldr	r3, [pc, #352]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 80216f2:	6a1b      	ldr	r3, [r3, #32]
 80216f4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80216f8:	687b      	ldr	r3, [r7, #4]
 80216fa:	68db      	ldr	r3, [r3, #12]
 80216fc:	4955      	ldr	r1, [pc, #340]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 80216fe:	4313      	orrs	r3, r2
 8021700:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8021702:	687b      	ldr	r3, [r7, #4]
 8021704:	681b      	ldr	r3, [r3, #0]
 8021706:	f003 0302 	and.w	r3, r3, #2
 802170a:	2b00      	cmp	r3, #0
 802170c:	d010      	beq.n	8021730 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 802170e:	687b      	ldr	r3, [r7, #4]
 8021710:	689a      	ldr	r2, [r3, #8]
 8021712:	4b50      	ldr	r3, [pc, #320]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 8021714:	6a1b      	ldr	r3, [r3, #32]
 8021716:	f003 030f 	and.w	r3, r3, #15
 802171a:	429a      	cmp	r2, r3
 802171c:	d908      	bls.n	8021730 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 802171e:	4b4d      	ldr	r3, [pc, #308]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 8021720:	6a1b      	ldr	r3, [r3, #32]
 8021722:	f023 020f 	bic.w	r2, r3, #15
 8021726:	687b      	ldr	r3, [r7, #4]
 8021728:	689b      	ldr	r3, [r3, #8]
 802172a:	494a      	ldr	r1, [pc, #296]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 802172c:	4313      	orrs	r3, r2
 802172e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8021730:	687b      	ldr	r3, [r7, #4]
 8021732:	681b      	ldr	r3, [r3, #0]
 8021734:	f003 0301 	and.w	r3, r3, #1
 8021738:	2b00      	cmp	r3, #0
 802173a:	f000 8093 	beq.w	8021864 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 802173e:	687b      	ldr	r3, [r7, #4]
 8021740:	685b      	ldr	r3, [r3, #4]
 8021742:	2b03      	cmp	r3, #3
 8021744:	d107      	bne.n	8021756 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8021746:	4b43      	ldr	r3, [pc, #268]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 8021748:	681b      	ldr	r3, [r3, #0]
 802174a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802174e:	2b00      	cmp	r3, #0
 8021750:	d121      	bne.n	8021796 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8021752:	2301      	movs	r3, #1
 8021754:	e113      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8021756:	687b      	ldr	r3, [r7, #4]
 8021758:	685b      	ldr	r3, [r3, #4]
 802175a:	2b02      	cmp	r3, #2
 802175c:	d107      	bne.n	802176e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 802175e:	4b3d      	ldr	r3, [pc, #244]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 8021760:	681b      	ldr	r3, [r3, #0]
 8021762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8021766:	2b00      	cmp	r3, #0
 8021768:	d115      	bne.n	8021796 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 802176a:	2301      	movs	r3, #1
 802176c:	e107      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 802176e:	687b      	ldr	r3, [r7, #4]
 8021770:	685b      	ldr	r3, [r3, #4]
 8021772:	2b01      	cmp	r3, #1
 8021774:	d107      	bne.n	8021786 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8021776:	4b37      	ldr	r3, [pc, #220]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 8021778:	681b      	ldr	r3, [r3, #0]
 802177a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802177e:	2b00      	cmp	r3, #0
 8021780:	d109      	bne.n	8021796 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8021782:	2301      	movs	r3, #1
 8021784:	e0fb      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8021786:	4b33      	ldr	r3, [pc, #204]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 8021788:	681b      	ldr	r3, [r3, #0]
 802178a:	f003 0302 	and.w	r3, r3, #2
 802178e:	2b00      	cmp	r3, #0
 8021790:	d101      	bne.n	8021796 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8021792:	2301      	movs	r3, #1
 8021794:	e0f3      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8021796:	4b2f      	ldr	r3, [pc, #188]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 8021798:	69db      	ldr	r3, [r3, #28]
 802179a:	f023 0203 	bic.w	r2, r3, #3
 802179e:	687b      	ldr	r3, [r7, #4]
 80217a0:	685b      	ldr	r3, [r3, #4]
 80217a2:	492c      	ldr	r1, [pc, #176]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 80217a4:	4313      	orrs	r3, r2
 80217a6:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80217a8:	f7fe ffd8 	bl	802075c <HAL_GetTick>
 80217ac:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80217ae:	687b      	ldr	r3, [r7, #4]
 80217b0:	685b      	ldr	r3, [r3, #4]
 80217b2:	2b03      	cmp	r3, #3
 80217b4:	d112      	bne.n	80217dc <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80217b6:	e00a      	b.n	80217ce <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80217b8:	f7fe ffd0 	bl	802075c <HAL_GetTick>
 80217bc:	4602      	mov	r2, r0
 80217be:	68fb      	ldr	r3, [r7, #12]
 80217c0:	1ad3      	subs	r3, r2, r3
 80217c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80217c6:	4293      	cmp	r3, r2
 80217c8:	d901      	bls.n	80217ce <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80217ca:	2303      	movs	r3, #3
 80217cc:	e0d7      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80217ce:	4b21      	ldr	r3, [pc, #132]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 80217d0:	69db      	ldr	r3, [r3, #28]
 80217d2:	f003 0318 	and.w	r3, r3, #24
 80217d6:	2b18      	cmp	r3, #24
 80217d8:	d1ee      	bne.n	80217b8 <HAL_RCC_ClockConfig+0x18c>
 80217da:	e043      	b.n	8021864 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80217dc:	687b      	ldr	r3, [r7, #4]
 80217de:	685b      	ldr	r3, [r3, #4]
 80217e0:	2b02      	cmp	r3, #2
 80217e2:	d112      	bne.n	802180a <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80217e4:	e00a      	b.n	80217fc <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80217e6:	f7fe ffb9 	bl	802075c <HAL_GetTick>
 80217ea:	4602      	mov	r2, r0
 80217ec:	68fb      	ldr	r3, [r7, #12]
 80217ee:	1ad3      	subs	r3, r2, r3
 80217f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80217f4:	4293      	cmp	r3, r2
 80217f6:	d901      	bls.n	80217fc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80217f8:	2303      	movs	r3, #3
 80217fa:	e0c0      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80217fc:	4b15      	ldr	r3, [pc, #84]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 80217fe:	69db      	ldr	r3, [r3, #28]
 8021800:	f003 0318 	and.w	r3, r3, #24
 8021804:	2b10      	cmp	r3, #16
 8021806:	d1ee      	bne.n	80217e6 <HAL_RCC_ClockConfig+0x1ba>
 8021808:	e02c      	b.n	8021864 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 802180a:	687b      	ldr	r3, [r7, #4]
 802180c:	685b      	ldr	r3, [r3, #4]
 802180e:	2b01      	cmp	r3, #1
 8021810:	d122      	bne.n	8021858 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8021812:	e00a      	b.n	802182a <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8021814:	f7fe ffa2 	bl	802075c <HAL_GetTick>
 8021818:	4602      	mov	r2, r0
 802181a:	68fb      	ldr	r3, [r7, #12]
 802181c:	1ad3      	subs	r3, r2, r3
 802181e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8021822:	4293      	cmp	r3, r2
 8021824:	d901      	bls.n	802182a <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8021826:	2303      	movs	r3, #3
 8021828:	e0a9      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 802182a:	4b0a      	ldr	r3, [pc, #40]	@ (8021854 <HAL_RCC_ClockConfig+0x228>)
 802182c:	69db      	ldr	r3, [r3, #28]
 802182e:	f003 0318 	and.w	r3, r3, #24
 8021832:	2b08      	cmp	r3, #8
 8021834:	d1ee      	bne.n	8021814 <HAL_RCC_ClockConfig+0x1e8>
 8021836:	e015      	b.n	8021864 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8021838:	f7fe ff90 	bl	802075c <HAL_GetTick>
 802183c:	4602      	mov	r2, r0
 802183e:	68fb      	ldr	r3, [r7, #12]
 8021840:	1ad3      	subs	r3, r2, r3
 8021842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8021846:	4293      	cmp	r3, r2
 8021848:	d906      	bls.n	8021858 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 802184a:	2303      	movs	r3, #3
 802184c:	e097      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
 802184e:	bf00      	nop
 8021850:	40022000 	.word	0x40022000
 8021854:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8021858:	4b4b      	ldr	r3, [pc, #300]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 802185a:	69db      	ldr	r3, [r3, #28]
 802185c:	f003 0318 	and.w	r3, r3, #24
 8021860:	2b00      	cmp	r3, #0
 8021862:	d1e9      	bne.n	8021838 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8021864:	687b      	ldr	r3, [r7, #4]
 8021866:	681b      	ldr	r3, [r3, #0]
 8021868:	f003 0302 	and.w	r3, r3, #2
 802186c:	2b00      	cmp	r3, #0
 802186e:	d010      	beq.n	8021892 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8021870:	687b      	ldr	r3, [r7, #4]
 8021872:	689a      	ldr	r2, [r3, #8]
 8021874:	4b44      	ldr	r3, [pc, #272]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 8021876:	6a1b      	ldr	r3, [r3, #32]
 8021878:	f003 030f 	and.w	r3, r3, #15
 802187c:	429a      	cmp	r2, r3
 802187e:	d208      	bcs.n	8021892 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8021880:	4b41      	ldr	r3, [pc, #260]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 8021882:	6a1b      	ldr	r3, [r3, #32]
 8021884:	f023 020f 	bic.w	r2, r3, #15
 8021888:	687b      	ldr	r3, [r7, #4]
 802188a:	689b      	ldr	r3, [r3, #8]
 802188c:	493e      	ldr	r1, [pc, #248]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 802188e:	4313      	orrs	r3, r2
 8021890:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8021892:	4b3e      	ldr	r3, [pc, #248]	@ (802198c <HAL_RCC_ClockConfig+0x360>)
 8021894:	681b      	ldr	r3, [r3, #0]
 8021896:	f003 030f 	and.w	r3, r3, #15
 802189a:	683a      	ldr	r2, [r7, #0]
 802189c:	429a      	cmp	r2, r3
 802189e:	d210      	bcs.n	80218c2 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80218a0:	4b3a      	ldr	r3, [pc, #232]	@ (802198c <HAL_RCC_ClockConfig+0x360>)
 80218a2:	681b      	ldr	r3, [r3, #0]
 80218a4:	f023 020f 	bic.w	r2, r3, #15
 80218a8:	4938      	ldr	r1, [pc, #224]	@ (802198c <HAL_RCC_ClockConfig+0x360>)
 80218aa:	683b      	ldr	r3, [r7, #0]
 80218ac:	4313      	orrs	r3, r2
 80218ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80218b0:	4b36      	ldr	r3, [pc, #216]	@ (802198c <HAL_RCC_ClockConfig+0x360>)
 80218b2:	681b      	ldr	r3, [r3, #0]
 80218b4:	f003 030f 	and.w	r3, r3, #15
 80218b8:	683a      	ldr	r2, [r7, #0]
 80218ba:	429a      	cmp	r2, r3
 80218bc:	d001      	beq.n	80218c2 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80218be:	2301      	movs	r3, #1
 80218c0:	e05d      	b.n	802197e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80218c2:	687b      	ldr	r3, [r7, #4]
 80218c4:	681b      	ldr	r3, [r3, #0]
 80218c6:	f003 0304 	and.w	r3, r3, #4
 80218ca:	2b00      	cmp	r3, #0
 80218cc:	d010      	beq.n	80218f0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80218ce:	687b      	ldr	r3, [r7, #4]
 80218d0:	68da      	ldr	r2, [r3, #12]
 80218d2:	4b2d      	ldr	r3, [pc, #180]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 80218d4:	6a1b      	ldr	r3, [r3, #32]
 80218d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80218da:	429a      	cmp	r2, r3
 80218dc:	d208      	bcs.n	80218f0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80218de:	4b2a      	ldr	r3, [pc, #168]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 80218e0:	6a1b      	ldr	r3, [r3, #32]
 80218e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80218e6:	687b      	ldr	r3, [r7, #4]
 80218e8:	68db      	ldr	r3, [r3, #12]
 80218ea:	4927      	ldr	r1, [pc, #156]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 80218ec:	4313      	orrs	r3, r2
 80218ee:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80218f0:	687b      	ldr	r3, [r7, #4]
 80218f2:	681b      	ldr	r3, [r3, #0]
 80218f4:	f003 0308 	and.w	r3, r3, #8
 80218f8:	2b00      	cmp	r3, #0
 80218fa:	d012      	beq.n	8021922 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80218fc:	687b      	ldr	r3, [r7, #4]
 80218fe:	691a      	ldr	r2, [r3, #16]
 8021900:	4b21      	ldr	r3, [pc, #132]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 8021902:	6a1b      	ldr	r3, [r3, #32]
 8021904:	091b      	lsrs	r3, r3, #4
 8021906:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802190a:	429a      	cmp	r2, r3
 802190c:	d209      	bcs.n	8021922 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 802190e:	4b1e      	ldr	r3, [pc, #120]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 8021910:	6a1b      	ldr	r3, [r3, #32]
 8021912:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8021916:	687b      	ldr	r3, [r7, #4]
 8021918:	691b      	ldr	r3, [r3, #16]
 802191a:	011b      	lsls	r3, r3, #4
 802191c:	491a      	ldr	r1, [pc, #104]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 802191e:	4313      	orrs	r3, r2
 8021920:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8021922:	687b      	ldr	r3, [r7, #4]
 8021924:	681b      	ldr	r3, [r3, #0]
 8021926:	f003 0310 	and.w	r3, r3, #16
 802192a:	2b00      	cmp	r3, #0
 802192c:	d012      	beq.n	8021954 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 802192e:	687b      	ldr	r3, [r7, #4]
 8021930:	695a      	ldr	r2, [r3, #20]
 8021932:	4b15      	ldr	r3, [pc, #84]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 8021934:	6a1b      	ldr	r3, [r3, #32]
 8021936:	0a1b      	lsrs	r3, r3, #8
 8021938:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802193c:	429a      	cmp	r2, r3
 802193e:	d209      	bcs.n	8021954 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8021940:	4b11      	ldr	r3, [pc, #68]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 8021942:	6a1b      	ldr	r3, [r3, #32]
 8021944:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8021948:	687b      	ldr	r3, [r7, #4]
 802194a:	695b      	ldr	r3, [r3, #20]
 802194c:	021b      	lsls	r3, r3, #8
 802194e:	490e      	ldr	r1, [pc, #56]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 8021950:	4313      	orrs	r3, r2
 8021952:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8021954:	f000 f822 	bl	802199c <HAL_RCC_GetSysClockFreq>
 8021958:	4602      	mov	r2, r0
 802195a:	4b0b      	ldr	r3, [pc, #44]	@ (8021988 <HAL_RCC_ClockConfig+0x35c>)
 802195c:	6a1b      	ldr	r3, [r3, #32]
 802195e:	f003 030f 	and.w	r3, r3, #15
 8021962:	490b      	ldr	r1, [pc, #44]	@ (8021990 <HAL_RCC_ClockConfig+0x364>)
 8021964:	5ccb      	ldrb	r3, [r1, r3]
 8021966:	fa22 f303 	lsr.w	r3, r2, r3
 802196a:	4a0a      	ldr	r2, [pc, #40]	@ (8021994 <HAL_RCC_ClockConfig+0x368>)
 802196c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 802196e:	4b0a      	ldr	r3, [pc, #40]	@ (8021998 <HAL_RCC_ClockConfig+0x36c>)
 8021970:	681b      	ldr	r3, [r3, #0]
 8021972:	4618      	mov	r0, r3
 8021974:	f7fe fe7c 	bl	8020670 <HAL_InitTick>
 8021978:	4603      	mov	r3, r0
 802197a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 802197c:	7afb      	ldrb	r3, [r7, #11]
}
 802197e:	4618      	mov	r0, r3
 8021980:	3710      	adds	r7, #16
 8021982:	46bd      	mov	sp, r7
 8021984:	bd80      	pop	{r7, pc}
 8021986:	bf00      	nop
 8021988:	44020c00 	.word	0x44020c00
 802198c:	40022000 	.word	0x40022000
 8021990:	08024070 	.word	0x08024070
 8021994:	20000000 	.word	0x20000000
 8021998:	20000004 	.word	0x20000004

0802199c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 802199c:	b480      	push	{r7}
 802199e:	b089      	sub	sp, #36	@ 0x24
 80219a0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80219a2:	4b8c      	ldr	r3, [pc, #560]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 80219a4:	69db      	ldr	r3, [r3, #28]
 80219a6:	f003 0318 	and.w	r3, r3, #24
 80219aa:	2b08      	cmp	r3, #8
 80219ac:	d102      	bne.n	80219b4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80219ae:	4b8a      	ldr	r3, [pc, #552]	@ (8021bd8 <HAL_RCC_GetSysClockFreq+0x23c>)
 80219b0:	61fb      	str	r3, [r7, #28]
 80219b2:	e107      	b.n	8021bc4 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80219b4:	4b87      	ldr	r3, [pc, #540]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 80219b6:	69db      	ldr	r3, [r3, #28]
 80219b8:	f003 0318 	and.w	r3, r3, #24
 80219bc:	2b00      	cmp	r3, #0
 80219be:	d112      	bne.n	80219e6 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80219c0:	4b84      	ldr	r3, [pc, #528]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 80219c2:	681b      	ldr	r3, [r3, #0]
 80219c4:	f003 0320 	and.w	r3, r3, #32
 80219c8:	2b00      	cmp	r3, #0
 80219ca:	d009      	beq.n	80219e0 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80219cc:	4b81      	ldr	r3, [pc, #516]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 80219ce:	681b      	ldr	r3, [r3, #0]
 80219d0:	08db      	lsrs	r3, r3, #3
 80219d2:	f003 0303 	and.w	r3, r3, #3
 80219d6:	4a81      	ldr	r2, [pc, #516]	@ (8021bdc <HAL_RCC_GetSysClockFreq+0x240>)
 80219d8:	fa22 f303 	lsr.w	r3, r2, r3
 80219dc:	61fb      	str	r3, [r7, #28]
 80219de:	e0f1      	b.n	8021bc4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80219e0:	4b7e      	ldr	r3, [pc, #504]	@ (8021bdc <HAL_RCC_GetSysClockFreq+0x240>)
 80219e2:	61fb      	str	r3, [r7, #28]
 80219e4:	e0ee      	b.n	8021bc4 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80219e6:	4b7b      	ldr	r3, [pc, #492]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 80219e8:	69db      	ldr	r3, [r3, #28]
 80219ea:	f003 0318 	and.w	r3, r3, #24
 80219ee:	2b10      	cmp	r3, #16
 80219f0:	d102      	bne.n	80219f8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80219f2:	4b7b      	ldr	r3, [pc, #492]	@ (8021be0 <HAL_RCC_GetSysClockFreq+0x244>)
 80219f4:	61fb      	str	r3, [r7, #28]
 80219f6:	e0e5      	b.n	8021bc4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80219f8:	4b76      	ldr	r3, [pc, #472]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 80219fa:	69db      	ldr	r3, [r3, #28]
 80219fc:	f003 0318 	and.w	r3, r3, #24
 8021a00:	2b18      	cmp	r3, #24
 8021a02:	f040 80dd 	bne.w	8021bc0 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8021a06:	4b73      	ldr	r3, [pc, #460]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021a0a:	f003 0303 	and.w	r3, r3, #3
 8021a0e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8021a10:	4b70      	ldr	r3, [pc, #448]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021a14:	0a1b      	lsrs	r3, r3, #8
 8021a16:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8021a1a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8021a1c:	4b6d      	ldr	r3, [pc, #436]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021a20:	091b      	lsrs	r3, r3, #4
 8021a22:	f003 0301 	and.w	r3, r3, #1
 8021a26:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8021a28:	4b6a      	ldr	r3, [pc, #424]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8021a2c:	08db      	lsrs	r3, r3, #3
 8021a2e:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8021a32:	68fa      	ldr	r2, [r7, #12]
 8021a34:	fb02 f303 	mul.w	r3, r2, r3
 8021a38:	ee07 3a90 	vmov	s15, r3
 8021a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021a40:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8021a44:	693b      	ldr	r3, [r7, #16]
 8021a46:	2b00      	cmp	r3, #0
 8021a48:	f000 80b7 	beq.w	8021bba <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8021a4c:	697b      	ldr	r3, [r7, #20]
 8021a4e:	2b01      	cmp	r3, #1
 8021a50:	d003      	beq.n	8021a5a <HAL_RCC_GetSysClockFreq+0xbe>
 8021a52:	697b      	ldr	r3, [r7, #20]
 8021a54:	2b03      	cmp	r3, #3
 8021a56:	d056      	beq.n	8021b06 <HAL_RCC_GetSysClockFreq+0x16a>
 8021a58:	e077      	b.n	8021b4a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8021a5a:	4b5e      	ldr	r3, [pc, #376]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021a5c:	681b      	ldr	r3, [r3, #0]
 8021a5e:	f003 0320 	and.w	r3, r3, #32
 8021a62:	2b00      	cmp	r3, #0
 8021a64:	d02d      	beq.n	8021ac2 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8021a66:	4b5b      	ldr	r3, [pc, #364]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021a68:	681b      	ldr	r3, [r3, #0]
 8021a6a:	08db      	lsrs	r3, r3, #3
 8021a6c:	f003 0303 	and.w	r3, r3, #3
 8021a70:	4a5a      	ldr	r2, [pc, #360]	@ (8021bdc <HAL_RCC_GetSysClockFreq+0x240>)
 8021a72:	fa22 f303 	lsr.w	r3, r2, r3
 8021a76:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021a78:	687b      	ldr	r3, [r7, #4]
 8021a7a:	ee07 3a90 	vmov	s15, r3
 8021a7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8021a82:	693b      	ldr	r3, [r7, #16]
 8021a84:	ee07 3a90 	vmov	s15, r3
 8021a88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021a8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8021a90:	4b50      	ldr	r3, [pc, #320]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021a92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021a94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021a98:	ee07 3a90 	vmov	s15, r3
 8021a9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8021aa0:	ed97 6a02 	vldr	s12, [r7, #8]
 8021aa4:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8021be4 <HAL_RCC_GetSysClockFreq+0x248>
 8021aa8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021aac:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8021ab0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8021ab4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021ab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8021abc:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8021ac0:	e065      	b.n	8021b8e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021ac2:	693b      	ldr	r3, [r7, #16]
 8021ac4:	ee07 3a90 	vmov	s15, r3
 8021ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021acc:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8021be8 <HAL_RCC_GetSysClockFreq+0x24c>
 8021ad0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8021ad4:	4b3f      	ldr	r3, [pc, #252]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021adc:	ee07 3a90 	vmov	s15, r3
 8021ae0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8021ae4:	ed97 6a02 	vldr	s12, [r7, #8]
 8021ae8:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8021be4 <HAL_RCC_GetSysClockFreq+0x248>
 8021aec:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021af0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8021af4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8021af8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021afc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8021b00:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8021b04:	e043      	b.n	8021b8e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021b06:	693b      	ldr	r3, [r7, #16]
 8021b08:	ee07 3a90 	vmov	s15, r3
 8021b0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021b10:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8021bec <HAL_RCC_GetSysClockFreq+0x250>
 8021b14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8021b18:	4b2e      	ldr	r3, [pc, #184]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021b1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021b20:	ee07 3a90 	vmov	s15, r3
 8021b24:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8021b28:	ed97 6a02 	vldr	s12, [r7, #8]
 8021b2c:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8021be4 <HAL_RCC_GetSysClockFreq+0x248>
 8021b30:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021b34:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8021b38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8021b3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021b40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8021b44:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8021b48:	e021      	b.n	8021b8e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021b4a:	693b      	ldr	r3, [r7, #16]
 8021b4c:	ee07 3a90 	vmov	s15, r3
 8021b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8021b54:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8021bf0 <HAL_RCC_GetSysClockFreq+0x254>
 8021b58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8021b5c:	4b1d      	ldr	r3, [pc, #116]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021b64:	ee07 3a90 	vmov	s15, r3
 8021b68:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8021b6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8021b70:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8021be4 <HAL_RCC_GetSysClockFreq+0x248>
 8021b74:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021b78:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8021b7c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8021b80:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8021b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8021b88:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8021b8c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8021b8e:	4b11      	ldr	r3, [pc, #68]	@ (8021bd4 <HAL_RCC_GetSysClockFreq+0x238>)
 8021b90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021b92:	0a5b      	lsrs	r3, r3, #9
 8021b94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8021b98:	3301      	adds	r3, #1
 8021b9a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8021b9c:	683b      	ldr	r3, [r7, #0]
 8021b9e:	ee07 3a90 	vmov	s15, r3
 8021ba2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8021ba6:	edd7 6a06 	vldr	s13, [r7, #24]
 8021baa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8021bae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8021bb2:	ee17 3a90 	vmov	r3, s15
 8021bb6:	61fb      	str	r3, [r7, #28]
 8021bb8:	e004      	b.n	8021bc4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8021bba:	2300      	movs	r3, #0
 8021bbc:	61fb      	str	r3, [r7, #28]
 8021bbe:	e001      	b.n	8021bc4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8021bc0:	4b06      	ldr	r3, [pc, #24]	@ (8021bdc <HAL_RCC_GetSysClockFreq+0x240>)
 8021bc2:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8021bc4:	69fb      	ldr	r3, [r7, #28]
}
 8021bc6:	4618      	mov	r0, r3
 8021bc8:	3724      	adds	r7, #36	@ 0x24
 8021bca:	46bd      	mov	sp, r7
 8021bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021bd0:	4770      	bx	lr
 8021bd2:	bf00      	nop
 8021bd4:	44020c00 	.word	0x44020c00
 8021bd8:	003d0900 	.word	0x003d0900
 8021bdc:	03d09000 	.word	0x03d09000
 8021be0:	017d7840 	.word	0x017d7840
 8021be4:	46000000 	.word	0x46000000
 8021be8:	4c742400 	.word	0x4c742400
 8021bec:	4bbebc20 	.word	0x4bbebc20
 8021bf0:	4a742400 	.word	0x4a742400

08021bf4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8021bf4:	b580      	push	{r7, lr}
 8021bf6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8021bf8:	f7ff fed0 	bl	802199c <HAL_RCC_GetSysClockFreq>
 8021bfc:	4602      	mov	r2, r0
 8021bfe:	4b08      	ldr	r3, [pc, #32]	@ (8021c20 <HAL_RCC_GetHCLKFreq+0x2c>)
 8021c00:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8021c02:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8021c06:	4907      	ldr	r1, [pc, #28]	@ (8021c24 <HAL_RCC_GetHCLKFreq+0x30>)
 8021c08:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8021c0a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8021c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8021c12:	4a05      	ldr	r2, [pc, #20]	@ (8021c28 <HAL_RCC_GetHCLKFreq+0x34>)
 8021c14:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8021c16:	4b04      	ldr	r3, [pc, #16]	@ (8021c28 <HAL_RCC_GetHCLKFreq+0x34>)
 8021c18:	681b      	ldr	r3, [r3, #0]
}
 8021c1a:	4618      	mov	r0, r3
 8021c1c:	bd80      	pop	{r7, pc}
 8021c1e:	bf00      	nop
 8021c20:	44020c00 	.word	0x44020c00
 8021c24:	08024070 	.word	0x08024070
 8021c28:	20000000 	.word	0x20000000

08021c2c <__NVIC_SetPriority>:
{
 8021c2c:	b480      	push	{r7}
 8021c2e:	b083      	sub	sp, #12
 8021c30:	af00      	add	r7, sp, #0
 8021c32:	4603      	mov	r3, r0
 8021c34:	6039      	str	r1, [r7, #0]
 8021c36:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8021c38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8021c3c:	2b00      	cmp	r3, #0
 8021c3e:	db0a      	blt.n	8021c56 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021c40:	683b      	ldr	r3, [r7, #0]
 8021c42:	b2da      	uxtb	r2, r3
 8021c44:	490c      	ldr	r1, [pc, #48]	@ (8021c78 <__NVIC_SetPriority+0x4c>)
 8021c46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8021c4a:	0112      	lsls	r2, r2, #4
 8021c4c:	b2d2      	uxtb	r2, r2
 8021c4e:	440b      	add	r3, r1
 8021c50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8021c54:	e00a      	b.n	8021c6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021c56:	683b      	ldr	r3, [r7, #0]
 8021c58:	b2da      	uxtb	r2, r3
 8021c5a:	4908      	ldr	r1, [pc, #32]	@ (8021c7c <__NVIC_SetPriority+0x50>)
 8021c5c:	88fb      	ldrh	r3, [r7, #6]
 8021c5e:	f003 030f 	and.w	r3, r3, #15
 8021c62:	3b04      	subs	r3, #4
 8021c64:	0112      	lsls	r2, r2, #4
 8021c66:	b2d2      	uxtb	r2, r2
 8021c68:	440b      	add	r3, r1
 8021c6a:	761a      	strb	r2, [r3, #24]
}
 8021c6c:	bf00      	nop
 8021c6e:	370c      	adds	r7, #12
 8021c70:	46bd      	mov	sp, r7
 8021c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c76:	4770      	bx	lr
 8021c78:	e000e100 	.word	0xe000e100
 8021c7c:	e000ed00 	.word	0xe000ed00

08021c80 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8021c80:	b580      	push	{r7, lr}
 8021c82:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 8021c84:	4b05      	ldr	r3, [pc, #20]	@ (8021c9c <SysTick_Handler+0x1c>)
 8021c86:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8021c88:	f001 fba6 	bl	80233d8 <xTaskGetSchedulerState>
 8021c8c:	4603      	mov	r3, r0
 8021c8e:	2b01      	cmp	r3, #1
 8021c90:	d001      	beq.n	8021c96 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8021c92:	f001 ff51 	bl	8023b38 <xPortSysTickHandler>
  }
}
 8021c96:	bf00      	nop
 8021c98:	bd80      	pop	{r7, pc}
 8021c9a:	bf00      	nop
 8021c9c:	e000e010 	.word	0xe000e010

08021ca0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8021ca0:	b580      	push	{r7, lr}
 8021ca2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 8021ca4:	2100      	movs	r1, #0
 8021ca6:	f06f 0004 	mvn.w	r0, #4
 8021caa:	f7ff ffbf 	bl	8021c2c <__NVIC_SetPriority>
#endif
}
 8021cae:	bf00      	nop
 8021cb0:	bd80      	pop	{r7, pc}

08021cb2 <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 8021cb2:	b580      	push	{r7, lr}
 8021cb4:	b086      	sub	sp, #24
 8021cb6:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 8021cb8:	2300      	movs	r3, #0
 8021cba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8021cbc:	f3ef 8305 	mrs	r3, IPSR
 8021cc0:	60fb      	str	r3, [r7, #12]
  return(result);
 8021cc2:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 8021cc4:	2b00      	cmp	r3, #0
 8021cc6:	d002      	beq.n	8021cce <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 8021cc8:	2301      	movs	r3, #1
 8021cca:	617b      	str	r3, [r7, #20]
 8021ccc:	e013      	b.n	8021cf6 <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 8021cce:	f001 fb83 	bl	80233d8 <xTaskGetSchedulerState>
 8021cd2:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 8021cd4:	693b      	ldr	r3, [r7, #16]
 8021cd6:	2b01      	cmp	r3, #1
 8021cd8:	d00d      	beq.n	8021cf6 <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8021cda:	f3ef 8310 	mrs	r3, PRIMASK
 8021cde:	60bb      	str	r3, [r7, #8]
  return(result);
 8021ce0:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 8021ce2:	2b00      	cmp	r3, #0
 8021ce4:	d105      	bne.n	8021cf2 <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8021ce6:	f3ef 8311 	mrs	r3, BASEPRI
 8021cea:	607b      	str	r3, [r7, #4]
  return(result);
 8021cec:	687b      	ldr	r3, [r7, #4]
 8021cee:	2b00      	cmp	r3, #0
 8021cf0:	d001      	beq.n	8021cf6 <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 8021cf2:	2301      	movs	r3, #1
 8021cf4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 8021cf6:	697b      	ldr	r3, [r7, #20]
}
 8021cf8:	4618      	mov	r0, r3
 8021cfa:	3718      	adds	r7, #24
 8021cfc:	46bd      	mov	sp, r7
 8021cfe:	bd80      	pop	{r7, pc}

08021d00 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 8021d00:	b580      	push	{r7, lr}
 8021d02:	b082      	sub	sp, #8
 8021d04:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8021d06:	f7ff ffd4 	bl	8021cb2 <IRQ_Context>
 8021d0a:	4603      	mov	r3, r0
 8021d0c:	2b00      	cmp	r3, #0
 8021d0e:	d003      	beq.n	8021d18 <osKernelInitialize+0x18>
    stat = osErrorISR;
 8021d10:	f06f 0305 	mvn.w	r3, #5
 8021d14:	607b      	str	r3, [r7, #4]
 8021d16:	e012      	b.n	8021d3e <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 8021d18:	f001 fb5e 	bl	80233d8 <xTaskGetSchedulerState>
 8021d1c:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 8021d1e:	683b      	ldr	r3, [r7, #0]
 8021d20:	2b01      	cmp	r3, #1
 8021d22:	d109      	bne.n	8021d38 <osKernelInitialize+0x38>
 8021d24:	4b08      	ldr	r3, [pc, #32]	@ (8021d48 <osKernelInitialize+0x48>)
 8021d26:	681b      	ldr	r3, [r3, #0]
 8021d28:	2b00      	cmp	r3, #0
 8021d2a:	d105      	bne.n	8021d38 <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8021d2c:	4b06      	ldr	r3, [pc, #24]	@ (8021d48 <osKernelInitialize+0x48>)
 8021d2e:	2201      	movs	r2, #1
 8021d30:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8021d32:	2300      	movs	r3, #0
 8021d34:	607b      	str	r3, [r7, #4]
 8021d36:	e002      	b.n	8021d3e <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 8021d38:	f04f 33ff 	mov.w	r3, #4294967295
 8021d3c:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8021d3e:	687b      	ldr	r3, [r7, #4]
}
 8021d40:	4618      	mov	r0, r3
 8021d42:	3708      	adds	r7, #8
 8021d44:	46bd      	mov	sp, r7
 8021d46:	bd80      	pop	{r7, pc}
 8021d48:	20000034 	.word	0x20000034

08021d4c <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 8021d4c:	b580      	push	{r7, lr}
 8021d4e:	b082      	sub	sp, #8
 8021d50:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8021d52:	f7ff ffae 	bl	8021cb2 <IRQ_Context>
 8021d56:	4603      	mov	r3, r0
 8021d58:	2b00      	cmp	r3, #0
 8021d5a:	d003      	beq.n	8021d64 <osKernelStart+0x18>
    stat = osErrorISR;
 8021d5c:	f06f 0305 	mvn.w	r3, #5
 8021d60:	607b      	str	r3, [r7, #4]
 8021d62:	e016      	b.n	8021d92 <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 8021d64:	f001 fb38 	bl	80233d8 <xTaskGetSchedulerState>
 8021d68:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 8021d6a:	683b      	ldr	r3, [r7, #0]
 8021d6c:	2b01      	cmp	r3, #1
 8021d6e:	d10d      	bne.n	8021d8c <osKernelStart+0x40>
 8021d70:	4b0a      	ldr	r3, [pc, #40]	@ (8021d9c <osKernelStart+0x50>)
 8021d72:	681b      	ldr	r3, [r3, #0]
 8021d74:	2b01      	cmp	r3, #1
 8021d76:	d109      	bne.n	8021d8c <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8021d78:	f7ff ff92 	bl	8021ca0 <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 8021d7c:	4b07      	ldr	r3, [pc, #28]	@ (8021d9c <osKernelStart+0x50>)
 8021d7e:	2202      	movs	r2, #2
 8021d80:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8021d82:	f000 fdf7 	bl	8022974 <vTaskStartScheduler>
      stat = osOK;
 8021d86:	2300      	movs	r3, #0
 8021d88:	607b      	str	r3, [r7, #4]
 8021d8a:	e002      	b.n	8021d92 <osKernelStart+0x46>
    } else {
      stat = osError;
 8021d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8021d90:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8021d92:	687b      	ldr	r3, [r7, #4]
}
 8021d94:	4618      	mov	r0, r3
 8021d96:	3708      	adds	r7, #8
 8021d98:	46bd      	mov	sp, r7
 8021d9a:	bd80      	pop	{r7, pc}
 8021d9c:	20000034 	.word	0x20000034

08021da0 <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8021da0:	b580      	push	{r7, lr}
 8021da2:	b08e      	sub	sp, #56	@ 0x38
 8021da4:	af04      	add	r7, sp, #16
 8021da6:	60f8      	str	r0, [r7, #12]
 8021da8:	60b9      	str	r1, [r7, #8]
 8021daa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8021dac:	2300      	movs	r3, #0
 8021dae:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8021db0:	f7ff ff7f 	bl	8021cb2 <IRQ_Context>
 8021db4:	4603      	mov	r3, r0
 8021db6:	2b00      	cmp	r3, #0
 8021db8:	d17e      	bne.n	8021eb8 <osThreadNew+0x118>
 8021dba:	68fb      	ldr	r3, [r7, #12]
 8021dbc:	2b00      	cmp	r3, #0
 8021dbe:	d07b      	beq.n	8021eb8 <osThreadNew+0x118>
    stack = configMINIMAL_STACK_SIZE;
 8021dc0:	2380      	movs	r3, #128	@ 0x80
 8021dc2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8021dc4:	2318      	movs	r3, #24
 8021dc6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8021dc8:	2300      	movs	r3, #0
 8021dca:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8021dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8021dd0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8021dd2:	687b      	ldr	r3, [r7, #4]
 8021dd4:	2b00      	cmp	r3, #0
 8021dd6:	d045      	beq.n	8021e64 <osThreadNew+0xc4>
      if (attr->name != NULL) {
 8021dd8:	687b      	ldr	r3, [r7, #4]
 8021dda:	681b      	ldr	r3, [r3, #0]
 8021ddc:	2b00      	cmp	r3, #0
 8021dde:	d002      	beq.n	8021de6 <osThreadNew+0x46>
        name = attr->name;
 8021de0:	687b      	ldr	r3, [r7, #4]
 8021de2:	681b      	ldr	r3, [r3, #0]
 8021de4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8021de6:	687b      	ldr	r3, [r7, #4]
 8021de8:	699b      	ldr	r3, [r3, #24]
 8021dea:	2b00      	cmp	r3, #0
 8021dec:	d002      	beq.n	8021df4 <osThreadNew+0x54>
        prio = (UBaseType_t)attr->priority;
 8021dee:	687b      	ldr	r3, [r7, #4]
 8021df0:	699b      	ldr	r3, [r3, #24]
 8021df2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8021df4:	69fb      	ldr	r3, [r7, #28]
 8021df6:	2b00      	cmp	r3, #0
 8021df8:	d008      	beq.n	8021e0c <osThreadNew+0x6c>
 8021dfa:	69fb      	ldr	r3, [r7, #28]
 8021dfc:	2b38      	cmp	r3, #56	@ 0x38
 8021dfe:	d805      	bhi.n	8021e0c <osThreadNew+0x6c>
 8021e00:	687b      	ldr	r3, [r7, #4]
 8021e02:	685b      	ldr	r3, [r3, #4]
 8021e04:	f003 0301 	and.w	r3, r3, #1
 8021e08:	2b00      	cmp	r3, #0
 8021e0a:	d001      	beq.n	8021e10 <osThreadNew+0x70>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 8021e0c:	2300      	movs	r3, #0
 8021e0e:	e054      	b.n	8021eba <osThreadNew+0x11a>
      }

      if (attr->stack_size > 0U) {
 8021e10:	687b      	ldr	r3, [r7, #4]
 8021e12:	695b      	ldr	r3, [r3, #20]
 8021e14:	2b00      	cmp	r3, #0
 8021e16:	d003      	beq.n	8021e20 <osThreadNew+0x80>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8021e18:	687b      	ldr	r3, [r7, #4]
 8021e1a:	695b      	ldr	r3, [r3, #20]
 8021e1c:	089b      	lsrs	r3, r3, #2
 8021e1e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8021e20:	687b      	ldr	r3, [r7, #4]
 8021e22:	689b      	ldr	r3, [r3, #8]
 8021e24:	2b00      	cmp	r3, #0
 8021e26:	d00e      	beq.n	8021e46 <osThreadNew+0xa6>
 8021e28:	687b      	ldr	r3, [r7, #4]
 8021e2a:	68db      	ldr	r3, [r3, #12]
 8021e2c:	2b5b      	cmp	r3, #91	@ 0x5b
 8021e2e:	d90a      	bls.n	8021e46 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8021e30:	687b      	ldr	r3, [r7, #4]
 8021e32:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8021e34:	2b00      	cmp	r3, #0
 8021e36:	d006      	beq.n	8021e46 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8021e38:	687b      	ldr	r3, [r7, #4]
 8021e3a:	695b      	ldr	r3, [r3, #20]
 8021e3c:	2b00      	cmp	r3, #0
 8021e3e:	d002      	beq.n	8021e46 <osThreadNew+0xa6>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 8021e40:	2301      	movs	r3, #1
 8021e42:	61bb      	str	r3, [r7, #24]
 8021e44:	e010      	b.n	8021e68 <osThreadNew+0xc8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8021e46:	687b      	ldr	r3, [r7, #4]
 8021e48:	689b      	ldr	r3, [r3, #8]
 8021e4a:	2b00      	cmp	r3, #0
 8021e4c:	d10c      	bne.n	8021e68 <osThreadNew+0xc8>
 8021e4e:	687b      	ldr	r3, [r7, #4]
 8021e50:	68db      	ldr	r3, [r3, #12]
 8021e52:	2b00      	cmp	r3, #0
 8021e54:	d108      	bne.n	8021e68 <osThreadNew+0xc8>
 8021e56:	687b      	ldr	r3, [r7, #4]
 8021e58:	691b      	ldr	r3, [r3, #16]
 8021e5a:	2b00      	cmp	r3, #0
 8021e5c:	d104      	bne.n	8021e68 <osThreadNew+0xc8>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 8021e5e:	2300      	movs	r3, #0
 8021e60:	61bb      	str	r3, [r7, #24]
 8021e62:	e001      	b.n	8021e68 <osThreadNew+0xc8>
        }
      }
    }
    else {
      mem = 0;
 8021e64:	2300      	movs	r3, #0
 8021e66:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8021e68:	69bb      	ldr	r3, [r7, #24]
 8021e6a:	2b01      	cmp	r3, #1
 8021e6c:	d110      	bne.n	8021e90 <osThreadNew+0xf0>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8021e6e:	687b      	ldr	r3, [r7, #4]
 8021e70:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8021e72:	687a      	ldr	r2, [r7, #4]
 8021e74:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8021e76:	9202      	str	r2, [sp, #8]
 8021e78:	9301      	str	r3, [sp, #4]
 8021e7a:	69fb      	ldr	r3, [r7, #28]
 8021e7c:	9300      	str	r3, [sp, #0]
 8021e7e:	68bb      	ldr	r3, [r7, #8]
 8021e80:	6a3a      	ldr	r2, [r7, #32]
 8021e82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8021e84:	68f8      	ldr	r0, [r7, #12]
 8021e86:	f000 fba5 	bl	80225d4 <xTaskCreateStatic>
 8021e8a:	4603      	mov	r3, r0
 8021e8c:	617b      	str	r3, [r7, #20]
 8021e8e:	e013      	b.n	8021eb8 <osThreadNew+0x118>
      #endif
    }
    else {
      if (mem == 0) {
 8021e90:	69bb      	ldr	r3, [r7, #24]
 8021e92:	2b00      	cmp	r3, #0
 8021e94:	d110      	bne.n	8021eb8 <osThreadNew+0x118>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (configSTACK_DEPTH_TYPE)stack, argument, prio, &hTask) != pdPASS) {
 8021e96:	6a3b      	ldr	r3, [r7, #32]
 8021e98:	b29a      	uxth	r2, r3
 8021e9a:	f107 0314 	add.w	r3, r7, #20
 8021e9e:	9301      	str	r3, [sp, #4]
 8021ea0:	69fb      	ldr	r3, [r7, #28]
 8021ea2:	9300      	str	r3, [sp, #0]
 8021ea4:	68bb      	ldr	r3, [r7, #8]
 8021ea6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8021ea8:	68f8      	ldr	r0, [r7, #12]
 8021eaa:	f000 fbe0 	bl	802266e <xTaskCreate>
 8021eae:	4603      	mov	r3, r0
 8021eb0:	2b01      	cmp	r3, #1
 8021eb2:	d001      	beq.n	8021eb8 <osThreadNew+0x118>
            hTask = NULL;
 8021eb4:	2300      	movs	r3, #0
 8021eb6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 8021eb8:	697b      	ldr	r3, [r7, #20]
}
 8021eba:	4618      	mov	r0, r3
 8021ebc:	3728      	adds	r7, #40	@ 0x28
 8021ebe:	46bd      	mov	sp, r7
 8021ec0:	bd80      	pop	{r7, pc}

08021ec2 <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 8021ec2:	b580      	push	{r7, lr}
 8021ec4:	b084      	sub	sp, #16
 8021ec6:	af00      	add	r7, sp, #0
 8021ec8:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 8021eca:	f7ff fef2 	bl	8021cb2 <IRQ_Context>
 8021ece:	4603      	mov	r3, r0
 8021ed0:	2b00      	cmp	r3, #0
 8021ed2:	d003      	beq.n	8021edc <osDelay+0x1a>
    stat = osErrorISR;
 8021ed4:	f06f 0305 	mvn.w	r3, #5
 8021ed8:	60fb      	str	r3, [r7, #12]
 8021eda:	e007      	b.n	8021eec <osDelay+0x2a>
  }
  else {
    stat = osOK;
 8021edc:	2300      	movs	r3, #0
 8021ede:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8021ee0:	687b      	ldr	r3, [r7, #4]
 8021ee2:	2b00      	cmp	r3, #0
 8021ee4:	d002      	beq.n	8021eec <osDelay+0x2a>
      vTaskDelay(ticks);
 8021ee6:	6878      	ldr	r0, [r7, #4]
 8021ee8:	f000 fd1e 	bl	8022928 <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 8021eec:	68fb      	ldr	r3, [r7, #12]
}
 8021eee:	4618      	mov	r0, r3
 8021ef0:	3710      	adds	r7, #16
 8021ef2:	46bd      	mov	sp, r7
 8021ef4:	bd80      	pop	{r7, pc}
	...

08021ef8 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8021ef8:	b480      	push	{r7}
 8021efa:	b085      	sub	sp, #20
 8021efc:	af00      	add	r7, sp, #0
 8021efe:	60f8      	str	r0, [r7, #12]
 8021f00:	60b9      	str	r1, [r7, #8]
 8021f02:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8021f04:	68fb      	ldr	r3, [r7, #12]
 8021f06:	4a07      	ldr	r2, [pc, #28]	@ (8021f24 <vApplicationGetIdleTaskMemory+0x2c>)
 8021f08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8021f0a:	68bb      	ldr	r3, [r7, #8]
 8021f0c:	4a06      	ldr	r2, [pc, #24]	@ (8021f28 <vApplicationGetIdleTaskMemory+0x30>)
 8021f0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8021f10:	687b      	ldr	r3, [r7, #4]
 8021f12:	2280      	movs	r2, #128	@ 0x80
 8021f14:	601a      	str	r2, [r3, #0]
}
 8021f16:	bf00      	nop
 8021f18:	3714      	adds	r7, #20
 8021f1a:	46bd      	mov	sp, r7
 8021f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f20:	4770      	bx	lr
 8021f22:	bf00      	nop
 8021f24:	20000038 	.word	0x20000038
 8021f28:	20000094 	.word	0x20000094

08021f2c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8021f2c:	b480      	push	{r7}
 8021f2e:	b085      	sub	sp, #20
 8021f30:	af00      	add	r7, sp, #0
 8021f32:	60f8      	str	r0, [r7, #12]
 8021f34:	60b9      	str	r1, [r7, #8]
 8021f36:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8021f38:	68fb      	ldr	r3, [r7, #12]
 8021f3a:	4a07      	ldr	r2, [pc, #28]	@ (8021f58 <vApplicationGetTimerTaskMemory+0x2c>)
 8021f3c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8021f3e:	68bb      	ldr	r3, [r7, #8]
 8021f40:	4a06      	ldr	r2, [pc, #24]	@ (8021f5c <vApplicationGetTimerTaskMemory+0x30>)
 8021f42:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8021f44:	687b      	ldr	r3, [r7, #4]
 8021f46:	2280      	movs	r2, #128	@ 0x80
 8021f48:	601a      	str	r2, [r3, #0]
}
 8021f4a:	bf00      	nop
 8021f4c:	3714      	adds	r7, #20
 8021f4e:	46bd      	mov	sp, r7
 8021f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f54:	4770      	bx	lr
 8021f56:	bf00      	nop
 8021f58:	20000294 	.word	0x20000294
 8021f5c:	200002f0 	.word	0x200002f0

08021f60 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8021f60:	b480      	push	{r7}
 8021f62:	b083      	sub	sp, #12
 8021f64:	af00      	add	r7, sp, #0
 8021f66:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8021f68:	687b      	ldr	r3, [r7, #4]
 8021f6a:	f103 0208 	add.w	r2, r3, #8
 8021f6e:	687b      	ldr	r3, [r7, #4]
 8021f70:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8021f72:	687b      	ldr	r3, [r7, #4]
 8021f74:	f04f 32ff 	mov.w	r2, #4294967295
 8021f78:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8021f7a:	687b      	ldr	r3, [r7, #4]
 8021f7c:	f103 0208 	add.w	r2, r3, #8
 8021f80:	687b      	ldr	r3, [r7, #4]
 8021f82:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8021f84:	687b      	ldr	r3, [r7, #4]
 8021f86:	f103 0208 	add.w	r2, r3, #8
 8021f8a:	687b      	ldr	r3, [r7, #4]
 8021f8c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8021f8e:	687b      	ldr	r3, [r7, #4]
 8021f90:	2200      	movs	r2, #0
 8021f92:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8021f94:	bf00      	nop
 8021f96:	370c      	adds	r7, #12
 8021f98:	46bd      	mov	sp, r7
 8021f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f9e:	4770      	bx	lr

08021fa0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8021fa0:	b480      	push	{r7}
 8021fa2:	b083      	sub	sp, #12
 8021fa4:	af00      	add	r7, sp, #0
 8021fa6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8021fa8:	687b      	ldr	r3, [r7, #4]
 8021faa:	2200      	movs	r2, #0
 8021fac:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8021fae:	bf00      	nop
 8021fb0:	370c      	adds	r7, #12
 8021fb2:	46bd      	mov	sp, r7
 8021fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021fb8:	4770      	bx	lr

08021fba <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8021fba:	b480      	push	{r7}
 8021fbc:	b085      	sub	sp, #20
 8021fbe:	af00      	add	r7, sp, #0
 8021fc0:	6078      	str	r0, [r7, #4]
 8021fc2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8021fc4:	683b      	ldr	r3, [r7, #0]
 8021fc6:	681b      	ldr	r3, [r3, #0]
 8021fc8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8021fca:	68bb      	ldr	r3, [r7, #8]
 8021fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021fd0:	d103      	bne.n	8021fda <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8021fd2:	687b      	ldr	r3, [r7, #4]
 8021fd4:	691b      	ldr	r3, [r3, #16]
 8021fd6:	60fb      	str	r3, [r7, #12]
 8021fd8:	e00c      	b.n	8021ff4 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8021fda:	687b      	ldr	r3, [r7, #4]
 8021fdc:	3308      	adds	r3, #8
 8021fde:	60fb      	str	r3, [r7, #12]
 8021fe0:	e002      	b.n	8021fe8 <vListInsert+0x2e>
 8021fe2:	68fb      	ldr	r3, [r7, #12]
 8021fe4:	685b      	ldr	r3, [r3, #4]
 8021fe6:	60fb      	str	r3, [r7, #12]
 8021fe8:	68fb      	ldr	r3, [r7, #12]
 8021fea:	685b      	ldr	r3, [r3, #4]
 8021fec:	681b      	ldr	r3, [r3, #0]
 8021fee:	68ba      	ldr	r2, [r7, #8]
 8021ff0:	429a      	cmp	r2, r3
 8021ff2:	d2f6      	bcs.n	8021fe2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8021ff4:	68fb      	ldr	r3, [r7, #12]
 8021ff6:	685a      	ldr	r2, [r3, #4]
 8021ff8:	683b      	ldr	r3, [r7, #0]
 8021ffa:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8021ffc:	683b      	ldr	r3, [r7, #0]
 8021ffe:	685b      	ldr	r3, [r3, #4]
 8022000:	683a      	ldr	r2, [r7, #0]
 8022002:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8022004:	683b      	ldr	r3, [r7, #0]
 8022006:	68fa      	ldr	r2, [r7, #12]
 8022008:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 802200a:	68fb      	ldr	r3, [r7, #12]
 802200c:	683a      	ldr	r2, [r7, #0]
 802200e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8022010:	683b      	ldr	r3, [r7, #0]
 8022012:	687a      	ldr	r2, [r7, #4]
 8022014:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8022016:	687b      	ldr	r3, [r7, #4]
 8022018:	681b      	ldr	r3, [r3, #0]
 802201a:	1c5a      	adds	r2, r3, #1
 802201c:	687b      	ldr	r3, [r7, #4]
 802201e:	601a      	str	r2, [r3, #0]
}
 8022020:	bf00      	nop
 8022022:	3714      	adds	r7, #20
 8022024:	46bd      	mov	sp, r7
 8022026:	f85d 7b04 	ldr.w	r7, [sp], #4
 802202a:	4770      	bx	lr

0802202c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 802202c:	b480      	push	{r7}
 802202e:	b085      	sub	sp, #20
 8022030:	af00      	add	r7, sp, #0
 8022032:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8022034:	687b      	ldr	r3, [r7, #4]
 8022036:	691b      	ldr	r3, [r3, #16]
 8022038:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 802203a:	687b      	ldr	r3, [r7, #4]
 802203c:	685b      	ldr	r3, [r3, #4]
 802203e:	687a      	ldr	r2, [r7, #4]
 8022040:	6892      	ldr	r2, [r2, #8]
 8022042:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8022044:	687b      	ldr	r3, [r7, #4]
 8022046:	689b      	ldr	r3, [r3, #8]
 8022048:	687a      	ldr	r2, [r7, #4]
 802204a:	6852      	ldr	r2, [r2, #4]
 802204c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 802204e:	68fb      	ldr	r3, [r7, #12]
 8022050:	685b      	ldr	r3, [r3, #4]
 8022052:	687a      	ldr	r2, [r7, #4]
 8022054:	429a      	cmp	r2, r3
 8022056:	d103      	bne.n	8022060 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8022058:	687b      	ldr	r3, [r7, #4]
 802205a:	689a      	ldr	r2, [r3, #8]
 802205c:	68fb      	ldr	r3, [r7, #12]
 802205e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8022060:	687b      	ldr	r3, [r7, #4]
 8022062:	2200      	movs	r2, #0
 8022064:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8022066:	68fb      	ldr	r3, [r7, #12]
 8022068:	681b      	ldr	r3, [r3, #0]
 802206a:	1e5a      	subs	r2, r3, #1
 802206c:	68fb      	ldr	r3, [r7, #12]
 802206e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8022070:	68fb      	ldr	r3, [r7, #12]
 8022072:	681b      	ldr	r3, [r3, #0]
}
 8022074:	4618      	mov	r0, r3
 8022076:	3714      	adds	r7, #20
 8022078:	46bd      	mov	sp, r7
 802207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802207e:	4770      	bx	lr

08022080 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8022080:	b580      	push	{r7, lr}
 8022082:	b084      	sub	sp, #16
 8022084:	af00      	add	r7, sp, #0
 8022086:	6078      	str	r0, [r7, #4]
 8022088:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 802208a:	2301      	movs	r3, #1
 802208c:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 802208e:	687b      	ldr	r3, [r7, #4]
 8022090:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8022092:	68bb      	ldr	r3, [r7, #8]
 8022094:	2b00      	cmp	r3, #0
 8022096:	d103      	bne.n	80220a0 <xQueueGenericReset+0x20>
 8022098:	f001 febe 	bl	8023e18 <ulSetInterruptMask>
 802209c:	bf00      	nop
 802209e:	e7fd      	b.n	802209c <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 80220a0:	68bb      	ldr	r3, [r7, #8]
 80220a2:	2b00      	cmp	r3, #0
 80220a4:	d057      	beq.n	8022156 <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 80220a6:	68bb      	ldr	r3, [r7, #8]
 80220a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80220aa:	2b00      	cmp	r3, #0
 80220ac:	d053      	beq.n	8022156 <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80220ae:	68bb      	ldr	r3, [r7, #8]
 80220b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80220b2:	68bb      	ldr	r3, [r7, #8]
 80220b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80220b6:	2100      	movs	r1, #0
 80220b8:	fba3 2302 	umull	r2, r3, r3, r2
 80220bc:	2b00      	cmp	r3, #0
 80220be:	d000      	beq.n	80220c2 <xQueueGenericReset+0x42>
 80220c0:	2101      	movs	r1, #1
 80220c2:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80220c4:	2b00      	cmp	r3, #0
 80220c6:	d146      	bne.n	8022156 <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 80220c8:	f001 fd0a 	bl	8023ae0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80220cc:	68bb      	ldr	r3, [r7, #8]
 80220ce:	681a      	ldr	r2, [r3, #0]
 80220d0:	68bb      	ldr	r3, [r7, #8]
 80220d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80220d4:	68b9      	ldr	r1, [r7, #8]
 80220d6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80220d8:	fb01 f303 	mul.w	r3, r1, r3
 80220dc:	441a      	add	r2, r3
 80220de:	68bb      	ldr	r3, [r7, #8]
 80220e0:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80220e2:	68bb      	ldr	r3, [r7, #8]
 80220e4:	2200      	movs	r2, #0
 80220e6:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80220e8:	68bb      	ldr	r3, [r7, #8]
 80220ea:	681a      	ldr	r2, [r3, #0]
 80220ec:	68bb      	ldr	r3, [r7, #8]
 80220ee:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80220f0:	68bb      	ldr	r3, [r7, #8]
 80220f2:	681a      	ldr	r2, [r3, #0]
 80220f4:	68bb      	ldr	r3, [r7, #8]
 80220f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80220f8:	3b01      	subs	r3, #1
 80220fa:	68b9      	ldr	r1, [r7, #8]
 80220fc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80220fe:	fb01 f303 	mul.w	r3, r1, r3
 8022102:	441a      	add	r2, r3
 8022104:	68bb      	ldr	r3, [r7, #8]
 8022106:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8022108:	68bb      	ldr	r3, [r7, #8]
 802210a:	22ff      	movs	r2, #255	@ 0xff
 802210c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8022110:	68bb      	ldr	r3, [r7, #8]
 8022112:	22ff      	movs	r2, #255	@ 0xff
 8022114:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8022118:	683b      	ldr	r3, [r7, #0]
 802211a:	2b00      	cmp	r3, #0
 802211c:	d10e      	bne.n	802213c <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 802211e:	68bb      	ldr	r3, [r7, #8]
 8022120:	691b      	ldr	r3, [r3, #16]
 8022122:	2b00      	cmp	r3, #0
 8022124:	d014      	beq.n	8022150 <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8022126:	68bb      	ldr	r3, [r7, #8]
 8022128:	3310      	adds	r3, #16
 802212a:	4618      	mov	r0, r3
 802212c:	f000 ff4a 	bl	8022fc4 <xTaskRemoveFromEventList>
 8022130:	4603      	mov	r3, r0
 8022132:	2b00      	cmp	r3, #0
 8022134:	d00c      	beq.n	8022150 <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8022136:	f001 fcc1 	bl	8023abc <vPortYield>
 802213a:	e009      	b.n	8022150 <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 802213c:	68bb      	ldr	r3, [r7, #8]
 802213e:	3310      	adds	r3, #16
 8022140:	4618      	mov	r0, r3
 8022142:	f7ff ff0d 	bl	8021f60 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8022146:	68bb      	ldr	r3, [r7, #8]
 8022148:	3324      	adds	r3, #36	@ 0x24
 802214a:	4618      	mov	r0, r3
 802214c:	f7ff ff08 	bl	8021f60 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8022150:	f001 fcd8 	bl	8023b04 <vPortExitCritical>
 8022154:	e001      	b.n	802215a <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 8022156:	2300      	movs	r3, #0
 8022158:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 802215a:	68fb      	ldr	r3, [r7, #12]
 802215c:	2b00      	cmp	r3, #0
 802215e:	d103      	bne.n	8022168 <xQueueGenericReset+0xe8>
 8022160:	f001 fe5a 	bl	8023e18 <ulSetInterruptMask>
 8022164:	bf00      	nop
 8022166:	e7fd      	b.n	8022164 <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8022168:	68fb      	ldr	r3, [r7, #12]
}
 802216a:	4618      	mov	r0, r3
 802216c:	3710      	adds	r7, #16
 802216e:	46bd      	mov	sp, r7
 8022170:	bd80      	pop	{r7, pc}

08022172 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8022172:	b580      	push	{r7, lr}
 8022174:	b088      	sub	sp, #32
 8022176:	af02      	add	r7, sp, #8
 8022178:	60f8      	str	r0, [r7, #12]
 802217a:	60b9      	str	r1, [r7, #8]
 802217c:	607a      	str	r2, [r7, #4]
 802217e:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8022180:	2300      	movs	r3, #0
 8022182:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8022184:	683b      	ldr	r3, [r7, #0]
 8022186:	2b00      	cmp	r3, #0
 8022188:	d103      	bne.n	8022192 <xQueueGenericCreateStatic+0x20>
 802218a:	f001 fe45 	bl	8023e18 <ulSetInterruptMask>
 802218e:	bf00      	nop
 8022190:	e7fd      	b.n	802218e <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8022192:	68fb      	ldr	r3, [r7, #12]
 8022194:	2b00      	cmp	r3, #0
 8022196:	d029      	beq.n	80221ec <xQueueGenericCreateStatic+0x7a>
 8022198:	683b      	ldr	r3, [r7, #0]
 802219a:	2b00      	cmp	r3, #0
 802219c:	d026      	beq.n	80221ec <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 802219e:	687b      	ldr	r3, [r7, #4]
 80221a0:	2b00      	cmp	r3, #0
 80221a2:	d002      	beq.n	80221aa <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 80221a4:	68bb      	ldr	r3, [r7, #8]
 80221a6:	2b00      	cmp	r3, #0
 80221a8:	d020      	beq.n	80221ec <xQueueGenericCreateStatic+0x7a>
 80221aa:	687b      	ldr	r3, [r7, #4]
 80221ac:	2b00      	cmp	r3, #0
 80221ae:	d102      	bne.n	80221b6 <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 80221b0:	68bb      	ldr	r3, [r7, #8]
 80221b2:	2b00      	cmp	r3, #0
 80221b4:	d11a      	bne.n	80221ec <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 80221b6:	2350      	movs	r3, #80	@ 0x50
 80221b8:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80221ba:	693b      	ldr	r3, [r7, #16]
 80221bc:	2b50      	cmp	r3, #80	@ 0x50
 80221be:	d003      	beq.n	80221c8 <xQueueGenericCreateStatic+0x56>
 80221c0:	f001 fe2a 	bl	8023e18 <ulSetInterruptMask>
 80221c4:	bf00      	nop
 80221c6:	e7fd      	b.n	80221c4 <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 80221c8:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80221ca:	683b      	ldr	r3, [r7, #0]
 80221cc:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80221ce:	697b      	ldr	r3, [r7, #20]
 80221d0:	2201      	movs	r2, #1
 80221d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80221d6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80221da:	697b      	ldr	r3, [r7, #20]
 80221dc:	9300      	str	r3, [sp, #0]
 80221de:	4613      	mov	r3, r2
 80221e0:	687a      	ldr	r2, [r7, #4]
 80221e2:	68b9      	ldr	r1, [r7, #8]
 80221e4:	68f8      	ldr	r0, [r7, #12]
 80221e6:	f000 f80d 	bl	8022204 <prvInitialiseNewQueue>
 80221ea:	e006      	b.n	80221fa <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 80221ec:	697b      	ldr	r3, [r7, #20]
 80221ee:	2b00      	cmp	r3, #0
 80221f0:	d103      	bne.n	80221fa <xQueueGenericCreateStatic+0x88>
 80221f2:	f001 fe11 	bl	8023e18 <ulSetInterruptMask>
 80221f6:	bf00      	nop
 80221f8:	e7fd      	b.n	80221f6 <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80221fa:	697b      	ldr	r3, [r7, #20]
    }
 80221fc:	4618      	mov	r0, r3
 80221fe:	3718      	adds	r7, #24
 8022200:	46bd      	mov	sp, r7
 8022202:	bd80      	pop	{r7, pc}

08022204 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8022204:	b580      	push	{r7, lr}
 8022206:	b084      	sub	sp, #16
 8022208:	af00      	add	r7, sp, #0
 802220a:	60f8      	str	r0, [r7, #12]
 802220c:	60b9      	str	r1, [r7, #8]
 802220e:	607a      	str	r2, [r7, #4]
 8022210:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8022212:	68bb      	ldr	r3, [r7, #8]
 8022214:	2b00      	cmp	r3, #0
 8022216:	d103      	bne.n	8022220 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8022218:	69bb      	ldr	r3, [r7, #24]
 802221a:	69ba      	ldr	r2, [r7, #24]
 802221c:	601a      	str	r2, [r3, #0]
 802221e:	e002      	b.n	8022226 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8022220:	69bb      	ldr	r3, [r7, #24]
 8022222:	687a      	ldr	r2, [r7, #4]
 8022224:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8022226:	69bb      	ldr	r3, [r7, #24]
 8022228:	68fa      	ldr	r2, [r7, #12]
 802222a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 802222c:	69bb      	ldr	r3, [r7, #24]
 802222e:	68ba      	ldr	r2, [r7, #8]
 8022230:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8022232:	2101      	movs	r1, #1
 8022234:	69b8      	ldr	r0, [r7, #24]
 8022236:	f7ff ff23 	bl	8022080 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 802223a:	69bb      	ldr	r3, [r7, #24]
 802223c:	78fa      	ldrb	r2, [r7, #3]
 802223e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8022242:	bf00      	nop
 8022244:	3710      	adds	r7, #16
 8022246:	46bd      	mov	sp, r7
 8022248:	bd80      	pop	{r7, pc}

0802224a <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 802224a:	b580      	push	{r7, lr}
 802224c:	b08a      	sub	sp, #40	@ 0x28
 802224e:	af00      	add	r7, sp, #0
 8022250:	60f8      	str	r0, [r7, #12]
 8022252:	60b9      	str	r1, [r7, #8]
 8022254:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8022256:	2300      	movs	r3, #0
 8022258:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 802225a:	68fb      	ldr	r3, [r7, #12]
 802225c:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 802225e:	6a3b      	ldr	r3, [r7, #32]
 8022260:	2b00      	cmp	r3, #0
 8022262:	d103      	bne.n	802226c <xQueueReceive+0x22>
 8022264:	f001 fdd8 	bl	8023e18 <ulSetInterruptMask>
 8022268:	bf00      	nop
 802226a:	e7fd      	b.n	8022268 <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 802226c:	68bb      	ldr	r3, [r7, #8]
 802226e:	2b00      	cmp	r3, #0
 8022270:	d103      	bne.n	802227a <xQueueReceive+0x30>
 8022272:	6a3b      	ldr	r3, [r7, #32]
 8022274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8022276:	2b00      	cmp	r3, #0
 8022278:	d101      	bne.n	802227e <xQueueReceive+0x34>
 802227a:	2301      	movs	r3, #1
 802227c:	e000      	b.n	8022280 <xQueueReceive+0x36>
 802227e:	2300      	movs	r3, #0
 8022280:	2b00      	cmp	r3, #0
 8022282:	d103      	bne.n	802228c <xQueueReceive+0x42>
 8022284:	f001 fdc8 	bl	8023e18 <ulSetInterruptMask>
 8022288:	bf00      	nop
 802228a:	e7fd      	b.n	8022288 <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 802228c:	f001 f8a4 	bl	80233d8 <xTaskGetSchedulerState>
 8022290:	4603      	mov	r3, r0
 8022292:	2b00      	cmp	r3, #0
 8022294:	d102      	bne.n	802229c <xQueueReceive+0x52>
 8022296:	687b      	ldr	r3, [r7, #4]
 8022298:	2b00      	cmp	r3, #0
 802229a:	d101      	bne.n	80222a0 <xQueueReceive+0x56>
 802229c:	2301      	movs	r3, #1
 802229e:	e000      	b.n	80222a2 <xQueueReceive+0x58>
 80222a0:	2300      	movs	r3, #0
 80222a2:	2b00      	cmp	r3, #0
 80222a4:	d103      	bne.n	80222ae <xQueueReceive+0x64>
 80222a6:	f001 fdb7 	bl	8023e18 <ulSetInterruptMask>
 80222aa:	bf00      	nop
 80222ac:	e7fd      	b.n	80222aa <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80222ae:	f001 fc17 	bl	8023ae0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80222b2:	6a3b      	ldr	r3, [r7, #32]
 80222b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80222b6:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80222b8:	69fb      	ldr	r3, [r7, #28]
 80222ba:	2b00      	cmp	r3, #0
 80222bc:	d019      	beq.n	80222f2 <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80222be:	68b9      	ldr	r1, [r7, #8]
 80222c0:	6a38      	ldr	r0, [r7, #32]
 80222c2:	f000 f87e 	bl	80223c2 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80222c6:	69fb      	ldr	r3, [r7, #28]
 80222c8:	1e5a      	subs	r2, r3, #1
 80222ca:	6a3b      	ldr	r3, [r7, #32]
 80222cc:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80222ce:	6a3b      	ldr	r3, [r7, #32]
 80222d0:	691b      	ldr	r3, [r3, #16]
 80222d2:	2b00      	cmp	r3, #0
 80222d4:	d009      	beq.n	80222ea <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80222d6:	6a3b      	ldr	r3, [r7, #32]
 80222d8:	3310      	adds	r3, #16
 80222da:	4618      	mov	r0, r3
 80222dc:	f000 fe72 	bl	8022fc4 <xTaskRemoveFromEventList>
 80222e0:	4603      	mov	r3, r0
 80222e2:	2b00      	cmp	r3, #0
 80222e4:	d001      	beq.n	80222ea <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80222e6:	f001 fbe9 	bl	8023abc <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80222ea:	f001 fc0b 	bl	8023b04 <vPortExitCritical>
                return pdPASS;
 80222ee:	2301      	movs	r3, #1
 80222f0:	e063      	b.n	80223ba <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80222f2:	687b      	ldr	r3, [r7, #4]
 80222f4:	2b00      	cmp	r3, #0
 80222f6:	d103      	bne.n	8022300 <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80222f8:	f001 fc04 	bl	8023b04 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80222fc:	2300      	movs	r3, #0
 80222fe:	e05c      	b.n	80223ba <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 8022300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8022302:	2b00      	cmp	r3, #0
 8022304:	d106      	bne.n	8022314 <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8022306:	f107 0314 	add.w	r3, r7, #20
 802230a:	4618      	mov	r0, r3
 802230c:	f000 ff28 	bl	8023160 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8022310:	2301      	movs	r3, #1
 8022312:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8022314:	f001 fbf6 	bl	8023b04 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8022318:	f000 fb88 	bl	8022a2c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 802231c:	f001 fbe0 	bl	8023ae0 <vPortEnterCritical>
 8022320:	6a3b      	ldr	r3, [r7, #32]
 8022322:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8022326:	b25b      	sxtb	r3, r3
 8022328:	f1b3 3fff 	cmp.w	r3, #4294967295
 802232c:	d103      	bne.n	8022336 <xQueueReceive+0xec>
 802232e:	6a3b      	ldr	r3, [r7, #32]
 8022330:	2200      	movs	r2, #0
 8022332:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8022336:	6a3b      	ldr	r3, [r7, #32]
 8022338:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 802233c:	b25b      	sxtb	r3, r3
 802233e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8022342:	d103      	bne.n	802234c <xQueueReceive+0x102>
 8022344:	6a3b      	ldr	r3, [r7, #32]
 8022346:	2200      	movs	r2, #0
 8022348:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 802234c:	f001 fbda 	bl	8023b04 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8022350:	1d3a      	adds	r2, r7, #4
 8022352:	f107 0314 	add.w	r3, r7, #20
 8022356:	4611      	mov	r1, r2
 8022358:	4618      	mov	r0, r3
 802235a:	f000 ff17 	bl	802318c <xTaskCheckForTimeOut>
 802235e:	4603      	mov	r3, r0
 8022360:	2b00      	cmp	r3, #0
 8022362:	d11d      	bne.n	80223a0 <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8022364:	6a38      	ldr	r0, [r7, #32]
 8022366:	f000 f8a4 	bl	80224b2 <prvIsQueueEmpty>
 802236a:	4603      	mov	r3, r0
 802236c:	2b00      	cmp	r3, #0
 802236e:	d011      	beq.n	8022394 <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8022370:	6a3b      	ldr	r3, [r7, #32]
 8022372:	3324      	adds	r3, #36	@ 0x24
 8022374:	687a      	ldr	r2, [r7, #4]
 8022376:	4611      	mov	r1, r2
 8022378:	4618      	mov	r0, r3
 802237a:	f000 fdc7 	bl	8022f0c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 802237e:	6a38      	ldr	r0, [r7, #32]
 8022380:	f000 f845 	bl	802240e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8022384:	f000 fb60 	bl	8022a48 <xTaskResumeAll>
 8022388:	4603      	mov	r3, r0
 802238a:	2b00      	cmp	r3, #0
 802238c:	d18f      	bne.n	80222ae <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 802238e:	f001 fb95 	bl	8023abc <vPortYield>
 8022392:	e78c      	b.n	80222ae <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8022394:	6a38      	ldr	r0, [r7, #32]
 8022396:	f000 f83a 	bl	802240e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 802239a:	f000 fb55 	bl	8022a48 <xTaskResumeAll>
 802239e:	e786      	b.n	80222ae <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80223a0:	6a38      	ldr	r0, [r7, #32]
 80223a2:	f000 f834 	bl	802240e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80223a6:	f000 fb4f 	bl	8022a48 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80223aa:	6a38      	ldr	r0, [r7, #32]
 80223ac:	f000 f881 	bl	80224b2 <prvIsQueueEmpty>
 80223b0:	4603      	mov	r3, r0
 80223b2:	2b00      	cmp	r3, #0
 80223b4:	f43f af7b 	beq.w	80222ae <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80223b8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80223ba:	4618      	mov	r0, r3
 80223bc:	3728      	adds	r7, #40	@ 0x28
 80223be:	46bd      	mov	sp, r7
 80223c0:	bd80      	pop	{r7, pc}

080223c2 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80223c2:	b580      	push	{r7, lr}
 80223c4:	b082      	sub	sp, #8
 80223c6:	af00      	add	r7, sp, #0
 80223c8:	6078      	str	r0, [r7, #4]
 80223ca:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80223cc:	687b      	ldr	r3, [r7, #4]
 80223ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80223d0:	2b00      	cmp	r3, #0
 80223d2:	d018      	beq.n	8022406 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80223d4:	687b      	ldr	r3, [r7, #4]
 80223d6:	68da      	ldr	r2, [r3, #12]
 80223d8:	687b      	ldr	r3, [r7, #4]
 80223da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80223dc:	441a      	add	r2, r3
 80223de:	687b      	ldr	r3, [r7, #4]
 80223e0:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80223e2:	687b      	ldr	r3, [r7, #4]
 80223e4:	68da      	ldr	r2, [r3, #12]
 80223e6:	687b      	ldr	r3, [r7, #4]
 80223e8:	689b      	ldr	r3, [r3, #8]
 80223ea:	429a      	cmp	r2, r3
 80223ec:	d303      	bcc.n	80223f6 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80223ee:	687b      	ldr	r3, [r7, #4]
 80223f0:	681a      	ldr	r2, [r3, #0]
 80223f2:	687b      	ldr	r3, [r7, #4]
 80223f4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80223f6:	687b      	ldr	r3, [r7, #4]
 80223f8:	68d9      	ldr	r1, [r3, #12]
 80223fa:	687b      	ldr	r3, [r7, #4]
 80223fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80223fe:	461a      	mov	r2, r3
 8022400:	6838      	ldr	r0, [r7, #0]
 8022402:	f001 fdf7 	bl	8023ff4 <memcpy>
    }
}
 8022406:	bf00      	nop
 8022408:	3708      	adds	r7, #8
 802240a:	46bd      	mov	sp, r7
 802240c:	bd80      	pop	{r7, pc}

0802240e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 802240e:	b580      	push	{r7, lr}
 8022410:	b084      	sub	sp, #16
 8022412:	af00      	add	r7, sp, #0
 8022414:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8022416:	f001 fb63 	bl	8023ae0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 802241a:	687b      	ldr	r3, [r7, #4]
 802241c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8022420:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8022422:	e011      	b.n	8022448 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8022424:	687b      	ldr	r3, [r7, #4]
 8022426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8022428:	2b00      	cmp	r3, #0
 802242a:	d012      	beq.n	8022452 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 802242c:	687b      	ldr	r3, [r7, #4]
 802242e:	3324      	adds	r3, #36	@ 0x24
 8022430:	4618      	mov	r0, r3
 8022432:	f000 fdc7 	bl	8022fc4 <xTaskRemoveFromEventList>
 8022436:	4603      	mov	r3, r0
 8022438:	2b00      	cmp	r3, #0
 802243a:	d001      	beq.n	8022440 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 802243c:	f000 fefe 	bl	802323c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8022440:	7bfb      	ldrb	r3, [r7, #15]
 8022442:	3b01      	subs	r3, #1
 8022444:	b2db      	uxtb	r3, r3
 8022446:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8022448:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802244c:	2b00      	cmp	r3, #0
 802244e:	dce9      	bgt.n	8022424 <prvUnlockQueue+0x16>
 8022450:	e000      	b.n	8022454 <prvUnlockQueue+0x46>
                    break;
 8022452:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8022454:	687b      	ldr	r3, [r7, #4]
 8022456:	22ff      	movs	r2, #255	@ 0xff
 8022458:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 802245c:	f001 fb52 	bl	8023b04 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8022460:	f001 fb3e 	bl	8023ae0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8022464:	687b      	ldr	r3, [r7, #4]
 8022466:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 802246a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 802246c:	e011      	b.n	8022492 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 802246e:	687b      	ldr	r3, [r7, #4]
 8022470:	691b      	ldr	r3, [r3, #16]
 8022472:	2b00      	cmp	r3, #0
 8022474:	d012      	beq.n	802249c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8022476:	687b      	ldr	r3, [r7, #4]
 8022478:	3310      	adds	r3, #16
 802247a:	4618      	mov	r0, r3
 802247c:	f000 fda2 	bl	8022fc4 <xTaskRemoveFromEventList>
 8022480:	4603      	mov	r3, r0
 8022482:	2b00      	cmp	r3, #0
 8022484:	d001      	beq.n	802248a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8022486:	f000 fed9 	bl	802323c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 802248a:	7bbb      	ldrb	r3, [r7, #14]
 802248c:	3b01      	subs	r3, #1
 802248e:	b2db      	uxtb	r3, r3
 8022490:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8022492:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8022496:	2b00      	cmp	r3, #0
 8022498:	dce9      	bgt.n	802246e <prvUnlockQueue+0x60>
 802249a:	e000      	b.n	802249e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 802249c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 802249e:	687b      	ldr	r3, [r7, #4]
 80224a0:	22ff      	movs	r2, #255	@ 0xff
 80224a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80224a6:	f001 fb2d 	bl	8023b04 <vPortExitCritical>
}
 80224aa:	bf00      	nop
 80224ac:	3710      	adds	r7, #16
 80224ae:	46bd      	mov	sp, r7
 80224b0:	bd80      	pop	{r7, pc}

080224b2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80224b2:	b580      	push	{r7, lr}
 80224b4:	b084      	sub	sp, #16
 80224b6:	af00      	add	r7, sp, #0
 80224b8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80224ba:	f001 fb11 	bl	8023ae0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80224be:	687b      	ldr	r3, [r7, #4]
 80224c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80224c2:	2b00      	cmp	r3, #0
 80224c4:	d102      	bne.n	80224cc <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80224c6:	2301      	movs	r3, #1
 80224c8:	60fb      	str	r3, [r7, #12]
 80224ca:	e001      	b.n	80224d0 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80224cc:	2300      	movs	r3, #0
 80224ce:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80224d0:	f001 fb18 	bl	8023b04 <vPortExitCritical>

    return xReturn;
 80224d4:	68fb      	ldr	r3, [r7, #12]
}
 80224d6:	4618      	mov	r0, r3
 80224d8:	3710      	adds	r7, #16
 80224da:	46bd      	mov	sp, r7
 80224dc:	bd80      	pop	{r7, pc}
	...

080224e0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80224e0:	b580      	push	{r7, lr}
 80224e2:	b084      	sub	sp, #16
 80224e4:	af00      	add	r7, sp, #0
 80224e6:	6078      	str	r0, [r7, #4]
 80224e8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80224ea:	2300      	movs	r3, #0
 80224ec:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 80224ee:	687b      	ldr	r3, [r7, #4]
 80224f0:	2b00      	cmp	r3, #0
 80224f2:	d103      	bne.n	80224fc <vQueueAddToRegistry+0x1c>
 80224f4:	f001 fc90 	bl	8023e18 <ulSetInterruptMask>
 80224f8:	bf00      	nop
 80224fa:	e7fd      	b.n	80224f8 <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 80224fc:	683b      	ldr	r3, [r7, #0]
 80224fe:	2b00      	cmp	r3, #0
 8022500:	d024      	beq.n	802254c <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8022502:	2300      	movs	r3, #0
 8022504:	60fb      	str	r3, [r7, #12]
 8022506:	e01e      	b.n	8022546 <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8022508:	4a17      	ldr	r2, [pc, #92]	@ (8022568 <vQueueAddToRegistry+0x88>)
 802250a:	68fb      	ldr	r3, [r7, #12]
 802250c:	00db      	lsls	r3, r3, #3
 802250e:	4413      	add	r3, r2
 8022510:	685b      	ldr	r3, [r3, #4]
 8022512:	687a      	ldr	r2, [r7, #4]
 8022514:	429a      	cmp	r2, r3
 8022516:	d105      	bne.n	8022524 <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8022518:	68fb      	ldr	r3, [r7, #12]
 802251a:	00db      	lsls	r3, r3, #3
 802251c:	4a12      	ldr	r2, [pc, #72]	@ (8022568 <vQueueAddToRegistry+0x88>)
 802251e:	4413      	add	r3, r2
 8022520:	60bb      	str	r3, [r7, #8]
                    break;
 8022522:	e013      	b.n	802254c <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8022524:	68bb      	ldr	r3, [r7, #8]
 8022526:	2b00      	cmp	r3, #0
 8022528:	d10a      	bne.n	8022540 <vQueueAddToRegistry+0x60>
 802252a:	4a0f      	ldr	r2, [pc, #60]	@ (8022568 <vQueueAddToRegistry+0x88>)
 802252c:	68fb      	ldr	r3, [r7, #12]
 802252e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8022532:	2b00      	cmp	r3, #0
 8022534:	d104      	bne.n	8022540 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8022536:	68fb      	ldr	r3, [r7, #12]
 8022538:	00db      	lsls	r3, r3, #3
 802253a:	4a0b      	ldr	r2, [pc, #44]	@ (8022568 <vQueueAddToRegistry+0x88>)
 802253c:	4413      	add	r3, r2
 802253e:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8022540:	68fb      	ldr	r3, [r7, #12]
 8022542:	3301      	adds	r3, #1
 8022544:	60fb      	str	r3, [r7, #12]
 8022546:	68fb      	ldr	r3, [r7, #12]
 8022548:	2b07      	cmp	r3, #7
 802254a:	d9dd      	bls.n	8022508 <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 802254c:	68bb      	ldr	r3, [r7, #8]
 802254e:	2b00      	cmp	r3, #0
 8022550:	d005      	beq.n	802255e <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8022552:	68bb      	ldr	r3, [r7, #8]
 8022554:	683a      	ldr	r2, [r7, #0]
 8022556:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8022558:	68bb      	ldr	r3, [r7, #8]
 802255a:	687a      	ldr	r2, [r7, #4]
 802255c:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 802255e:	bf00      	nop
 8022560:	3710      	adds	r7, #16
 8022562:	46bd      	mov	sp, r7
 8022564:	bd80      	pop	{r7, pc}
 8022566:	bf00      	nop
 8022568:	200004f0 	.word	0x200004f0

0802256c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 802256c:	b580      	push	{r7, lr}
 802256e:	b086      	sub	sp, #24
 8022570:	af00      	add	r7, sp, #0
 8022572:	60f8      	str	r0, [r7, #12]
 8022574:	60b9      	str	r1, [r7, #8]
 8022576:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8022578:	68fb      	ldr	r3, [r7, #12]
 802257a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 802257c:	f001 fab0 	bl	8023ae0 <vPortEnterCritical>
 8022580:	697b      	ldr	r3, [r7, #20]
 8022582:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8022586:	b25b      	sxtb	r3, r3
 8022588:	f1b3 3fff 	cmp.w	r3, #4294967295
 802258c:	d103      	bne.n	8022596 <vQueueWaitForMessageRestricted+0x2a>
 802258e:	697b      	ldr	r3, [r7, #20]
 8022590:	2200      	movs	r2, #0
 8022592:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8022596:	697b      	ldr	r3, [r7, #20]
 8022598:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 802259c:	b25b      	sxtb	r3, r3
 802259e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80225a2:	d103      	bne.n	80225ac <vQueueWaitForMessageRestricted+0x40>
 80225a4:	697b      	ldr	r3, [r7, #20]
 80225a6:	2200      	movs	r2, #0
 80225a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80225ac:	f001 faaa 	bl	8023b04 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80225b0:	697b      	ldr	r3, [r7, #20]
 80225b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80225b4:	2b00      	cmp	r3, #0
 80225b6:	d106      	bne.n	80225c6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80225b8:	697b      	ldr	r3, [r7, #20]
 80225ba:	3324      	adds	r3, #36	@ 0x24
 80225bc:	687a      	ldr	r2, [r7, #4]
 80225be:	68b9      	ldr	r1, [r7, #8]
 80225c0:	4618      	mov	r0, r3
 80225c2:	f000 fcc1 	bl	8022f48 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80225c6:	6978      	ldr	r0, [r7, #20]
 80225c8:	f7ff ff21 	bl	802240e <prvUnlockQueue>
    }
 80225cc:	bf00      	nop
 80225ce:	3718      	adds	r7, #24
 80225d0:	46bd      	mov	sp, r7
 80225d2:	bd80      	pop	{r7, pc}

080225d4 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80225d4:	b580      	push	{r7, lr}
 80225d6:	b08c      	sub	sp, #48	@ 0x30
 80225d8:	af04      	add	r7, sp, #16
 80225da:	60f8      	str	r0, [r7, #12]
 80225dc:	60b9      	str	r1, [r7, #8]
 80225de:	607a      	str	r2, [r7, #4]
 80225e0:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 80225e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80225e4:	2b00      	cmp	r3, #0
 80225e6:	d103      	bne.n	80225f0 <xTaskCreateStatic+0x1c>
 80225e8:	f001 fc16 	bl	8023e18 <ulSetInterruptMask>
 80225ec:	bf00      	nop
 80225ee:	e7fd      	b.n	80225ec <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 80225f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80225f2:	2b00      	cmp	r3, #0
 80225f4:	d103      	bne.n	80225fe <xTaskCreateStatic+0x2a>
 80225f6:	f001 fc0f 	bl	8023e18 <ulSetInterruptMask>
 80225fa:	bf00      	nop
 80225fc:	e7fd      	b.n	80225fa <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 80225fe:	235c      	movs	r3, #92	@ 0x5c
 8022600:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8022602:	697b      	ldr	r3, [r7, #20]
 8022604:	2b5c      	cmp	r3, #92	@ 0x5c
 8022606:	d003      	beq.n	8022610 <xTaskCreateStatic+0x3c>
 8022608:	f001 fc06 	bl	8023e18 <ulSetInterruptMask>
 802260c:	bf00      	nop
 802260e:	e7fd      	b.n	802260c <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8022610:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8022612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8022614:	2b00      	cmp	r3, #0
 8022616:	d023      	beq.n	8022660 <xTaskCreateStatic+0x8c>
 8022618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802261a:	2b00      	cmp	r3, #0
 802261c:	d020      	beq.n	8022660 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 802261e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8022620:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8022622:	225c      	movs	r2, #92	@ 0x5c
 8022624:	2100      	movs	r1, #0
 8022626:	69f8      	ldr	r0, [r7, #28]
 8022628:	f001 fcb7 	bl	8023f9a <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 802262c:	69fb      	ldr	r3, [r7, #28]
 802262e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8022630:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8022632:	69fb      	ldr	r3, [r7, #28]
 8022634:	2202      	movs	r2, #2
 8022636:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 802263a:	2300      	movs	r3, #0
 802263c:	9303      	str	r3, [sp, #12]
 802263e:	69fb      	ldr	r3, [r7, #28]
 8022640:	9302      	str	r3, [sp, #8]
 8022642:	f107 0318 	add.w	r3, r7, #24
 8022646:	9301      	str	r3, [sp, #4]
 8022648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802264a:	9300      	str	r3, [sp, #0]
 802264c:	683b      	ldr	r3, [r7, #0]
 802264e:	687a      	ldr	r2, [r7, #4]
 8022650:	68b9      	ldr	r1, [r7, #8]
 8022652:	68f8      	ldr	r0, [r7, #12]
 8022654:	f000 f855 	bl	8022702 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8022658:	69f8      	ldr	r0, [r7, #28]
 802265a:	f000 f8d5 	bl	8022808 <prvAddNewTaskToReadyList>
 802265e:	e001      	b.n	8022664 <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8022660:	2300      	movs	r3, #0
 8022662:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8022664:	69bb      	ldr	r3, [r7, #24]
    }
 8022666:	4618      	mov	r0, r3
 8022668:	3720      	adds	r7, #32
 802266a:	46bd      	mov	sp, r7
 802266c:	bd80      	pop	{r7, pc}

0802266e <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 802266e:	b580      	push	{r7, lr}
 8022670:	b08c      	sub	sp, #48	@ 0x30
 8022672:	af04      	add	r7, sp, #16
 8022674:	60f8      	str	r0, [r7, #12]
 8022676:	60b9      	str	r1, [r7, #8]
 8022678:	603b      	str	r3, [r7, #0]
 802267a:	4613      	mov	r3, r2
 802267c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 802267e:	88fb      	ldrh	r3, [r7, #6]
 8022680:	009b      	lsls	r3, r3, #2
 8022682:	4618      	mov	r0, r3
 8022684:	f001 fc28 	bl	8023ed8 <pvPortMalloc>
 8022688:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 802268a:	697b      	ldr	r3, [r7, #20]
 802268c:	2b00      	cmp	r3, #0
 802268e:	d013      	beq.n	80226b8 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8022690:	205c      	movs	r0, #92	@ 0x5c
 8022692:	f001 fc21 	bl	8023ed8 <pvPortMalloc>
 8022696:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8022698:	69fb      	ldr	r3, [r7, #28]
 802269a:	2b00      	cmp	r3, #0
 802269c:	d008      	beq.n	80226b0 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 802269e:	225c      	movs	r2, #92	@ 0x5c
 80226a0:	2100      	movs	r1, #0
 80226a2:	69f8      	ldr	r0, [r7, #28]
 80226a4:	f001 fc79 	bl	8023f9a <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80226a8:	69fb      	ldr	r3, [r7, #28]
 80226aa:	697a      	ldr	r2, [r7, #20]
 80226ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80226ae:	e005      	b.n	80226bc <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80226b0:	6978      	ldr	r0, [r7, #20]
 80226b2:	f001 fc63 	bl	8023f7c <vPortFree>
 80226b6:	e001      	b.n	80226bc <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80226b8:	2300      	movs	r3, #0
 80226ba:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80226bc:	69fb      	ldr	r3, [r7, #28]
 80226be:	2b00      	cmp	r3, #0
 80226c0:	d017      	beq.n	80226f2 <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80226c2:	69fb      	ldr	r3, [r7, #28]
 80226c4:	2200      	movs	r2, #0
 80226c6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80226ca:	88fa      	ldrh	r2, [r7, #6]
 80226cc:	2300      	movs	r3, #0
 80226ce:	9303      	str	r3, [sp, #12]
 80226d0:	69fb      	ldr	r3, [r7, #28]
 80226d2:	9302      	str	r3, [sp, #8]
 80226d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80226d6:	9301      	str	r3, [sp, #4]
 80226d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80226da:	9300      	str	r3, [sp, #0]
 80226dc:	683b      	ldr	r3, [r7, #0]
 80226de:	68b9      	ldr	r1, [r7, #8]
 80226e0:	68f8      	ldr	r0, [r7, #12]
 80226e2:	f000 f80e 	bl	8022702 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80226e6:	69f8      	ldr	r0, [r7, #28]
 80226e8:	f000 f88e 	bl	8022808 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80226ec:	2301      	movs	r3, #1
 80226ee:	61bb      	str	r3, [r7, #24]
 80226f0:	e002      	b.n	80226f8 <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80226f2:	f04f 33ff 	mov.w	r3, #4294967295
 80226f6:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80226f8:	69bb      	ldr	r3, [r7, #24]
    }
 80226fa:	4618      	mov	r0, r3
 80226fc:	3720      	adds	r7, #32
 80226fe:	46bd      	mov	sp, r7
 8022700:	bd80      	pop	{r7, pc}

08022702 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8022702:	b580      	push	{r7, lr}
 8022704:	b086      	sub	sp, #24
 8022706:	af00      	add	r7, sp, #0
 8022708:	60f8      	str	r0, [r7, #12]
 802270a:	60b9      	str	r1, [r7, #8]
 802270c:	607a      	str	r2, [r7, #4]
 802270e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8022710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022712:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8022714:	687b      	ldr	r3, [r7, #4]
 8022716:	009b      	lsls	r3, r3, #2
 8022718:	461a      	mov	r2, r3
 802271a:	21a5      	movs	r1, #165	@ 0xa5
 802271c:	f001 fc3d 	bl	8023f9a <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8022720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8022722:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8022724:	687b      	ldr	r3, [r7, #4]
 8022726:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802272a:	3b01      	subs	r3, #1
 802272c:	009b      	lsls	r3, r3, #2
 802272e:	4413      	add	r3, r2
 8022730:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8022732:	693b      	ldr	r3, [r7, #16]
 8022734:	f023 0307 	bic.w	r3, r3, #7
 8022738:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 802273a:	693b      	ldr	r3, [r7, #16]
 802273c:	f003 0307 	and.w	r3, r3, #7
 8022740:	2b00      	cmp	r3, #0
 8022742:	d003      	beq.n	802274c <prvInitialiseNewTask+0x4a>
 8022744:	f001 fb68 	bl	8023e18 <ulSetInterruptMask>
 8022748:	bf00      	nop
 802274a:	e7fd      	b.n	8022748 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 802274c:	68bb      	ldr	r3, [r7, #8]
 802274e:	2b00      	cmp	r3, #0
 8022750:	d01e      	beq.n	8022790 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8022752:	2300      	movs	r3, #0
 8022754:	617b      	str	r3, [r7, #20]
 8022756:	e012      	b.n	802277e <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8022758:	68ba      	ldr	r2, [r7, #8]
 802275a:	697b      	ldr	r3, [r7, #20]
 802275c:	4413      	add	r3, r2
 802275e:	7819      	ldrb	r1, [r3, #0]
 8022760:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8022762:	697b      	ldr	r3, [r7, #20]
 8022764:	4413      	add	r3, r2
 8022766:	3334      	adds	r3, #52	@ 0x34
 8022768:	460a      	mov	r2, r1
 802276a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 802276c:	68ba      	ldr	r2, [r7, #8]
 802276e:	697b      	ldr	r3, [r7, #20]
 8022770:	4413      	add	r3, r2
 8022772:	781b      	ldrb	r3, [r3, #0]
 8022774:	2b00      	cmp	r3, #0
 8022776:	d006      	beq.n	8022786 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8022778:	697b      	ldr	r3, [r7, #20]
 802277a:	3301      	adds	r3, #1
 802277c:	617b      	str	r3, [r7, #20]
 802277e:	697b      	ldr	r3, [r7, #20]
 8022780:	2b0f      	cmp	r3, #15
 8022782:	d9e9      	bls.n	8022758 <prvInitialiseNewTask+0x56>
 8022784:	e000      	b.n	8022788 <prvInitialiseNewTask+0x86>
            {
                break;
 8022786:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8022788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802278a:	2200      	movs	r2, #0
 802278c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8022790:	6a3b      	ldr	r3, [r7, #32]
 8022792:	2b37      	cmp	r3, #55	@ 0x37
 8022794:	d903      	bls.n	802279e <prvInitialiseNewTask+0x9c>
 8022796:	f001 fb3f 	bl	8023e18 <ulSetInterruptMask>
 802279a:	bf00      	nop
 802279c:	e7fd      	b.n	802279a <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 802279e:	6a3b      	ldr	r3, [r7, #32]
 80227a0:	2b37      	cmp	r3, #55	@ 0x37
 80227a2:	d901      	bls.n	80227a8 <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80227a4:	2337      	movs	r3, #55	@ 0x37
 80227a6:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80227a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227aa:	6a3a      	ldr	r2, [r7, #32]
 80227ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80227ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227b0:	6a3a      	ldr	r2, [r7, #32]
 80227b2:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80227b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227b6:	3304      	adds	r3, #4
 80227b8:	4618      	mov	r0, r3
 80227ba:	f7ff fbf1 	bl	8021fa0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80227be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227c0:	3318      	adds	r3, #24
 80227c2:	4618      	mov	r0, r3
 80227c4:	f7ff fbec 	bl	8021fa0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80227c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80227cc:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80227ce:	6a3b      	ldr	r3, [r7, #32]
 80227d0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80227d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227d6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80227d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80227dc:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 80227de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80227e2:	683b      	ldr	r3, [r7, #0]
 80227e4:	68fa      	ldr	r2, [r7, #12]
 80227e6:	6938      	ldr	r0, [r7, #16]
 80227e8:	f001 f9d8 	bl	8023b9c <pxPortInitialiseStack>
 80227ec:	4602      	mov	r2, r0
 80227ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80227f0:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80227f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80227f4:	2b00      	cmp	r3, #0
 80227f6:	d002      	beq.n	80227fe <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80227f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80227fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80227fc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80227fe:	bf00      	nop
 8022800:	3718      	adds	r7, #24
 8022802:	46bd      	mov	sp, r7
 8022804:	bd80      	pop	{r7, pc}
	...

08022808 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8022808:	b580      	push	{r7, lr}
 802280a:	b084      	sub	sp, #16
 802280c:	af00      	add	r7, sp, #0
 802280e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8022810:	f001 f966 	bl	8023ae0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8022814:	4b3e      	ldr	r3, [pc, #248]	@ (8022910 <prvAddNewTaskToReadyList+0x108>)
 8022816:	681b      	ldr	r3, [r3, #0]
 8022818:	3301      	adds	r3, #1
 802281a:	4a3d      	ldr	r2, [pc, #244]	@ (8022910 <prvAddNewTaskToReadyList+0x108>)
 802281c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 802281e:	4b3d      	ldr	r3, [pc, #244]	@ (8022914 <prvAddNewTaskToReadyList+0x10c>)
 8022820:	681b      	ldr	r3, [r3, #0]
 8022822:	2b00      	cmp	r3, #0
 8022824:	d109      	bne.n	802283a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8022826:	4a3b      	ldr	r2, [pc, #236]	@ (8022914 <prvAddNewTaskToReadyList+0x10c>)
 8022828:	687b      	ldr	r3, [r7, #4]
 802282a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 802282c:	4b38      	ldr	r3, [pc, #224]	@ (8022910 <prvAddNewTaskToReadyList+0x108>)
 802282e:	681b      	ldr	r3, [r3, #0]
 8022830:	2b01      	cmp	r3, #1
 8022832:	d110      	bne.n	8022856 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8022834:	f000 fd1e 	bl	8023274 <prvInitialiseTaskLists>
 8022838:	e00d      	b.n	8022856 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 802283a:	4b37      	ldr	r3, [pc, #220]	@ (8022918 <prvAddNewTaskToReadyList+0x110>)
 802283c:	681b      	ldr	r3, [r3, #0]
 802283e:	2b00      	cmp	r3, #0
 8022840:	d109      	bne.n	8022856 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8022842:	4b34      	ldr	r3, [pc, #208]	@ (8022914 <prvAddNewTaskToReadyList+0x10c>)
 8022844:	681b      	ldr	r3, [r3, #0]
 8022846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022848:	687b      	ldr	r3, [r7, #4]
 802284a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802284c:	429a      	cmp	r2, r3
 802284e:	d802      	bhi.n	8022856 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8022850:	4a30      	ldr	r2, [pc, #192]	@ (8022914 <prvAddNewTaskToReadyList+0x10c>)
 8022852:	687b      	ldr	r3, [r7, #4]
 8022854:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8022856:	4b31      	ldr	r3, [pc, #196]	@ (802291c <prvAddNewTaskToReadyList+0x114>)
 8022858:	681b      	ldr	r3, [r3, #0]
 802285a:	3301      	adds	r3, #1
 802285c:	4a2f      	ldr	r2, [pc, #188]	@ (802291c <prvAddNewTaskToReadyList+0x114>)
 802285e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8022860:	4b2e      	ldr	r3, [pc, #184]	@ (802291c <prvAddNewTaskToReadyList+0x114>)
 8022862:	681a      	ldr	r2, [r3, #0]
 8022864:	687b      	ldr	r3, [r7, #4]
 8022866:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8022868:	687b      	ldr	r3, [r7, #4]
 802286a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 802286c:	4b2c      	ldr	r3, [pc, #176]	@ (8022920 <prvAddNewTaskToReadyList+0x118>)
 802286e:	681b      	ldr	r3, [r3, #0]
 8022870:	429a      	cmp	r2, r3
 8022872:	d903      	bls.n	802287c <prvAddNewTaskToReadyList+0x74>
 8022874:	687b      	ldr	r3, [r7, #4]
 8022876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022878:	4a29      	ldr	r2, [pc, #164]	@ (8022920 <prvAddNewTaskToReadyList+0x118>)
 802287a:	6013      	str	r3, [r2, #0]
 802287c:	687b      	ldr	r3, [r7, #4]
 802287e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022880:	4928      	ldr	r1, [pc, #160]	@ (8022924 <prvAddNewTaskToReadyList+0x11c>)
 8022882:	4613      	mov	r3, r2
 8022884:	009b      	lsls	r3, r3, #2
 8022886:	4413      	add	r3, r2
 8022888:	009b      	lsls	r3, r3, #2
 802288a:	440b      	add	r3, r1
 802288c:	3304      	adds	r3, #4
 802288e:	681b      	ldr	r3, [r3, #0]
 8022890:	60fb      	str	r3, [r7, #12]
 8022892:	687b      	ldr	r3, [r7, #4]
 8022894:	68fa      	ldr	r2, [r7, #12]
 8022896:	609a      	str	r2, [r3, #8]
 8022898:	68fb      	ldr	r3, [r7, #12]
 802289a:	689a      	ldr	r2, [r3, #8]
 802289c:	687b      	ldr	r3, [r7, #4]
 802289e:	60da      	str	r2, [r3, #12]
 80228a0:	68fb      	ldr	r3, [r7, #12]
 80228a2:	689b      	ldr	r3, [r3, #8]
 80228a4:	687a      	ldr	r2, [r7, #4]
 80228a6:	3204      	adds	r2, #4
 80228a8:	605a      	str	r2, [r3, #4]
 80228aa:	687b      	ldr	r3, [r7, #4]
 80228ac:	1d1a      	adds	r2, r3, #4
 80228ae:	68fb      	ldr	r3, [r7, #12]
 80228b0:	609a      	str	r2, [r3, #8]
 80228b2:	687b      	ldr	r3, [r7, #4]
 80228b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80228b6:	4613      	mov	r3, r2
 80228b8:	009b      	lsls	r3, r3, #2
 80228ba:	4413      	add	r3, r2
 80228bc:	009b      	lsls	r3, r3, #2
 80228be:	4a19      	ldr	r2, [pc, #100]	@ (8022924 <prvAddNewTaskToReadyList+0x11c>)
 80228c0:	441a      	add	r2, r3
 80228c2:	687b      	ldr	r3, [r7, #4]
 80228c4:	615a      	str	r2, [r3, #20]
 80228c6:	687b      	ldr	r3, [r7, #4]
 80228c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80228ca:	4916      	ldr	r1, [pc, #88]	@ (8022924 <prvAddNewTaskToReadyList+0x11c>)
 80228cc:	4613      	mov	r3, r2
 80228ce:	009b      	lsls	r3, r3, #2
 80228d0:	4413      	add	r3, r2
 80228d2:	009b      	lsls	r3, r3, #2
 80228d4:	440b      	add	r3, r1
 80228d6:	681b      	ldr	r3, [r3, #0]
 80228d8:	1c59      	adds	r1, r3, #1
 80228da:	4812      	ldr	r0, [pc, #72]	@ (8022924 <prvAddNewTaskToReadyList+0x11c>)
 80228dc:	4613      	mov	r3, r2
 80228de:	009b      	lsls	r3, r3, #2
 80228e0:	4413      	add	r3, r2
 80228e2:	009b      	lsls	r3, r3, #2
 80228e4:	4403      	add	r3, r0
 80228e6:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80228e8:	f001 f90c 	bl	8023b04 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80228ec:	4b0a      	ldr	r3, [pc, #40]	@ (8022918 <prvAddNewTaskToReadyList+0x110>)
 80228ee:	681b      	ldr	r3, [r3, #0]
 80228f0:	2b00      	cmp	r3, #0
 80228f2:	d008      	beq.n	8022906 <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80228f4:	4b07      	ldr	r3, [pc, #28]	@ (8022914 <prvAddNewTaskToReadyList+0x10c>)
 80228f6:	681b      	ldr	r3, [r3, #0]
 80228f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80228fa:	687b      	ldr	r3, [r7, #4]
 80228fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80228fe:	429a      	cmp	r2, r3
 8022900:	d201      	bcs.n	8022906 <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8022902:	f001 f8db 	bl	8023abc <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8022906:	bf00      	nop
 8022908:	3710      	adds	r7, #16
 802290a:	46bd      	mov	sp, r7
 802290c:	bd80      	pop	{r7, pc}
 802290e:	bf00      	nop
 8022910:	20000a04 	.word	0x20000a04
 8022914:	20000530 	.word	0x20000530
 8022918:	20000a10 	.word	0x20000a10
 802291c:	20000a20 	.word	0x20000a20
 8022920:	20000a0c 	.word	0x20000a0c
 8022924:	20000534 	.word	0x20000534

08022928 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8022928:	b580      	push	{r7, lr}
 802292a:	b084      	sub	sp, #16
 802292c:	af00      	add	r7, sp, #0
 802292e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8022930:	2300      	movs	r3, #0
 8022932:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8022934:	687b      	ldr	r3, [r7, #4]
 8022936:	2b00      	cmp	r3, #0
 8022938:	d010      	beq.n	802295c <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == ( UBaseType_t ) 0U );
 802293a:	4b0d      	ldr	r3, [pc, #52]	@ (8022970 <vTaskDelay+0x48>)
 802293c:	681b      	ldr	r3, [r3, #0]
 802293e:	2b00      	cmp	r3, #0
 8022940:	d003      	beq.n	802294a <vTaskDelay+0x22>
 8022942:	f001 fa69 	bl	8023e18 <ulSetInterruptMask>
 8022946:	bf00      	nop
 8022948:	e7fd      	b.n	8022946 <vTaskDelay+0x1e>
            vTaskSuspendAll();
 802294a:	f000 f86f 	bl	8022a2c <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 802294e:	2100      	movs	r1, #0
 8022950:	6878      	ldr	r0, [r7, #4]
 8022952:	f000 fd5f 	bl	8023414 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8022956:	f000 f877 	bl	8022a48 <xTaskResumeAll>
 802295a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 802295c:	68fb      	ldr	r3, [r7, #12]
 802295e:	2b00      	cmp	r3, #0
 8022960:	d101      	bne.n	8022966 <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 8022962:	f001 f8ab 	bl	8023abc <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8022966:	bf00      	nop
 8022968:	3710      	adds	r7, #16
 802296a:	46bd      	mov	sp, r7
 802296c:	bd80      	pop	{r7, pc}
 802296e:	bf00      	nop
 8022970:	20000a2c 	.word	0x20000a2c

08022974 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8022974:	b580      	push	{r7, lr}
 8022976:	b088      	sub	sp, #32
 8022978:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 802297a:	2300      	movs	r3, #0
 802297c:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 802297e:	2300      	movs	r3, #0
 8022980:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8022982:	463a      	mov	r2, r7
 8022984:	1d39      	adds	r1, r7, #4
 8022986:	f107 0308 	add.w	r3, r7, #8
 802298a:	4618      	mov	r0, r3
 802298c:	f7ff fab4 	bl	8021ef8 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8022990:	6839      	ldr	r1, [r7, #0]
 8022992:	687b      	ldr	r3, [r7, #4]
 8022994:	68ba      	ldr	r2, [r7, #8]
 8022996:	9202      	str	r2, [sp, #8]
 8022998:	9301      	str	r3, [sp, #4]
 802299a:	2300      	movs	r3, #0
 802299c:	9300      	str	r3, [sp, #0]
 802299e:	2300      	movs	r3, #0
 80229a0:	460a      	mov	r2, r1
 80229a2:	491b      	ldr	r1, [pc, #108]	@ (8022a10 <vTaskStartScheduler+0x9c>)
 80229a4:	481b      	ldr	r0, [pc, #108]	@ (8022a14 <vTaskStartScheduler+0xa0>)
 80229a6:	f7ff fe15 	bl	80225d4 <xTaskCreateStatic>
 80229aa:	4603      	mov	r3, r0
 80229ac:	4a1a      	ldr	r2, [pc, #104]	@ (8022a18 <vTaskStartScheduler+0xa4>)
 80229ae:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 80229b0:	4b19      	ldr	r3, [pc, #100]	@ (8022a18 <vTaskStartScheduler+0xa4>)
 80229b2:	681b      	ldr	r3, [r3, #0]
 80229b4:	2b00      	cmp	r3, #0
 80229b6:	d002      	beq.n	80229be <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 80229b8:	2301      	movs	r3, #1
 80229ba:	60fb      	str	r3, [r7, #12]
 80229bc:	e001      	b.n	80229c2 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 80229be:	2300      	movs	r3, #0
 80229c0:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80229c2:	68fb      	ldr	r3, [r7, #12]
 80229c4:	2b01      	cmp	r3, #1
 80229c6:	d102      	bne.n	80229ce <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 80229c8:	f000 fd92 	bl	80234f0 <xTimerCreateTimerTask>
 80229cc:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80229ce:	68fb      	ldr	r3, [r7, #12]
 80229d0:	2b01      	cmp	r3, #1
 80229d2:	d10e      	bne.n	80229f2 <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 80229d4:	f001 fa20 	bl	8023e18 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80229d8:	4b10      	ldr	r3, [pc, #64]	@ (8022a1c <vTaskStartScheduler+0xa8>)
 80229da:	f04f 32ff 	mov.w	r2, #4294967295
 80229de:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80229e0:	4b0f      	ldr	r3, [pc, #60]	@ (8022a20 <vTaskStartScheduler+0xac>)
 80229e2:	2201      	movs	r2, #1
 80229e4:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80229e6:	4b0f      	ldr	r3, [pc, #60]	@ (8022a24 <vTaskStartScheduler+0xb0>)
 80229e8:	2200      	movs	r2, #0
 80229ea:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 80229ec:	f001 f960 	bl	8023cb0 <xPortStartScheduler>
 80229f0:	e007      	b.n	8022a02 <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80229f2:	68fb      	ldr	r3, [r7, #12]
 80229f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80229f8:	d103      	bne.n	8022a02 <vTaskStartScheduler+0x8e>
 80229fa:	f001 fa0d 	bl	8023e18 <ulSetInterruptMask>
 80229fe:	bf00      	nop
 8022a00:	e7fd      	b.n	80229fe <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8022a02:	4b09      	ldr	r3, [pc, #36]	@ (8022a28 <vTaskStartScheduler+0xb4>)
 8022a04:	681b      	ldr	r3, [r3, #0]
}
 8022a06:	bf00      	nop
 8022a08:	3710      	adds	r7, #16
 8022a0a:	46bd      	mov	sp, r7
 8022a0c:	bd80      	pop	{r7, pc}
 8022a0e:	bf00      	nop
 8022a10:	08024034 	.word	0x08024034
 8022a14:	08023255 	.word	0x08023255
 8022a18:	20000a28 	.word	0x20000a28
 8022a1c:	20000a24 	.word	0x20000a24
 8022a20:	20000a10 	.word	0x20000a10
 8022a24:	20000a08 	.word	0x20000a08
 8022a28:	08024080 	.word	0x08024080

08022a2c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8022a2c:	b480      	push	{r7}
 8022a2e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8022a30:	4b04      	ldr	r3, [pc, #16]	@ (8022a44 <vTaskSuspendAll+0x18>)
 8022a32:	681b      	ldr	r3, [r3, #0]
 8022a34:	3301      	adds	r3, #1
 8022a36:	4a03      	ldr	r2, [pc, #12]	@ (8022a44 <vTaskSuspendAll+0x18>)
 8022a38:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8022a3a:	bf00      	nop
 8022a3c:	46bd      	mov	sp, r7
 8022a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a42:	4770      	bx	lr
 8022a44:	20000a2c 	.word	0x20000a2c

08022a48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8022a48:	b580      	push	{r7, lr}
 8022a4a:	b086      	sub	sp, #24
 8022a4c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8022a4e:	2300      	movs	r3, #0
 8022a50:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8022a52:	2300      	movs	r3, #0
 8022a54:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 8022a56:	4b6b      	ldr	r3, [pc, #428]	@ (8022c04 <xTaskResumeAll+0x1bc>)
 8022a58:	681b      	ldr	r3, [r3, #0]
 8022a5a:	2b00      	cmp	r3, #0
 8022a5c:	d103      	bne.n	8022a66 <xTaskResumeAll+0x1e>
 8022a5e:	f001 f9db 	bl	8023e18 <ulSetInterruptMask>
 8022a62:	bf00      	nop
 8022a64:	e7fd      	b.n	8022a62 <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8022a66:	f001 f83b 	bl	8023ae0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8022a6a:	4b66      	ldr	r3, [pc, #408]	@ (8022c04 <xTaskResumeAll+0x1bc>)
 8022a6c:	681b      	ldr	r3, [r3, #0]
 8022a6e:	3b01      	subs	r3, #1
 8022a70:	4a64      	ldr	r2, [pc, #400]	@ (8022c04 <xTaskResumeAll+0x1bc>)
 8022a72:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8022a74:	4b63      	ldr	r3, [pc, #396]	@ (8022c04 <xTaskResumeAll+0x1bc>)
 8022a76:	681b      	ldr	r3, [r3, #0]
 8022a78:	2b00      	cmp	r3, #0
 8022a7a:	f040 80bb 	bne.w	8022bf4 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8022a7e:	4b62      	ldr	r3, [pc, #392]	@ (8022c08 <xTaskResumeAll+0x1c0>)
 8022a80:	681b      	ldr	r3, [r3, #0]
 8022a82:	2b00      	cmp	r3, #0
 8022a84:	f000 80b6 	beq.w	8022bf4 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8022a88:	e08b      	b.n	8022ba2 <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8022a8a:	4b60      	ldr	r3, [pc, #384]	@ (8022c0c <xTaskResumeAll+0x1c4>)
 8022a8c:	68db      	ldr	r3, [r3, #12]
 8022a8e:	68db      	ldr	r3, [r3, #12]
 8022a90:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8022a92:	697b      	ldr	r3, [r7, #20]
 8022a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8022a96:	60bb      	str	r3, [r7, #8]
 8022a98:	697b      	ldr	r3, [r7, #20]
 8022a9a:	69db      	ldr	r3, [r3, #28]
 8022a9c:	697a      	ldr	r2, [r7, #20]
 8022a9e:	6a12      	ldr	r2, [r2, #32]
 8022aa0:	609a      	str	r2, [r3, #8]
 8022aa2:	697b      	ldr	r3, [r7, #20]
 8022aa4:	6a1b      	ldr	r3, [r3, #32]
 8022aa6:	697a      	ldr	r2, [r7, #20]
 8022aa8:	69d2      	ldr	r2, [r2, #28]
 8022aaa:	605a      	str	r2, [r3, #4]
 8022aac:	68bb      	ldr	r3, [r7, #8]
 8022aae:	685a      	ldr	r2, [r3, #4]
 8022ab0:	697b      	ldr	r3, [r7, #20]
 8022ab2:	3318      	adds	r3, #24
 8022ab4:	429a      	cmp	r2, r3
 8022ab6:	d103      	bne.n	8022ac0 <xTaskResumeAll+0x78>
 8022ab8:	697b      	ldr	r3, [r7, #20]
 8022aba:	6a1a      	ldr	r2, [r3, #32]
 8022abc:	68bb      	ldr	r3, [r7, #8]
 8022abe:	605a      	str	r2, [r3, #4]
 8022ac0:	697b      	ldr	r3, [r7, #20]
 8022ac2:	2200      	movs	r2, #0
 8022ac4:	629a      	str	r2, [r3, #40]	@ 0x28
 8022ac6:	68bb      	ldr	r3, [r7, #8]
 8022ac8:	681b      	ldr	r3, [r3, #0]
 8022aca:	1e5a      	subs	r2, r3, #1
 8022acc:	68bb      	ldr	r3, [r7, #8]
 8022ace:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8022ad0:	697b      	ldr	r3, [r7, #20]
 8022ad2:	695b      	ldr	r3, [r3, #20]
 8022ad4:	607b      	str	r3, [r7, #4]
 8022ad6:	697b      	ldr	r3, [r7, #20]
 8022ad8:	689b      	ldr	r3, [r3, #8]
 8022ada:	697a      	ldr	r2, [r7, #20]
 8022adc:	68d2      	ldr	r2, [r2, #12]
 8022ade:	609a      	str	r2, [r3, #8]
 8022ae0:	697b      	ldr	r3, [r7, #20]
 8022ae2:	68db      	ldr	r3, [r3, #12]
 8022ae4:	697a      	ldr	r2, [r7, #20]
 8022ae6:	6892      	ldr	r2, [r2, #8]
 8022ae8:	605a      	str	r2, [r3, #4]
 8022aea:	687b      	ldr	r3, [r7, #4]
 8022aec:	685a      	ldr	r2, [r3, #4]
 8022aee:	697b      	ldr	r3, [r7, #20]
 8022af0:	3304      	adds	r3, #4
 8022af2:	429a      	cmp	r2, r3
 8022af4:	d103      	bne.n	8022afe <xTaskResumeAll+0xb6>
 8022af6:	697b      	ldr	r3, [r7, #20]
 8022af8:	68da      	ldr	r2, [r3, #12]
 8022afa:	687b      	ldr	r3, [r7, #4]
 8022afc:	605a      	str	r2, [r3, #4]
 8022afe:	697b      	ldr	r3, [r7, #20]
 8022b00:	2200      	movs	r2, #0
 8022b02:	615a      	str	r2, [r3, #20]
 8022b04:	687b      	ldr	r3, [r7, #4]
 8022b06:	681b      	ldr	r3, [r3, #0]
 8022b08:	1e5a      	subs	r2, r3, #1
 8022b0a:	687b      	ldr	r3, [r7, #4]
 8022b0c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8022b0e:	697b      	ldr	r3, [r7, #20]
 8022b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022b12:	4b3f      	ldr	r3, [pc, #252]	@ (8022c10 <xTaskResumeAll+0x1c8>)
 8022b14:	681b      	ldr	r3, [r3, #0]
 8022b16:	429a      	cmp	r2, r3
 8022b18:	d903      	bls.n	8022b22 <xTaskResumeAll+0xda>
 8022b1a:	697b      	ldr	r3, [r7, #20]
 8022b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022b1e:	4a3c      	ldr	r2, [pc, #240]	@ (8022c10 <xTaskResumeAll+0x1c8>)
 8022b20:	6013      	str	r3, [r2, #0]
 8022b22:	697b      	ldr	r3, [r7, #20]
 8022b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022b26:	493b      	ldr	r1, [pc, #236]	@ (8022c14 <xTaskResumeAll+0x1cc>)
 8022b28:	4613      	mov	r3, r2
 8022b2a:	009b      	lsls	r3, r3, #2
 8022b2c:	4413      	add	r3, r2
 8022b2e:	009b      	lsls	r3, r3, #2
 8022b30:	440b      	add	r3, r1
 8022b32:	3304      	adds	r3, #4
 8022b34:	681b      	ldr	r3, [r3, #0]
 8022b36:	603b      	str	r3, [r7, #0]
 8022b38:	697b      	ldr	r3, [r7, #20]
 8022b3a:	683a      	ldr	r2, [r7, #0]
 8022b3c:	609a      	str	r2, [r3, #8]
 8022b3e:	683b      	ldr	r3, [r7, #0]
 8022b40:	689a      	ldr	r2, [r3, #8]
 8022b42:	697b      	ldr	r3, [r7, #20]
 8022b44:	60da      	str	r2, [r3, #12]
 8022b46:	683b      	ldr	r3, [r7, #0]
 8022b48:	689b      	ldr	r3, [r3, #8]
 8022b4a:	697a      	ldr	r2, [r7, #20]
 8022b4c:	3204      	adds	r2, #4
 8022b4e:	605a      	str	r2, [r3, #4]
 8022b50:	697b      	ldr	r3, [r7, #20]
 8022b52:	1d1a      	adds	r2, r3, #4
 8022b54:	683b      	ldr	r3, [r7, #0]
 8022b56:	609a      	str	r2, [r3, #8]
 8022b58:	697b      	ldr	r3, [r7, #20]
 8022b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022b5c:	4613      	mov	r3, r2
 8022b5e:	009b      	lsls	r3, r3, #2
 8022b60:	4413      	add	r3, r2
 8022b62:	009b      	lsls	r3, r3, #2
 8022b64:	4a2b      	ldr	r2, [pc, #172]	@ (8022c14 <xTaskResumeAll+0x1cc>)
 8022b66:	441a      	add	r2, r3
 8022b68:	697b      	ldr	r3, [r7, #20]
 8022b6a:	615a      	str	r2, [r3, #20]
 8022b6c:	697b      	ldr	r3, [r7, #20]
 8022b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022b70:	4928      	ldr	r1, [pc, #160]	@ (8022c14 <xTaskResumeAll+0x1cc>)
 8022b72:	4613      	mov	r3, r2
 8022b74:	009b      	lsls	r3, r3, #2
 8022b76:	4413      	add	r3, r2
 8022b78:	009b      	lsls	r3, r3, #2
 8022b7a:	440b      	add	r3, r1
 8022b7c:	681b      	ldr	r3, [r3, #0]
 8022b7e:	1c59      	adds	r1, r3, #1
 8022b80:	4824      	ldr	r0, [pc, #144]	@ (8022c14 <xTaskResumeAll+0x1cc>)
 8022b82:	4613      	mov	r3, r2
 8022b84:	009b      	lsls	r3, r3, #2
 8022b86:	4413      	add	r3, r2
 8022b88:	009b      	lsls	r3, r3, #2
 8022b8a:	4403      	add	r3, r0
 8022b8c:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8022b8e:	697b      	ldr	r3, [r7, #20]
 8022b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022b92:	4b21      	ldr	r3, [pc, #132]	@ (8022c18 <xTaskResumeAll+0x1d0>)
 8022b94:	681b      	ldr	r3, [r3, #0]
 8022b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022b98:	429a      	cmp	r2, r3
 8022b9a:	d902      	bls.n	8022ba2 <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 8022b9c:	4b1f      	ldr	r3, [pc, #124]	@ (8022c1c <xTaskResumeAll+0x1d4>)
 8022b9e:	2201      	movs	r2, #1
 8022ba0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8022ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8022c0c <xTaskResumeAll+0x1c4>)
 8022ba4:	681b      	ldr	r3, [r3, #0]
 8022ba6:	2b00      	cmp	r3, #0
 8022ba8:	f47f af6f 	bne.w	8022a8a <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8022bac:	697b      	ldr	r3, [r7, #20]
 8022bae:	2b00      	cmp	r3, #0
 8022bb0:	d001      	beq.n	8022bb6 <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8022bb2:	f000 fbf5 	bl	80233a0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8022bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8022c20 <xTaskResumeAll+0x1d8>)
 8022bb8:	681b      	ldr	r3, [r3, #0]
 8022bba:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8022bbc:	68fb      	ldr	r3, [r7, #12]
 8022bbe:	2b00      	cmp	r3, #0
 8022bc0:	d010      	beq.n	8022be4 <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8022bc2:	f000 f83f 	bl	8022c44 <xTaskIncrementTick>
 8022bc6:	4603      	mov	r3, r0
 8022bc8:	2b00      	cmp	r3, #0
 8022bca:	d002      	beq.n	8022bd2 <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 8022bcc:	4b13      	ldr	r3, [pc, #76]	@ (8022c1c <xTaskResumeAll+0x1d4>)
 8022bce:	2201      	movs	r2, #1
 8022bd0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8022bd2:	68fb      	ldr	r3, [r7, #12]
 8022bd4:	3b01      	subs	r3, #1
 8022bd6:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8022bd8:	68fb      	ldr	r3, [r7, #12]
 8022bda:	2b00      	cmp	r3, #0
 8022bdc:	d1f1      	bne.n	8022bc2 <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 8022bde:	4b10      	ldr	r3, [pc, #64]	@ (8022c20 <xTaskResumeAll+0x1d8>)
 8022be0:	2200      	movs	r2, #0
 8022be2:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8022be4:	4b0d      	ldr	r3, [pc, #52]	@ (8022c1c <xTaskResumeAll+0x1d4>)
 8022be6:	681b      	ldr	r3, [r3, #0]
 8022be8:	2b00      	cmp	r3, #0
 8022bea:	d003      	beq.n	8022bf4 <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8022bec:	2301      	movs	r3, #1
 8022bee:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8022bf0:	f000 ff64 	bl	8023abc <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8022bf4:	f000 ff86 	bl	8023b04 <vPortExitCritical>

    return xAlreadyYielded;
 8022bf8:	693b      	ldr	r3, [r7, #16]
}
 8022bfa:	4618      	mov	r0, r3
 8022bfc:	3718      	adds	r7, #24
 8022bfe:	46bd      	mov	sp, r7
 8022c00:	bd80      	pop	{r7, pc}
 8022c02:	bf00      	nop
 8022c04:	20000a2c 	.word	0x20000a2c
 8022c08:	20000a04 	.word	0x20000a04
 8022c0c:	200009c4 	.word	0x200009c4
 8022c10:	20000a0c 	.word	0x20000a0c
 8022c14:	20000534 	.word	0x20000534
 8022c18:	20000530 	.word	0x20000530
 8022c1c:	20000a18 	.word	0x20000a18
 8022c20:	20000a14 	.word	0x20000a14

08022c24 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8022c24:	b480      	push	{r7}
 8022c26:	b083      	sub	sp, #12
 8022c28:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8022c2a:	4b05      	ldr	r3, [pc, #20]	@ (8022c40 <xTaskGetTickCount+0x1c>)
 8022c2c:	681b      	ldr	r3, [r3, #0]
 8022c2e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8022c30:	687b      	ldr	r3, [r7, #4]
}
 8022c32:	4618      	mov	r0, r3
 8022c34:	370c      	adds	r7, #12
 8022c36:	46bd      	mov	sp, r7
 8022c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022c3c:	4770      	bx	lr
 8022c3e:	bf00      	nop
 8022c40:	20000a08 	.word	0x20000a08

08022c44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8022c44:	b580      	push	{r7, lr}
 8022c46:	b088      	sub	sp, #32
 8022c48:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8022c4a:	2300      	movs	r3, #0
 8022c4c:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8022c4e:	4b7a      	ldr	r3, [pc, #488]	@ (8022e38 <xTaskIncrementTick+0x1f4>)
 8022c50:	681b      	ldr	r3, [r3, #0]
 8022c52:	2b00      	cmp	r3, #0
 8022c54:	f040 80e6 	bne.w	8022e24 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8022c58:	4b78      	ldr	r3, [pc, #480]	@ (8022e3c <xTaskIncrementTick+0x1f8>)
 8022c5a:	681b      	ldr	r3, [r3, #0]
 8022c5c:	3301      	adds	r3, #1
 8022c5e:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8022c60:	4a76      	ldr	r2, [pc, #472]	@ (8022e3c <xTaskIncrementTick+0x1f8>)
 8022c62:	69bb      	ldr	r3, [r7, #24]
 8022c64:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8022c66:	69bb      	ldr	r3, [r7, #24]
 8022c68:	2b00      	cmp	r3, #0
 8022c6a:	d119      	bne.n	8022ca0 <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8022c6c:	4b74      	ldr	r3, [pc, #464]	@ (8022e40 <xTaskIncrementTick+0x1fc>)
 8022c6e:	681b      	ldr	r3, [r3, #0]
 8022c70:	681b      	ldr	r3, [r3, #0]
 8022c72:	2b00      	cmp	r3, #0
 8022c74:	d003      	beq.n	8022c7e <xTaskIncrementTick+0x3a>
 8022c76:	f001 f8cf 	bl	8023e18 <ulSetInterruptMask>
 8022c7a:	bf00      	nop
 8022c7c:	e7fd      	b.n	8022c7a <xTaskIncrementTick+0x36>
 8022c7e:	4b70      	ldr	r3, [pc, #448]	@ (8022e40 <xTaskIncrementTick+0x1fc>)
 8022c80:	681b      	ldr	r3, [r3, #0]
 8022c82:	617b      	str	r3, [r7, #20]
 8022c84:	4b6f      	ldr	r3, [pc, #444]	@ (8022e44 <xTaskIncrementTick+0x200>)
 8022c86:	681b      	ldr	r3, [r3, #0]
 8022c88:	4a6d      	ldr	r2, [pc, #436]	@ (8022e40 <xTaskIncrementTick+0x1fc>)
 8022c8a:	6013      	str	r3, [r2, #0]
 8022c8c:	4a6d      	ldr	r2, [pc, #436]	@ (8022e44 <xTaskIncrementTick+0x200>)
 8022c8e:	697b      	ldr	r3, [r7, #20]
 8022c90:	6013      	str	r3, [r2, #0]
 8022c92:	4b6d      	ldr	r3, [pc, #436]	@ (8022e48 <xTaskIncrementTick+0x204>)
 8022c94:	681b      	ldr	r3, [r3, #0]
 8022c96:	3301      	adds	r3, #1
 8022c98:	4a6b      	ldr	r2, [pc, #428]	@ (8022e48 <xTaskIncrementTick+0x204>)
 8022c9a:	6013      	str	r3, [r2, #0]
 8022c9c:	f000 fb80 	bl	80233a0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8022ca0:	4b6a      	ldr	r3, [pc, #424]	@ (8022e4c <xTaskIncrementTick+0x208>)
 8022ca2:	681b      	ldr	r3, [r3, #0]
 8022ca4:	69ba      	ldr	r2, [r7, #24]
 8022ca6:	429a      	cmp	r2, r3
 8022ca8:	f0c0 80a7 	bcc.w	8022dfa <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8022cac:	4b64      	ldr	r3, [pc, #400]	@ (8022e40 <xTaskIncrementTick+0x1fc>)
 8022cae:	681b      	ldr	r3, [r3, #0]
 8022cb0:	681b      	ldr	r3, [r3, #0]
 8022cb2:	2b00      	cmp	r3, #0
 8022cb4:	d104      	bne.n	8022cc0 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8022cb6:	4b65      	ldr	r3, [pc, #404]	@ (8022e4c <xTaskIncrementTick+0x208>)
 8022cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8022cbc:	601a      	str	r2, [r3, #0]
                    break;
 8022cbe:	e09c      	b.n	8022dfa <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8022cc0:	4b5f      	ldr	r3, [pc, #380]	@ (8022e40 <xTaskIncrementTick+0x1fc>)
 8022cc2:	681b      	ldr	r3, [r3, #0]
 8022cc4:	68db      	ldr	r3, [r3, #12]
 8022cc6:	68db      	ldr	r3, [r3, #12]
 8022cc8:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8022cca:	693b      	ldr	r3, [r7, #16]
 8022ccc:	685b      	ldr	r3, [r3, #4]
 8022cce:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8022cd0:	69ba      	ldr	r2, [r7, #24]
 8022cd2:	68fb      	ldr	r3, [r7, #12]
 8022cd4:	429a      	cmp	r2, r3
 8022cd6:	d203      	bcs.n	8022ce0 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8022cd8:	4a5c      	ldr	r2, [pc, #368]	@ (8022e4c <xTaskIncrementTick+0x208>)
 8022cda:	68fb      	ldr	r3, [r7, #12]
 8022cdc:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8022cde:	e08c      	b.n	8022dfa <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8022ce0:	693b      	ldr	r3, [r7, #16]
 8022ce2:	695b      	ldr	r3, [r3, #20]
 8022ce4:	60bb      	str	r3, [r7, #8]
 8022ce6:	693b      	ldr	r3, [r7, #16]
 8022ce8:	689b      	ldr	r3, [r3, #8]
 8022cea:	693a      	ldr	r2, [r7, #16]
 8022cec:	68d2      	ldr	r2, [r2, #12]
 8022cee:	609a      	str	r2, [r3, #8]
 8022cf0:	693b      	ldr	r3, [r7, #16]
 8022cf2:	68db      	ldr	r3, [r3, #12]
 8022cf4:	693a      	ldr	r2, [r7, #16]
 8022cf6:	6892      	ldr	r2, [r2, #8]
 8022cf8:	605a      	str	r2, [r3, #4]
 8022cfa:	68bb      	ldr	r3, [r7, #8]
 8022cfc:	685a      	ldr	r2, [r3, #4]
 8022cfe:	693b      	ldr	r3, [r7, #16]
 8022d00:	3304      	adds	r3, #4
 8022d02:	429a      	cmp	r2, r3
 8022d04:	d103      	bne.n	8022d0e <xTaskIncrementTick+0xca>
 8022d06:	693b      	ldr	r3, [r7, #16]
 8022d08:	68da      	ldr	r2, [r3, #12]
 8022d0a:	68bb      	ldr	r3, [r7, #8]
 8022d0c:	605a      	str	r2, [r3, #4]
 8022d0e:	693b      	ldr	r3, [r7, #16]
 8022d10:	2200      	movs	r2, #0
 8022d12:	615a      	str	r2, [r3, #20]
 8022d14:	68bb      	ldr	r3, [r7, #8]
 8022d16:	681b      	ldr	r3, [r3, #0]
 8022d18:	1e5a      	subs	r2, r3, #1
 8022d1a:	68bb      	ldr	r3, [r7, #8]
 8022d1c:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8022d1e:	693b      	ldr	r3, [r7, #16]
 8022d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8022d22:	2b00      	cmp	r3, #0
 8022d24:	d01e      	beq.n	8022d64 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8022d26:	693b      	ldr	r3, [r7, #16]
 8022d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8022d2a:	607b      	str	r3, [r7, #4]
 8022d2c:	693b      	ldr	r3, [r7, #16]
 8022d2e:	69db      	ldr	r3, [r3, #28]
 8022d30:	693a      	ldr	r2, [r7, #16]
 8022d32:	6a12      	ldr	r2, [r2, #32]
 8022d34:	609a      	str	r2, [r3, #8]
 8022d36:	693b      	ldr	r3, [r7, #16]
 8022d38:	6a1b      	ldr	r3, [r3, #32]
 8022d3a:	693a      	ldr	r2, [r7, #16]
 8022d3c:	69d2      	ldr	r2, [r2, #28]
 8022d3e:	605a      	str	r2, [r3, #4]
 8022d40:	687b      	ldr	r3, [r7, #4]
 8022d42:	685a      	ldr	r2, [r3, #4]
 8022d44:	693b      	ldr	r3, [r7, #16]
 8022d46:	3318      	adds	r3, #24
 8022d48:	429a      	cmp	r2, r3
 8022d4a:	d103      	bne.n	8022d54 <xTaskIncrementTick+0x110>
 8022d4c:	693b      	ldr	r3, [r7, #16]
 8022d4e:	6a1a      	ldr	r2, [r3, #32]
 8022d50:	687b      	ldr	r3, [r7, #4]
 8022d52:	605a      	str	r2, [r3, #4]
 8022d54:	693b      	ldr	r3, [r7, #16]
 8022d56:	2200      	movs	r2, #0
 8022d58:	629a      	str	r2, [r3, #40]	@ 0x28
 8022d5a:	687b      	ldr	r3, [r7, #4]
 8022d5c:	681b      	ldr	r3, [r3, #0]
 8022d5e:	1e5a      	subs	r2, r3, #1
 8022d60:	687b      	ldr	r3, [r7, #4]
 8022d62:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8022d64:	693b      	ldr	r3, [r7, #16]
 8022d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022d68:	4b39      	ldr	r3, [pc, #228]	@ (8022e50 <xTaskIncrementTick+0x20c>)
 8022d6a:	681b      	ldr	r3, [r3, #0]
 8022d6c:	429a      	cmp	r2, r3
 8022d6e:	d903      	bls.n	8022d78 <xTaskIncrementTick+0x134>
 8022d70:	693b      	ldr	r3, [r7, #16]
 8022d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022d74:	4a36      	ldr	r2, [pc, #216]	@ (8022e50 <xTaskIncrementTick+0x20c>)
 8022d76:	6013      	str	r3, [r2, #0]
 8022d78:	693b      	ldr	r3, [r7, #16]
 8022d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022d7c:	4935      	ldr	r1, [pc, #212]	@ (8022e54 <xTaskIncrementTick+0x210>)
 8022d7e:	4613      	mov	r3, r2
 8022d80:	009b      	lsls	r3, r3, #2
 8022d82:	4413      	add	r3, r2
 8022d84:	009b      	lsls	r3, r3, #2
 8022d86:	440b      	add	r3, r1
 8022d88:	3304      	adds	r3, #4
 8022d8a:	681b      	ldr	r3, [r3, #0]
 8022d8c:	603b      	str	r3, [r7, #0]
 8022d8e:	693b      	ldr	r3, [r7, #16]
 8022d90:	683a      	ldr	r2, [r7, #0]
 8022d92:	609a      	str	r2, [r3, #8]
 8022d94:	683b      	ldr	r3, [r7, #0]
 8022d96:	689a      	ldr	r2, [r3, #8]
 8022d98:	693b      	ldr	r3, [r7, #16]
 8022d9a:	60da      	str	r2, [r3, #12]
 8022d9c:	683b      	ldr	r3, [r7, #0]
 8022d9e:	689b      	ldr	r3, [r3, #8]
 8022da0:	693a      	ldr	r2, [r7, #16]
 8022da2:	3204      	adds	r2, #4
 8022da4:	605a      	str	r2, [r3, #4]
 8022da6:	693b      	ldr	r3, [r7, #16]
 8022da8:	1d1a      	adds	r2, r3, #4
 8022daa:	683b      	ldr	r3, [r7, #0]
 8022dac:	609a      	str	r2, [r3, #8]
 8022dae:	693b      	ldr	r3, [r7, #16]
 8022db0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022db2:	4613      	mov	r3, r2
 8022db4:	009b      	lsls	r3, r3, #2
 8022db6:	4413      	add	r3, r2
 8022db8:	009b      	lsls	r3, r3, #2
 8022dba:	4a26      	ldr	r2, [pc, #152]	@ (8022e54 <xTaskIncrementTick+0x210>)
 8022dbc:	441a      	add	r2, r3
 8022dbe:	693b      	ldr	r3, [r7, #16]
 8022dc0:	615a      	str	r2, [r3, #20]
 8022dc2:	693b      	ldr	r3, [r7, #16]
 8022dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022dc6:	4923      	ldr	r1, [pc, #140]	@ (8022e54 <xTaskIncrementTick+0x210>)
 8022dc8:	4613      	mov	r3, r2
 8022dca:	009b      	lsls	r3, r3, #2
 8022dcc:	4413      	add	r3, r2
 8022dce:	009b      	lsls	r3, r3, #2
 8022dd0:	440b      	add	r3, r1
 8022dd2:	681b      	ldr	r3, [r3, #0]
 8022dd4:	1c59      	adds	r1, r3, #1
 8022dd6:	481f      	ldr	r0, [pc, #124]	@ (8022e54 <xTaskIncrementTick+0x210>)
 8022dd8:	4613      	mov	r3, r2
 8022dda:	009b      	lsls	r3, r3, #2
 8022ddc:	4413      	add	r3, r2
 8022dde:	009b      	lsls	r3, r3, #2
 8022de0:	4403      	add	r3, r0
 8022de2:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8022de4:	693b      	ldr	r3, [r7, #16]
 8022de6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022de8:	4b1b      	ldr	r3, [pc, #108]	@ (8022e58 <xTaskIncrementTick+0x214>)
 8022dea:	681b      	ldr	r3, [r3, #0]
 8022dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022dee:	429a      	cmp	r2, r3
 8022df0:	f67f af5c 	bls.w	8022cac <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 8022df4:	2301      	movs	r3, #1
 8022df6:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8022df8:	e758      	b.n	8022cac <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8022dfa:	4b17      	ldr	r3, [pc, #92]	@ (8022e58 <xTaskIncrementTick+0x214>)
 8022dfc:	681b      	ldr	r3, [r3, #0]
 8022dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8022e00:	4914      	ldr	r1, [pc, #80]	@ (8022e54 <xTaskIncrementTick+0x210>)
 8022e02:	4613      	mov	r3, r2
 8022e04:	009b      	lsls	r3, r3, #2
 8022e06:	4413      	add	r3, r2
 8022e08:	009b      	lsls	r3, r3, #2
 8022e0a:	440b      	add	r3, r1
 8022e0c:	681b      	ldr	r3, [r3, #0]
 8022e0e:	2b01      	cmp	r3, #1
 8022e10:	d901      	bls.n	8022e16 <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 8022e12:	2301      	movs	r3, #1
 8022e14:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8022e16:	4b11      	ldr	r3, [pc, #68]	@ (8022e5c <xTaskIncrementTick+0x218>)
 8022e18:	681b      	ldr	r3, [r3, #0]
 8022e1a:	2b00      	cmp	r3, #0
 8022e1c:	d007      	beq.n	8022e2e <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 8022e1e:	2301      	movs	r3, #1
 8022e20:	61fb      	str	r3, [r7, #28]
 8022e22:	e004      	b.n	8022e2e <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8022e24:	4b0e      	ldr	r3, [pc, #56]	@ (8022e60 <xTaskIncrementTick+0x21c>)
 8022e26:	681b      	ldr	r3, [r3, #0]
 8022e28:	3301      	adds	r3, #1
 8022e2a:	4a0d      	ldr	r2, [pc, #52]	@ (8022e60 <xTaskIncrementTick+0x21c>)
 8022e2c:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8022e2e:	69fb      	ldr	r3, [r7, #28]
}
 8022e30:	4618      	mov	r0, r3
 8022e32:	3720      	adds	r7, #32
 8022e34:	46bd      	mov	sp, r7
 8022e36:	bd80      	pop	{r7, pc}
 8022e38:	20000a2c 	.word	0x20000a2c
 8022e3c:	20000a08 	.word	0x20000a08
 8022e40:	200009bc 	.word	0x200009bc
 8022e44:	200009c0 	.word	0x200009c0
 8022e48:	20000a1c 	.word	0x20000a1c
 8022e4c:	20000a24 	.word	0x20000a24
 8022e50:	20000a0c 	.word	0x20000a0c
 8022e54:	20000534 	.word	0x20000534
 8022e58:	20000530 	.word	0x20000530
 8022e5c:	20000a18 	.word	0x20000a18
 8022e60:	20000a14 	.word	0x20000a14

08022e64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8022e64:	b580      	push	{r7, lr}
 8022e66:	b082      	sub	sp, #8
 8022e68:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8022e6a:	4b23      	ldr	r3, [pc, #140]	@ (8022ef8 <vTaskSwitchContext+0x94>)
 8022e6c:	681b      	ldr	r3, [r3, #0]
 8022e6e:	2b00      	cmp	r3, #0
 8022e70:	d003      	beq.n	8022e7a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8022e72:	4b22      	ldr	r3, [pc, #136]	@ (8022efc <vTaskSwitchContext+0x98>)
 8022e74:	2201      	movs	r2, #1
 8022e76:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8022e78:	e039      	b.n	8022eee <vTaskSwitchContext+0x8a>
        xYieldPending = pdFALSE;
 8022e7a:	4b20      	ldr	r3, [pc, #128]	@ (8022efc <vTaskSwitchContext+0x98>)
 8022e7c:	2200      	movs	r2, #0
 8022e7e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8022e80:	4b1f      	ldr	r3, [pc, #124]	@ (8022f00 <vTaskSwitchContext+0x9c>)
 8022e82:	681b      	ldr	r3, [r3, #0]
 8022e84:	607b      	str	r3, [r7, #4]
 8022e86:	e009      	b.n	8022e9c <vTaskSwitchContext+0x38>
 8022e88:	687b      	ldr	r3, [r7, #4]
 8022e8a:	2b00      	cmp	r3, #0
 8022e8c:	d103      	bne.n	8022e96 <vTaskSwitchContext+0x32>
 8022e8e:	f000 ffc3 	bl	8023e18 <ulSetInterruptMask>
 8022e92:	bf00      	nop
 8022e94:	e7fd      	b.n	8022e92 <vTaskSwitchContext+0x2e>
 8022e96:	687b      	ldr	r3, [r7, #4]
 8022e98:	3b01      	subs	r3, #1
 8022e9a:	607b      	str	r3, [r7, #4]
 8022e9c:	4919      	ldr	r1, [pc, #100]	@ (8022f04 <vTaskSwitchContext+0xa0>)
 8022e9e:	687a      	ldr	r2, [r7, #4]
 8022ea0:	4613      	mov	r3, r2
 8022ea2:	009b      	lsls	r3, r3, #2
 8022ea4:	4413      	add	r3, r2
 8022ea6:	009b      	lsls	r3, r3, #2
 8022ea8:	440b      	add	r3, r1
 8022eaa:	681b      	ldr	r3, [r3, #0]
 8022eac:	2b00      	cmp	r3, #0
 8022eae:	d0eb      	beq.n	8022e88 <vTaskSwitchContext+0x24>
 8022eb0:	687a      	ldr	r2, [r7, #4]
 8022eb2:	4613      	mov	r3, r2
 8022eb4:	009b      	lsls	r3, r3, #2
 8022eb6:	4413      	add	r3, r2
 8022eb8:	009b      	lsls	r3, r3, #2
 8022eba:	4a12      	ldr	r2, [pc, #72]	@ (8022f04 <vTaskSwitchContext+0xa0>)
 8022ebc:	4413      	add	r3, r2
 8022ebe:	603b      	str	r3, [r7, #0]
 8022ec0:	683b      	ldr	r3, [r7, #0]
 8022ec2:	685b      	ldr	r3, [r3, #4]
 8022ec4:	685a      	ldr	r2, [r3, #4]
 8022ec6:	683b      	ldr	r3, [r7, #0]
 8022ec8:	605a      	str	r2, [r3, #4]
 8022eca:	683b      	ldr	r3, [r7, #0]
 8022ecc:	685a      	ldr	r2, [r3, #4]
 8022ece:	683b      	ldr	r3, [r7, #0]
 8022ed0:	3308      	adds	r3, #8
 8022ed2:	429a      	cmp	r2, r3
 8022ed4:	d103      	bne.n	8022ede <vTaskSwitchContext+0x7a>
 8022ed6:	683b      	ldr	r3, [r7, #0]
 8022ed8:	68da      	ldr	r2, [r3, #12]
 8022eda:	683b      	ldr	r3, [r7, #0]
 8022edc:	605a      	str	r2, [r3, #4]
 8022ede:	683b      	ldr	r3, [r7, #0]
 8022ee0:	685b      	ldr	r3, [r3, #4]
 8022ee2:	68db      	ldr	r3, [r3, #12]
 8022ee4:	4a08      	ldr	r2, [pc, #32]	@ (8022f08 <vTaskSwitchContext+0xa4>)
 8022ee6:	6013      	str	r3, [r2, #0]
 8022ee8:	4a05      	ldr	r2, [pc, #20]	@ (8022f00 <vTaskSwitchContext+0x9c>)
 8022eea:	687b      	ldr	r3, [r7, #4]
 8022eec:	6013      	str	r3, [r2, #0]
}
 8022eee:	bf00      	nop
 8022ef0:	3708      	adds	r7, #8
 8022ef2:	46bd      	mov	sp, r7
 8022ef4:	bd80      	pop	{r7, pc}
 8022ef6:	bf00      	nop
 8022ef8:	20000a2c 	.word	0x20000a2c
 8022efc:	20000a18 	.word	0x20000a18
 8022f00:	20000a0c 	.word	0x20000a0c
 8022f04:	20000534 	.word	0x20000534
 8022f08:	20000530 	.word	0x20000530

08022f0c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8022f0c:	b580      	push	{r7, lr}
 8022f0e:	b082      	sub	sp, #8
 8022f10:	af00      	add	r7, sp, #0
 8022f12:	6078      	str	r0, [r7, #4]
 8022f14:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8022f16:	687b      	ldr	r3, [r7, #4]
 8022f18:	2b00      	cmp	r3, #0
 8022f1a:	d103      	bne.n	8022f24 <vTaskPlaceOnEventList+0x18>
 8022f1c:	f000 ff7c 	bl	8023e18 <ulSetInterruptMask>
 8022f20:	bf00      	nop
 8022f22:	e7fd      	b.n	8022f20 <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8022f24:	4b07      	ldr	r3, [pc, #28]	@ (8022f44 <vTaskPlaceOnEventList+0x38>)
 8022f26:	681b      	ldr	r3, [r3, #0]
 8022f28:	3318      	adds	r3, #24
 8022f2a:	4619      	mov	r1, r3
 8022f2c:	6878      	ldr	r0, [r7, #4]
 8022f2e:	f7ff f844 	bl	8021fba <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8022f32:	2101      	movs	r1, #1
 8022f34:	6838      	ldr	r0, [r7, #0]
 8022f36:	f000 fa6d 	bl	8023414 <prvAddCurrentTaskToDelayedList>
}
 8022f3a:	bf00      	nop
 8022f3c:	3708      	adds	r7, #8
 8022f3e:	46bd      	mov	sp, r7
 8022f40:	bd80      	pop	{r7, pc}
 8022f42:	bf00      	nop
 8022f44:	20000530 	.word	0x20000530

08022f48 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8022f48:	b580      	push	{r7, lr}
 8022f4a:	b086      	sub	sp, #24
 8022f4c:	af00      	add	r7, sp, #0
 8022f4e:	60f8      	str	r0, [r7, #12]
 8022f50:	60b9      	str	r1, [r7, #8]
 8022f52:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8022f54:	68fb      	ldr	r3, [r7, #12]
 8022f56:	2b00      	cmp	r3, #0
 8022f58:	d103      	bne.n	8022f62 <vTaskPlaceOnEventListRestricted+0x1a>
 8022f5a:	f000 ff5d 	bl	8023e18 <ulSetInterruptMask>
 8022f5e:	bf00      	nop
 8022f60:	e7fd      	b.n	8022f5e <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8022f62:	68fb      	ldr	r3, [r7, #12]
 8022f64:	685b      	ldr	r3, [r3, #4]
 8022f66:	617b      	str	r3, [r7, #20]
 8022f68:	4b15      	ldr	r3, [pc, #84]	@ (8022fc0 <vTaskPlaceOnEventListRestricted+0x78>)
 8022f6a:	681b      	ldr	r3, [r3, #0]
 8022f6c:	697a      	ldr	r2, [r7, #20]
 8022f6e:	61da      	str	r2, [r3, #28]
 8022f70:	4b13      	ldr	r3, [pc, #76]	@ (8022fc0 <vTaskPlaceOnEventListRestricted+0x78>)
 8022f72:	681b      	ldr	r3, [r3, #0]
 8022f74:	697a      	ldr	r2, [r7, #20]
 8022f76:	6892      	ldr	r2, [r2, #8]
 8022f78:	621a      	str	r2, [r3, #32]
 8022f7a:	4b11      	ldr	r3, [pc, #68]	@ (8022fc0 <vTaskPlaceOnEventListRestricted+0x78>)
 8022f7c:	681a      	ldr	r2, [r3, #0]
 8022f7e:	697b      	ldr	r3, [r7, #20]
 8022f80:	689b      	ldr	r3, [r3, #8]
 8022f82:	3218      	adds	r2, #24
 8022f84:	605a      	str	r2, [r3, #4]
 8022f86:	4b0e      	ldr	r3, [pc, #56]	@ (8022fc0 <vTaskPlaceOnEventListRestricted+0x78>)
 8022f88:	681b      	ldr	r3, [r3, #0]
 8022f8a:	f103 0218 	add.w	r2, r3, #24
 8022f8e:	697b      	ldr	r3, [r7, #20]
 8022f90:	609a      	str	r2, [r3, #8]
 8022f92:	4b0b      	ldr	r3, [pc, #44]	@ (8022fc0 <vTaskPlaceOnEventListRestricted+0x78>)
 8022f94:	681b      	ldr	r3, [r3, #0]
 8022f96:	68fa      	ldr	r2, [r7, #12]
 8022f98:	629a      	str	r2, [r3, #40]	@ 0x28
 8022f9a:	68fb      	ldr	r3, [r7, #12]
 8022f9c:	681b      	ldr	r3, [r3, #0]
 8022f9e:	1c5a      	adds	r2, r3, #1
 8022fa0:	68fb      	ldr	r3, [r7, #12]
 8022fa2:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8022fa4:	687b      	ldr	r3, [r7, #4]
 8022fa6:	2b00      	cmp	r3, #0
 8022fa8:	d002      	beq.n	8022fb0 <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 8022faa:	f04f 33ff 	mov.w	r3, #4294967295
 8022fae:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8022fb0:	6879      	ldr	r1, [r7, #4]
 8022fb2:	68b8      	ldr	r0, [r7, #8]
 8022fb4:	f000 fa2e 	bl	8023414 <prvAddCurrentTaskToDelayedList>
    }
 8022fb8:	bf00      	nop
 8022fba:	3718      	adds	r7, #24
 8022fbc:	46bd      	mov	sp, r7
 8022fbe:	bd80      	pop	{r7, pc}
 8022fc0:	20000530 	.word	0x20000530

08022fc4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8022fc4:	b580      	push	{r7, lr}
 8022fc6:	b088      	sub	sp, #32
 8022fc8:	af00      	add	r7, sp, #0
 8022fca:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8022fcc:	687b      	ldr	r3, [r7, #4]
 8022fce:	68db      	ldr	r3, [r3, #12]
 8022fd0:	68db      	ldr	r3, [r3, #12]
 8022fd2:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8022fd4:	69bb      	ldr	r3, [r7, #24]
 8022fd6:	2b00      	cmp	r3, #0
 8022fd8:	d103      	bne.n	8022fe2 <xTaskRemoveFromEventList+0x1e>
 8022fda:	f000 ff1d 	bl	8023e18 <ulSetInterruptMask>
 8022fde:	bf00      	nop
 8022fe0:	e7fd      	b.n	8022fde <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8022fe2:	69bb      	ldr	r3, [r7, #24]
 8022fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8022fe6:	617b      	str	r3, [r7, #20]
 8022fe8:	69bb      	ldr	r3, [r7, #24]
 8022fea:	69db      	ldr	r3, [r3, #28]
 8022fec:	69ba      	ldr	r2, [r7, #24]
 8022fee:	6a12      	ldr	r2, [r2, #32]
 8022ff0:	609a      	str	r2, [r3, #8]
 8022ff2:	69bb      	ldr	r3, [r7, #24]
 8022ff4:	6a1b      	ldr	r3, [r3, #32]
 8022ff6:	69ba      	ldr	r2, [r7, #24]
 8022ff8:	69d2      	ldr	r2, [r2, #28]
 8022ffa:	605a      	str	r2, [r3, #4]
 8022ffc:	697b      	ldr	r3, [r7, #20]
 8022ffe:	685a      	ldr	r2, [r3, #4]
 8023000:	69bb      	ldr	r3, [r7, #24]
 8023002:	3318      	adds	r3, #24
 8023004:	429a      	cmp	r2, r3
 8023006:	d103      	bne.n	8023010 <xTaskRemoveFromEventList+0x4c>
 8023008:	69bb      	ldr	r3, [r7, #24]
 802300a:	6a1a      	ldr	r2, [r3, #32]
 802300c:	697b      	ldr	r3, [r7, #20]
 802300e:	605a      	str	r2, [r3, #4]
 8023010:	69bb      	ldr	r3, [r7, #24]
 8023012:	2200      	movs	r2, #0
 8023014:	629a      	str	r2, [r3, #40]	@ 0x28
 8023016:	697b      	ldr	r3, [r7, #20]
 8023018:	681b      	ldr	r3, [r3, #0]
 802301a:	1e5a      	subs	r2, r3, #1
 802301c:	697b      	ldr	r3, [r7, #20]
 802301e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8023020:	4b49      	ldr	r3, [pc, #292]	@ (8023148 <xTaskRemoveFromEventList+0x184>)
 8023022:	681b      	ldr	r3, [r3, #0]
 8023024:	2b00      	cmp	r3, #0
 8023026:	d15f      	bne.n	80230e8 <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8023028:	69bb      	ldr	r3, [r7, #24]
 802302a:	695b      	ldr	r3, [r3, #20]
 802302c:	60fb      	str	r3, [r7, #12]
 802302e:	69bb      	ldr	r3, [r7, #24]
 8023030:	689b      	ldr	r3, [r3, #8]
 8023032:	69ba      	ldr	r2, [r7, #24]
 8023034:	68d2      	ldr	r2, [r2, #12]
 8023036:	609a      	str	r2, [r3, #8]
 8023038:	69bb      	ldr	r3, [r7, #24]
 802303a:	68db      	ldr	r3, [r3, #12]
 802303c:	69ba      	ldr	r2, [r7, #24]
 802303e:	6892      	ldr	r2, [r2, #8]
 8023040:	605a      	str	r2, [r3, #4]
 8023042:	68fb      	ldr	r3, [r7, #12]
 8023044:	685a      	ldr	r2, [r3, #4]
 8023046:	69bb      	ldr	r3, [r7, #24]
 8023048:	3304      	adds	r3, #4
 802304a:	429a      	cmp	r2, r3
 802304c:	d103      	bne.n	8023056 <xTaskRemoveFromEventList+0x92>
 802304e:	69bb      	ldr	r3, [r7, #24]
 8023050:	68da      	ldr	r2, [r3, #12]
 8023052:	68fb      	ldr	r3, [r7, #12]
 8023054:	605a      	str	r2, [r3, #4]
 8023056:	69bb      	ldr	r3, [r7, #24]
 8023058:	2200      	movs	r2, #0
 802305a:	615a      	str	r2, [r3, #20]
 802305c:	68fb      	ldr	r3, [r7, #12]
 802305e:	681b      	ldr	r3, [r3, #0]
 8023060:	1e5a      	subs	r2, r3, #1
 8023062:	68fb      	ldr	r3, [r7, #12]
 8023064:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8023066:	69bb      	ldr	r3, [r7, #24]
 8023068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 802306a:	4b38      	ldr	r3, [pc, #224]	@ (802314c <xTaskRemoveFromEventList+0x188>)
 802306c:	681b      	ldr	r3, [r3, #0]
 802306e:	429a      	cmp	r2, r3
 8023070:	d903      	bls.n	802307a <xTaskRemoveFromEventList+0xb6>
 8023072:	69bb      	ldr	r3, [r7, #24]
 8023074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8023076:	4a35      	ldr	r2, [pc, #212]	@ (802314c <xTaskRemoveFromEventList+0x188>)
 8023078:	6013      	str	r3, [r2, #0]
 802307a:	69bb      	ldr	r3, [r7, #24]
 802307c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 802307e:	4934      	ldr	r1, [pc, #208]	@ (8023150 <xTaskRemoveFromEventList+0x18c>)
 8023080:	4613      	mov	r3, r2
 8023082:	009b      	lsls	r3, r3, #2
 8023084:	4413      	add	r3, r2
 8023086:	009b      	lsls	r3, r3, #2
 8023088:	440b      	add	r3, r1
 802308a:	3304      	adds	r3, #4
 802308c:	681b      	ldr	r3, [r3, #0]
 802308e:	60bb      	str	r3, [r7, #8]
 8023090:	69bb      	ldr	r3, [r7, #24]
 8023092:	68ba      	ldr	r2, [r7, #8]
 8023094:	609a      	str	r2, [r3, #8]
 8023096:	68bb      	ldr	r3, [r7, #8]
 8023098:	689a      	ldr	r2, [r3, #8]
 802309a:	69bb      	ldr	r3, [r7, #24]
 802309c:	60da      	str	r2, [r3, #12]
 802309e:	68bb      	ldr	r3, [r7, #8]
 80230a0:	689b      	ldr	r3, [r3, #8]
 80230a2:	69ba      	ldr	r2, [r7, #24]
 80230a4:	3204      	adds	r2, #4
 80230a6:	605a      	str	r2, [r3, #4]
 80230a8:	69bb      	ldr	r3, [r7, #24]
 80230aa:	1d1a      	adds	r2, r3, #4
 80230ac:	68bb      	ldr	r3, [r7, #8]
 80230ae:	609a      	str	r2, [r3, #8]
 80230b0:	69bb      	ldr	r3, [r7, #24]
 80230b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80230b4:	4613      	mov	r3, r2
 80230b6:	009b      	lsls	r3, r3, #2
 80230b8:	4413      	add	r3, r2
 80230ba:	009b      	lsls	r3, r3, #2
 80230bc:	4a24      	ldr	r2, [pc, #144]	@ (8023150 <xTaskRemoveFromEventList+0x18c>)
 80230be:	441a      	add	r2, r3
 80230c0:	69bb      	ldr	r3, [r7, #24]
 80230c2:	615a      	str	r2, [r3, #20]
 80230c4:	69bb      	ldr	r3, [r7, #24]
 80230c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80230c8:	4921      	ldr	r1, [pc, #132]	@ (8023150 <xTaskRemoveFromEventList+0x18c>)
 80230ca:	4613      	mov	r3, r2
 80230cc:	009b      	lsls	r3, r3, #2
 80230ce:	4413      	add	r3, r2
 80230d0:	009b      	lsls	r3, r3, #2
 80230d2:	440b      	add	r3, r1
 80230d4:	681b      	ldr	r3, [r3, #0]
 80230d6:	1c59      	adds	r1, r3, #1
 80230d8:	481d      	ldr	r0, [pc, #116]	@ (8023150 <xTaskRemoveFromEventList+0x18c>)
 80230da:	4613      	mov	r3, r2
 80230dc:	009b      	lsls	r3, r3, #2
 80230de:	4413      	add	r3, r2
 80230e0:	009b      	lsls	r3, r3, #2
 80230e2:	4403      	add	r3, r0
 80230e4:	6019      	str	r1, [r3, #0]
 80230e6:	e01b      	b.n	8023120 <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80230e8:	4b1a      	ldr	r3, [pc, #104]	@ (8023154 <xTaskRemoveFromEventList+0x190>)
 80230ea:	685b      	ldr	r3, [r3, #4]
 80230ec:	613b      	str	r3, [r7, #16]
 80230ee:	69bb      	ldr	r3, [r7, #24]
 80230f0:	693a      	ldr	r2, [r7, #16]
 80230f2:	61da      	str	r2, [r3, #28]
 80230f4:	693b      	ldr	r3, [r7, #16]
 80230f6:	689a      	ldr	r2, [r3, #8]
 80230f8:	69bb      	ldr	r3, [r7, #24]
 80230fa:	621a      	str	r2, [r3, #32]
 80230fc:	693b      	ldr	r3, [r7, #16]
 80230fe:	689b      	ldr	r3, [r3, #8]
 8023100:	69ba      	ldr	r2, [r7, #24]
 8023102:	3218      	adds	r2, #24
 8023104:	605a      	str	r2, [r3, #4]
 8023106:	69bb      	ldr	r3, [r7, #24]
 8023108:	f103 0218 	add.w	r2, r3, #24
 802310c:	693b      	ldr	r3, [r7, #16]
 802310e:	609a      	str	r2, [r3, #8]
 8023110:	69bb      	ldr	r3, [r7, #24]
 8023112:	4a10      	ldr	r2, [pc, #64]	@ (8023154 <xTaskRemoveFromEventList+0x190>)
 8023114:	629a      	str	r2, [r3, #40]	@ 0x28
 8023116:	4b0f      	ldr	r3, [pc, #60]	@ (8023154 <xTaskRemoveFromEventList+0x190>)
 8023118:	681b      	ldr	r3, [r3, #0]
 802311a:	3301      	adds	r3, #1
 802311c:	4a0d      	ldr	r2, [pc, #52]	@ (8023154 <xTaskRemoveFromEventList+0x190>)
 802311e:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8023120:	69bb      	ldr	r3, [r7, #24]
 8023122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8023124:	4b0c      	ldr	r3, [pc, #48]	@ (8023158 <xTaskRemoveFromEventList+0x194>)
 8023126:	681b      	ldr	r3, [r3, #0]
 8023128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802312a:	429a      	cmp	r2, r3
 802312c:	d905      	bls.n	802313a <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 802312e:	2301      	movs	r3, #1
 8023130:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8023132:	4b0a      	ldr	r3, [pc, #40]	@ (802315c <xTaskRemoveFromEventList+0x198>)
 8023134:	2201      	movs	r2, #1
 8023136:	601a      	str	r2, [r3, #0]
 8023138:	e001      	b.n	802313e <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 802313a:	2300      	movs	r3, #0
 802313c:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 802313e:	69fb      	ldr	r3, [r7, #28]
}
 8023140:	4618      	mov	r0, r3
 8023142:	3720      	adds	r7, #32
 8023144:	46bd      	mov	sp, r7
 8023146:	bd80      	pop	{r7, pc}
 8023148:	20000a2c 	.word	0x20000a2c
 802314c:	20000a0c 	.word	0x20000a0c
 8023150:	20000534 	.word	0x20000534
 8023154:	200009c4 	.word	0x200009c4
 8023158:	20000530 	.word	0x20000530
 802315c:	20000a18 	.word	0x20000a18

08023160 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8023160:	b480      	push	{r7}
 8023162:	b083      	sub	sp, #12
 8023164:	af00      	add	r7, sp, #0
 8023166:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8023168:	4b06      	ldr	r3, [pc, #24]	@ (8023184 <vTaskInternalSetTimeOutState+0x24>)
 802316a:	681a      	ldr	r2, [r3, #0]
 802316c:	687b      	ldr	r3, [r7, #4]
 802316e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8023170:	4b05      	ldr	r3, [pc, #20]	@ (8023188 <vTaskInternalSetTimeOutState+0x28>)
 8023172:	681a      	ldr	r2, [r3, #0]
 8023174:	687b      	ldr	r3, [r7, #4]
 8023176:	605a      	str	r2, [r3, #4]
}
 8023178:	bf00      	nop
 802317a:	370c      	adds	r7, #12
 802317c:	46bd      	mov	sp, r7
 802317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023182:	4770      	bx	lr
 8023184:	20000a1c 	.word	0x20000a1c
 8023188:	20000a08 	.word	0x20000a08

0802318c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 802318c:	b580      	push	{r7, lr}
 802318e:	b086      	sub	sp, #24
 8023190:	af00      	add	r7, sp, #0
 8023192:	6078      	str	r0, [r7, #4]
 8023194:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8023196:	687b      	ldr	r3, [r7, #4]
 8023198:	2b00      	cmp	r3, #0
 802319a:	d103      	bne.n	80231a4 <xTaskCheckForTimeOut+0x18>
 802319c:	f000 fe3c 	bl	8023e18 <ulSetInterruptMask>
 80231a0:	bf00      	nop
 80231a2:	e7fd      	b.n	80231a0 <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 80231a4:	683b      	ldr	r3, [r7, #0]
 80231a6:	2b00      	cmp	r3, #0
 80231a8:	d103      	bne.n	80231b2 <xTaskCheckForTimeOut+0x26>
 80231aa:	f000 fe35 	bl	8023e18 <ulSetInterruptMask>
 80231ae:	bf00      	nop
 80231b0:	e7fd      	b.n	80231ae <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 80231b2:	f000 fc95 	bl	8023ae0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80231b6:	4b1f      	ldr	r3, [pc, #124]	@ (8023234 <xTaskCheckForTimeOut+0xa8>)
 80231b8:	681b      	ldr	r3, [r3, #0]
 80231ba:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80231bc:	687b      	ldr	r3, [r7, #4]
 80231be:	685b      	ldr	r3, [r3, #4]
 80231c0:	693a      	ldr	r2, [r7, #16]
 80231c2:	1ad3      	subs	r3, r2, r3
 80231c4:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80231c6:	683b      	ldr	r3, [r7, #0]
 80231c8:	681b      	ldr	r3, [r3, #0]
 80231ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80231ce:	d102      	bne.n	80231d6 <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80231d0:	2300      	movs	r3, #0
 80231d2:	617b      	str	r3, [r7, #20]
 80231d4:	e026      	b.n	8023224 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80231d6:	687b      	ldr	r3, [r7, #4]
 80231d8:	681a      	ldr	r2, [r3, #0]
 80231da:	4b17      	ldr	r3, [pc, #92]	@ (8023238 <xTaskCheckForTimeOut+0xac>)
 80231dc:	681b      	ldr	r3, [r3, #0]
 80231de:	429a      	cmp	r2, r3
 80231e0:	d00a      	beq.n	80231f8 <xTaskCheckForTimeOut+0x6c>
 80231e2:	687b      	ldr	r3, [r7, #4]
 80231e4:	685b      	ldr	r3, [r3, #4]
 80231e6:	693a      	ldr	r2, [r7, #16]
 80231e8:	429a      	cmp	r2, r3
 80231ea:	d305      	bcc.n	80231f8 <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80231ec:	2301      	movs	r3, #1
 80231ee:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 80231f0:	683b      	ldr	r3, [r7, #0]
 80231f2:	2200      	movs	r2, #0
 80231f4:	601a      	str	r2, [r3, #0]
 80231f6:	e015      	b.n	8023224 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80231f8:	683b      	ldr	r3, [r7, #0]
 80231fa:	681b      	ldr	r3, [r3, #0]
 80231fc:	68fa      	ldr	r2, [r7, #12]
 80231fe:	429a      	cmp	r2, r3
 8023200:	d20b      	bcs.n	802321a <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8023202:	683b      	ldr	r3, [r7, #0]
 8023204:	681a      	ldr	r2, [r3, #0]
 8023206:	68fb      	ldr	r3, [r7, #12]
 8023208:	1ad2      	subs	r2, r2, r3
 802320a:	683b      	ldr	r3, [r7, #0]
 802320c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 802320e:	6878      	ldr	r0, [r7, #4]
 8023210:	f7ff ffa6 	bl	8023160 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8023214:	2300      	movs	r3, #0
 8023216:	617b      	str	r3, [r7, #20]
 8023218:	e004      	b.n	8023224 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 802321a:	683b      	ldr	r3, [r7, #0]
 802321c:	2200      	movs	r2, #0
 802321e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8023220:	2301      	movs	r3, #1
 8023222:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8023224:	f000 fc6e 	bl	8023b04 <vPortExitCritical>

    return xReturn;
 8023228:	697b      	ldr	r3, [r7, #20]
}
 802322a:	4618      	mov	r0, r3
 802322c:	3718      	adds	r7, #24
 802322e:	46bd      	mov	sp, r7
 8023230:	bd80      	pop	{r7, pc}
 8023232:	bf00      	nop
 8023234:	20000a08 	.word	0x20000a08
 8023238:	20000a1c 	.word	0x20000a1c

0802323c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 802323c:	b480      	push	{r7}
 802323e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8023240:	4b03      	ldr	r3, [pc, #12]	@ (8023250 <vTaskMissedYield+0x14>)
 8023242:	2201      	movs	r2, #1
 8023244:	601a      	str	r2, [r3, #0]
}
 8023246:	bf00      	nop
 8023248:	46bd      	mov	sp, r7
 802324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802324e:	4770      	bx	lr
 8023250:	20000a18 	.word	0x20000a18

08023254 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8023254:	b580      	push	{r7, lr}
 8023256:	b082      	sub	sp, #8
 8023258:	af00      	add	r7, sp, #0
 802325a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 802325c:	f000 f84a 	bl	80232f4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8023260:	4b03      	ldr	r3, [pc, #12]	@ (8023270 <prvIdleTask+0x1c>)
 8023262:	681b      	ldr	r3, [r3, #0]
 8023264:	2b01      	cmp	r3, #1
 8023266:	d9f9      	bls.n	802325c <prvIdleTask+0x8>
            {
                taskYIELD();
 8023268:	f000 fc28 	bl	8023abc <vPortYield>
        prvCheckTasksWaitingTermination();
 802326c:	e7f6      	b.n	802325c <prvIdleTask+0x8>
 802326e:	bf00      	nop
 8023270:	20000534 	.word	0x20000534

08023274 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8023274:	b580      	push	{r7, lr}
 8023276:	b082      	sub	sp, #8
 8023278:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 802327a:	2300      	movs	r3, #0
 802327c:	607b      	str	r3, [r7, #4]
 802327e:	e00c      	b.n	802329a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8023280:	687a      	ldr	r2, [r7, #4]
 8023282:	4613      	mov	r3, r2
 8023284:	009b      	lsls	r3, r3, #2
 8023286:	4413      	add	r3, r2
 8023288:	009b      	lsls	r3, r3, #2
 802328a:	4a12      	ldr	r2, [pc, #72]	@ (80232d4 <prvInitialiseTaskLists+0x60>)
 802328c:	4413      	add	r3, r2
 802328e:	4618      	mov	r0, r3
 8023290:	f7fe fe66 	bl	8021f60 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8023294:	687b      	ldr	r3, [r7, #4]
 8023296:	3301      	adds	r3, #1
 8023298:	607b      	str	r3, [r7, #4]
 802329a:	687b      	ldr	r3, [r7, #4]
 802329c:	2b37      	cmp	r3, #55	@ 0x37
 802329e:	d9ef      	bls.n	8023280 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80232a0:	480d      	ldr	r0, [pc, #52]	@ (80232d8 <prvInitialiseTaskLists+0x64>)
 80232a2:	f7fe fe5d 	bl	8021f60 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80232a6:	480d      	ldr	r0, [pc, #52]	@ (80232dc <prvInitialiseTaskLists+0x68>)
 80232a8:	f7fe fe5a 	bl	8021f60 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80232ac:	480c      	ldr	r0, [pc, #48]	@ (80232e0 <prvInitialiseTaskLists+0x6c>)
 80232ae:	f7fe fe57 	bl	8021f60 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80232b2:	480c      	ldr	r0, [pc, #48]	@ (80232e4 <prvInitialiseTaskLists+0x70>)
 80232b4:	f7fe fe54 	bl	8021f60 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80232b8:	480b      	ldr	r0, [pc, #44]	@ (80232e8 <prvInitialiseTaskLists+0x74>)
 80232ba:	f7fe fe51 	bl	8021f60 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80232be:	4b0b      	ldr	r3, [pc, #44]	@ (80232ec <prvInitialiseTaskLists+0x78>)
 80232c0:	4a05      	ldr	r2, [pc, #20]	@ (80232d8 <prvInitialiseTaskLists+0x64>)
 80232c2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80232c4:	4b0a      	ldr	r3, [pc, #40]	@ (80232f0 <prvInitialiseTaskLists+0x7c>)
 80232c6:	4a05      	ldr	r2, [pc, #20]	@ (80232dc <prvInitialiseTaskLists+0x68>)
 80232c8:	601a      	str	r2, [r3, #0]
}
 80232ca:	bf00      	nop
 80232cc:	3708      	adds	r7, #8
 80232ce:	46bd      	mov	sp, r7
 80232d0:	bd80      	pop	{r7, pc}
 80232d2:	bf00      	nop
 80232d4:	20000534 	.word	0x20000534
 80232d8:	20000994 	.word	0x20000994
 80232dc:	200009a8 	.word	0x200009a8
 80232e0:	200009c4 	.word	0x200009c4
 80232e4:	200009d8 	.word	0x200009d8
 80232e8:	200009f0 	.word	0x200009f0
 80232ec:	200009bc 	.word	0x200009bc
 80232f0:	200009c0 	.word	0x200009c0

080232f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80232f4:	b580      	push	{r7, lr}
 80232f6:	b082      	sub	sp, #8
 80232f8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80232fa:	e019      	b.n	8023330 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80232fc:	f000 fbf0 	bl	8023ae0 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8023300:	4b10      	ldr	r3, [pc, #64]	@ (8023344 <prvCheckTasksWaitingTermination+0x50>)
 8023302:	68db      	ldr	r3, [r3, #12]
 8023304:	68db      	ldr	r3, [r3, #12]
 8023306:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8023308:	687b      	ldr	r3, [r7, #4]
 802330a:	3304      	adds	r3, #4
 802330c:	4618      	mov	r0, r3
 802330e:	f7fe fe8d 	bl	802202c <uxListRemove>
                --uxCurrentNumberOfTasks;
 8023312:	4b0d      	ldr	r3, [pc, #52]	@ (8023348 <prvCheckTasksWaitingTermination+0x54>)
 8023314:	681b      	ldr	r3, [r3, #0]
 8023316:	3b01      	subs	r3, #1
 8023318:	4a0b      	ldr	r2, [pc, #44]	@ (8023348 <prvCheckTasksWaitingTermination+0x54>)
 802331a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 802331c:	4b0b      	ldr	r3, [pc, #44]	@ (802334c <prvCheckTasksWaitingTermination+0x58>)
 802331e:	681b      	ldr	r3, [r3, #0]
 8023320:	3b01      	subs	r3, #1
 8023322:	4a0a      	ldr	r2, [pc, #40]	@ (802334c <prvCheckTasksWaitingTermination+0x58>)
 8023324:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8023326:	f000 fbed 	bl	8023b04 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 802332a:	6878      	ldr	r0, [r7, #4]
 802332c:	f000 f810 	bl	8023350 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8023330:	4b06      	ldr	r3, [pc, #24]	@ (802334c <prvCheckTasksWaitingTermination+0x58>)
 8023332:	681b      	ldr	r3, [r3, #0]
 8023334:	2b00      	cmp	r3, #0
 8023336:	d1e1      	bne.n	80232fc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8023338:	bf00      	nop
 802333a:	bf00      	nop
 802333c:	3708      	adds	r7, #8
 802333e:	46bd      	mov	sp, r7
 8023340:	bd80      	pop	{r7, pc}
 8023342:	bf00      	nop
 8023344:	200009d8 	.word	0x200009d8
 8023348:	20000a04 	.word	0x20000a04
 802334c:	200009ec 	.word	0x200009ec

08023350 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8023350:	b580      	push	{r7, lr}
 8023352:	b082      	sub	sp, #8
 8023354:	af00      	add	r7, sp, #0
 8023356:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8023358:	687b      	ldr	r3, [r7, #4]
 802335a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 802335e:	2b00      	cmp	r3, #0
 8023360:	d108      	bne.n	8023374 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8023362:	687b      	ldr	r3, [r7, #4]
 8023364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8023366:	4618      	mov	r0, r3
 8023368:	f000 fe08 	bl	8023f7c <vPortFree>
                vPortFree( pxTCB );
 802336c:	6878      	ldr	r0, [r7, #4]
 802336e:	f000 fe05 	bl	8023f7c <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8023372:	e011      	b.n	8023398 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8023374:	687b      	ldr	r3, [r7, #4]
 8023376:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 802337a:	2b01      	cmp	r3, #1
 802337c:	d103      	bne.n	8023386 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 802337e:	6878      	ldr	r0, [r7, #4]
 8023380:	f000 fdfc 	bl	8023f7c <vPortFree>
    }
 8023384:	e008      	b.n	8023398 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8023386:	687b      	ldr	r3, [r7, #4]
 8023388:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 802338c:	2b02      	cmp	r3, #2
 802338e:	d003      	beq.n	8023398 <prvDeleteTCB+0x48>
 8023390:	f000 fd42 	bl	8023e18 <ulSetInterruptMask>
 8023394:	bf00      	nop
 8023396:	e7fd      	b.n	8023394 <prvDeleteTCB+0x44>
    }
 8023398:	bf00      	nop
 802339a:	3708      	adds	r7, #8
 802339c:	46bd      	mov	sp, r7
 802339e:	bd80      	pop	{r7, pc}

080233a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80233a0:	b480      	push	{r7}
 80233a2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80233a4:	4b0a      	ldr	r3, [pc, #40]	@ (80233d0 <prvResetNextTaskUnblockTime+0x30>)
 80233a6:	681b      	ldr	r3, [r3, #0]
 80233a8:	681b      	ldr	r3, [r3, #0]
 80233aa:	2b00      	cmp	r3, #0
 80233ac:	d104      	bne.n	80233b8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80233ae:	4b09      	ldr	r3, [pc, #36]	@ (80233d4 <prvResetNextTaskUnblockTime+0x34>)
 80233b0:	f04f 32ff 	mov.w	r2, #4294967295
 80233b4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80233b6:	e005      	b.n	80233c4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80233b8:	4b05      	ldr	r3, [pc, #20]	@ (80233d0 <prvResetNextTaskUnblockTime+0x30>)
 80233ba:	681b      	ldr	r3, [r3, #0]
 80233bc:	68db      	ldr	r3, [r3, #12]
 80233be:	681b      	ldr	r3, [r3, #0]
 80233c0:	4a04      	ldr	r2, [pc, #16]	@ (80233d4 <prvResetNextTaskUnblockTime+0x34>)
 80233c2:	6013      	str	r3, [r2, #0]
}
 80233c4:	bf00      	nop
 80233c6:	46bd      	mov	sp, r7
 80233c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80233cc:	4770      	bx	lr
 80233ce:	bf00      	nop
 80233d0:	200009bc 	.word	0x200009bc
 80233d4:	20000a24 	.word	0x20000a24

080233d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80233d8:	b480      	push	{r7}
 80233da:	b083      	sub	sp, #12
 80233dc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80233de:	4b0b      	ldr	r3, [pc, #44]	@ (802340c <xTaskGetSchedulerState+0x34>)
 80233e0:	681b      	ldr	r3, [r3, #0]
 80233e2:	2b00      	cmp	r3, #0
 80233e4:	d102      	bne.n	80233ec <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80233e6:	2301      	movs	r3, #1
 80233e8:	607b      	str	r3, [r7, #4]
 80233ea:	e008      	b.n	80233fe <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80233ec:	4b08      	ldr	r3, [pc, #32]	@ (8023410 <xTaskGetSchedulerState+0x38>)
 80233ee:	681b      	ldr	r3, [r3, #0]
 80233f0:	2b00      	cmp	r3, #0
 80233f2:	d102      	bne.n	80233fa <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80233f4:	2302      	movs	r3, #2
 80233f6:	607b      	str	r3, [r7, #4]
 80233f8:	e001      	b.n	80233fe <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80233fa:	2300      	movs	r3, #0
 80233fc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80233fe:	687b      	ldr	r3, [r7, #4]
    }
 8023400:	4618      	mov	r0, r3
 8023402:	370c      	adds	r7, #12
 8023404:	46bd      	mov	sp, r7
 8023406:	f85d 7b04 	ldr.w	r7, [sp], #4
 802340a:	4770      	bx	lr
 802340c:	20000a10 	.word	0x20000a10
 8023410:	20000a2c 	.word	0x20000a2c

08023414 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8023414:	b580      	push	{r7, lr}
 8023416:	b086      	sub	sp, #24
 8023418:	af00      	add	r7, sp, #0
 802341a:	6078      	str	r0, [r7, #4]
 802341c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 802341e:	4b2e      	ldr	r3, [pc, #184]	@ (80234d8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8023420:	681b      	ldr	r3, [r3, #0]
 8023422:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8023424:	4b2d      	ldr	r3, [pc, #180]	@ (80234dc <prvAddCurrentTaskToDelayedList+0xc8>)
 8023426:	681b      	ldr	r3, [r3, #0]
 8023428:	3304      	adds	r3, #4
 802342a:	4618      	mov	r0, r3
 802342c:	f7fe fdfe 	bl	802202c <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8023430:	687b      	ldr	r3, [r7, #4]
 8023432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023436:	d124      	bne.n	8023482 <prvAddCurrentTaskToDelayedList+0x6e>
 8023438:	683b      	ldr	r3, [r7, #0]
 802343a:	2b00      	cmp	r3, #0
 802343c:	d021      	beq.n	8023482 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 802343e:	4b28      	ldr	r3, [pc, #160]	@ (80234e0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8023440:	685b      	ldr	r3, [r3, #4]
 8023442:	613b      	str	r3, [r7, #16]
 8023444:	4b25      	ldr	r3, [pc, #148]	@ (80234dc <prvAddCurrentTaskToDelayedList+0xc8>)
 8023446:	681b      	ldr	r3, [r3, #0]
 8023448:	693a      	ldr	r2, [r7, #16]
 802344a:	609a      	str	r2, [r3, #8]
 802344c:	4b23      	ldr	r3, [pc, #140]	@ (80234dc <prvAddCurrentTaskToDelayedList+0xc8>)
 802344e:	681b      	ldr	r3, [r3, #0]
 8023450:	693a      	ldr	r2, [r7, #16]
 8023452:	6892      	ldr	r2, [r2, #8]
 8023454:	60da      	str	r2, [r3, #12]
 8023456:	4b21      	ldr	r3, [pc, #132]	@ (80234dc <prvAddCurrentTaskToDelayedList+0xc8>)
 8023458:	681a      	ldr	r2, [r3, #0]
 802345a:	693b      	ldr	r3, [r7, #16]
 802345c:	689b      	ldr	r3, [r3, #8]
 802345e:	3204      	adds	r2, #4
 8023460:	605a      	str	r2, [r3, #4]
 8023462:	4b1e      	ldr	r3, [pc, #120]	@ (80234dc <prvAddCurrentTaskToDelayedList+0xc8>)
 8023464:	681b      	ldr	r3, [r3, #0]
 8023466:	1d1a      	adds	r2, r3, #4
 8023468:	693b      	ldr	r3, [r7, #16]
 802346a:	609a      	str	r2, [r3, #8]
 802346c:	4b1b      	ldr	r3, [pc, #108]	@ (80234dc <prvAddCurrentTaskToDelayedList+0xc8>)
 802346e:	681b      	ldr	r3, [r3, #0]
 8023470:	4a1b      	ldr	r2, [pc, #108]	@ (80234e0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8023472:	615a      	str	r2, [r3, #20]
 8023474:	4b1a      	ldr	r3, [pc, #104]	@ (80234e0 <prvAddCurrentTaskToDelayedList+0xcc>)
 8023476:	681b      	ldr	r3, [r3, #0]
 8023478:	3301      	adds	r3, #1
 802347a:	4a19      	ldr	r2, [pc, #100]	@ (80234e0 <prvAddCurrentTaskToDelayedList+0xcc>)
 802347c:	6013      	str	r3, [r2, #0]
 802347e:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8023480:	e026      	b.n	80234d0 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8023482:	697a      	ldr	r2, [r7, #20]
 8023484:	687b      	ldr	r3, [r7, #4]
 8023486:	4413      	add	r3, r2
 8023488:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 802348a:	4b14      	ldr	r3, [pc, #80]	@ (80234dc <prvAddCurrentTaskToDelayedList+0xc8>)
 802348c:	681b      	ldr	r3, [r3, #0]
 802348e:	68fa      	ldr	r2, [r7, #12]
 8023490:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8023492:	68fa      	ldr	r2, [r7, #12]
 8023494:	697b      	ldr	r3, [r7, #20]
 8023496:	429a      	cmp	r2, r3
 8023498:	d209      	bcs.n	80234ae <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 802349a:	4b12      	ldr	r3, [pc, #72]	@ (80234e4 <prvAddCurrentTaskToDelayedList+0xd0>)
 802349c:	681a      	ldr	r2, [r3, #0]
 802349e:	4b0f      	ldr	r3, [pc, #60]	@ (80234dc <prvAddCurrentTaskToDelayedList+0xc8>)
 80234a0:	681b      	ldr	r3, [r3, #0]
 80234a2:	3304      	adds	r3, #4
 80234a4:	4619      	mov	r1, r3
 80234a6:	4610      	mov	r0, r2
 80234a8:	f7fe fd87 	bl	8021fba <vListInsert>
}
 80234ac:	e010      	b.n	80234d0 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80234ae:	4b0e      	ldr	r3, [pc, #56]	@ (80234e8 <prvAddCurrentTaskToDelayedList+0xd4>)
 80234b0:	681a      	ldr	r2, [r3, #0]
 80234b2:	4b0a      	ldr	r3, [pc, #40]	@ (80234dc <prvAddCurrentTaskToDelayedList+0xc8>)
 80234b4:	681b      	ldr	r3, [r3, #0]
 80234b6:	3304      	adds	r3, #4
 80234b8:	4619      	mov	r1, r3
 80234ba:	4610      	mov	r0, r2
 80234bc:	f7fe fd7d 	bl	8021fba <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80234c0:	4b0a      	ldr	r3, [pc, #40]	@ (80234ec <prvAddCurrentTaskToDelayedList+0xd8>)
 80234c2:	681b      	ldr	r3, [r3, #0]
 80234c4:	68fa      	ldr	r2, [r7, #12]
 80234c6:	429a      	cmp	r2, r3
 80234c8:	d202      	bcs.n	80234d0 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 80234ca:	4a08      	ldr	r2, [pc, #32]	@ (80234ec <prvAddCurrentTaskToDelayedList+0xd8>)
 80234cc:	68fb      	ldr	r3, [r7, #12]
 80234ce:	6013      	str	r3, [r2, #0]
}
 80234d0:	bf00      	nop
 80234d2:	3718      	adds	r7, #24
 80234d4:	46bd      	mov	sp, r7
 80234d6:	bd80      	pop	{r7, pc}
 80234d8:	20000a08 	.word	0x20000a08
 80234dc:	20000530 	.word	0x20000530
 80234e0:	200009f0 	.word	0x200009f0
 80234e4:	200009c0 	.word	0x200009c0
 80234e8:	200009bc 	.word	0x200009bc
 80234ec:	20000a24 	.word	0x20000a24

080234f0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80234f0:	b580      	push	{r7, lr}
 80234f2:	b088      	sub	sp, #32
 80234f4:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 80234f6:	2300      	movs	r3, #0
 80234f8:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80234fa:	f000 fa5f 	bl	80239bc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80234fe:	4b18      	ldr	r3, [pc, #96]	@ (8023560 <xTimerCreateTimerTask+0x70>)
 8023500:	681b      	ldr	r3, [r3, #0]
 8023502:	2b00      	cmp	r3, #0
 8023504:	d020      	beq.n	8023548 <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8023506:	2300      	movs	r3, #0
 8023508:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 802350a:	2300      	movs	r3, #0
 802350c:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 802350e:	463a      	mov	r2, r7
 8023510:	1d39      	adds	r1, r7, #4
 8023512:	f107 0308 	add.w	r3, r7, #8
 8023516:	4618      	mov	r0, r3
 8023518:	f7fe fd08 	bl	8021f2c <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 802351c:	6839      	ldr	r1, [r7, #0]
 802351e:	687b      	ldr	r3, [r7, #4]
 8023520:	68ba      	ldr	r2, [r7, #8]
 8023522:	9202      	str	r2, [sp, #8]
 8023524:	9301      	str	r3, [sp, #4]
 8023526:	2302      	movs	r3, #2
 8023528:	9300      	str	r3, [sp, #0]
 802352a:	2300      	movs	r3, #0
 802352c:	460a      	mov	r2, r1
 802352e:	490d      	ldr	r1, [pc, #52]	@ (8023564 <xTimerCreateTimerTask+0x74>)
 8023530:	480d      	ldr	r0, [pc, #52]	@ (8023568 <xTimerCreateTimerTask+0x78>)
 8023532:	f7ff f84f 	bl	80225d4 <xTaskCreateStatic>
 8023536:	4603      	mov	r3, r0
 8023538:	4a0c      	ldr	r2, [pc, #48]	@ (802356c <xTimerCreateTimerTask+0x7c>)
 802353a:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 802353c:	4b0b      	ldr	r3, [pc, #44]	@ (802356c <xTimerCreateTimerTask+0x7c>)
 802353e:	681b      	ldr	r3, [r3, #0]
 8023540:	2b00      	cmp	r3, #0
 8023542:	d001      	beq.n	8023548 <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8023544:	2301      	movs	r3, #1
 8023546:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8023548:	68fb      	ldr	r3, [r7, #12]
 802354a:	2b00      	cmp	r3, #0
 802354c:	d103      	bne.n	8023556 <xTimerCreateTimerTask+0x66>
 802354e:	f000 fc63 	bl	8023e18 <ulSetInterruptMask>
 8023552:	bf00      	nop
 8023554:	e7fd      	b.n	8023552 <xTimerCreateTimerTask+0x62>
        return xReturn;
 8023556:	68fb      	ldr	r3, [r7, #12]
    }
 8023558:	4618      	mov	r0, r3
 802355a:	3710      	adds	r7, #16
 802355c:	46bd      	mov	sp, r7
 802355e:	bd80      	pop	{r7, pc}
 8023560:	20000a60 	.word	0x20000a60
 8023564:	0802403c 	.word	0x0802403c
 8023568:	08023615 	.word	0x08023615
 802356c:	20000a64 	.word	0x20000a64

08023570 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8023570:	b580      	push	{r7, lr}
 8023572:	b084      	sub	sp, #16
 8023574:	af00      	add	r7, sp, #0
 8023576:	60f8      	str	r0, [r7, #12]
 8023578:	60b9      	str	r1, [r7, #8]
 802357a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 802357c:	e008      	b.n	8023590 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 802357e:	68fb      	ldr	r3, [r7, #12]
 8023580:	699b      	ldr	r3, [r3, #24]
 8023582:	68ba      	ldr	r2, [r7, #8]
 8023584:	4413      	add	r3, r2
 8023586:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8023588:	68fb      	ldr	r3, [r7, #12]
 802358a:	6a1b      	ldr	r3, [r3, #32]
 802358c:	68f8      	ldr	r0, [r7, #12]
 802358e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8023590:	68fb      	ldr	r3, [r7, #12]
 8023592:	699a      	ldr	r2, [r3, #24]
 8023594:	68bb      	ldr	r3, [r7, #8]
 8023596:	18d1      	adds	r1, r2, r3
 8023598:	68bb      	ldr	r3, [r7, #8]
 802359a:	687a      	ldr	r2, [r7, #4]
 802359c:	68f8      	ldr	r0, [r7, #12]
 802359e:	f000 f8d7 	bl	8023750 <prvInsertTimerInActiveList>
 80235a2:	4603      	mov	r3, r0
 80235a4:	2b00      	cmp	r3, #0
 80235a6:	d1ea      	bne.n	802357e <prvReloadTimer+0xe>
        }
    }
 80235a8:	bf00      	nop
 80235aa:	bf00      	nop
 80235ac:	3710      	adds	r7, #16
 80235ae:	46bd      	mov	sp, r7
 80235b0:	bd80      	pop	{r7, pc}
	...

080235b4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80235b4:	b580      	push	{r7, lr}
 80235b6:	b084      	sub	sp, #16
 80235b8:	af00      	add	r7, sp, #0
 80235ba:	6078      	str	r0, [r7, #4]
 80235bc:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80235be:	4b14      	ldr	r3, [pc, #80]	@ (8023610 <prvProcessExpiredTimer+0x5c>)
 80235c0:	681b      	ldr	r3, [r3, #0]
 80235c2:	68db      	ldr	r3, [r3, #12]
 80235c4:	68db      	ldr	r3, [r3, #12]
 80235c6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80235c8:	68fb      	ldr	r3, [r7, #12]
 80235ca:	3304      	adds	r3, #4
 80235cc:	4618      	mov	r0, r3
 80235ce:	f7fe fd2d 	bl	802202c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80235d2:	68fb      	ldr	r3, [r7, #12]
 80235d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80235d8:	f003 0304 	and.w	r3, r3, #4
 80235dc:	2b00      	cmp	r3, #0
 80235de:	d005      	beq.n	80235ec <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80235e0:	683a      	ldr	r2, [r7, #0]
 80235e2:	6879      	ldr	r1, [r7, #4]
 80235e4:	68f8      	ldr	r0, [r7, #12]
 80235e6:	f7ff ffc3 	bl	8023570 <prvReloadTimer>
 80235ea:	e008      	b.n	80235fe <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80235ec:	68fb      	ldr	r3, [r7, #12]
 80235ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80235f2:	f023 0301 	bic.w	r3, r3, #1
 80235f6:	b2da      	uxtb	r2, r3
 80235f8:	68fb      	ldr	r3, [r7, #12]
 80235fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80235fe:	68fb      	ldr	r3, [r7, #12]
 8023600:	6a1b      	ldr	r3, [r3, #32]
 8023602:	68f8      	ldr	r0, [r7, #12]
 8023604:	4798      	blx	r3
    }
 8023606:	bf00      	nop
 8023608:	3710      	adds	r7, #16
 802360a:	46bd      	mov	sp, r7
 802360c:	bd80      	pop	{r7, pc}
 802360e:	bf00      	nop
 8023610:	20000a58 	.word	0x20000a58

08023614 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8023614:	b580      	push	{r7, lr}
 8023616:	b084      	sub	sp, #16
 8023618:	af00      	add	r7, sp, #0
 802361a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 802361c:	f107 0308 	add.w	r3, r7, #8
 8023620:	4618      	mov	r0, r3
 8023622:	f000 f851 	bl	80236c8 <prvGetNextExpireTime>
 8023626:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8023628:	68bb      	ldr	r3, [r7, #8]
 802362a:	4619      	mov	r1, r3
 802362c:	68f8      	ldr	r0, [r7, #12]
 802362e:	f000 f805 	bl	802363c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8023632:	f000 f8cf 	bl	80237d4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8023636:	bf00      	nop
 8023638:	e7f0      	b.n	802361c <prvTimerTask+0x8>
	...

0802363c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 802363c:	b580      	push	{r7, lr}
 802363e:	b084      	sub	sp, #16
 8023640:	af00      	add	r7, sp, #0
 8023642:	6078      	str	r0, [r7, #4]
 8023644:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8023646:	f7ff f9f1 	bl	8022a2c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 802364a:	f107 0308 	add.w	r3, r7, #8
 802364e:	4618      	mov	r0, r3
 8023650:	f000 f85e 	bl	8023710 <prvSampleTimeNow>
 8023654:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8023656:	68bb      	ldr	r3, [r7, #8]
 8023658:	2b00      	cmp	r3, #0
 802365a:	d12a      	bne.n	80236b2 <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 802365c:	683b      	ldr	r3, [r7, #0]
 802365e:	2b00      	cmp	r3, #0
 8023660:	d10a      	bne.n	8023678 <prvProcessTimerOrBlockTask+0x3c>
 8023662:	687a      	ldr	r2, [r7, #4]
 8023664:	68fb      	ldr	r3, [r7, #12]
 8023666:	429a      	cmp	r2, r3
 8023668:	d806      	bhi.n	8023678 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 802366a:	f7ff f9ed 	bl	8022a48 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 802366e:	68f9      	ldr	r1, [r7, #12]
 8023670:	6878      	ldr	r0, [r7, #4]
 8023672:	f7ff ff9f 	bl	80235b4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8023676:	e01e      	b.n	80236b6 <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 8023678:	683b      	ldr	r3, [r7, #0]
 802367a:	2b00      	cmp	r3, #0
 802367c:	d008      	beq.n	8023690 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 802367e:	4b10      	ldr	r3, [pc, #64]	@ (80236c0 <prvProcessTimerOrBlockTask+0x84>)
 8023680:	681b      	ldr	r3, [r3, #0]
 8023682:	681b      	ldr	r3, [r3, #0]
 8023684:	2b00      	cmp	r3, #0
 8023686:	d101      	bne.n	802368c <prvProcessTimerOrBlockTask+0x50>
 8023688:	2301      	movs	r3, #1
 802368a:	e000      	b.n	802368e <prvProcessTimerOrBlockTask+0x52>
 802368c:	2300      	movs	r3, #0
 802368e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8023690:	4b0c      	ldr	r3, [pc, #48]	@ (80236c4 <prvProcessTimerOrBlockTask+0x88>)
 8023692:	6818      	ldr	r0, [r3, #0]
 8023694:	687a      	ldr	r2, [r7, #4]
 8023696:	68fb      	ldr	r3, [r7, #12]
 8023698:	1ad3      	subs	r3, r2, r3
 802369a:	683a      	ldr	r2, [r7, #0]
 802369c:	4619      	mov	r1, r3
 802369e:	f7fe ff65 	bl	802256c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80236a2:	f7ff f9d1 	bl	8022a48 <xTaskResumeAll>
 80236a6:	4603      	mov	r3, r0
 80236a8:	2b00      	cmp	r3, #0
 80236aa:	d104      	bne.n	80236b6 <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 80236ac:	f000 fa06 	bl	8023abc <vPortYield>
    }
 80236b0:	e001      	b.n	80236b6 <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 80236b2:	f7ff f9c9 	bl	8022a48 <xTaskResumeAll>
    }
 80236b6:	bf00      	nop
 80236b8:	3710      	adds	r7, #16
 80236ba:	46bd      	mov	sp, r7
 80236bc:	bd80      	pop	{r7, pc}
 80236be:	bf00      	nop
 80236c0:	20000a5c 	.word	0x20000a5c
 80236c4:	20000a60 	.word	0x20000a60

080236c8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80236c8:	b480      	push	{r7}
 80236ca:	b085      	sub	sp, #20
 80236cc:	af00      	add	r7, sp, #0
 80236ce:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80236d0:	4b0e      	ldr	r3, [pc, #56]	@ (802370c <prvGetNextExpireTime+0x44>)
 80236d2:	681b      	ldr	r3, [r3, #0]
 80236d4:	681b      	ldr	r3, [r3, #0]
 80236d6:	2b00      	cmp	r3, #0
 80236d8:	d101      	bne.n	80236de <prvGetNextExpireTime+0x16>
 80236da:	2201      	movs	r2, #1
 80236dc:	e000      	b.n	80236e0 <prvGetNextExpireTime+0x18>
 80236de:	2200      	movs	r2, #0
 80236e0:	687b      	ldr	r3, [r7, #4]
 80236e2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80236e4:	687b      	ldr	r3, [r7, #4]
 80236e6:	681b      	ldr	r3, [r3, #0]
 80236e8:	2b00      	cmp	r3, #0
 80236ea:	d105      	bne.n	80236f8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80236ec:	4b07      	ldr	r3, [pc, #28]	@ (802370c <prvGetNextExpireTime+0x44>)
 80236ee:	681b      	ldr	r3, [r3, #0]
 80236f0:	68db      	ldr	r3, [r3, #12]
 80236f2:	681b      	ldr	r3, [r3, #0]
 80236f4:	60fb      	str	r3, [r7, #12]
 80236f6:	e001      	b.n	80236fc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80236f8:	2300      	movs	r3, #0
 80236fa:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80236fc:	68fb      	ldr	r3, [r7, #12]
    }
 80236fe:	4618      	mov	r0, r3
 8023700:	3714      	adds	r7, #20
 8023702:	46bd      	mov	sp, r7
 8023704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023708:	4770      	bx	lr
 802370a:	bf00      	nop
 802370c:	20000a58 	.word	0x20000a58

08023710 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8023710:	b580      	push	{r7, lr}
 8023712:	b084      	sub	sp, #16
 8023714:	af00      	add	r7, sp, #0
 8023716:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8023718:	f7ff fa84 	bl	8022c24 <xTaskGetTickCount>
 802371c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 802371e:	4b0b      	ldr	r3, [pc, #44]	@ (802374c <prvSampleTimeNow+0x3c>)
 8023720:	681b      	ldr	r3, [r3, #0]
 8023722:	68fa      	ldr	r2, [r7, #12]
 8023724:	429a      	cmp	r2, r3
 8023726:	d205      	bcs.n	8023734 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8023728:	f000 f922 	bl	8023970 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 802372c:	687b      	ldr	r3, [r7, #4]
 802372e:	2201      	movs	r2, #1
 8023730:	601a      	str	r2, [r3, #0]
 8023732:	e002      	b.n	802373a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8023734:	687b      	ldr	r3, [r7, #4]
 8023736:	2200      	movs	r2, #0
 8023738:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 802373a:	4a04      	ldr	r2, [pc, #16]	@ (802374c <prvSampleTimeNow+0x3c>)
 802373c:	68fb      	ldr	r3, [r7, #12]
 802373e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8023740:	68fb      	ldr	r3, [r7, #12]
    }
 8023742:	4618      	mov	r0, r3
 8023744:	3710      	adds	r7, #16
 8023746:	46bd      	mov	sp, r7
 8023748:	bd80      	pop	{r7, pc}
 802374a:	bf00      	nop
 802374c:	20000a68 	.word	0x20000a68

08023750 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8023750:	b580      	push	{r7, lr}
 8023752:	b086      	sub	sp, #24
 8023754:	af00      	add	r7, sp, #0
 8023756:	60f8      	str	r0, [r7, #12]
 8023758:	60b9      	str	r1, [r7, #8]
 802375a:	607a      	str	r2, [r7, #4]
 802375c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 802375e:	2300      	movs	r3, #0
 8023760:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8023762:	68fb      	ldr	r3, [r7, #12]
 8023764:	68ba      	ldr	r2, [r7, #8]
 8023766:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8023768:	68fb      	ldr	r3, [r7, #12]
 802376a:	68fa      	ldr	r2, [r7, #12]
 802376c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 802376e:	68ba      	ldr	r2, [r7, #8]
 8023770:	687b      	ldr	r3, [r7, #4]
 8023772:	429a      	cmp	r2, r3
 8023774:	d812      	bhi.n	802379c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8023776:	687a      	ldr	r2, [r7, #4]
 8023778:	683b      	ldr	r3, [r7, #0]
 802377a:	1ad2      	subs	r2, r2, r3
 802377c:	68fb      	ldr	r3, [r7, #12]
 802377e:	699b      	ldr	r3, [r3, #24]
 8023780:	429a      	cmp	r2, r3
 8023782:	d302      	bcc.n	802378a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8023784:	2301      	movs	r3, #1
 8023786:	617b      	str	r3, [r7, #20]
 8023788:	e01b      	b.n	80237c2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 802378a:	4b10      	ldr	r3, [pc, #64]	@ (80237cc <prvInsertTimerInActiveList+0x7c>)
 802378c:	681a      	ldr	r2, [r3, #0]
 802378e:	68fb      	ldr	r3, [r7, #12]
 8023790:	3304      	adds	r3, #4
 8023792:	4619      	mov	r1, r3
 8023794:	4610      	mov	r0, r2
 8023796:	f7fe fc10 	bl	8021fba <vListInsert>
 802379a:	e012      	b.n	80237c2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 802379c:	687a      	ldr	r2, [r7, #4]
 802379e:	683b      	ldr	r3, [r7, #0]
 80237a0:	429a      	cmp	r2, r3
 80237a2:	d206      	bcs.n	80237b2 <prvInsertTimerInActiveList+0x62>
 80237a4:	68ba      	ldr	r2, [r7, #8]
 80237a6:	683b      	ldr	r3, [r7, #0]
 80237a8:	429a      	cmp	r2, r3
 80237aa:	d302      	bcc.n	80237b2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80237ac:	2301      	movs	r3, #1
 80237ae:	617b      	str	r3, [r7, #20]
 80237b0:	e007      	b.n	80237c2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80237b2:	4b07      	ldr	r3, [pc, #28]	@ (80237d0 <prvInsertTimerInActiveList+0x80>)
 80237b4:	681a      	ldr	r2, [r3, #0]
 80237b6:	68fb      	ldr	r3, [r7, #12]
 80237b8:	3304      	adds	r3, #4
 80237ba:	4619      	mov	r1, r3
 80237bc:	4610      	mov	r0, r2
 80237be:	f7fe fbfc 	bl	8021fba <vListInsert>
            }
        }

        return xProcessTimerNow;
 80237c2:	697b      	ldr	r3, [r7, #20]
    }
 80237c4:	4618      	mov	r0, r3
 80237c6:	3718      	adds	r7, #24
 80237c8:	46bd      	mov	sp, r7
 80237ca:	bd80      	pop	{r7, pc}
 80237cc:	20000a5c 	.word	0x20000a5c
 80237d0:	20000a58 	.word	0x20000a58

080237d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80237d4:	b580      	push	{r7, lr}
 80237d6:	b088      	sub	sp, #32
 80237d8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80237da:	e0b7      	b.n	802394c <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80237dc:	687b      	ldr	r3, [r7, #4]
 80237de:	2b00      	cmp	r3, #0
 80237e0:	da11      	bge.n	8023806 <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80237e2:	1d3b      	adds	r3, r7, #4
 80237e4:	3304      	adds	r3, #4
 80237e6:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 80237e8:	69fb      	ldr	r3, [r7, #28]
 80237ea:	2b00      	cmp	r3, #0
 80237ec:	d103      	bne.n	80237f6 <prvProcessReceivedCommands+0x22>
 80237ee:	f000 fb13 	bl	8023e18 <ulSetInterruptMask>
 80237f2:	bf00      	nop
 80237f4:	e7fd      	b.n	80237f2 <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80237f6:	69fb      	ldr	r3, [r7, #28]
 80237f8:	681b      	ldr	r3, [r3, #0]
 80237fa:	69fa      	ldr	r2, [r7, #28]
 80237fc:	6850      	ldr	r0, [r2, #4]
 80237fe:	69fa      	ldr	r2, [r7, #28]
 8023800:	6892      	ldr	r2, [r2, #8]
 8023802:	4611      	mov	r1, r2
 8023804:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8023806:	687b      	ldr	r3, [r7, #4]
 8023808:	2b00      	cmp	r3, #0
 802380a:	f2c0 809f 	blt.w	802394c <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 802380e:	68fb      	ldr	r3, [r7, #12]
 8023810:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8023812:	69bb      	ldr	r3, [r7, #24]
 8023814:	695b      	ldr	r3, [r3, #20]
 8023816:	2b00      	cmp	r3, #0
 8023818:	d004      	beq.n	8023824 <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 802381a:	69bb      	ldr	r3, [r7, #24]
 802381c:	3304      	adds	r3, #4
 802381e:	4618      	mov	r0, r3
 8023820:	f7fe fc04 	bl	802202c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8023824:	463b      	mov	r3, r7
 8023826:	4618      	mov	r0, r3
 8023828:	f7ff ff72 	bl	8023710 <prvSampleTimeNow>
 802382c:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 802382e:	687b      	ldr	r3, [r7, #4]
 8023830:	3b01      	subs	r3, #1
 8023832:	2b08      	cmp	r3, #8
 8023834:	f200 8087 	bhi.w	8023946 <prvProcessReceivedCommands+0x172>
 8023838:	a201      	add	r2, pc, #4	@ (adr r2, 8023840 <prvProcessReceivedCommands+0x6c>)
 802383a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802383e:	bf00      	nop
 8023840:	08023865 	.word	0x08023865
 8023844:	08023865 	.word	0x08023865
 8023848:	080238cd 	.word	0x080238cd
 802384c:	080238e1 	.word	0x080238e1
 8023850:	0802391d 	.word	0x0802391d
 8023854:	08023865 	.word	0x08023865
 8023858:	08023865 	.word	0x08023865
 802385c:	080238cd 	.word	0x080238cd
 8023860:	080238e1 	.word	0x080238e1
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8023864:	69bb      	ldr	r3, [r7, #24]
 8023866:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 802386a:	f043 0301 	orr.w	r3, r3, #1
 802386e:	b2da      	uxtb	r2, r3
 8023870:	69bb      	ldr	r3, [r7, #24]
 8023872:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8023876:	68ba      	ldr	r2, [r7, #8]
 8023878:	69bb      	ldr	r3, [r7, #24]
 802387a:	699b      	ldr	r3, [r3, #24]
 802387c:	18d1      	adds	r1, r2, r3
 802387e:	68bb      	ldr	r3, [r7, #8]
 8023880:	697a      	ldr	r2, [r7, #20]
 8023882:	69b8      	ldr	r0, [r7, #24]
 8023884:	f7ff ff64 	bl	8023750 <prvInsertTimerInActiveList>
 8023888:	4603      	mov	r3, r0
 802388a:	2b00      	cmp	r3, #0
 802388c:	d05d      	beq.n	802394a <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 802388e:	69bb      	ldr	r3, [r7, #24]
 8023890:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8023894:	f003 0304 	and.w	r3, r3, #4
 8023898:	2b00      	cmp	r3, #0
 802389a:	d009      	beq.n	80238b0 <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 802389c:	68ba      	ldr	r2, [r7, #8]
 802389e:	69bb      	ldr	r3, [r7, #24]
 80238a0:	699b      	ldr	r3, [r3, #24]
 80238a2:	4413      	add	r3, r2
 80238a4:	697a      	ldr	r2, [r7, #20]
 80238a6:	4619      	mov	r1, r3
 80238a8:	69b8      	ldr	r0, [r7, #24]
 80238aa:	f7ff fe61 	bl	8023570 <prvReloadTimer>
 80238ae:	e008      	b.n	80238c2 <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80238b0:	69bb      	ldr	r3, [r7, #24]
 80238b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80238b6:	f023 0301 	bic.w	r3, r3, #1
 80238ba:	b2da      	uxtb	r2, r3
 80238bc:	69bb      	ldr	r3, [r7, #24]
 80238be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80238c2:	69bb      	ldr	r3, [r7, #24]
 80238c4:	6a1b      	ldr	r3, [r3, #32]
 80238c6:	69b8      	ldr	r0, [r7, #24]
 80238c8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80238ca:	e03e      	b.n	802394a <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80238cc:	69bb      	ldr	r3, [r7, #24]
 80238ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80238d2:	f023 0301 	bic.w	r3, r3, #1
 80238d6:	b2da      	uxtb	r2, r3
 80238d8:	69bb      	ldr	r3, [r7, #24]
 80238da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80238de:	e035      	b.n	802394c <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80238e0:	69bb      	ldr	r3, [r7, #24]
 80238e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80238e6:	f043 0301 	orr.w	r3, r3, #1
 80238ea:	b2da      	uxtb	r2, r3
 80238ec:	69bb      	ldr	r3, [r7, #24]
 80238ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80238f2:	68ba      	ldr	r2, [r7, #8]
 80238f4:	69bb      	ldr	r3, [r7, #24]
 80238f6:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80238f8:	69bb      	ldr	r3, [r7, #24]
 80238fa:	699b      	ldr	r3, [r3, #24]
 80238fc:	2b00      	cmp	r3, #0
 80238fe:	d103      	bne.n	8023908 <prvProcessReceivedCommands+0x134>
 8023900:	f000 fa8a 	bl	8023e18 <ulSetInterruptMask>
 8023904:	bf00      	nop
 8023906:	e7fd      	b.n	8023904 <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8023908:	69bb      	ldr	r3, [r7, #24]
 802390a:	699a      	ldr	r2, [r3, #24]
 802390c:	697b      	ldr	r3, [r7, #20]
 802390e:	18d1      	adds	r1, r2, r3
 8023910:	697b      	ldr	r3, [r7, #20]
 8023912:	697a      	ldr	r2, [r7, #20]
 8023914:	69b8      	ldr	r0, [r7, #24]
 8023916:	f7ff ff1b 	bl	8023750 <prvInsertTimerInActiveList>
                        break;
 802391a:	e017      	b.n	802394c <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 802391c:	69bb      	ldr	r3, [r7, #24]
 802391e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8023922:	f003 0302 	and.w	r3, r3, #2
 8023926:	2b00      	cmp	r3, #0
 8023928:	d103      	bne.n	8023932 <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 802392a:	69b8      	ldr	r0, [r7, #24]
 802392c:	f000 fb26 	bl	8023f7c <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8023930:	e00c      	b.n	802394c <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8023932:	69bb      	ldr	r3, [r7, #24]
 8023934:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8023938:	f023 0301 	bic.w	r3, r3, #1
 802393c:	b2da      	uxtb	r2, r3
 802393e:	69bb      	ldr	r3, [r7, #24]
 8023940:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8023944:	e002      	b.n	802394c <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 8023946:	bf00      	nop
 8023948:	e000      	b.n	802394c <prvProcessReceivedCommands+0x178>
                        break;
 802394a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 802394c:	4b07      	ldr	r3, [pc, #28]	@ (802396c <prvProcessReceivedCommands+0x198>)
 802394e:	681b      	ldr	r3, [r3, #0]
 8023950:	1d39      	adds	r1, r7, #4
 8023952:	2200      	movs	r2, #0
 8023954:	4618      	mov	r0, r3
 8023956:	f7fe fc78 	bl	802224a <xQueueReceive>
 802395a:	4603      	mov	r3, r0
 802395c:	2b00      	cmp	r3, #0
 802395e:	f47f af3d 	bne.w	80237dc <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8023962:	bf00      	nop
 8023964:	bf00      	nop
 8023966:	3720      	adds	r7, #32
 8023968:	46bd      	mov	sp, r7
 802396a:	bd80      	pop	{r7, pc}
 802396c:	20000a60 	.word	0x20000a60

08023970 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8023970:	b580      	push	{r7, lr}
 8023972:	b082      	sub	sp, #8
 8023974:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8023976:	e009      	b.n	802398c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8023978:	4b0e      	ldr	r3, [pc, #56]	@ (80239b4 <prvSwitchTimerLists+0x44>)
 802397a:	681b      	ldr	r3, [r3, #0]
 802397c:	68db      	ldr	r3, [r3, #12]
 802397e:	681b      	ldr	r3, [r3, #0]
 8023980:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8023982:	f04f 31ff 	mov.w	r1, #4294967295
 8023986:	6838      	ldr	r0, [r7, #0]
 8023988:	f7ff fe14 	bl	80235b4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 802398c:	4b09      	ldr	r3, [pc, #36]	@ (80239b4 <prvSwitchTimerLists+0x44>)
 802398e:	681b      	ldr	r3, [r3, #0]
 8023990:	681b      	ldr	r3, [r3, #0]
 8023992:	2b00      	cmp	r3, #0
 8023994:	d1f0      	bne.n	8023978 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8023996:	4b07      	ldr	r3, [pc, #28]	@ (80239b4 <prvSwitchTimerLists+0x44>)
 8023998:	681b      	ldr	r3, [r3, #0]
 802399a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 802399c:	4b06      	ldr	r3, [pc, #24]	@ (80239b8 <prvSwitchTimerLists+0x48>)
 802399e:	681b      	ldr	r3, [r3, #0]
 80239a0:	4a04      	ldr	r2, [pc, #16]	@ (80239b4 <prvSwitchTimerLists+0x44>)
 80239a2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80239a4:	4a04      	ldr	r2, [pc, #16]	@ (80239b8 <prvSwitchTimerLists+0x48>)
 80239a6:	687b      	ldr	r3, [r7, #4]
 80239a8:	6013      	str	r3, [r2, #0]
    }
 80239aa:	bf00      	nop
 80239ac:	3708      	adds	r7, #8
 80239ae:	46bd      	mov	sp, r7
 80239b0:	bd80      	pop	{r7, pc}
 80239b2:	bf00      	nop
 80239b4:	20000a58 	.word	0x20000a58
 80239b8:	20000a5c 	.word	0x20000a5c

080239bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80239bc:	b580      	push	{r7, lr}
 80239be:	b082      	sub	sp, #8
 80239c0:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80239c2:	f000 f88d 	bl	8023ae0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80239c6:	4b15      	ldr	r3, [pc, #84]	@ (8023a1c <prvCheckForValidListAndQueue+0x60>)
 80239c8:	681b      	ldr	r3, [r3, #0]
 80239ca:	2b00      	cmp	r3, #0
 80239cc:	d120      	bne.n	8023a10 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 80239ce:	4814      	ldr	r0, [pc, #80]	@ (8023a20 <prvCheckForValidListAndQueue+0x64>)
 80239d0:	f7fe fac6 	bl	8021f60 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80239d4:	4813      	ldr	r0, [pc, #76]	@ (8023a24 <prvCheckForValidListAndQueue+0x68>)
 80239d6:	f7fe fac3 	bl	8021f60 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80239da:	4b13      	ldr	r3, [pc, #76]	@ (8023a28 <prvCheckForValidListAndQueue+0x6c>)
 80239dc:	4a10      	ldr	r2, [pc, #64]	@ (8023a20 <prvCheckForValidListAndQueue+0x64>)
 80239de:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80239e0:	4b12      	ldr	r3, [pc, #72]	@ (8023a2c <prvCheckForValidListAndQueue+0x70>)
 80239e2:	4a10      	ldr	r2, [pc, #64]	@ (8023a24 <prvCheckForValidListAndQueue+0x68>)
 80239e4:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80239e6:	2300      	movs	r3, #0
 80239e8:	9300      	str	r3, [sp, #0]
 80239ea:	4b11      	ldr	r3, [pc, #68]	@ (8023a30 <prvCheckForValidListAndQueue+0x74>)
 80239ec:	4a11      	ldr	r2, [pc, #68]	@ (8023a34 <prvCheckForValidListAndQueue+0x78>)
 80239ee:	2110      	movs	r1, #16
 80239f0:	200a      	movs	r0, #10
 80239f2:	f7fe fbbe 	bl	8022172 <xQueueGenericCreateStatic>
 80239f6:	4603      	mov	r3, r0
 80239f8:	4a08      	ldr	r2, [pc, #32]	@ (8023a1c <prvCheckForValidListAndQueue+0x60>)
 80239fa:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80239fc:	4b07      	ldr	r3, [pc, #28]	@ (8023a1c <prvCheckForValidListAndQueue+0x60>)
 80239fe:	681b      	ldr	r3, [r3, #0]
 8023a00:	2b00      	cmp	r3, #0
 8023a02:	d005      	beq.n	8023a10 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8023a04:	4b05      	ldr	r3, [pc, #20]	@ (8023a1c <prvCheckForValidListAndQueue+0x60>)
 8023a06:	681b      	ldr	r3, [r3, #0]
 8023a08:	490b      	ldr	r1, [pc, #44]	@ (8023a38 <prvCheckForValidListAndQueue+0x7c>)
 8023a0a:	4618      	mov	r0, r3
 8023a0c:	f7fe fd68 	bl	80224e0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8023a10:	f000 f878 	bl	8023b04 <vPortExitCritical>
    }
 8023a14:	bf00      	nop
 8023a16:	46bd      	mov	sp, r7
 8023a18:	bd80      	pop	{r7, pc}
 8023a1a:	bf00      	nop
 8023a1c:	20000a60 	.word	0x20000a60
 8023a20:	20000a30 	.word	0x20000a30
 8023a24:	20000a44 	.word	0x20000a44
 8023a28:	20000a58 	.word	0x20000a58
 8023a2c:	20000a5c 	.word	0x20000a5c
 8023a30:	20000b0c 	.word	0x20000b0c
 8023a34:	20000a6c 	.word	0x20000a6c
 8023a38:	08024044 	.word	0x08024044

08023a3c <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8023a3c:	b480      	push	{r7}
 8023a3e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8023a40:	4b0b      	ldr	r3, [pc, #44]	@ (8023a70 <vPortSetupTimerInterrupt+0x34>)
 8023a42:	2200      	movs	r2, #0
 8023a44:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8023a46:	4b0b      	ldr	r3, [pc, #44]	@ (8023a74 <vPortSetupTimerInterrupt+0x38>)
 8023a48:	2200      	movs	r2, #0
 8023a4a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8023a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8023a78 <vPortSetupTimerInterrupt+0x3c>)
 8023a4e:	681b      	ldr	r3, [r3, #0]
 8023a50:	4a0a      	ldr	r2, [pc, #40]	@ (8023a7c <vPortSetupTimerInterrupt+0x40>)
 8023a52:	fba2 2303 	umull	r2, r3, r2, r3
 8023a56:	099b      	lsrs	r3, r3, #6
 8023a58:	4a09      	ldr	r2, [pc, #36]	@ (8023a80 <vPortSetupTimerInterrupt+0x44>)
 8023a5a:	3b01      	subs	r3, #1
 8023a5c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8023a5e:	4b04      	ldr	r3, [pc, #16]	@ (8023a70 <vPortSetupTimerInterrupt+0x34>)
 8023a60:	2207      	movs	r2, #7
 8023a62:	601a      	str	r2, [r3, #0]
}
 8023a64:	bf00      	nop
 8023a66:	46bd      	mov	sp, r7
 8023a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023a6c:	4770      	bx	lr
 8023a6e:	bf00      	nop
 8023a70:	e000e010 	.word	0xe000e010
 8023a74:	e000e018 	.word	0xe000e018
 8023a78:	20000000 	.word	0x20000000
 8023a7c:	10624dd3 	.word	0x10624dd3
 8023a80:	e000e014 	.word	0xe000e014

08023a84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8023a84:	b580      	push	{r7, lr}
 8023a86:	b082      	sub	sp, #8
 8023a88:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8023a8a:	2300      	movs	r3, #0
 8023a8c:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 8023a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8023ab8 <prvTaskExitError+0x34>)
 8023a90:	681b      	ldr	r3, [r3, #0]
 8023a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023a96:	d003      	beq.n	8023aa0 <prvTaskExitError+0x1c>
 8023a98:	f000 f9be 	bl	8023e18 <ulSetInterruptMask>
 8023a9c:	bf00      	nop
 8023a9e:	e7fd      	b.n	8023a9c <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8023aa0:	f000 f9ba 	bl	8023e18 <ulSetInterruptMask>

    while( ulDummy == 0 )
 8023aa4:	bf00      	nop
 8023aa6:	687b      	ldr	r3, [r7, #4]
 8023aa8:	2b00      	cmp	r3, #0
 8023aaa:	d0fc      	beq.n	8023aa6 <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8023aac:	bf00      	nop
 8023aae:	bf00      	nop
 8023ab0:	3708      	adds	r7, #8
 8023ab2:	46bd      	mov	sp, r7
 8023ab4:	bd80      	pop	{r7, pc}
 8023ab6:	bf00      	nop
 8023ab8:	2000000c 	.word	0x2000000c

08023abc <vPortYield>:
    }
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8023abc:	b480      	push	{r7}
 8023abe:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8023ac0:	4b06      	ldr	r3, [pc, #24]	@ (8023adc <vPortYield+0x20>)
 8023ac2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8023ac6:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8023ac8:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8023acc:	f3bf 8f6f 	isb	sy
}
 8023ad0:	bf00      	nop
 8023ad2:	46bd      	mov	sp, r7
 8023ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023ad8:	4770      	bx	lr
 8023ada:	bf00      	nop
 8023adc:	e000ed04 	.word	0xe000ed04

08023ae0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8023ae0:	b580      	push	{r7, lr}
 8023ae2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8023ae4:	f000 f998 	bl	8023e18 <ulSetInterruptMask>
    ulCriticalNesting++;
 8023ae8:	4b05      	ldr	r3, [pc, #20]	@ (8023b00 <vPortEnterCritical+0x20>)
 8023aea:	681b      	ldr	r3, [r3, #0]
 8023aec:	3301      	adds	r3, #1
 8023aee:	4a04      	ldr	r2, [pc, #16]	@ (8023b00 <vPortEnterCritical+0x20>)
 8023af0:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8023af2:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8023af6:	f3bf 8f6f 	isb	sy
}
 8023afa:	bf00      	nop
 8023afc:	bd80      	pop	{r7, pc}
 8023afe:	bf00      	nop
 8023b00:	2000000c 	.word	0x2000000c

08023b04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8023b04:	b580      	push	{r7, lr}
 8023b06:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 8023b08:	4b0a      	ldr	r3, [pc, #40]	@ (8023b34 <vPortExitCritical+0x30>)
 8023b0a:	681b      	ldr	r3, [r3, #0]
 8023b0c:	2b00      	cmp	r3, #0
 8023b0e:	d103      	bne.n	8023b18 <vPortExitCritical+0x14>
 8023b10:	f000 f982 	bl	8023e18 <ulSetInterruptMask>
 8023b14:	bf00      	nop
 8023b16:	e7fd      	b.n	8023b14 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 8023b18:	4b06      	ldr	r3, [pc, #24]	@ (8023b34 <vPortExitCritical+0x30>)
 8023b1a:	681b      	ldr	r3, [r3, #0]
 8023b1c:	3b01      	subs	r3, #1
 8023b1e:	4a05      	ldr	r2, [pc, #20]	@ (8023b34 <vPortExitCritical+0x30>)
 8023b20:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 8023b22:	4b04      	ldr	r3, [pc, #16]	@ (8023b34 <vPortExitCritical+0x30>)
 8023b24:	681b      	ldr	r3, [r3, #0]
 8023b26:	2b00      	cmp	r3, #0
 8023b28:	d102      	bne.n	8023b30 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 8023b2a:	2000      	movs	r0, #0
 8023b2c:	f000 f981 	bl	8023e32 <vClearInterruptMask>
    }
}
 8023b30:	bf00      	nop
 8023b32:	bd80      	pop	{r7, pc}
 8023b34:	2000000c 	.word	0x2000000c

08023b38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8023b38:	b580      	push	{r7, lr}
 8023b3a:	b082      	sub	sp, #8
 8023b3c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8023b3e:	f000 f96b 	bl	8023e18 <ulSetInterruptMask>
 8023b42:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8023b44:	f7ff f87e 	bl	8022c44 <xTaskIncrementTick>
 8023b48:	4603      	mov	r3, r0
 8023b4a:	2b00      	cmp	r3, #0
 8023b4c:	d003      	beq.n	8023b56 <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8023b4e:	4b05      	ldr	r3, [pc, #20]	@ (8023b64 <xPortSysTickHandler+0x2c>)
 8023b50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8023b54:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8023b56:	6878      	ldr	r0, [r7, #4]
 8023b58:	f000 f96b 	bl	8023e32 <vClearInterruptMask>
}
 8023b5c:	bf00      	nop
 8023b5e:	3708      	adds	r7, #8
 8023b60:	46bd      	mov	sp, r7
 8023b62:	bd80      	pop	{r7, pc}
 8023b64:	e000ed04 	.word	0xe000ed04

08023b68 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8023b68:	b580      	push	{r7, lr}
 8023b6a:	b084      	sub	sp, #16
 8023b6c:	af00      	add	r7, sp, #0
 8023b6e:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 8023b70:	687b      	ldr	r3, [r7, #4]
 8023b72:	699b      	ldr	r3, [r3, #24]
 8023b74:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8023b76:	68fb      	ldr	r3, [r7, #12]
 8023b78:	3b02      	subs	r3, #2
 8023b7a:	781b      	ldrb	r3, [r3, #0]
 8023b7c:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 8023b7e:	7afb      	ldrb	r3, [r7, #11]
 8023b80:	2b66      	cmp	r3, #102	@ 0x66
 8023b82:	d102      	bne.n	8023b8a <vPortSVCHandler_C+0x22>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8023b84:	f000 f914 	bl	8023db0 <vRestoreContextOfFirstTask>
            break;
 8023b88:	e003      	b.n	8023b92 <vPortSVCHandler_C+0x2a>
                break;
        #endif /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 1 ) */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8023b8a:	f000 f945 	bl	8023e18 <ulSetInterruptMask>
 8023b8e:	bf00      	nop
 8023b90:	e7fd      	b.n	8023b8e <vPortSVCHandler_C+0x26>
    }
}
 8023b92:	bf00      	nop
 8023b94:	3710      	adds	r7, #16
 8023b96:	46bd      	mov	sp, r7
 8023b98:	bd80      	pop	{r7, pc}
	...

08023b9c <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 8023b9c:	b480      	push	{r7}
 8023b9e:	b085      	sub	sp, #20
 8023ba0:	af00      	add	r7, sp, #0
 8023ba2:	60f8      	str	r0, [r7, #12]
 8023ba4:	60b9      	str	r1, [r7, #8]
 8023ba6:	607a      	str	r2, [r7, #4]
 8023ba8:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8023baa:	68fb      	ldr	r3, [r7, #12]
 8023bac:	3b04      	subs	r3, #4
 8023bae:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8023bb0:	68fb      	ldr	r3, [r7, #12]
 8023bb2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8023bb6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023bb8:	68fb      	ldr	r3, [r7, #12]
 8023bba:	3b04      	subs	r3, #4
 8023bbc:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 8023bbe:	687a      	ldr	r2, [r7, #4]
 8023bc0:	68fb      	ldr	r3, [r7, #12]
 8023bc2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023bc4:	68fb      	ldr	r3, [r7, #12]
 8023bc6:	3b04      	subs	r3, #4
 8023bc8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 8023bca:	4a38      	ldr	r2, [pc, #224]	@ (8023cac <pxPortInitialiseStack+0x110>)
 8023bcc:	68fb      	ldr	r3, [r7, #12]
 8023bce:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023bd0:	68fb      	ldr	r3, [r7, #12]
 8023bd2:	3b04      	subs	r3, #4
 8023bd4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 8023bd6:	68fb      	ldr	r3, [r7, #12]
 8023bd8:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8023bdc:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023bde:	68fb      	ldr	r3, [r7, #12]
 8023be0:	3b04      	subs	r3, #4
 8023be2:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8023be4:	68fb      	ldr	r3, [r7, #12]
 8023be6:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8023bea:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023bec:	68fb      	ldr	r3, [r7, #12]
 8023bee:	3b04      	subs	r3, #4
 8023bf0:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 8023bf2:	68fb      	ldr	r3, [r7, #12]
 8023bf4:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8023bf8:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023bfa:	68fb      	ldr	r3, [r7, #12]
 8023bfc:	3b04      	subs	r3, #4
 8023bfe:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 8023c00:	68fb      	ldr	r3, [r7, #12]
 8023c02:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8023c06:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c08:	68fb      	ldr	r3, [r7, #12]
 8023c0a:	3b04      	subs	r3, #4
 8023c0c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 8023c0e:	683a      	ldr	r2, [r7, #0]
 8023c10:	68fb      	ldr	r3, [r7, #12]
 8023c12:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c14:	68fb      	ldr	r3, [r7, #12]
 8023c16:	3b04      	subs	r3, #4
 8023c18:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 8023c1a:	68fb      	ldr	r3, [r7, #12]
 8023c1c:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8023c20:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c22:	68fb      	ldr	r3, [r7, #12]
 8023c24:	3b04      	subs	r3, #4
 8023c26:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8023c28:	68fb      	ldr	r3, [r7, #12]
 8023c2a:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8023c2e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c30:	68fb      	ldr	r3, [r7, #12]
 8023c32:	3b04      	subs	r3, #4
 8023c34:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8023c36:	68fb      	ldr	r3, [r7, #12]
 8023c38:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8023c3c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c3e:	68fb      	ldr	r3, [r7, #12]
 8023c40:	3b04      	subs	r3, #4
 8023c42:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 8023c44:	68fb      	ldr	r3, [r7, #12]
 8023c46:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8023c4a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c4c:	68fb      	ldr	r3, [r7, #12]
 8023c4e:	3b04      	subs	r3, #4
 8023c50:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 8023c52:	68fb      	ldr	r3, [r7, #12]
 8023c54:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8023c58:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c5a:	68fb      	ldr	r3, [r7, #12]
 8023c5c:	3b04      	subs	r3, #4
 8023c5e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 8023c60:	68fb      	ldr	r3, [r7, #12]
 8023c62:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8023c66:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c68:	68fb      	ldr	r3, [r7, #12]
 8023c6a:	3b04      	subs	r3, #4
 8023c6c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 8023c6e:	68fb      	ldr	r3, [r7, #12]
 8023c70:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8023c74:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c76:	68fb      	ldr	r3, [r7, #12]
 8023c78:	3b04      	subs	r3, #4
 8023c7a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 8023c7c:	68fb      	ldr	r3, [r7, #12]
 8023c7e:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8023c82:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c84:	68fb      	ldr	r3, [r7, #12]
 8023c86:	3b04      	subs	r3, #4
 8023c88:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 8023c8a:	68fb      	ldr	r3, [r7, #12]
 8023c8c:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8023c90:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8023c92:	68fb      	ldr	r3, [r7, #12]
 8023c94:	3b04      	subs	r3, #4
 8023c96:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 8023c98:	68ba      	ldr	r2, [r7, #8]
 8023c9a:	68fb      	ldr	r3, [r7, #12]
 8023c9c:	601a      	str	r2, [r3, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 8023c9e:	68fb      	ldr	r3, [r7, #12]
    }
 8023ca0:	4618      	mov	r0, r3
 8023ca2:	3714      	adds	r7, #20
 8023ca4:	46bd      	mov	sp, r7
 8023ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023caa:	4770      	bx	lr
 8023cac:	08023a85 	.word	0x08023a85

08023cb0 <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8023cb0:	b580      	push	{r7, lr}
 8023cb2:	b084      	sub	sp, #16
 8023cb4:	af00      	add	r7, sp, #0
    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8023cb6:	2300      	movs	r3, #0
 8023cb8:	60bb      	str	r3, [r7, #8]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = portNVIC_SHPR2_REG;
 8023cba:	4b35      	ldr	r3, [pc, #212]	@ (8023d90 <xPortStartScheduler+0xe0>)
 8023cbc:	681b      	ldr	r3, [r3, #0]
 8023cbe:	60fb      	str	r3, [r7, #12]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        portNVIC_SHPR2_REG = 0xFF000000;
 8023cc0:	4b33      	ldr	r3, [pc, #204]	@ (8023d90 <xPortStartScheduler+0xe0>)
 8023cc2:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8023cc6:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8023cc8:	4b31      	ldr	r3, [pc, #196]	@ (8023d90 <xPortStartScheduler+0xe0>)
 8023cca:	681b      	ldr	r3, [r3, #0]
 8023ccc:	0e1b      	lsrs	r3, r3, #24
 8023cce:	b2db      	uxtb	r3, r3
 8023cd0:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8023cd2:	79fb      	ldrb	r3, [r7, #7]
 8023cd4:	b2db      	uxtb	r3, r3
 8023cd6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8023cda:	b2da      	uxtb	r2, r3
 8023cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8023d94 <xPortStartScheduler+0xe4>)
 8023cde:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8023ce0:	4b2c      	ldr	r3, [pc, #176]	@ (8023d94 <xPortStartScheduler+0xe4>)
 8023ce2:	781b      	ldrb	r3, [r3, #0]
 8023ce4:	2b00      	cmp	r3, #0
 8023ce6:	d103      	bne.n	8023cf0 <xPortStartScheduler+0x40>
 8023ce8:	f000 f896 	bl	8023e18 <ulSetInterruptMask>
 8023cec:	bf00      	nop
 8023cee:	e7fd      	b.n	8023cec <xPortStartScheduler+0x3c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8023cf0:	79fb      	ldrb	r3, [r7, #7]
 8023cf2:	b2db      	uxtb	r3, r3
 8023cf4:	43db      	mvns	r3, r3
 8023cf6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8023cfa:	2b00      	cmp	r3, #0
 8023cfc:	d00b      	beq.n	8023d16 <xPortStartScheduler+0x66>
 8023cfe:	f000 f88b 	bl	8023e18 <ulSetInterruptMask>
 8023d02:	bf00      	nop
 8023d04:	e7fd      	b.n	8023d02 <xPortStartScheduler+0x52>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8023d06:	68bb      	ldr	r3, [r7, #8]
 8023d08:	3301      	adds	r3, #1
 8023d0a:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8023d0c:	79fb      	ldrb	r3, [r7, #7]
 8023d0e:	b2db      	uxtb	r3, r3
 8023d10:	005b      	lsls	r3, r3, #1
 8023d12:	b2db      	uxtb	r3, r3
 8023d14:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8023d16:	79fb      	ldrb	r3, [r7, #7]
 8023d18:	b2db      	uxtb	r3, r3
 8023d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8023d1e:	2b80      	cmp	r3, #128	@ 0x80
 8023d20:	d0f1      	beq.n	8023d06 <xPortStartScheduler+0x56>
        }

        if( ulImplementedPrioBits == 8 )
 8023d22:	68bb      	ldr	r3, [r7, #8]
 8023d24:	2b08      	cmp	r3, #8
 8023d26:	d103      	bne.n	8023d30 <xPortStartScheduler+0x80>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8023d28:	4b1b      	ldr	r3, [pc, #108]	@ (8023d98 <xPortStartScheduler+0xe8>)
 8023d2a:	2200      	movs	r2, #0
 8023d2c:	601a      	str	r2, [r3, #0]
 8023d2e:	e004      	b.n	8023d3a <xPortStartScheduler+0x8a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8023d30:	68bb      	ldr	r3, [r7, #8]
 8023d32:	f1c3 0307 	rsb	r3, r3, #7
 8023d36:	4a18      	ldr	r2, [pc, #96]	@ (8023d98 <xPortStartScheduler+0xe8>)
 8023d38:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8023d3a:	4b17      	ldr	r3, [pc, #92]	@ (8023d98 <xPortStartScheduler+0xe8>)
 8023d3c:	681b      	ldr	r3, [r3, #0]
 8023d3e:	021b      	lsls	r3, r3, #8
 8023d40:	4a15      	ldr	r2, [pc, #84]	@ (8023d98 <xPortStartScheduler+0xe8>)
 8023d42:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8023d44:	4b14      	ldr	r3, [pc, #80]	@ (8023d98 <xPortStartScheduler+0xe8>)
 8023d46:	681b      	ldr	r3, [r3, #0]
 8023d48:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8023d4c:	4a12      	ldr	r2, [pc, #72]	@ (8023d98 <xPortStartScheduler+0xe8>)
 8023d4e:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        portNVIC_SHPR2_REG = ulOriginalPriority;
 8023d50:	4a0f      	ldr	r2, [pc, #60]	@ (8023d90 <xPortStartScheduler+0xe0>)
 8023d52:	68fb      	ldr	r3, [r7, #12]
 8023d54:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) ) */

    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8023d56:	4b11      	ldr	r3, [pc, #68]	@ (8023d9c <xPortStartScheduler+0xec>)
 8023d58:	681b      	ldr	r3, [r3, #0]
 8023d5a:	4a10      	ldr	r2, [pc, #64]	@ (8023d9c <xPortStartScheduler+0xec>)
 8023d5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8023d60:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8023d62:	4b0e      	ldr	r3, [pc, #56]	@ (8023d9c <xPortStartScheduler+0xec>)
 8023d64:	681b      	ldr	r3, [r3, #0]
 8023d66:	4a0d      	ldr	r2, [pc, #52]	@ (8023d9c <xPortStartScheduler+0xec>)
 8023d68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8023d6c:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8023d6e:	f7ff fe65 	bl	8023a3c <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 8023d72:	4b0b      	ldr	r3, [pc, #44]	@ (8023da0 <xPortStartScheduler+0xf0>)
 8023d74:	2200      	movs	r2, #0
 8023d76:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 8023d78:	f000 f83a 	bl	8023df0 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8023d7c:	f7ff f872 	bl	8022e64 <vTaskSwitchContext>
    prvTaskExitError();
 8023d80:	f7ff fe80 	bl	8023a84 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 8023d84:	2300      	movs	r3, #0
}
 8023d86:	4618      	mov	r0, r3
 8023d88:	3710      	adds	r7, #16
 8023d8a:	46bd      	mov	sp, r7
 8023d8c:	bd80      	pop	{r7, pc}
 8023d8e:	bf00      	nop
 8023d90:	e000ed1c 	.word	0xe000ed1c
 8023d94:	20000b5c 	.word	0x20000b5c
 8023d98:	20000b60 	.word	0x20000b60
 8023d9c:	e000ed20 	.word	0xe000ed20
 8023da0:	2000000c 	.word	0x2000000c
	...

08023db0 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8023db0:	4a0b      	ldr	r2, [pc, #44]	@ (8023de0 <pxCurrentTCBConst2>)
 8023db2:	6811      	ldr	r1, [r2, #0]
 8023db4:	6808      	ldr	r0, [r1, #0]
 8023db6:	c806      	ldmia	r0!, {r1, r2}
 8023db8:	f381 880b 	msr	PSPLIM, r1
 8023dbc:	2102      	movs	r1, #2
 8023dbe:	f381 8814 	msr	CONTROL, r1
 8023dc2:	3020      	adds	r0, #32
 8023dc4:	f380 8809 	msr	PSP, r0
 8023dc8:	f3bf 8f6f 	isb	sy
 8023dcc:	f04f 0000 	mov.w	r0, #0
 8023dd0:	f380 8811 	msr	BASEPRI, r0
 8023dd4:	4710      	bx	r2
 8023dd6:	bf00      	nop
 8023dd8:	f3af 8000 	nop.w
 8023ddc:	f3af 8000 	nop.w

08023de0 <pxCurrentTCBConst2>:
 8023de0:	20000530 	.word	0x20000530
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
    }
 8023de4:	bf00      	nop
 8023de6:	bf00      	nop
	...

08023df0 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8023df0:	4807      	ldr	r0, [pc, #28]	@ (8023e10 <xVTORConst>)
 8023df2:	6800      	ldr	r0, [r0, #0]
 8023df4:	6800      	ldr	r0, [r0, #0]
 8023df6:	f380 8808 	msr	MSP, r0
 8023dfa:	b662      	cpsie	i
 8023dfc:	b661      	cpsie	f
 8023dfe:	f3bf 8f4f 	dsb	sy
 8023e02:	f3bf 8f6f 	isb	sy
 8023e06:	df66      	svc	102	@ 0x66
 8023e08:	bf00      	nop
 8023e0a:	bf00      	nop
 8023e0c:	f3af 8000 	nop.w

08023e10 <xVTORConst>:
 8023e10:	e000ed08 	.word	0xe000ed08
        "                                                   \n"
        "   .align 4                                        \n"
        "xVTORConst: .word 0xe000ed08                       \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8023e14:	bf00      	nop
 8023e16:	bf00      	nop

08023e18 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8023e18:	f3ef 8011 	mrs	r0, BASEPRI
 8023e1c:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8023e20:	f381 8811 	msr	BASEPRI, r1
 8023e24:	f3bf 8f4f 	dsb	sy
 8023e28:	f3bf 8f6f 	isb	sy
 8023e2c:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8023e2e:	bf00      	nop
 8023e30:	4618      	mov	r0, r3

08023e32 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8023e32:	f380 8811 	msr	BASEPRI, r0
 8023e36:	f3bf 8f4f 	dsb	sy
 8023e3a:	f3bf 8f6f 	isb	sy
 8023e3e:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 8023e40:	bf00      	nop
	...

08023e50 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8023e50:	f3ef 8009 	mrs	r0, PSP
 8023e54:	f3ef 820b 	mrs	r2, PSPLIM
 8023e58:	4673      	mov	r3, lr
 8023e5a:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8023e5e:	4a10      	ldr	r2, [pc, #64]	@ (8023ea0 <pxCurrentTCBConst>)
 8023e60:	6811      	ldr	r1, [r2, #0]
 8023e62:	6008      	str	r0, [r1, #0]
 8023e64:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8023e68:	f380 8811 	msr	BASEPRI, r0
 8023e6c:	f3bf 8f4f 	dsb	sy
 8023e70:	f3bf 8f6f 	isb	sy
 8023e74:	f7fe fff6 	bl	8022e64 <vTaskSwitchContext>
 8023e78:	f04f 0000 	mov.w	r0, #0
 8023e7c:	f380 8811 	msr	BASEPRI, r0
 8023e80:	4a07      	ldr	r2, [pc, #28]	@ (8023ea0 <pxCurrentTCBConst>)
 8023e82:	6811      	ldr	r1, [r2, #0]
 8023e84:	6808      	ldr	r0, [r1, #0]
 8023e86:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8023e8a:	f382 880b 	msr	PSPLIM, r2
 8023e8e:	f380 8809 	msr	PSP, r0
 8023e92:	4718      	bx	r3
 8023e94:	f3af 8000 	nop.w
 8023e98:	f3af 8000 	nop.w
 8023e9c:	f3af 8000 	nop.w

08023ea0 <pxCurrentTCBConst>:
 8023ea0:	20000530 	.word	0x20000530
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst: .word pxCurrentTCB              \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 8023ea4:	bf00      	nop
 8023ea6:	bf00      	nop
	...

08023eb0 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8023eb0:	f01e 0f04 	tst.w	lr, #4
 8023eb4:	bf0c      	ite	eq
 8023eb6:	f3ef 8008 	mrseq	r0, MSP
 8023eba:	f3ef 8009 	mrsne	r0, PSP
 8023ebe:	4904      	ldr	r1, [pc, #16]	@ (8023ed0 <svchandler_address_const>)
 8023ec0:	4708      	bx	r1
 8023ec2:	bf00      	nop
 8023ec4:	f3af 8000 	nop.w
 8023ec8:	f3af 8000 	nop.w
 8023ecc:	f3af 8000 	nop.w

08023ed0 <svchandler_address_const>:
 8023ed0:	08023b69 	.word	0x08023b69
            "   bx r1                                           \n"
            "                                                   \n"
            "   .align 4                                        \n"
            "svchandler_address_const: .word vPortSVCHandler_C  \n"
        );
    }
 8023ed4:	bf00      	nop
 8023ed6:	bf00      	nop

08023ed8 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8023ed8:	b580      	push	{r7, lr}
 8023eda:	b084      	sub	sp, #16
 8023edc:	af00      	add	r7, sp, #0
 8023ede:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8023ee0:	2300      	movs	r3, #0
 8023ee2:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8023ee4:	687b      	ldr	r3, [r7, #4]
 8023ee6:	f003 0307 	and.w	r3, r3, #7
 8023eea:	2b00      	cmp	r3, #0
 8023eec:	d00e      	beq.n	8023f0c <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 8023eee:	687b      	ldr	r3, [r7, #4]
 8023ef0:	f023 0307 	bic.w	r3, r3, #7
 8023ef4:	3308      	adds	r3, #8
 8023ef6:	687a      	ldr	r2, [r7, #4]
 8023ef8:	429a      	cmp	r2, r3
 8023efa:	d205      	bcs.n	8023f08 <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8023efc:	687b      	ldr	r3, [r7, #4]
 8023efe:	f023 0307 	bic.w	r3, r3, #7
 8023f02:	3308      	adds	r3, #8
 8023f04:	607b      	str	r3, [r7, #4]
 8023f06:	e001      	b.n	8023f0c <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 8023f08:	2300      	movs	r3, #0
 8023f0a:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 8023f0c:	f7fe fd8e 	bl	8022a2c <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 8023f10:	4b17      	ldr	r3, [pc, #92]	@ (8023f70 <pvPortMalloc+0x98>)
 8023f12:	681b      	ldr	r3, [r3, #0]
 8023f14:	2b00      	cmp	r3, #0
 8023f16:	d105      	bne.n	8023f24 <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8023f18:	4b16      	ldr	r3, [pc, #88]	@ (8023f74 <pvPortMalloc+0x9c>)
 8023f1a:	f023 0307 	bic.w	r3, r3, #7
 8023f1e:	461a      	mov	r2, r3
 8023f20:	4b13      	ldr	r3, [pc, #76]	@ (8023f70 <pvPortMalloc+0x98>)
 8023f22:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8023f24:	687b      	ldr	r3, [r7, #4]
 8023f26:	2b00      	cmp	r3, #0
 8023f28:	d01b      	beq.n	8023f62 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8023f2a:	4b13      	ldr	r3, [pc, #76]	@ (8023f78 <pvPortMalloc+0xa0>)
 8023f2c:	681a      	ldr	r2, [r3, #0]
 8023f2e:	687b      	ldr	r3, [r7, #4]
 8023f30:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8023f32:	f641 72f7 	movw	r2, #8183	@ 0x1ff7
 8023f36:	4293      	cmp	r3, r2
 8023f38:	d813      	bhi.n	8023f62 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 8023f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8023f78 <pvPortMalloc+0xa0>)
 8023f3c:	681a      	ldr	r2, [r3, #0]
 8023f3e:	687b      	ldr	r3, [r7, #4]
 8023f40:	441a      	add	r2, r3
 8023f42:	4b0d      	ldr	r3, [pc, #52]	@ (8023f78 <pvPortMalloc+0xa0>)
 8023f44:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8023f46:	429a      	cmp	r2, r3
 8023f48:	d90b      	bls.n	8023f62 <pvPortMalloc+0x8a>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 8023f4a:	4b09      	ldr	r3, [pc, #36]	@ (8023f70 <pvPortMalloc+0x98>)
 8023f4c:	681a      	ldr	r2, [r3, #0]
 8023f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8023f78 <pvPortMalloc+0xa0>)
 8023f50:	681b      	ldr	r3, [r3, #0]
 8023f52:	4413      	add	r3, r2
 8023f54:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 8023f56:	4b08      	ldr	r3, [pc, #32]	@ (8023f78 <pvPortMalloc+0xa0>)
 8023f58:	681a      	ldr	r2, [r3, #0]
 8023f5a:	687b      	ldr	r3, [r7, #4]
 8023f5c:	4413      	add	r3, r2
 8023f5e:	4a06      	ldr	r2, [pc, #24]	@ (8023f78 <pvPortMalloc+0xa0>)
 8023f60:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8023f62:	f7fe fd71 	bl	8022a48 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 8023f66:	68fb      	ldr	r3, [r7, #12]
}
 8023f68:	4618      	mov	r0, r3
 8023f6a:	3710      	adds	r7, #16
 8023f6c:	46bd      	mov	sp, r7
 8023f6e:	bd80      	pop	{r7, pc}
 8023f70:	20002b68 	.word	0x20002b68
 8023f74:	20000b6b 	.word	0x20000b6b
 8023f78:	20002b64 	.word	0x20002b64

08023f7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8023f7c:	b580      	push	{r7, lr}
 8023f7e:	b082      	sub	sp, #8
 8023f80:	af00      	add	r7, sp, #0
 8023f82:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8023f84:	687b      	ldr	r3, [r7, #4]
 8023f86:	2b00      	cmp	r3, #0
 8023f88:	d003      	beq.n	8023f92 <vPortFree+0x16>
 8023f8a:	f7ff ff45 	bl	8023e18 <ulSetInterruptMask>
 8023f8e:	bf00      	nop
 8023f90:	e7fd      	b.n	8023f8e <vPortFree+0x12>
}
 8023f92:	bf00      	nop
 8023f94:	3708      	adds	r7, #8
 8023f96:	46bd      	mov	sp, r7
 8023f98:	bd80      	pop	{r7, pc}

08023f9a <memset>:
 8023f9a:	4402      	add	r2, r0
 8023f9c:	4603      	mov	r3, r0
 8023f9e:	4293      	cmp	r3, r2
 8023fa0:	d100      	bne.n	8023fa4 <memset+0xa>
 8023fa2:	4770      	bx	lr
 8023fa4:	f803 1b01 	strb.w	r1, [r3], #1
 8023fa8:	e7f9      	b.n	8023f9e <memset+0x4>
	...

08023fac <__libc_init_array>:
 8023fac:	b570      	push	{r4, r5, r6, lr}
 8023fae:	4d0d      	ldr	r5, [pc, #52]	@ (8023fe4 <__libc_init_array+0x38>)
 8023fb0:	2600      	movs	r6, #0
 8023fb2:	4c0d      	ldr	r4, [pc, #52]	@ (8023fe8 <__libc_init_array+0x3c>)
 8023fb4:	1b64      	subs	r4, r4, r5
 8023fb6:	10a4      	asrs	r4, r4, #2
 8023fb8:	42a6      	cmp	r6, r4
 8023fba:	d109      	bne.n	8023fd0 <__libc_init_array+0x24>
 8023fbc:	4d0b      	ldr	r5, [pc, #44]	@ (8023fec <__libc_init_array+0x40>)
 8023fbe:	2600      	movs	r6, #0
 8023fc0:	4c0b      	ldr	r4, [pc, #44]	@ (8023ff0 <__libc_init_array+0x44>)
 8023fc2:	f000 f825 	bl	8024010 <_init>
 8023fc6:	1b64      	subs	r4, r4, r5
 8023fc8:	10a4      	asrs	r4, r4, #2
 8023fca:	42a6      	cmp	r6, r4
 8023fcc:	d105      	bne.n	8023fda <__libc_init_array+0x2e>
 8023fce:	bd70      	pop	{r4, r5, r6, pc}
 8023fd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8023fd4:	3601      	adds	r6, #1
 8023fd6:	4798      	blx	r3
 8023fd8:	e7ee      	b.n	8023fb8 <__libc_init_array+0xc>
 8023fda:	f855 3b04 	ldr.w	r3, [r5], #4
 8023fde:	3601      	adds	r6, #1
 8023fe0:	4798      	blx	r3
 8023fe2:	e7f2      	b.n	8023fca <__libc_init_array+0x1e>
 8023fe4:	08024084 	.word	0x08024084
 8023fe8:	08024084 	.word	0x08024084
 8023fec:	08024084 	.word	0x08024084
 8023ff0:	08024088 	.word	0x08024088

08023ff4 <memcpy>:
 8023ff4:	440a      	add	r2, r1
 8023ff6:	1e43      	subs	r3, r0, #1
 8023ff8:	4291      	cmp	r1, r2
 8023ffa:	d100      	bne.n	8023ffe <memcpy+0xa>
 8023ffc:	4770      	bx	lr
 8023ffe:	b510      	push	{r4, lr}
 8024000:	f811 4b01 	ldrb.w	r4, [r1], #1
 8024004:	4291      	cmp	r1, r2
 8024006:	f803 4f01 	strb.w	r4, [r3, #1]!
 802400a:	d1f9      	bne.n	8024000 <memcpy+0xc>
 802400c:	bd10      	pop	{r4, pc}
	...

08024010 <_init>:
 8024010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024012:	bf00      	nop
 8024014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024016:	bc08      	pop	{r3}
 8024018:	469e      	mov	lr, r3
 802401a:	4770      	bx	lr

0802401c <_fini>:
 802401c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802401e:	bf00      	nop
 8024020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024022:	bc08      	pop	{r3}
 8024024:	469e      	mov	lr, r3
 8024026:	4770      	bx	lr
