<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
  <meta http-equiv="Content-Style-Type" content="text/css" />
  <meta name="generator" content="pandoc" />
  <title></title>
  <style type="text/css">code{white-space: pre;}</style>
  <style type="text/css">
div.sourceCode { overflow-x: auto; }
table.sourceCode, tr.sourceCode, td.lineNumbers, td.sourceCode {
  margin: 0; padding: 0; vertical-align: baseline; border: none; }
table.sourceCode { width: 100%; line-height: 100%; }
td.lineNumbers { text-align: right; padding-right: 4px; padding-left: 4px; color: #aaaaaa; border-right: 1px solid #aaaaaa; }
td.sourceCode { padding-left: 5px; }
code > span.kw { color: #007020; font-weight: bold; } /* Keyword */
code > span.dt { color: #902000; } /* DataType */
code > span.dv { color: #40a070; } /* DecVal */
code > span.bn { color: #40a070; } /* BaseN */
code > span.fl { color: #40a070; } /* Float */
code > span.ch { color: #4070a0; } /* Char */
code > span.st { color: #4070a0; } /* String */
code > span.co { color: #60a0b0; font-style: italic; } /* Comment */
code > span.ot { color: #007020; } /* Other */
code > span.al { color: #ff0000; font-weight: bold; } /* Alert */
code > span.fu { color: #06287e; } /* Function */
code > span.er { color: #ff0000; font-weight: bold; } /* Error */
code > span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
code > span.cn { color: #880000; } /* Constant */
code > span.sc { color: #4070a0; } /* SpecialChar */
code > span.vs { color: #4070a0; } /* VerbatimString */
code > span.ss { color: #bb6688; } /* SpecialString */
code > span.im { } /* Import */
code > span.va { color: #19177c; } /* Variable */
code > span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
code > span.op { color: #666666; } /* Operator */
code > span.bu { } /* BuiltIn */
code > span.ex { } /* Extension */
code > span.pp { color: #bc7a00; } /* Preprocessor */
code > span.at { color: #7d9029; } /* Attribute */
code > span.do { color: #ba2121; font-style: italic; } /* Documentation */
code > span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
code > span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
code > span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
  </style>
  <style>
  /* fundo para o trecho de código */
  div.sourceCode { overflow-x: auto; background-color: rgb(250,250,250);}
  
  /* Alinhamento dos títulos e parágrafos */
  
  body{margin-left: 5%; margin-right: 5%;
           color: black; background: white;}
  
  hr{
      margin-left: -4%;
      background-color: rgb(240,100,100);  /*Linha horizontal:    240,240,240 */
  }
  h1{
      margin-left: -4%;
      background-color: rgb(210,210,220);
  }
  
  h2{
      margin-left: -4%;
      background-color: rgb(220,220,230);
  }
  
  h3{
      margin-left: -4%;
      background-color: rgb(230,230,240);
  }
  
  h4{
      margin-left: -4%;
      background-color: rgb(240,240,250);
  }
  i{color: red}
  em{color: green}
  cite{color: brown}
  /* fundo para as linhas das tabelas */
  tr.even{
    background-color: rgb(250,250,255);
  }
  tr.odd{
    background-color: rgb(250,250,250);
  }
  </style>
</head>
<body>
<p><a name="inicio"></a></p>
<h1 id="maquina-de-estados">Maquina de Estados</h1>
<h2 id="código-vhdl-para-o-circuito-da-máquina-de-estados">Código VHDL para o circuito da máquina de estados</h2>
<p>O circuito é composto de três módulos e quatro arquivos:</p>
<ul>
<li><p>O top level (FSMtopLevel.vhd);</p></li>
<li><p>O fluxo de dados (fluxo.vhd);</p></li>
<li><p>O decodificador de hexadecimal para sete segmentos;</p></li>
<li><p>A máquina de estados (testeFSM.vhd), que será criada para controlar o funcionamento do circuito.</p></li>
</ul>
<h3 id="código-do-top-level">Código do Top Level</h3>
<p>Nome do arquivo: FSMtopLevel.vhd.</p>
<div class="sourceCode"><pre class="sourceCode vhd"><code class="sourceCode vhdl"><span class="kw">library</span> ieee;
<span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;

<span class="kw">entity</span> <span class="kw">FSMtopLevel</span> <span class="kw">is</span>
    <span class="kw">port</span> (
        <span class="co">-- Entradas (nomenclatura definida no arquivo ¨.qsf¨)</span>
        CLOCK_<span class="dv">50</span> <span class="ot">:</span> <span class="kw">in</span> <span class="dt">STD_LOGIC</span>;
        KEY<span class="ot">:</span> <span class="kw">in</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">3</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>);   <span class="co">--chaves de contato momentaneo.</span>
<span class="co">--      SW: in STD_LOGIC_VECTOR(17 DOWNTO 0);    --chaves liga/desliga.</span>

        <span class="co">-- Saidas da placa (nomenclatura definida no arquivo ¨.qsf¨)</span>
        LEDR <span class="ot">:</span> <span class="kw">out</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">17</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>) <span class="ot">:=</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span>);
        LEDG <span class="ot">:</span> <span class="kw">out</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">8</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>)  <span class="ot">:=</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span>);
        HEX0 <span class="ot">:</span> <span class="kw">OUT</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">6</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>)
    );
<span class="kw">end entity;</span>

<span class="kw">architecture</span> <span class="kw">teste</span> <span class="kw">of</span> <span class="kw">FSMtopLevel</span> <span class="kw">is</span>
    <span class="co">-- Declaraçao dos Componentes:</span>
    <span class="kw">COMPONENT</span> <span class="kw">testeFSM</span> <span class="kw">is</span>
        <span class="kw">PORT</span> (
            reset       <span class="ot">:</span>    <span class="kw">IN</span> <span class="dt">STD_LOGIC</span>;
            clock       <span class="ot">:</span>    <span class="kw">IN</span> <span class="dt">STD_LOGIC</span>;
            bt1     <span class="ot">:</span>    <span class="kw">IN</span> <span class="dt">STD_LOGIC</span>;
            bt2     <span class="ot">:</span>    <span class="kw">IN</span> <span class="dt">STD_LOGIC</span>;
            bt3     <span class="ot">:</span>    <span class="kw">IN</span> <span class="dt">STD_LOGIC</span>;
            saida   <span class="ot">:</span>    <span class="kw">OUT</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">3</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>)
        );
    <span class="kw">END COMPONENT;</span>
    <span class="co">--</span>
    <span class="kw">COMPONENT</span> <span class="kw">fluxoDados</span> <span class="kw">is</span>
        <span class="kw">PORT</span> (
            entradaHex <span class="ot">:</span> <span class="kw">in</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">3</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>);
            saida7seg <span class="ot">:</span> <span class="kw">OUT</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">6</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>)
        );
    <span class="kw">END COMPONENT;</span>

    <span class="co">-- Fios:</span>
    <span class="ot">signal</span> auxReset<span class="ot">,</span> auxBt1<span class="ot">,</span> auxBt2<span class="ot">,</span> auxBt3<span class="ot">,</span> auxBt1n <span class="ot">:</span> <span class="dt">std_logic</span>;
    <span class="ot">signal</span> auxHexValue <span class="ot">:</span> <span class="dt">std_logic_vector</span> (<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>);
    <span class="ot">signal</span> aux7seg     <span class="ot">:</span> <span class="dt">std_logic_vector</span> (<span class="dv">6</span> <span class="ot">downto</span> <span class="dv">0</span>);

    <span class="ot">constant</span> usarDetectorBorda <span class="ot">:</span> <span class="dt">boolean</span> <span class="ot">:=</span> FALSE;
<span class="co">--  constant usarDetectorBorda : boolean := TRUE;</span>

<span class="kw">begin</span>
<span class="co">-- Instanciando os componentes:</span>
<span class="kw">maqEstados</span> <span class="ot">:</span> <span class="er">testeFSM</span>
    <span class="kw">port map (</span>
<span class="co">--  &lt;formal_input&gt; =&gt; &lt;expression&gt;,</span>
        reset   <span class="ot">=&gt;</span> auxReset<span class="ot">,</span> clock <span class="ot">=&gt;</span> CLOCK_<span class="dv">50</span><span class="ot">,</span> bt1 <span class="ot">=&gt;</span> auxBt1<span class="ot">,</span> bt2 <span class="ot">=&gt;</span> auxBt2<span class="ot">,</span> bt3 <span class="ot">=&gt;</span> auxBt3<span class="ot">,</span>
<span class="co">--      &lt;formal_output&gt; =&gt; &lt;signal&gt;,</span>
        saida <span class="ot">=&gt;</span> auxHexValue
    );

<span class="kw">fluxo</span> <span class="ot">:</span> <span class="er">fluxoDados</span>
        <span class="kw">port map (</span>
            entradaHex <span class="ot">=&gt;</span> auxHexValue<span class="ot">,</span> saida7seg <span class="ot">=&gt;</span> aux7seg
        );

comDetectorBorda<span class="ot">:</span>
    if (usarDetectorBorda) <span class="kw">generate</span>
        <span class="kw">detectorSub0</span><span class="ot">:</span> <span class="er">work</span><span class="ot">.</span><span class="er">edgeDetector(bordaSubida)</span> <span class="kw">port map (</span>clk <span class="ot">=&gt;</span> CLOCK_<span class="dv">50</span><span class="ot">,</span> entrada <span class="ot">=&gt;</span> (<span class="kw">not</span> KEY(<span class="dv">0</span>))<span class="ot">,</span> saida <span class="ot">=&gt;</span> auxReset);
        <span class="kw">detectorSub1</span><span class="ot">:</span> <span class="er">work</span><span class="ot">.</span><span class="er">edgeDetector(bordaSubida)</span> <span class="kw">port map (</span>clk <span class="ot">=&gt;</span> CLOCK_<span class="dv">50</span><span class="ot">,</span> entrada <span class="ot">=&gt;</span> (<span class="kw">not</span> KEY(<span class="dv">1</span>))<span class="ot">,</span> saida <span class="ot">=&gt;</span> auxBt1);
        <span class="kw">detectorSub2</span><span class="ot">:</span> <span class="er">work</span><span class="ot">.</span><span class="er">edgeDetector(bordaSubida)</span> <span class="kw">port map (</span>clk <span class="ot">=&gt;</span> CLOCK_<span class="dv">50</span><span class="ot">,</span> entrada <span class="ot">=&gt;</span> (<span class="kw">not</span> KEY(<span class="dv">2</span>))<span class="ot">,</span> saida <span class="ot">=&gt;</span> auxBt2);
        <span class="kw">detectorSub3</span><span class="ot">:</span> <span class="er">work</span><span class="ot">.</span><span class="er">edgeDetector(bordaSubida)</span> <span class="kw">port map (</span>clk <span class="ot">=&gt;</span> CLOCK_<span class="dv">50</span><span class="ot">,</span> entrada <span class="ot">=&gt;</span> (<span class="kw">not</span> KEY(<span class="dv">3</span>))<span class="ot">,</span> saida <span class="ot">=&gt;</span> auxBt3);
    <span class="er">end generate;</span>

semDetectorBorda<span class="ot">:</span>
    if (not (usarDetectorBorda)) generate
        auxReset <span class="ot">&lt;=</span> not KEY(0);
        auxBt1   <span class="ot">&lt;=</span> not KEY(1);
        auxBt2   <span class="ot">&lt;=</span> not KEY(2);
        auxBt3   <span class="ot">&lt;=</span> not KEY(3);
    end generate;

    <span class="co">--Fazendo as interligacoes:</span>
    LEDG(0)  <span class="ot">&lt;=</span> not KEY(0);
    LEDG(1)  <span class="ot">&lt;=</span> not KEY(1);
    LEDG(2)  <span class="ot">&lt;=</span> not KEY(2);
    LEDG(3)  <span class="ot">&lt;=</span> not KEY(3);

    HEX0 <span class="ot">&lt;=</span> aux7seg;
end architecture;</code></pre></div>
<hr />
<h3 id="código-do-fluxo-de-dados">Código do Fluxo de Dados</h3>
<p>Nome do arquivo: fluxo.vhd</p>
<div class="sourceCode"><pre class="sourceCode vhd"><code class="sourceCode vhdl">
<span class="kw">library</span> ieee;
<span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;

<span class="kw">entity</span> <span class="kw">fluxoDados</span> <span class="kw">is</span>
    <span class="kw">port</span> (
        entradaHex<span class="ot">:</span> <span class="kw">in</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">3</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>);
        saida7seg <span class="ot">:</span> <span class="kw">OUT</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">6</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>)
    );
<span class="kw">end entity;</span>

<span class="kw">architecture</span> <span class="kw">teste</span> <span class="kw">of</span> <span class="kw">fluxoDados</span> <span class="kw">is</span>

<span class="kw">begin</span>
<span class="co">-- instaciaçao sem declaracao de componente:</span>
<span class="kw">display</span> <span class="ot">:</span> <span class="er">work</span><span class="ot">.</span><span class="er">conversorHEX7Seg</span>
    <span class="kw">port map (</span>
        dadoHex <span class="ot">=&gt;</span> entradaHex<span class="ot">,</span> apaga <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span><span class="ot">,</span> negativo <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span><span class="ot">,</span> overFlow <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span><span class="ot">,</span> saida7seg <span class="ot">=&gt;</span> saida7seg
        );
<span class="kw">end architecture;</span></code></pre></div>
<hr />
<h3 id="decodificador-hexadecimal-para-display-de-sete-segmentos">Decodificador Hexadecimal para Display de Sete Segmentos</h3>
<p>Nome do arquivo: conversorHex7Seg.vhd</p>
<div class="sourceCode"><pre class="sourceCode vhd"><code class="sourceCode vhdl">
<span class="kw">library</span> IEEE;
<span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;

<span class="kw">entity</span> <span class="kw">conversorHex7Seg</span> <span class="kw">is</span>
    <span class="kw">port</span>
    (
        <span class="co">-- Input ports</span>
        dadoHex <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>);
        apaga   <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;
        negativo <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;
        overFlow <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;
        <span class="co">-- Output ports</span>
        saida7seg <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(<span class="dv">6</span> <span class="ot">downto</span> <span class="dv">0</span>)  <span class="co">-- := (others =&gt; &#39;1&#39;)</span>
    );
<span class="kw">end entity;</span>

<span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">conversorHex7Seg</span> <span class="kw">is</span>
   <span class="co">--</span>
   <span class="co">--       0</span>
   <span class="co">--      ---</span>
   <span class="co">--     |   |</span>
   <span class="co">--    5|   |1</span>
   <span class="co">--     | 6 |</span>
   <span class="co">--      ---</span>
   <span class="co">--     |   |</span>
   <span class="co">--    4|   |2</span>
   <span class="co">--     |   |</span>
   <span class="co">--      ---</span>
   <span class="co">--       3</span>
   <span class="co">--</span>
    <span class="ot">signal</span> rascSaida7seg<span class="ot">:</span> <span class="dt">std_logic_vector</span>(<span class="dv">6</span> <span class="ot">downto</span> <span class="dv">0</span>);

<span class="kw">begin</span>
  rascSaida7seg <span class="ot">&lt;=</span> <span class="st">&quot;1000000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0000&quot;</span> else <span class="co">---0</span>
                   <span class="st">&quot;1111001&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0001&quot;</span> else <span class="co">---1</span>
                   <span class="st">&quot;0100100&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0010&quot;</span> else <span class="co">---2</span>
                   <span class="st">&quot;0110000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0011&quot;</span> else <span class="co">---3</span>
                   <span class="st">&quot;0011001&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0100&quot;</span> else <span class="co">---4</span>
                   <span class="st">&quot;0010010&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0101&quot;</span> else <span class="co">---5</span>
                   <span class="st">&quot;0000010&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0110&quot;</span> else <span class="co">---6</span>
                   <span class="st">&quot;1111000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0111&quot;</span> else <span class="co">---7</span>
                   <span class="st">&quot;0000000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1000&quot;</span> else <span class="co">---8</span>
                   <span class="st">&quot;0010000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1001&quot;</span> else <span class="co">---9</span>
                   <span class="st">&quot;0001000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1010&quot;</span> else <span class="co">---A</span>
                   <span class="st">&quot;0000011&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1011&quot;</span> else <span class="co">---B</span>
                   <span class="st">&quot;1000110&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1100&quot;</span> else <span class="co">---C</span>
                   <span class="st">&quot;0100001&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1101&quot;</span> else <span class="co">---D</span>
                   <span class="st">&quot;0000110&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1110&quot;</span> else <span class="co">---E</span>
                   <span class="st">&quot;0001110&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1111&quot;</span> else <span class="co">---F</span>
                   <span class="st">&quot;1111111&quot;</span>; <span class="co">-- Apaga todos segmentos.</span>
    <span class="co">--</span>
  saida7seg <span class="ot">&lt;=</span>    <span class="st">&quot;1100010&quot;</span> <span class="kw">when</span> (overFlow<span class="ot">=</span><span class="bn">&#39;1&#39;</span>) else
                  <span class="st">&quot;1111111&quot;</span> <span class="kw">when</span> (apaga<span class="ot">=</span><span class="bn">&#39;1&#39;</span> <span class="kw">and</span> negativo<span class="ot">=</span><span class="bn">&#39;0&#39;</span>) else
                  <span class="st">&quot;0111111&quot;</span> <span class="kw">when</span> (apaga<span class="ot">=</span><span class="bn">&#39;0&#39;</span> <span class="kw">and</span> negativo<span class="ot">=</span><span class="bn">&#39;1&#39;</span>) else
                  rascSaida7seg;
<span class="er">end architecture;</span></code></pre></div>
<hr />
<h3 id="detector-de-borda">Detector de Borda</h3>
<p>Nome do arquivo: edgeDetector.vhd</p>
<div class="sourceCode"><pre class="sourceCode vhd"><code class="sourceCode vhdl"><span class="kw">library</span> IEEE;
<span class="kw">use</span> IEEE<span class="ot">.</span>STD_LOGIC_1164<span class="ot">.</span>ALL;

<span class="kw">entity</span> <span class="kw">edgeDetector</span> <span class="kw">is</span>
     <span class="kw">Port</span> ( clk     <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">STD_LOGIC</span>;
              entrada <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">STD_LOGIC</span>;
              saida   <span class="ot">:</span> <span class="kw">out</span> <span class="dt">STD_LOGIC</span>);
<span class="er">end entity;</span>

<span class="kw">architecture</span> <span class="kw">bordaSubida</span> <span class="kw">of</span> <span class="kw">edgeDetector</span> <span class="kw">is</span>
    <span class="ot">signal</span> saidaQ <span class="ot">:</span> <span class="dt">STD_LOGIC</span>;
<span class="kw">begin</span>
  <span class="kw">process</span>(clk)
  <span class="kw">begin</span>
        <span class="kw">if</span> <span class="kw">rising_edge</span>(clk) <span class="kw">then</span>
            saidaQ <span class="ot">&lt;=</span> entrada;
        <span class="kw">end if;</span>
  <span class="kw">end process</span>;
  saida <span class="ot">&lt;=</span> entrada <span class="kw">and</span> (<span class="kw">not</span> saidaQ);
<span class="kw">end  architecture;</span>


<span class="kw">architecture</span> <span class="kw">bordaDescida</span> <span class="kw">of</span> <span class="kw">edgeDetector</span> <span class="kw">is</span>
    <span class="ot">signal</span> saidaQ <span class="ot">:</span> <span class="dt">STD_LOGIC</span>;
<span class="kw">begin</span>
  <span class="kw">process</span>(clk)
  <span class="kw">begin</span>
        <span class="kw">if</span> <span class="kw">rising_edge</span>(clk) <span class="kw">then</span>
            saidaQ <span class="ot">&lt;=</span> entrada;
        <span class="kw">end if;</span>
  <span class="kw">end process</span>;
  saida <span class="ot">&lt;=</span> (<span class="kw">not</span> entrada) <span class="kw">and</span> saidaQ;
<span class="kw">end  architecture;</span></code></pre></div>
<hr />
<p><br></p>
<p><a name="fimDocumento"></a> <a href="#inicio">Ir para o início do documento</a>.</p>
<hr />
<p><br></p>
<hr />
<hr />
<!-- FIM -->
</body>
</html>
