
multiperiph_base_test_tp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008834  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  08008a18  08008a18  00009a18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e98  08008e98  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008e98  08008e98  00009e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ea0  08008ea0  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ea0  08008ea0  00009ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ea4  08008ea4  00009ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008ea8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  200001d4  0800907c  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  0800907c  0000a464  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f671  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000253b  00000000  00000000  00019875  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd8  00000000  00000000  0001bdb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009bb  00000000  00000000  0001ca88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eb1f  00000000  00000000  0001d443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010185  00000000  00000000  0003bf62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bd838  00000000  00000000  0004c0e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010991f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048a0  00000000  00000000  00109964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  0010e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	080089fc 	.word	0x080089fc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	080089fc 	.word	0x080089fc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001038:	4b1f      	ldr	r3, [pc, #124]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 800103a:	4a20      	ldr	r2, [pc, #128]	@ (80010bc <MX_FDCAN1_Init+0x88>)
 800103c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800103e:	4b1e      	ldr	r3, [pc, #120]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001040:	2200      	movs	r2, #0
 8001042:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001044:	4b1c      	ldr	r3, [pc, #112]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800104a:	4b1b      	ldr	r3, [pc, #108]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 800104c:	2200      	movs	r2, #0
 800104e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001050:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001052:	2200      	movs	r2, #0
 8001054:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001056:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001058:	2200      	movs	r2, #0
 800105a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800105c:	4b16      	ldr	r3, [pc, #88]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 800105e:	2200      	movs	r2, #0
 8001060:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 17;
 8001062:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001064:	2211      	movs	r2, #17
 8001066:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001068:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 800106a:	2201      	movs	r2, #1
 800106c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 7;
 800106e:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001070:	2207      	movs	r2, #7
 8001072:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001074:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001076:	2202      	movs	r2, #2
 8001078:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800107a:	4b0f      	ldr	r3, [pc, #60]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 800107c:	2201      	movs	r2, #1
 800107e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001080:	4b0d      	ldr	r3, [pc, #52]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001082:	2201      	movs	r2, #1
 8001084:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001086:	4b0c      	ldr	r3, [pc, #48]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001088:	2201      	movs	r2, #1
 800108a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800108c:	4b0a      	ldr	r3, [pc, #40]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 800108e:	2201      	movs	r2, #1
 8001090:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001092:	4b09      	ldr	r3, [pc, #36]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 8001094:	2200      	movs	r2, #0
 8001096:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001098:	4b07      	ldr	r3, [pc, #28]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 800109a:	2200      	movs	r2, #0
 800109c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800109e:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80010a4:	4804      	ldr	r0, [pc, #16]	@ (80010b8 <MX_FDCAN1_Init+0x84>)
 80010a6:	f000 fd67 	bl	8001b78 <HAL_FDCAN_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80010b0:	f000 f909 	bl	80012c6 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	200001f0 	.word	0x200001f0
 80010bc:	40006400 	.word	0x40006400

080010c0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b09a      	sub	sp, #104	@ 0x68
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	2244      	movs	r2, #68	@ 0x44
 80010de:	2100      	movs	r1, #0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f004 f8b6 	bl	8005252 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a24      	ldr	r2, [pc, #144]	@ (800117c <HAL_FDCAN_MspInit+0xbc>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d141      	bne.n	8001174 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80010f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80010f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80010fa:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010fc:	f107 0310 	add.w	r3, r7, #16
 8001100:	4618      	mov	r0, r3
 8001102:	f002 f8e7 	bl	80032d4 <HAL_RCCEx_PeriphCLKConfig>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800110c:	f000 f8db 	bl	80012c6 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001110:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <HAL_FDCAN_MspInit+0xc0>)
 8001112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001114:	4a1a      	ldr	r2, [pc, #104]	@ (8001180 <HAL_FDCAN_MspInit+0xc0>)
 8001116:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800111a:	6593      	str	r3, [r2, #88]	@ 0x58
 800111c:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <HAL_FDCAN_MspInit+0xc0>)
 800111e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001128:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <HAL_FDCAN_MspInit+0xc0>)
 800112a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112c:	4a14      	ldr	r2, [pc, #80]	@ (8001180 <HAL_FDCAN_MspInit+0xc0>)
 800112e:	f043 0301 	orr.w	r3, r3, #1
 8001132:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001134:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <HAL_FDCAN_MspInit+0xc0>)
 8001136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001138:	f003 0301 	and.w	r3, r3, #1
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001140:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001144:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001146:	2302      	movs	r3, #2
 8001148:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114e:	2300      	movs	r3, #0
 8001150:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001152:	2309      	movs	r3, #9
 8001154:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001156:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800115a:	4619      	mov	r1, r3
 800115c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001160:	f001 f93c 	bl	80023dc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001164:	2200      	movs	r2, #0
 8001166:	2100      	movs	r1, #0
 8001168:	2015      	movs	r0, #21
 800116a:	f000 fcd0 	bl	8001b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800116e:	2015      	movs	r0, #21
 8001170:	f000 fce7 	bl	8001b42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001174:	bf00      	nop
 8001176:	3768      	adds	r7, #104	@ 0x68
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40006400 	.word	0x40006400
 8001180:	40021000 	.word	0x40021000

08001184 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b088      	sub	sp, #32
 8001188:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
 8001198:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800119a:	4b18      	ldr	r3, [pc, #96]	@ (80011fc <MX_GPIO_Init+0x78>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119e:	4a17      	ldr	r2, [pc, #92]	@ (80011fc <MX_GPIO_Init+0x78>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a6:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <MX_GPIO_Init+0x78>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b2:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <MX_GPIO_Init+0x78>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	4a11      	ldr	r2, [pc, #68]	@ (80011fc <MX_GPIO_Init+0x78>)
 80011b8:	f043 0302 	orr.w	r3, r3, #2
 80011bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011be:	4b0f      	ldr	r3, [pc, #60]	@ (80011fc <MX_GPIO_Init+0x78>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011ca:	2200      	movs	r2, #0
 80011cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011d0:	480b      	ldr	r0, [pc, #44]	@ (8001200 <MX_GPIO_Init+0x7c>)
 80011d2:	f001 fa85 	bl	80026e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011dc:	2301      	movs	r3, #1
 80011de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	4619      	mov	r1, r3
 80011ee:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_GPIO_Init+0x7c>)
 80011f0:	f001 f8f4 	bl	80023dc <HAL_GPIO_Init>

}
 80011f4:	bf00      	nop
 80011f6:	3720      	adds	r7, #32
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40021000 	.word	0x40021000
 8001200:	48000400 	.word	0x48000400

08001204 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001208:	f000 fb13 	bl	8001832 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800120c:	f000 f810 	bl	8001230 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001210:	f7ff ffb8 	bl	8001184 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001214:	f000 fa40 	bl	8001698 <MX_USART2_UART_Init>
	MX_FDCAN1_Init();
 8001218:	f7ff ff0c 	bl	8001034 <MX_FDCAN1_Init>
	/* USER CODE BEGIN 2 */
	HAL_FDCAN_Start(&hfdcan1);
 800121c:	4803      	ldr	r0, [pc, #12]	@ (800122c <main+0x28>)
 800121e:	f000 fe05 	bl	8001e2c <HAL_FDCAN_Start>

	setup();
 8001222:	f000 f857 	bl	80012d4 <setup>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8001226:	f000 f87b 	bl	8001320 <loop>
 800122a:	e7fc      	b.n	8001226 <main+0x22>
 800122c:	200001f0 	.word	0x200001f0

08001230 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b094      	sub	sp, #80	@ 0x50
 8001234:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001236:	f107 0318 	add.w	r3, r7, #24
 800123a:	2238      	movs	r2, #56	@ 0x38
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f004 f807 	bl	8005252 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
 8001250:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001252:	2000      	movs	r0, #0
 8001254:	f001 fa5c 	bl	8002710 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001258:	2302      	movs	r3, #2
 800125a:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800125c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001262:	2340      	movs	r3, #64	@ 0x40
 8001264:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001266:	2302      	movs	r3, #2
 8001268:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800126a:	2302      	movs	r3, #2
 800126c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800126e:	2304      	movs	r3, #4
 8001270:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8001272:	2355      	movs	r3, #85	@ 0x55
 8001274:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001276:	2302      	movs	r3, #2
 8001278:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800127a:	2302      	movs	r3, #2
 800127c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800127e:	2302      	movs	r3, #2
 8001280:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001282:	f107 0318 	add.w	r3, r7, #24
 8001286:	4618      	mov	r0, r3
 8001288:	f001 faf6 	bl	8002878 <HAL_RCC_OscConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <SystemClock_Config+0x66>
	{
		Error_Handler();
 8001292:	f000 f818 	bl	80012c6 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001296:	230f      	movs	r3, #15
 8001298:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800129a:	2303      	movs	r3, #3
 800129c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012aa:	1d3b      	adds	r3, r7, #4
 80012ac:	2104      	movs	r1, #4
 80012ae:	4618      	mov	r0, r3
 80012b0:	f001 fdf4 	bl	8002e9c <HAL_RCC_ClockConfig>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0x8e>
	{
		Error_Handler();
 80012ba:	f000 f804 	bl	80012c6 <Error_Handler>
	}
}
 80012be:	bf00      	nop
 80012c0:	3750      	adds	r7, #80	@ 0x50
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ca:	b672      	cpsid	i
}
 80012cc:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80012ce:	bf00      	nop
 80012d0:	e7fd      	b.n	80012ce <Error_Handler+0x8>
	...

080012d4 <setup>:
float rapport_cyclique = 0.0;
bool  sens = 0;
float angle = 0.0;

void setup()
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0

	/******************* NE PAS TOUCHER **************************************/
	header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80012d8:	4b10      	ldr	r3, [pc, #64]	@ (800131c <setup+0x48>)
 80012da:	2200      	movs	r2, #0
 80012dc:	611a      	str	r2, [r3, #16]
	header.BitRateSwitch = FDCAN_BRS_OFF;
 80012de:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <setup+0x48>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	615a      	str	r2, [r3, #20]
	header.FDFormat = FDCAN_CLASSIC_CAN;
 80012e4:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <setup+0x48>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	619a      	str	r2, [r3, #24]
	header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80012ea:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <setup+0x48>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	61da      	str	r2, [r3, #28]
	header.MessageMarker = 0;
 80012f0:	4b0a      	ldr	r3, [pc, #40]	@ (800131c <setup+0x48>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	621a      	str	r2, [r3, #32]
	/*************************************************************************/

	header.Identifier = 0x700; // Set your CAN identifier
 80012f6:	4b09      	ldr	r3, [pc, #36]	@ (800131c <setup+0x48>)
 80012f8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80012fc:	601a      	str	r2, [r3, #0]
	header.IdType = FDCAN_STANDARD_ID; // Standard ID
 80012fe:	4b07      	ldr	r3, [pc, #28]	@ (800131c <setup+0x48>)
 8001300:	2200      	movs	r2, #0
 8001302:	605a      	str	r2, [r3, #4]
	header.TxFrameType = FDCAN_DATA_FRAME; // Data frame
 8001304:	4b05      	ldr	r3, [pc, #20]	@ (800131c <setup+0x48>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
	header.DataLength = 3; // Data length
 800130a:	4b04      	ldr	r3, [pc, #16]	@ (800131c <setup+0x48>)
 800130c:	2203      	movs	r2, #3
 800130e:	60da      	str	r2, [r3, #12]

}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	20000254 	.word	0x20000254

08001320 <loop>:

void loop()
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0

	//set_angle_test();

	set_angle(0);
 8001324:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8001378 <loop+0x58>
 8001328:	f000 f82e 	bl	8001388 <set_angle>
    HAL_Delay(1000 * 2);
 800132c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001330:	f000 faf0 	bl	8001914 <HAL_Delay>

    set_angle(30);
 8001334:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8001338:	f000 f826 	bl	8001388 <set_angle>
    HAL_Delay(1000 * 2);
 800133c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001340:	f000 fae8 	bl	8001914 <HAL_Delay>

    set_angle(90);
 8001344:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 800137c <loop+0x5c>
 8001348:	f000 f81e 	bl	8001388 <set_angle>
    HAL_Delay(1000 * 2);
 800134c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001350:	f000 fae0 	bl	8001914 <HAL_Delay>


    set_angle(120);
 8001354:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8001380 <loop+0x60>
 8001358:	f000 f816 	bl	8001388 <set_angle>
    HAL_Delay(1000 * 2);
 800135c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001360:	f000 fad8 	bl	8001914 <HAL_Delay>


    set_angle(0);
 8001364:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001378 <loop+0x58>
 8001368:	f000 f80e 	bl	8001388 <set_angle>
    HAL_Delay(1000 * 2);
 800136c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001370:	f000 fad0 	bl	8001914 <HAL_Delay>

}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}
 8001378:	00000000 	.word	0x00000000
 800137c:	42b40000 	.word	0x42b40000
 8001380:	42f00000 	.word	0x42f00000
 8001384:	00000000 	.word	0x00000000

08001388 <set_angle>:
{
	set_rapport_cyclique_et_sens(rapport_cyclique, 1);
}

void set_angle(float nouvelle_angle)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t octet_faible_angle;
	uint8_t txData[2];
	uint16_t cmd_angle;

	//TODO : Fixer les limites de rotation du robot
	angle = nouvelle_angle;
 8001392:	4a23      	ldr	r2, [pc, #140]	@ (8001420 <set_angle+0x98>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6013      	str	r3, [r2, #0]

	header.Identifier = CAN_ID_HERKULEX; // Set your CAN identifier
 8001398:	4b22      	ldr	r3, [pc, #136]	@ (8001424 <set_angle+0x9c>)
 800139a:	f240 7201 	movw	r2, #1793	@ 0x701
 800139e:	601a      	str	r2, [r3, #0]
	header.IdType = FDCAN_STANDARD_ID; // Standard ID
 80013a0:	4b20      	ldr	r3, [pc, #128]	@ (8001424 <set_angle+0x9c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	605a      	str	r2, [r3, #4]
	header.TxFrameType = FDCAN_DATA_FRAME; // Data frame
 80013a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001424 <set_angle+0x9c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
	header.DataLength = 2; // Data length
 80013ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001424 <set_angle+0x9c>)
 80013ae:	2202      	movs	r2, #2
 80013b0:	60da      	str	r2, [r3, #12]

	cmd_angle          = 0x200+(angle/0.35);
 80013b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001420 <set_angle+0x98>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff f8ee 	bl	8000598 <__aeabi_f2d>
 80013bc:	a316      	add	r3, pc, #88	@ (adr r3, 8001418 <set_angle+0x90>)
 80013be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c2:	f7ff fa6b 	bl	800089c <__aeabi_ddiv>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4610      	mov	r0, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80013d6:	f7fe ff81 	bl	80002dc <__adddf3>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	4610      	mov	r0, r2
 80013e0:	4619      	mov	r1, r3
 80013e2:	f7ff fc09 	bl	8000bf8 <__aeabi_d2uiz>
 80013e6:	4603      	mov	r3, r0
 80013e8:	81fb      	strh	r3, [r7, #14]

	octet_faible_angle = (uint8_t) cmd_angle;
 80013ea:	89fb      	ldrh	r3, [r7, #14]
 80013ec:	737b      	strb	r3, [r7, #13]
	octet_fort_angle   = (cmd_angle >> 8) & 0x00FF;
 80013ee:	89fb      	ldrh	r3, [r7, #14]
 80013f0:	0a1b      	lsrs	r3, r3, #8
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	733b      	strb	r3, [r7, #12]

	txData[0] = octet_fort_angle;
 80013f6:	7b3b      	ldrb	r3, [r7, #12]
 80013f8:	723b      	strb	r3, [r7, #8]
	txData[1] = octet_faible_angle;
 80013fa:	7b7b      	ldrb	r3, [r7, #13]
 80013fc:	727b      	strb	r3, [r7, #9]

	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &header, txData);
 80013fe:	f107 0308 	add.w	r3, r7, #8
 8001402:	461a      	mov	r2, r3
 8001404:	4907      	ldr	r1, [pc, #28]	@ (8001424 <set_angle+0x9c>)
 8001406:	4808      	ldr	r0, [pc, #32]	@ (8001428 <set_angle+0xa0>)
 8001408:	f000 fd38 	bl	8001e7c <HAL_FDCAN_AddMessageToTxFifoQ>

	// TODO : Mettre une tempo
}
 800140c:	bf00      	nop
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	f3af 8000 	nop.w
 8001418:	66666666 	.word	0x66666666
 800141c:	3fd66666 	.word	0x3fd66666
 8001420:	20000278 	.word	0x20000278
 8001424:	20000254 	.word	0x20000254
 8001428:	200001f0 	.word	0x200001f0

0800142c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001432:	4b0f      	ldr	r3, [pc, #60]	@ (8001470 <HAL_MspInit+0x44>)
 8001434:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001436:	4a0e      	ldr	r2, [pc, #56]	@ (8001470 <HAL_MspInit+0x44>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6613      	str	r3, [r2, #96]	@ 0x60
 800143e:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <HAL_MspInit+0x44>)
 8001440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <HAL_MspInit+0x44>)
 800144c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144e:	4a08      	ldr	r2, [pc, #32]	@ (8001470 <HAL_MspInit+0x44>)
 8001450:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001454:	6593      	str	r3, [r2, #88]	@ 0x58
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_MspInit+0x44>)
 8001458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800145e:	603b      	str	r3, [r7, #0]
 8001460:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001462:	f001 f9f9 	bl	8002858 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40021000 	.word	0x40021000

08001474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <NMI_Handler+0x4>

0800147c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <HardFault_Handler+0x4>

08001484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <MemManage_Handler+0x4>

0800148c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <BusFault_Handler+0x4>

08001494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <UsageFault_Handler+0x4>

0800149c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014aa:	b480      	push	{r7}
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr

080014c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ca:	f000 fa05 	bl	80018d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80014d8:	4802      	ldr	r0, [pc, #8]	@ (80014e4 <FDCAN1_IT0_IRQHandler+0x10>)
 80014da:	f000 fd13 	bl	8001f04 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200001f0 	.word	0x200001f0

080014e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return 1;
 80014ec:	2301      	movs	r3, #1
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <_kill>:

int _kill(int pid, int sig)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001502:	f003 fef9 	bl	80052f8 <__errno>
 8001506:	4603      	mov	r3, r0
 8001508:	2216      	movs	r2, #22
 800150a:	601a      	str	r2, [r3, #0]
  return -1;
 800150c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001510:	4618      	mov	r0, r3
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <_exit>:

void _exit (int status)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001520:	f04f 31ff 	mov.w	r1, #4294967295
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff ffe7 	bl	80014f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800152a:	bf00      	nop
 800152c:	e7fd      	b.n	800152a <_exit+0x12>

0800152e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b086      	sub	sp, #24
 8001532:	af00      	add	r7, sp, #0
 8001534:	60f8      	str	r0, [r7, #12]
 8001536:	60b9      	str	r1, [r7, #8]
 8001538:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153a:	2300      	movs	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	e00a      	b.n	8001556 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001540:	f3af 8000 	nop.w
 8001544:	4601      	mov	r1, r0
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	1c5a      	adds	r2, r3, #1
 800154a:	60ba      	str	r2, [r7, #8]
 800154c:	b2ca      	uxtb	r2, r1
 800154e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	3301      	adds	r3, #1
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	429a      	cmp	r2, r3
 800155c:	dbf0      	blt.n	8001540 <_read+0x12>
  }

  return len;
 800155e:	687b      	ldr	r3, [r7, #4]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	e009      	b.n	800158e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	60ba      	str	r2, [r7, #8]
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	3301      	adds	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	429a      	cmp	r2, r3
 8001594:	dbf1      	blt.n	800157a <_write+0x12>
  }
  return len;
 8001596:	687b      	ldr	r3, [r7, #4]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <_close>:

int _close(int file)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015c8:	605a      	str	r2, [r3, #4]
  return 0;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <_isatty>:

int _isatty(int file)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015e0:	2301      	movs	r3, #1
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b085      	sub	sp, #20
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001610:	4a14      	ldr	r2, [pc, #80]	@ (8001664 <_sbrk+0x5c>)
 8001612:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <_sbrk+0x60>)
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800161c:	4b13      	ldr	r3, [pc, #76]	@ (800166c <_sbrk+0x64>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d102      	bne.n	800162a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <_sbrk+0x64>)
 8001626:	4a12      	ldr	r2, [pc, #72]	@ (8001670 <_sbrk+0x68>)
 8001628:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162a:	4b10      	ldr	r3, [pc, #64]	@ (800166c <_sbrk+0x64>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	429a      	cmp	r2, r3
 8001636:	d207      	bcs.n	8001648 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001638:	f003 fe5e 	bl	80052f8 <__errno>
 800163c:	4603      	mov	r3, r0
 800163e:	220c      	movs	r2, #12
 8001640:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001642:	f04f 33ff 	mov.w	r3, #4294967295
 8001646:	e009      	b.n	800165c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001648:	4b08      	ldr	r3, [pc, #32]	@ (800166c <_sbrk+0x64>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800164e:	4b07      	ldr	r3, [pc, #28]	@ (800166c <_sbrk+0x64>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	4a05      	ldr	r2, [pc, #20]	@ (800166c <_sbrk+0x64>)
 8001658:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165a:	68fb      	ldr	r3, [r7, #12]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20008000 	.word	0x20008000
 8001668:	00000400 	.word	0x00000400
 800166c:	2000027c 	.word	0x2000027c
 8001670:	20000468 	.word	0x20000468

08001674 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <SystemInit+0x20>)
 800167a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800167e:	4a05      	ldr	r2, [pc, #20]	@ (8001694 <SystemInit+0x20>)
 8001680:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001684:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800169c:	4b22      	ldr	r3, [pc, #136]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 800169e:	4a23      	ldr	r2, [pc, #140]	@ (800172c <MX_USART2_UART_Init+0x94>)
 80016a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016a2:	4b21      	ldr	r3, [pc, #132]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016be:	220c      	movs	r2, #12
 80016c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c2:	4b19      	ldr	r3, [pc, #100]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c8:	4b17      	ldr	r3, [pc, #92]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ce:	4b16      	ldr	r3, [pc, #88]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016d4:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016da:	4b13      	ldr	r3, [pc, #76]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016dc:	2200      	movs	r2, #0
 80016de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016e0:	4811      	ldr	r0, [pc, #68]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016e2:	f001 ffe7 	bl	80036b4 <HAL_UART_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80016ec:	f7ff fdeb 	bl	80012c6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016f0:	2100      	movs	r1, #0
 80016f2:	480d      	ldr	r0, [pc, #52]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 80016f4:	f002 fd52 	bl	800419c <HAL_UARTEx_SetTxFifoThreshold>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80016fe:	f7ff fde2 	bl	80012c6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001702:	2100      	movs	r1, #0
 8001704:	4808      	ldr	r0, [pc, #32]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 8001706:	f002 fd87 	bl	8004218 <HAL_UARTEx_SetRxFifoThreshold>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001710:	f7ff fdd9 	bl	80012c6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001714:	4804      	ldr	r0, [pc, #16]	@ (8001728 <MX_USART2_UART_Init+0x90>)
 8001716:	f002 fd08 	bl	800412a <HAL_UARTEx_DisableFifoMode>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001720:	f7ff fdd1 	bl	80012c6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000280 	.word	0x20000280
 800172c:	40004400 	.word	0x40004400

08001730 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b09a      	sub	sp, #104	@ 0x68
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001738:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001748:	f107 0310 	add.w	r3, r7, #16
 800174c:	2244      	movs	r2, #68	@ 0x44
 800174e:	2100      	movs	r1, #0
 8001750:	4618      	mov	r0, r3
 8001752:	f003 fd7e 	bl	8005252 <memset>
  if(uartHandle->Instance==USART2)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a1f      	ldr	r2, [pc, #124]	@ (80017d8 <HAL_UART_MspInit+0xa8>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d136      	bne.n	80017ce <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001760:	2302      	movs	r3, #2
 8001762:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001764:	2300      	movs	r3, #0
 8001766:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001768:	f107 0310 	add.w	r3, r7, #16
 800176c:	4618      	mov	r0, r3
 800176e:	f001 fdb1 	bl	80032d4 <HAL_RCCEx_PeriphCLKConfig>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001778:	f7ff fda5 	bl	80012c6 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800177c:	4b17      	ldr	r3, [pc, #92]	@ (80017dc <HAL_UART_MspInit+0xac>)
 800177e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001780:	4a16      	ldr	r2, [pc, #88]	@ (80017dc <HAL_UART_MspInit+0xac>)
 8001782:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001786:	6593      	str	r3, [r2, #88]	@ 0x58
 8001788:	4b14      	ldr	r3, [pc, #80]	@ (80017dc <HAL_UART_MspInit+0xac>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001794:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <HAL_UART_MspInit+0xac>)
 8001796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001798:	4a10      	ldr	r2, [pc, #64]	@ (80017dc <HAL_UART_MspInit+0xac>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a0:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <HAL_UART_MspInit+0xac>)
 80017a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	60bb      	str	r3, [r7, #8]
 80017aa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80017ac:	230c      	movs	r3, #12
 80017ae:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b0:	2302      	movs	r3, #2
 80017b2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b4:	2300      	movs	r3, #0
 80017b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b8:	2300      	movs	r3, #0
 80017ba:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017bc:	2307      	movs	r3, #7
 80017be:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017c4:	4619      	mov	r1, r3
 80017c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ca:	f000 fe07 	bl	80023dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80017ce:	bf00      	nop
 80017d0:	3768      	adds	r7, #104	@ 0x68
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40004400 	.word	0x40004400
 80017dc:	40021000 	.word	0x40021000

080017e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017e0:	480d      	ldr	r0, [pc, #52]	@ (8001818 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017e2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80017e4:	f7ff ff46 	bl	8001674 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017e8:	480c      	ldr	r0, [pc, #48]	@ (800181c <LoopForever+0x6>)
  ldr r1, =_edata
 80017ea:	490d      	ldr	r1, [pc, #52]	@ (8001820 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001824 <LoopForever+0xe>)
  movs r3, #0
 80017ee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80017f0:	e002      	b.n	80017f8 <LoopCopyDataInit>

080017f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017f6:	3304      	adds	r3, #4

080017f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017fc:	d3f9      	bcc.n	80017f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001800:	4c0a      	ldr	r4, [pc, #40]	@ (800182c <LoopForever+0x16>)
  movs r3, #0
 8001802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001804:	e001      	b.n	800180a <LoopFillZerobss>

08001806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001806:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001808:	3204      	adds	r2, #4

0800180a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800180a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800180c:	d3fb      	bcc.n	8001806 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800180e:	f003 fd79 	bl	8005304 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001812:	f7ff fcf7 	bl	8001204 <main>

08001816 <LoopForever>:

LoopForever:
    b LoopForever
 8001816:	e7fe      	b.n	8001816 <LoopForever>
  ldr   r0, =_estack
 8001818:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800181c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001820:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001824:	08008ea8 	.word	0x08008ea8
  ldr r2, =_sbss
 8001828:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800182c:	20000464 	.word	0x20000464

08001830 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001830:	e7fe      	b.n	8001830 <ADC1_2_IRQHandler>

08001832 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001838:	2300      	movs	r3, #0
 800183a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800183c:	2003      	movs	r0, #3
 800183e:	f000 f95b 	bl	8001af8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001842:	2000      	movs	r0, #0
 8001844:	f000 f80e 	bl	8001864 <HAL_InitTick>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d002      	beq.n	8001854 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	71fb      	strb	r3, [r7, #7]
 8001852:	e001      	b.n	8001858 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001854:	f7ff fdea 	bl	800142c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001858:	79fb      	ldrb	r3, [r7, #7]

}
 800185a:	4618      	mov	r0, r3
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800186c:	2300      	movs	r3, #0
 800186e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001870:	4b16      	ldr	r3, [pc, #88]	@ (80018cc <HAL_InitTick+0x68>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d022      	beq.n	80018be <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001878:	4b15      	ldr	r3, [pc, #84]	@ (80018d0 <HAL_InitTick+0x6c>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <HAL_InitTick+0x68>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001884:	fbb1 f3f3 	udiv	r3, r1, r3
 8001888:	fbb2 f3f3 	udiv	r3, r2, r3
 800188c:	4618      	mov	r0, r3
 800188e:	f000 f966 	bl	8001b5e <HAL_SYSTICK_Config>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d10f      	bne.n	80018b8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b0f      	cmp	r3, #15
 800189c:	d809      	bhi.n	80018b2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800189e:	2200      	movs	r2, #0
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	f04f 30ff 	mov.w	r0, #4294967295
 80018a6:	f000 f932 	bl	8001b0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018aa:	4a0a      	ldr	r2, [pc, #40]	@ (80018d4 <HAL_InitTick+0x70>)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6013      	str	r3, [r2, #0]
 80018b0:	e007      	b.n	80018c2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	73fb      	strb	r3, [r7, #15]
 80018b6:	e004      	b.n	80018c2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	73fb      	strb	r3, [r7, #15]
 80018bc:	e001      	b.n	80018c2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000008 	.word	0x20000008
 80018d0:	20000000 	.word	0x20000000
 80018d4:	20000004 	.word	0x20000004

080018d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <HAL_IncTick+0x1c>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <HAL_IncTick+0x20>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4413      	add	r3, r2
 80018e6:	4a03      	ldr	r2, [pc, #12]	@ (80018f4 <HAL_IncTick+0x1c>)
 80018e8:	6013      	str	r3, [r2, #0]
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	20000314 	.word	0x20000314
 80018f8:	20000008 	.word	0x20000008

080018fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001900:	4b03      	ldr	r3, [pc, #12]	@ (8001910 <HAL_GetTick+0x14>)
 8001902:	681b      	ldr	r3, [r3, #0]
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	20000314 	.word	0x20000314

08001914 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800191c:	f7ff ffee 	bl	80018fc <HAL_GetTick>
 8001920:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800192c:	d004      	beq.n	8001938 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800192e:	4b09      	ldr	r3, [pc, #36]	@ (8001954 <HAL_Delay+0x40>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	68fa      	ldr	r2, [r7, #12]
 8001934:	4413      	add	r3, r2
 8001936:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001938:	bf00      	nop
 800193a:	f7ff ffdf 	bl	80018fc <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	68fa      	ldr	r2, [r7, #12]
 8001946:	429a      	cmp	r2, r3
 8001948:	d8f7      	bhi.n	800193a <HAL_Delay+0x26>
  {
  }
}
 800194a:	bf00      	nop
 800194c:	bf00      	nop
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000008 	.word	0x20000008

08001958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001968:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <__NVIC_SetPriorityGrouping+0x44>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001974:	4013      	ands	r3, r2
 8001976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001980:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800198a:	4a04      	ldr	r2, [pc, #16]	@ (800199c <__NVIC_SetPriorityGrouping+0x44>)
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	60d3      	str	r3, [r2, #12]
}
 8001990:	bf00      	nop
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a4:	4b04      	ldr	r3, [pc, #16]	@ (80019b8 <__NVIC_GetPriorityGrouping+0x18>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	0a1b      	lsrs	r3, r3, #8
 80019aa:	f003 0307 	and.w	r3, r3, #7
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	db0b      	blt.n	80019e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	f003 021f 	and.w	r2, r3, #31
 80019d4:	4907      	ldr	r1, [pc, #28]	@ (80019f4 <__NVIC_EnableIRQ+0x38>)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	095b      	lsrs	r3, r3, #5
 80019dc:	2001      	movs	r0, #1
 80019de:	fa00 f202 	lsl.w	r2, r0, r2
 80019e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000e100 	.word	0xe000e100

080019f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	6039      	str	r1, [r7, #0]
 8001a02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	db0a      	blt.n	8001a22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	b2da      	uxtb	r2, r3
 8001a10:	490c      	ldr	r1, [pc, #48]	@ (8001a44 <__NVIC_SetPriority+0x4c>)
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	0112      	lsls	r2, r2, #4
 8001a18:	b2d2      	uxtb	r2, r2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a20:	e00a      	b.n	8001a38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	4908      	ldr	r1, [pc, #32]	@ (8001a48 <__NVIC_SetPriority+0x50>)
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	3b04      	subs	r3, #4
 8001a30:	0112      	lsls	r2, r2, #4
 8001a32:	b2d2      	uxtb	r2, r2
 8001a34:	440b      	add	r3, r1
 8001a36:	761a      	strb	r2, [r3, #24]
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	e000e100 	.word	0xe000e100
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b089      	sub	sp, #36	@ 0x24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	f1c3 0307 	rsb	r3, r3, #7
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	bf28      	it	cs
 8001a6a:	2304      	movcs	r3, #4
 8001a6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	3304      	adds	r3, #4
 8001a72:	2b06      	cmp	r3, #6
 8001a74:	d902      	bls.n	8001a7c <NVIC_EncodePriority+0x30>
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3b03      	subs	r3, #3
 8001a7a:	e000      	b.n	8001a7e <NVIC_EncodePriority+0x32>
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a80:	f04f 32ff 	mov.w	r2, #4294967295
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	43da      	mvns	r2, r3
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	401a      	ands	r2, r3
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a94:	f04f 31ff 	mov.w	r1, #4294967295
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9e:	43d9      	mvns	r1, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa4:	4313      	orrs	r3, r2
         );
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3724      	adds	r7, #36	@ 0x24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
	...

08001ab4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ac4:	d301      	bcc.n	8001aca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00f      	b.n	8001aea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aca:	4a0a      	ldr	r2, [pc, #40]	@ (8001af4 <SysTick_Config+0x40>)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ad2:	210f      	movs	r1, #15
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f7ff ff8e 	bl	80019f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001adc:	4b05      	ldr	r3, [pc, #20]	@ (8001af4 <SysTick_Config+0x40>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ae2:	4b04      	ldr	r3, [pc, #16]	@ (8001af4 <SysTick_Config+0x40>)
 8001ae4:	2207      	movs	r2, #7
 8001ae6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	e000e010 	.word	0xe000e010

08001af8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7ff ff29 	bl	8001958 <__NVIC_SetPriorityGrouping>
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b086      	sub	sp, #24
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	4603      	mov	r3, r0
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
 8001b1a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b1c:	f7ff ff40 	bl	80019a0 <__NVIC_GetPriorityGrouping>
 8001b20:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	68b9      	ldr	r1, [r7, #8]
 8001b26:	6978      	ldr	r0, [r7, #20]
 8001b28:	f7ff ff90 	bl	8001a4c <NVIC_EncodePriority>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b32:	4611      	mov	r1, r2
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff5f 	bl	80019f8 <__NVIC_SetPriority>
}
 8001b3a:	bf00      	nop
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4603      	mov	r3, r0
 8001b4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff ff33 	bl	80019bc <__NVIC_EnableIRQ>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b082      	sub	sp, #8
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff ffa4 	bl	8001ab4 <SysTick_Config>
 8001b6c:	4603      	mov	r3, r0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e147      	b.n	8001e1a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d106      	bne.n	8001ba4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff fa8e 	bl	80010c0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	699a      	ldr	r2, [r3, #24]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f022 0210 	bic.w	r2, r2, #16
 8001bb2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bb4:	f7ff fea2 	bl	80018fc <HAL_GetTick>
 8001bb8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001bba:	e012      	b.n	8001be2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001bbc:	f7ff fe9e 	bl	80018fc <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b0a      	cmp	r3, #10
 8001bc8:	d90b      	bls.n	8001be2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bce:	f043 0201 	orr.w	r2, r3, #1
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2203      	movs	r2, #3
 8001bda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e11b      	b.n	8001e1a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	f003 0308 	and.w	r3, r3, #8
 8001bec:	2b08      	cmp	r3, #8
 8001bee:	d0e5      	beq.n	8001bbc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	699a      	ldr	r2, [r3, #24]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 0201 	orr.w	r2, r2, #1
 8001bfe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c00:	f7ff fe7c 	bl	80018fc <HAL_GetTick>
 8001c04:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001c06:	e012      	b.n	8001c2e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001c08:	f7ff fe78 	bl	80018fc <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b0a      	cmp	r3, #10
 8001c14:	d90b      	bls.n	8001c2e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c1a:	f043 0201 	orr.w	r2, r3, #1
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2203      	movs	r2, #3
 8001c26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e0f5      	b.n	8001e1a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0e5      	beq.n	8001c08 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	699a      	ldr	r2, [r3, #24]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f042 0202 	orr.w	r2, r2, #2
 8001c4a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a74      	ldr	r2, [pc, #464]	@ (8001e24 <HAL_FDCAN_Init+0x2ac>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d103      	bne.n	8001c5e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001c56:	4a74      	ldr	r2, [pc, #464]	@ (8001e28 <HAL_FDCAN_Init+0x2b0>)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	7c1b      	ldrb	r3, [r3, #16]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d108      	bne.n	8001c78 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	699a      	ldr	r2, [r3, #24]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c74:	619a      	str	r2, [r3, #24]
 8001c76:	e007      	b.n	8001c88 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	699a      	ldr	r2, [r3, #24]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c86:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	7c5b      	ldrb	r3, [r3, #17]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d108      	bne.n	8001ca2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	699a      	ldr	r2, [r3, #24]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c9e:	619a      	str	r2, [r3, #24]
 8001ca0:	e007      	b.n	8001cb2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	699a      	ldr	r2, [r3, #24]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001cb0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	7c9b      	ldrb	r3, [r3, #18]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d108      	bne.n	8001ccc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	699a      	ldr	r2, [r3, #24]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001cc8:	619a      	str	r2, [r3, #24]
 8001cca:	e007      	b.n	8001cdc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	699a      	ldr	r2, [r3, #24]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001cda:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	699b      	ldr	r3, [r3, #24]
 8001ce2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	689a      	ldr	r2, [r3, #8]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	699a      	ldr	r2, [r3, #24]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001d00:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	691a      	ldr	r2, [r3, #16]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 0210 	bic.w	r2, r2, #16
 8001d10:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d108      	bne.n	8001d2c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	699a      	ldr	r2, [r3, #24]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f042 0204 	orr.w	r2, r2, #4
 8001d28:	619a      	str	r2, [r3, #24]
 8001d2a:	e02c      	b.n	8001d86 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d028      	beq.n	8001d86 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d01c      	beq.n	8001d76 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	699a      	ldr	r2, [r3, #24]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d4a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	691a      	ldr	r2, [r3, #16]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f042 0210 	orr.w	r2, r2, #16
 8001d5a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	2b03      	cmp	r3, #3
 8001d62:	d110      	bne.n	8001d86 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	699a      	ldr	r2, [r3, #24]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f042 0220 	orr.w	r2, r2, #32
 8001d72:	619a      	str	r2, [r3, #24]
 8001d74:	e007      	b.n	8001d86 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	699a      	ldr	r2, [r3, #24]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f042 0220 	orr.w	r2, r2, #32
 8001d84:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001d96:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001d9e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001dae:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001db0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001dba:	d115      	bne.n	8001de8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001dca:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001dd4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ddc:	3b01      	subs	r3, #1
 8001dde:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001de4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001de6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 fa1a 	bl	8002238 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40006400 	.word	0x40006400
 8001e28:	40006500 	.word	0x40006500

08001e2c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d110      	bne.n	8001e62 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2202      	movs	r2, #2
 8001e44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	699a      	ldr	r2, [r3, #24]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0201 	bic.w	r2, r2, #1
 8001e56:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	e006      	b.n	8001e70 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e66:	f043 0204 	orr.w	r2, r3, #4
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
  }
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d12c      	bne.n	8001eee <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001e9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d007      	beq.n	8001eb4 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ea8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e023      	b.n	8001efc <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001ebc:	0c1b      	lsrs	r3, r3, #16
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	68b9      	ldr	r1, [r7, #8]
 8001eca:	68f8      	ldr	r0, [r7, #12]
 8001ecc:	f000 fa0a 	bl	80022e4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	697a      	ldr	r2, [r7, #20]
 8001ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8001edc:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	409a      	lsls	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8001eea:	2300      	movs	r3, #0
 8001eec:	e006      	b.n	8001efc <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef2:	f043 0208 	orr.w	r2, r3, #8
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
  }
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08c      	sub	sp, #48	@ 0x30
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f12:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f20:	4013      	ands	r3, r2
 8001f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f38:	4013      	ands	r3, r2
 8001f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f46:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f50:	4013      	ands	r3, r2
 8001f52:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f5a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001f5e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f66:	6a3a      	ldr	r2, [r7, #32]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f72:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001f76:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f7e:	69fa      	ldr	r2, [r7, #28]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f8a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f92:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00b      	beq.n	8001fb6 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d006      	beq.n	8001fb6 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2240      	movs	r2, #64	@ 0x40
 8001fae:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f000 f921 	bl	80021f8 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d019      	beq.n	8001ff4 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d014      	beq.n	8001ff4 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fd2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fea:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001fec:	6939      	ldr	r1, [r7, #16]
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 f8e3 	bl	80021ba <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d007      	beq.n	800200a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002000:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8002002:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 f8a2 	bl	800214e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800200a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800200c:	2b00      	cmp	r3, #0
 800200e:	d007      	beq.n	8002020 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002016:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8002018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f8a2 	bl	8002164 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8002020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002022:	2b00      	cmp	r3, #0
 8002024:	d007      	beq.n	8002036 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800202c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800202e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 f8a2 	bl	800217a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00c      	beq.n	800205a <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002046:	2b00      	cmp	r3, #0
 8002048:	d007      	beq.n	800205a <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002052:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f000 f89b 	bl	8002190 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002060:	2b00      	cmp	r3, #0
 8002062:	d018      	beq.n	8002096 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800206a:	2b00      	cmp	r3, #0
 800206c:	d013      	beq.n	8002096 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002076:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002080:	68fa      	ldr	r2, [r7, #12]
 8002082:	4013      	ands	r3, r2
 8002084:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2280      	movs	r2, #128	@ 0x80
 800208c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800208e:	68f9      	ldr	r1, [r7, #12]
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f000 f887 	bl	80021a4 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d00c      	beq.n	80020ba <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d007      	beq.n	80020ba <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020b2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f000 f88b 	bl	80021d0 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00c      	beq.n	80020de <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d007      	beq.n	80020de <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80020d6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 f883 	bl	80021e4 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d00f      	beq.n	8002108 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00a      	beq.n	8002108 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80020fa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002100:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d007      	beq.n	800211e <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	69fa      	ldr	r2, [r7, #28]
 8002114:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002116:	69f9      	ldr	r1, [r7, #28]
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 f881 	bl	8002220 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d009      	beq.n	8002138 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6a3a      	ldr	r2, [r7, #32]
 800212a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002130:	6a3b      	ldr	r3, [r7, #32]
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213c:	2b00      	cmp	r3, #0
 800213e:	d002      	beq.n	8002146 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f000 f863 	bl	800220c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002146:	bf00      	nop
 8002148:	3730      	adds	r7, #48	@ 0x30
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800214e:	b480      	push	{r7}
 8002150:	b083      	sub	sp, #12
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
 8002156:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
 8002182:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80021ae:	bf00      	nop
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80021ba:	b480      	push	{r7}
 80021bc:	b083      	sub	sp, #12
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
 80021c2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
	...

08002238 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002240:	4b27      	ldr	r3, [pc, #156]	@ (80022e0 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002242:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002252:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800225a:	041a      	lsls	r2, r3, #16
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002278:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002280:	061a      	lsls	r2, r3, #24
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	60fb      	str	r3, [r7, #12]
 80022b8:	e005      	b.n	80022c6 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	3304      	adds	r3, #4
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80022cc:	68fa      	ldr	r2, [r7, #12]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d3f3      	bcc.n	80022ba <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80022d2:	bf00      	nop
 80022d4:	bf00      	nop
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	4000a400 	.word	0x4000a400

080022e4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b089      	sub	sp, #36	@ 0x24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
 80022f0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d10a      	bne.n	8002310 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002302:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800230a:	4313      	orrs	r3, r2
 800230c:	61fb      	str	r3, [r7, #28]
 800230e:	e00a      	b.n	8002326 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002318:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800231e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002320:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002324:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002330:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8002336:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800233c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002344:	4313      	orrs	r3, r2
 8002346:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	4613      	mov	r3, r2
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	4413      	add	r3, r2
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	440b      	add	r3, r1
 8002358:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	69fa      	ldr	r2, [r7, #28]
 800235e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	3304      	adds	r3, #4
 8002364:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	3304      	adds	r3, #4
 8002370:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
 8002376:	e020      	b.n	80023ba <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	3303      	adds	r3, #3
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	4413      	add	r3, r2
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	3302      	adds	r3, #2
 8002388:	6879      	ldr	r1, [r7, #4]
 800238a:	440b      	add	r3, r1
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002390:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	3301      	adds	r3, #1
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	440b      	add	r3, r1
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800239e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80023a0:	6879      	ldr	r1, [r7, #4]
 80023a2:	697a      	ldr	r2, [r7, #20]
 80023a4:	440a      	add	r2, r1
 80023a6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80023a8:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	3304      	adds	r3, #4
 80023b2:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	3304      	adds	r3, #4
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	4a06      	ldr	r2, [pc, #24]	@ (80023d8 <FDCAN_CopyMessageToRAM+0xf4>)
 80023c0:	5cd3      	ldrb	r3, [r2, r3]
 80023c2:	461a      	mov	r2, r3
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d3d6      	bcc.n	8002378 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80023ca:	bf00      	nop
 80023cc:	bf00      	nop
 80023ce:	3724      	adds	r7, #36	@ 0x24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	08008a30 	.word	0x08008a30

080023dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023dc:	b480      	push	{r7}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80023ea:	e15a      	b.n	80026a2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	2101      	movs	r1, #1
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	fa01 f303 	lsl.w	r3, r1, r3
 80023f8:	4013      	ands	r3, r2
 80023fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 814c 	beq.w	800269c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f003 0303 	and.w	r3, r3, #3
 800240c:	2b01      	cmp	r3, #1
 800240e:	d005      	beq.n	800241c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002418:	2b02      	cmp	r3, #2
 800241a:	d130      	bne.n	800247e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	2203      	movs	r2, #3
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	43db      	mvns	r3, r3
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	4013      	ands	r3, r2
 8002432:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	68da      	ldr	r2, [r3, #12]
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	4313      	orrs	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002452:	2201      	movs	r2, #1
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	4013      	ands	r3, r2
 8002460:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	091b      	lsrs	r3, r3, #4
 8002468:	f003 0201 	and.w	r2, r3, #1
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	4313      	orrs	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f003 0303 	and.w	r3, r3, #3
 8002486:	2b03      	cmp	r3, #3
 8002488:	d017      	beq.n	80024ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	2203      	movs	r2, #3
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	4013      	ands	r3, r2
 80024a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d123      	bne.n	800250e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	08da      	lsrs	r2, r3, #3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	3208      	adds	r2, #8
 80024ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	220f      	movs	r2, #15
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	4013      	ands	r3, r2
 80024e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	691a      	ldr	r2, [r3, #16]
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	f003 0307 	and.w	r3, r3, #7
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	fa02 f303 	lsl.w	r3, r2, r3
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	08da      	lsrs	r2, r3, #3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3208      	adds	r2, #8
 8002508:	6939      	ldr	r1, [r7, #16]
 800250a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	2203      	movs	r2, #3
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	43db      	mvns	r3, r3
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	4013      	ands	r3, r2
 8002524:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f003 0203 	and.w	r2, r3, #3
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800254a:	2b00      	cmp	r3, #0
 800254c:	f000 80a6 	beq.w	800269c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002550:	4b5b      	ldr	r3, [pc, #364]	@ (80026c0 <HAL_GPIO_Init+0x2e4>)
 8002552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002554:	4a5a      	ldr	r2, [pc, #360]	@ (80026c0 <HAL_GPIO_Init+0x2e4>)
 8002556:	f043 0301 	orr.w	r3, r3, #1
 800255a:	6613      	str	r3, [r2, #96]	@ 0x60
 800255c:	4b58      	ldr	r3, [pc, #352]	@ (80026c0 <HAL_GPIO_Init+0x2e4>)
 800255e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002568:	4a56      	ldr	r2, [pc, #344]	@ (80026c4 <HAL_GPIO_Init+0x2e8>)
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	089b      	lsrs	r3, r3, #2
 800256e:	3302      	adds	r3, #2
 8002570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002574:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f003 0303 	and.w	r3, r3, #3
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	220f      	movs	r2, #15
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	4013      	ands	r3, r2
 800258a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002592:	d01f      	beq.n	80025d4 <HAL_GPIO_Init+0x1f8>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a4c      	ldr	r2, [pc, #304]	@ (80026c8 <HAL_GPIO_Init+0x2ec>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d019      	beq.n	80025d0 <HAL_GPIO_Init+0x1f4>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a4b      	ldr	r2, [pc, #300]	@ (80026cc <HAL_GPIO_Init+0x2f0>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d013      	beq.n	80025cc <HAL_GPIO_Init+0x1f0>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a4a      	ldr	r2, [pc, #296]	@ (80026d0 <HAL_GPIO_Init+0x2f4>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d00d      	beq.n	80025c8 <HAL_GPIO_Init+0x1ec>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	4a49      	ldr	r2, [pc, #292]	@ (80026d4 <HAL_GPIO_Init+0x2f8>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d007      	beq.n	80025c4 <HAL_GPIO_Init+0x1e8>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4a48      	ldr	r2, [pc, #288]	@ (80026d8 <HAL_GPIO_Init+0x2fc>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d101      	bne.n	80025c0 <HAL_GPIO_Init+0x1e4>
 80025bc:	2305      	movs	r3, #5
 80025be:	e00a      	b.n	80025d6 <HAL_GPIO_Init+0x1fa>
 80025c0:	2306      	movs	r3, #6
 80025c2:	e008      	b.n	80025d6 <HAL_GPIO_Init+0x1fa>
 80025c4:	2304      	movs	r3, #4
 80025c6:	e006      	b.n	80025d6 <HAL_GPIO_Init+0x1fa>
 80025c8:	2303      	movs	r3, #3
 80025ca:	e004      	b.n	80025d6 <HAL_GPIO_Init+0x1fa>
 80025cc:	2302      	movs	r3, #2
 80025ce:	e002      	b.n	80025d6 <HAL_GPIO_Init+0x1fa>
 80025d0:	2301      	movs	r3, #1
 80025d2:	e000      	b.n	80025d6 <HAL_GPIO_Init+0x1fa>
 80025d4:	2300      	movs	r3, #0
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	f002 0203 	and.w	r2, r2, #3
 80025dc:	0092      	lsls	r2, r2, #2
 80025de:	4093      	lsls	r3, r2
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025e6:	4937      	ldr	r1, [pc, #220]	@ (80026c4 <HAL_GPIO_Init+0x2e8>)
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	089b      	lsrs	r3, r3, #2
 80025ec:	3302      	adds	r3, #2
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025f4:	4b39      	ldr	r3, [pc, #228]	@ (80026dc <HAL_GPIO_Init+0x300>)
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	43db      	mvns	r3, r3
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	4013      	ands	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d003      	beq.n	8002618 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	4313      	orrs	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002618:	4a30      	ldr	r2, [pc, #192]	@ (80026dc <HAL_GPIO_Init+0x300>)
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800261e:	4b2f      	ldr	r3, [pc, #188]	@ (80026dc <HAL_GPIO_Init+0x300>)
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	43db      	mvns	r3, r3
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	4013      	ands	r3, r2
 800262c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d003      	beq.n	8002642 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800263a:	693a      	ldr	r2, [r7, #16]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	4313      	orrs	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002642:	4a26      	ldr	r2, [pc, #152]	@ (80026dc <HAL_GPIO_Init+0x300>)
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002648:	4b24      	ldr	r3, [pc, #144]	@ (80026dc <HAL_GPIO_Init+0x300>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	43db      	mvns	r3, r3
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	4013      	ands	r3, r2
 8002656:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d003      	beq.n	800266c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	4313      	orrs	r3, r2
 800266a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800266c:	4a1b      	ldr	r2, [pc, #108]	@ (80026dc <HAL_GPIO_Init+0x300>)
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002672:	4b1a      	ldr	r3, [pc, #104]	@ (80026dc <HAL_GPIO_Init+0x300>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	43db      	mvns	r3, r3
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4013      	ands	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d003      	beq.n	8002696 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4313      	orrs	r3, r2
 8002694:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002696:	4a11      	ldr	r2, [pc, #68]	@ (80026dc <HAL_GPIO_Init+0x300>)
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	3301      	adds	r3, #1
 80026a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	fa22 f303 	lsr.w	r3, r2, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	f47f ae9d 	bne.w	80023ec <HAL_GPIO_Init+0x10>
  }
}
 80026b2:	bf00      	nop
 80026b4:	bf00      	nop
 80026b6:	371c      	adds	r7, #28
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40010000 	.word	0x40010000
 80026c8:	48000400 	.word	0x48000400
 80026cc:	48000800 	.word	0x48000800
 80026d0:	48000c00 	.word	0x48000c00
 80026d4:	48001000 	.word	0x48001000
 80026d8:	48001400 	.word	0x48001400
 80026dc:	40010400 	.word	0x40010400

080026e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	460b      	mov	r3, r1
 80026ea:	807b      	strh	r3, [r7, #2]
 80026ec:	4613      	mov	r3, r2
 80026ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026f0:	787b      	ldrb	r3, [r7, #1]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026f6:	887a      	ldrh	r2, [r7, #2]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026fc:	e002      	b.n	8002704 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026fe:	887a      	ldrh	r2, [r7, #2]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d141      	bne.n	80027a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800271e:	4b4b      	ldr	r3, [pc, #300]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800272a:	d131      	bne.n	8002790 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800272c:	4b47      	ldr	r3, [pc, #284]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800272e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002732:	4a46      	ldr	r2, [pc, #280]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002734:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002738:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800273c:	4b43      	ldr	r3, [pc, #268]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002744:	4a41      	ldr	r2, [pc, #260]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002746:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800274a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800274c:	4b40      	ldr	r3, [pc, #256]	@ (8002850 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2232      	movs	r2, #50	@ 0x32
 8002752:	fb02 f303 	mul.w	r3, r2, r3
 8002756:	4a3f      	ldr	r2, [pc, #252]	@ (8002854 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002758:	fba2 2303 	umull	r2, r3, r2, r3
 800275c:	0c9b      	lsrs	r3, r3, #18
 800275e:	3301      	adds	r3, #1
 8002760:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002762:	e002      	b.n	800276a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	3b01      	subs	r3, #1
 8002768:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800276a:	4b38      	ldr	r3, [pc, #224]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002772:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002776:	d102      	bne.n	800277e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d1f2      	bne.n	8002764 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800277e:	4b33      	ldr	r3, [pc, #204]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800278a:	d158      	bne.n	800283e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e057      	b.n	8002840 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002790:	4b2e      	ldr	r3, [pc, #184]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002796:	4a2d      	ldr	r2, [pc, #180]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002798:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800279c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80027a0:	e04d      	b.n	800283e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027a8:	d141      	bne.n	800282e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80027aa:	4b28      	ldr	r3, [pc, #160]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027b6:	d131      	bne.n	800281c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027b8:	4b24      	ldr	r3, [pc, #144]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027be:	4a23      	ldr	r2, [pc, #140]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027c8:	4b20      	ldr	r3, [pc, #128]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027d0:	4a1e      	ldr	r2, [pc, #120]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002850 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2232      	movs	r2, #50	@ 0x32
 80027de:	fb02 f303 	mul.w	r3, r2, r3
 80027e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002854 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80027e4:	fba2 2303 	umull	r2, r3, r2, r3
 80027e8:	0c9b      	lsrs	r3, r3, #18
 80027ea:	3301      	adds	r3, #1
 80027ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027ee:	e002      	b.n	80027f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027f6:	4b15      	ldr	r3, [pc, #84]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002802:	d102      	bne.n	800280a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1f2      	bne.n	80027f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800280a:	4b10      	ldr	r3, [pc, #64]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002812:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002816:	d112      	bne.n	800283e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e011      	b.n	8002840 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800281c:	4b0b      	ldr	r3, [pc, #44]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800281e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002822:	4a0a      	ldr	r2, [pc, #40]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002828:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800282c:	e007      	b.n	800283e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800282e:	4b07      	ldr	r3, [pc, #28]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002836:	4a05      	ldr	r2, [pc, #20]	@ (800284c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002838:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800283c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	40007000 	.word	0x40007000
 8002850:	20000000 	.word	0x20000000
 8002854:	431bde83 	.word	0x431bde83

08002858 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800285c:	4b05      	ldr	r3, [pc, #20]	@ (8002874 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	4a04      	ldr	r2, [pc, #16]	@ (8002874 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002862:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002866:	6093      	str	r3, [r2, #8]
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	40007000 	.word	0x40007000

08002878 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b088      	sub	sp, #32
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e2fe      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d075      	beq.n	8002982 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002896:	4b97      	ldr	r3, [pc, #604]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 030c 	and.w	r3, r3, #12
 800289e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028a0:	4b94      	ldr	r3, [pc, #592]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	2b0c      	cmp	r3, #12
 80028ae:	d102      	bne.n	80028b6 <HAL_RCC_OscConfig+0x3e>
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	2b03      	cmp	r3, #3
 80028b4:	d002      	beq.n	80028bc <HAL_RCC_OscConfig+0x44>
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	d10b      	bne.n	80028d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028bc:	4b8d      	ldr	r3, [pc, #564]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d05b      	beq.n	8002980 <HAL_RCC_OscConfig+0x108>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d157      	bne.n	8002980 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e2d9      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028dc:	d106      	bne.n	80028ec <HAL_RCC_OscConfig+0x74>
 80028de:	4b85      	ldr	r3, [pc, #532]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a84      	ldr	r2, [pc, #528]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80028e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028e8:	6013      	str	r3, [r2, #0]
 80028ea:	e01d      	b.n	8002928 <HAL_RCC_OscConfig+0xb0>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028f4:	d10c      	bne.n	8002910 <HAL_RCC_OscConfig+0x98>
 80028f6:	4b7f      	ldr	r3, [pc, #508]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a7e      	ldr	r2, [pc, #504]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80028fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	4b7c      	ldr	r3, [pc, #496]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a7b      	ldr	r2, [pc, #492]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	e00b      	b.n	8002928 <HAL_RCC_OscConfig+0xb0>
 8002910:	4b78      	ldr	r3, [pc, #480]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a77      	ldr	r2, [pc, #476]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	4b75      	ldr	r3, [pc, #468]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a74      	ldr	r2, [pc, #464]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002926:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d013      	beq.n	8002958 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7fe ffe4 	bl	80018fc <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002938:	f7fe ffe0 	bl	80018fc <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b64      	cmp	r3, #100	@ 0x64
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e29e      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800294a:	4b6a      	ldr	r3, [pc, #424]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0f0      	beq.n	8002938 <HAL_RCC_OscConfig+0xc0>
 8002956:	e014      	b.n	8002982 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7fe ffd0 	bl	80018fc <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002960:	f7fe ffcc 	bl	80018fc <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b64      	cmp	r3, #100	@ 0x64
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e28a      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002972:	4b60      	ldr	r3, [pc, #384]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1f0      	bne.n	8002960 <HAL_RCC_OscConfig+0xe8>
 800297e:	e000      	b.n	8002982 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002980:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d075      	beq.n	8002a7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800298e:	4b59      	ldr	r3, [pc, #356]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 030c 	and.w	r3, r3, #12
 8002996:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002998:	4b56      	ldr	r3, [pc, #344]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f003 0303 	and.w	r3, r3, #3
 80029a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	2b0c      	cmp	r3, #12
 80029a6:	d102      	bne.n	80029ae <HAL_RCC_OscConfig+0x136>
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d002      	beq.n	80029b4 <HAL_RCC_OscConfig+0x13c>
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	2b04      	cmp	r3, #4
 80029b2:	d11f      	bne.n	80029f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029b4:	4b4f      	ldr	r3, [pc, #316]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d005      	beq.n	80029cc <HAL_RCC_OscConfig+0x154>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e25d      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029cc:	4b49      	ldr	r3, [pc, #292]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	061b      	lsls	r3, r3, #24
 80029da:	4946      	ldr	r1, [pc, #280]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80029e0:	4b45      	ldr	r3, [pc, #276]	@ (8002af8 <HAL_RCC_OscConfig+0x280>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fe ff3d 	bl	8001864 <HAL_InitTick>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d043      	beq.n	8002a78 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e249      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d023      	beq.n	8002a44 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029fc:	4b3d      	ldr	r3, [pc, #244]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a3c      	ldr	r2, [pc, #240]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002a02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a08:	f7fe ff78 	bl	80018fc <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a10:	f7fe ff74 	bl	80018fc <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e232      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a22:	4b34      	ldr	r3, [pc, #208]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a2e:	4b31      	ldr	r3, [pc, #196]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	061b      	lsls	r3, r3, #24
 8002a3c:	492d      	ldr	r1, [pc, #180]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	604b      	str	r3, [r1, #4]
 8002a42:	e01a      	b.n	8002a7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a44:	4b2b      	ldr	r3, [pc, #172]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a2a      	ldr	r2, [pc, #168]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002a4a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a50:	f7fe ff54 	bl	80018fc <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a58:	f7fe ff50 	bl	80018fc <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e20e      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a6a:	4b22      	ldr	r3, [pc, #136]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x1e0>
 8002a76:	e000      	b.n	8002a7a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a78:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d041      	beq.n	8002b0a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d01c      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a8e:	4b19      	ldr	r3, [pc, #100]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a94:	4a17      	ldr	r2, [pc, #92]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a9e:	f7fe ff2d 	bl	80018fc <HAL_GetTick>
 8002aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002aa4:	e008      	b.n	8002ab8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aa6:	f7fe ff29 	bl	80018fc <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d901      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e1e7      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d0ef      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x22e>
 8002ac6:	e020      	b.n	8002b0a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ace:	4a09      	ldr	r2, [pc, #36]	@ (8002af4 <HAL_RCC_OscConfig+0x27c>)
 8002ad0:	f023 0301 	bic.w	r3, r3, #1
 8002ad4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ad8:	f7fe ff10 	bl	80018fc <HAL_GetTick>
 8002adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ade:	e00d      	b.n	8002afc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ae0:	f7fe ff0c 	bl	80018fc <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d906      	bls.n	8002afc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e1ca      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
 8002af2:	bf00      	nop
 8002af4:	40021000 	.word	0x40021000
 8002af8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002afc:	4b8c      	ldr	r3, [pc, #560]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1ea      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0304 	and.w	r3, r3, #4
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 80a6 	beq.w	8002c64 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b1c:	4b84      	ldr	r3, [pc, #528]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d101      	bne.n	8002b2c <HAL_RCC_OscConfig+0x2b4>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <HAL_RCC_OscConfig+0x2b6>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00d      	beq.n	8002b4e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b32:	4b7f      	ldr	r3, [pc, #508]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b36:	4a7e      	ldr	r2, [pc, #504]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002b38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b3e:	4b7c      	ldr	r3, [pc, #496]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b4e:	4b79      	ldr	r3, [pc, #484]	@ (8002d34 <HAL_RCC_OscConfig+0x4bc>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d118      	bne.n	8002b8c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b5a:	4b76      	ldr	r3, [pc, #472]	@ (8002d34 <HAL_RCC_OscConfig+0x4bc>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a75      	ldr	r2, [pc, #468]	@ (8002d34 <HAL_RCC_OscConfig+0x4bc>)
 8002b60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b66:	f7fe fec9 	bl	80018fc <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b6c:	e008      	b.n	8002b80 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b6e:	f7fe fec5 	bl	80018fc <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e183      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b80:	4b6c      	ldr	r3, [pc, #432]	@ (8002d34 <HAL_RCC_OscConfig+0x4bc>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0f0      	beq.n	8002b6e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d108      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x32e>
 8002b94:	4b66      	ldr	r3, [pc, #408]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b9a:	4a65      	ldr	r2, [pc, #404]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ba4:	e024      	b.n	8002bf0 <HAL_RCC_OscConfig+0x378>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	2b05      	cmp	r3, #5
 8002bac:	d110      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x358>
 8002bae:	4b60      	ldr	r3, [pc, #384]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb4:	4a5e      	ldr	r2, [pc, #376]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002bb6:	f043 0304 	orr.w	r3, r3, #4
 8002bba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bbe:	4b5c      	ldr	r3, [pc, #368]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc4:	4a5a      	ldr	r2, [pc, #360]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bce:	e00f      	b.n	8002bf0 <HAL_RCC_OscConfig+0x378>
 8002bd0:	4b57      	ldr	r3, [pc, #348]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bd6:	4a56      	ldr	r2, [pc, #344]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002bd8:	f023 0301 	bic.w	r3, r3, #1
 8002bdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002be0:	4b53      	ldr	r3, [pc, #332]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be6:	4a52      	ldr	r2, [pc, #328]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002be8:	f023 0304 	bic.w	r3, r3, #4
 8002bec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d016      	beq.n	8002c26 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf8:	f7fe fe80 	bl	80018fc <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bfe:	e00a      	b.n	8002c16 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c00:	f7fe fe7c 	bl	80018fc <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e138      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c16:	4b46      	ldr	r3, [pc, #280]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d0ed      	beq.n	8002c00 <HAL_RCC_OscConfig+0x388>
 8002c24:	e015      	b.n	8002c52 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c26:	f7fe fe69 	bl	80018fc <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c2c:	e00a      	b.n	8002c44 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c2e:	f7fe fe65 	bl	80018fc <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e121      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c44:	4b3a      	ldr	r3, [pc, #232]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1ed      	bne.n	8002c2e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c52:	7ffb      	ldrb	r3, [r7, #31]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d105      	bne.n	8002c64 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c58:	4b35      	ldr	r3, [pc, #212]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5c:	4a34      	ldr	r2, [pc, #208]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002c5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c62:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0320 	and.w	r3, r3, #32
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d03c      	beq.n	8002cea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d01c      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c78:	4b2d      	ldr	r3, [pc, #180]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002c7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c7e:	4a2c      	ldr	r2, [pc, #176]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002c80:	f043 0301 	orr.w	r3, r3, #1
 8002c84:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c88:	f7fe fe38 	bl	80018fc <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c90:	f7fe fe34 	bl	80018fc <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e0f2      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ca2:	4b23      	ldr	r3, [pc, #140]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0ef      	beq.n	8002c90 <HAL_RCC_OscConfig+0x418>
 8002cb0:	e01b      	b.n	8002cea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002cb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002cb8:	4a1d      	ldr	r2, [pc, #116]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002cba:	f023 0301 	bic.w	r3, r3, #1
 8002cbe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc2:	f7fe fe1b 	bl	80018fc <HAL_GetTick>
 8002cc6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cc8:	e008      	b.n	8002cdc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cca:	f7fe fe17 	bl	80018fc <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e0d5      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cdc:	4b14      	ldr	r3, [pc, #80]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002cde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1ef      	bne.n	8002cca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	69db      	ldr	r3, [r3, #28]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 80c9 	beq.w	8002e86 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f003 030c 	and.w	r3, r3, #12
 8002cfc:	2b0c      	cmp	r3, #12
 8002cfe:	f000 8083 	beq.w	8002e08 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d15e      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d0a:	4b09      	ldr	r3, [pc, #36]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a08      	ldr	r2, [pc, #32]	@ (8002d30 <HAL_RCC_OscConfig+0x4b8>)
 8002d10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d16:	f7fe fdf1 	bl	80018fc <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d1c:	e00c      	b.n	8002d38 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d1e:	f7fe fded 	bl	80018fc <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d905      	bls.n	8002d38 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e0ab      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
 8002d30:	40021000 	.word	0x40021000
 8002d34:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d38:	4b55      	ldr	r3, [pc, #340]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1ec      	bne.n	8002d1e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d44:	4b52      	ldr	r3, [pc, #328]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002d46:	68da      	ldr	r2, [r3, #12]
 8002d48:	4b52      	ldr	r3, [pc, #328]	@ (8002e94 <HAL_RCC_OscConfig+0x61c>)
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6a11      	ldr	r1, [r2, #32]
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d54:	3a01      	subs	r2, #1
 8002d56:	0112      	lsls	r2, r2, #4
 8002d58:	4311      	orrs	r1, r2
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002d5e:	0212      	lsls	r2, r2, #8
 8002d60:	4311      	orrs	r1, r2
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d66:	0852      	lsrs	r2, r2, #1
 8002d68:	3a01      	subs	r2, #1
 8002d6a:	0552      	lsls	r2, r2, #21
 8002d6c:	4311      	orrs	r1, r2
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d72:	0852      	lsrs	r2, r2, #1
 8002d74:	3a01      	subs	r2, #1
 8002d76:	0652      	lsls	r2, r2, #25
 8002d78:	4311      	orrs	r1, r2
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002d7e:	06d2      	lsls	r2, r2, #27
 8002d80:	430a      	orrs	r2, r1
 8002d82:	4943      	ldr	r1, [pc, #268]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d88:	4b41      	ldr	r3, [pc, #260]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a40      	ldr	r2, [pc, #256]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002d8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d92:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d94:	4b3e      	ldr	r3, [pc, #248]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4a3d      	ldr	r2, [pc, #244]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002d9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da0:	f7fe fdac 	bl	80018fc <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da8:	f7fe fda8 	bl	80018fc <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e066      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dba:	4b35      	ldr	r3, [pc, #212]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0f0      	beq.n	8002da8 <HAL_RCC_OscConfig+0x530>
 8002dc6:	e05e      	b.n	8002e86 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dc8:	4b31      	ldr	r3, [pc, #196]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a30      	ldr	r2, [pc, #192]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002dce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd4:	f7fe fd92 	bl	80018fc <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dda:	e008      	b.n	8002dee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ddc:	f7fe fd8e 	bl	80018fc <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d901      	bls.n	8002dee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e04c      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dee:	4b28      	ldr	r3, [pc, #160]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1f0      	bne.n	8002ddc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002dfa:	4b25      	ldr	r3, [pc, #148]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002dfc:	68da      	ldr	r2, [r3, #12]
 8002dfe:	4924      	ldr	r1, [pc, #144]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002e00:	4b25      	ldr	r3, [pc, #148]	@ (8002e98 <HAL_RCC_OscConfig+0x620>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	60cb      	str	r3, [r1, #12]
 8002e06:	e03e      	b.n	8002e86 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d101      	bne.n	8002e14 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e039      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002e14:	4b1e      	ldr	r3, [pc, #120]	@ (8002e90 <HAL_RCC_OscConfig+0x618>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f003 0203 	and.w	r2, r3, #3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d12c      	bne.n	8002e82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e32:	3b01      	subs	r3, #1
 8002e34:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d123      	bne.n	8002e82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d11b      	bne.n	8002e82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e54:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d113      	bne.n	8002e82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e64:	085b      	lsrs	r3, r3, #1
 8002e66:	3b01      	subs	r3, #1
 8002e68:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d109      	bne.n	8002e82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e78:	085b      	lsrs	r3, r3, #1
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d001      	beq.n	8002e86 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e000      	b.n	8002e88 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3720      	adds	r7, #32
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40021000 	.word	0x40021000
 8002e94:	019f800c 	.word	0x019f800c
 8002e98:	feeefffc 	.word	0xfeeefffc

08002e9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b086      	sub	sp, #24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e11e      	b.n	80030f2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb4:	4b91      	ldr	r3, [pc, #580]	@ (80030fc <HAL_RCC_ClockConfig+0x260>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 030f 	and.w	r3, r3, #15
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d910      	bls.n	8002ee4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ec2:	4b8e      	ldr	r3, [pc, #568]	@ (80030fc <HAL_RCC_ClockConfig+0x260>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f023 020f 	bic.w	r2, r3, #15
 8002eca:	498c      	ldr	r1, [pc, #560]	@ (80030fc <HAL_RCC_ClockConfig+0x260>)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ed2:	4b8a      	ldr	r3, [pc, #552]	@ (80030fc <HAL_RCC_ClockConfig+0x260>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 030f 	and.w	r3, r3, #15
 8002eda:	683a      	ldr	r2, [r7, #0]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d001      	beq.n	8002ee4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e106      	b.n	80030f2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d073      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	2b03      	cmp	r3, #3
 8002ef6:	d129      	bne.n	8002f4c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ef8:	4b81      	ldr	r3, [pc, #516]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d101      	bne.n	8002f08 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e0f4      	b.n	80030f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002f08:	f000 f99e 	bl	8003248 <RCC_GetSysClockFreqFromPLLSource>
 8002f0c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	4a7c      	ldr	r2, [pc, #496]	@ (8003104 <HAL_RCC_ClockConfig+0x268>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d93f      	bls.n	8002f96 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f16:	4b7a      	ldr	r3, [pc, #488]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d009      	beq.n	8002f36 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d033      	beq.n	8002f96 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d12f      	bne.n	8002f96 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f36:	4b72      	ldr	r3, [pc, #456]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f3e:	4a70      	ldr	r2, [pc, #448]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f44:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002f46:	2380      	movs	r3, #128	@ 0x80
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	e024      	b.n	8002f96 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d107      	bne.n	8002f64 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f54:	4b6a      	ldr	r3, [pc, #424]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d109      	bne.n	8002f74 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e0c6      	b.n	80030f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f64:	4b66      	ldr	r3, [pc, #408]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d101      	bne.n	8002f74 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e0be      	b.n	80030f2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002f74:	f000 f8ce 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 8002f78:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	4a61      	ldr	r2, [pc, #388]	@ (8003104 <HAL_RCC_ClockConfig+0x268>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d909      	bls.n	8002f96 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f82:	4b5f      	ldr	r3, [pc, #380]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f8a:	4a5d      	ldr	r2, [pc, #372]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002f8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f90:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002f92:	2380      	movs	r3, #128	@ 0x80
 8002f94:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f96:	4b5a      	ldr	r3, [pc, #360]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f023 0203 	bic.w	r2, r3, #3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	4957      	ldr	r1, [pc, #348]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fa8:	f7fe fca8 	bl	80018fc <HAL_GetTick>
 8002fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fae:	e00a      	b.n	8002fc6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fb0:	f7fe fca4 	bl	80018fc <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e095      	b.n	80030f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc6:	4b4e      	ldr	r3, [pc, #312]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 020c 	and.w	r2, r3, #12
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d1eb      	bne.n	8002fb0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d023      	beq.n	800302c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d005      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ff0:	4b43      	ldr	r3, [pc, #268]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	4a42      	ldr	r2, [pc, #264]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8002ff6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002ffa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d007      	beq.n	8003018 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003008:	4b3d      	ldr	r3, [pc, #244]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003010:	4a3b      	ldr	r2, [pc, #236]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8003012:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003016:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003018:	4b39      	ldr	r3, [pc, #228]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	4936      	ldr	r1, [pc, #216]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8003026:	4313      	orrs	r3, r2
 8003028:	608b      	str	r3, [r1, #8]
 800302a:	e008      	b.n	800303e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	2b80      	cmp	r3, #128	@ 0x80
 8003030:	d105      	bne.n	800303e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003032:	4b33      	ldr	r3, [pc, #204]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	4a32      	ldr	r2, [pc, #200]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8003038:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800303c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800303e:	4b2f      	ldr	r3, [pc, #188]	@ (80030fc <HAL_RCC_ClockConfig+0x260>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	429a      	cmp	r2, r3
 800304a:	d21d      	bcs.n	8003088 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800304c:	4b2b      	ldr	r3, [pc, #172]	@ (80030fc <HAL_RCC_ClockConfig+0x260>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f023 020f 	bic.w	r2, r3, #15
 8003054:	4929      	ldr	r1, [pc, #164]	@ (80030fc <HAL_RCC_ClockConfig+0x260>)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	4313      	orrs	r3, r2
 800305a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800305c:	f7fe fc4e 	bl	80018fc <HAL_GetTick>
 8003060:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003062:	e00a      	b.n	800307a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003064:	f7fe fc4a 	bl	80018fc <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003072:	4293      	cmp	r3, r2
 8003074:	d901      	bls.n	800307a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e03b      	b.n	80030f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800307a:	4b20      	ldr	r3, [pc, #128]	@ (80030fc <HAL_RCC_ClockConfig+0x260>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	429a      	cmp	r2, r3
 8003086:	d1ed      	bne.n	8003064 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b00      	cmp	r3, #0
 8003092:	d008      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003094:	4b1a      	ldr	r3, [pc, #104]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	4917      	ldr	r1, [pc, #92]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d009      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030b2:	4b13      	ldr	r3, [pc, #76]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	490f      	ldr	r1, [pc, #60]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030c6:	f000 f825 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 80030ca:	4602      	mov	r2, r0
 80030cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003100 <HAL_RCC_ClockConfig+0x264>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	091b      	lsrs	r3, r3, #4
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	490c      	ldr	r1, [pc, #48]	@ (8003108 <HAL_RCC_ClockConfig+0x26c>)
 80030d8:	5ccb      	ldrb	r3, [r1, r3]
 80030da:	f003 031f 	and.w	r3, r3, #31
 80030de:	fa22 f303 	lsr.w	r3, r2, r3
 80030e2:	4a0a      	ldr	r2, [pc, #40]	@ (800310c <HAL_RCC_ClockConfig+0x270>)
 80030e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80030e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003110 <HAL_RCC_ClockConfig+0x274>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fe fbba 	bl	8001864 <HAL_InitTick>
 80030f0:	4603      	mov	r3, r0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40022000 	.word	0x40022000
 8003100:	40021000 	.word	0x40021000
 8003104:	04c4b400 	.word	0x04c4b400
 8003108:	08008a18 	.word	0x08008a18
 800310c:	20000000 	.word	0x20000000
 8003110:	20000004 	.word	0x20000004

08003114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003114:	b480      	push	{r7}
 8003116:	b087      	sub	sp, #28
 8003118:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800311a:	4b2c      	ldr	r3, [pc, #176]	@ (80031cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f003 030c 	and.w	r3, r3, #12
 8003122:	2b04      	cmp	r3, #4
 8003124:	d102      	bne.n	800312c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003126:	4b2a      	ldr	r3, [pc, #168]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003128:	613b      	str	r3, [r7, #16]
 800312a:	e047      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800312c:	4b27      	ldr	r3, [pc, #156]	@ (80031cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f003 030c 	and.w	r3, r3, #12
 8003134:	2b08      	cmp	r3, #8
 8003136:	d102      	bne.n	800313e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003138:	4b26      	ldr	r3, [pc, #152]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800313a:	613b      	str	r3, [r7, #16]
 800313c:	e03e      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800313e:	4b23      	ldr	r3, [pc, #140]	@ (80031cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 030c 	and.w	r3, r3, #12
 8003146:	2b0c      	cmp	r3, #12
 8003148:	d136      	bne.n	80031b8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800314a:	4b20      	ldr	r3, [pc, #128]	@ (80031cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003154:	4b1d      	ldr	r3, [pc, #116]	@ (80031cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	091b      	lsrs	r3, r3, #4
 800315a:	f003 030f 	and.w	r3, r3, #15
 800315e:	3301      	adds	r3, #1
 8003160:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2b03      	cmp	r3, #3
 8003166:	d10c      	bne.n	8003182 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003168:	4a1a      	ldr	r2, [pc, #104]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003170:	4a16      	ldr	r2, [pc, #88]	@ (80031cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003172:	68d2      	ldr	r2, [r2, #12]
 8003174:	0a12      	lsrs	r2, r2, #8
 8003176:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800317a:	fb02 f303 	mul.w	r3, r2, r3
 800317e:	617b      	str	r3, [r7, #20]
      break;
 8003180:	e00c      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003182:	4a13      	ldr	r2, [pc, #76]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	fbb2 f3f3 	udiv	r3, r2, r3
 800318a:	4a10      	ldr	r2, [pc, #64]	@ (80031cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800318c:	68d2      	ldr	r2, [r2, #12]
 800318e:	0a12      	lsrs	r2, r2, #8
 8003190:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003194:	fb02 f303 	mul.w	r3, r2, r3
 8003198:	617b      	str	r3, [r7, #20]
      break;
 800319a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	0e5b      	lsrs	r3, r3, #25
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	3301      	adds	r3, #1
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	613b      	str	r3, [r7, #16]
 80031b6:	e001      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80031bc:	693b      	ldr	r3, [r7, #16]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	371c      	adds	r7, #28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	40021000 	.word	0x40021000
 80031d0:	00f42400 	.word	0x00f42400
 80031d4:	007a1200 	.word	0x007a1200

080031d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031dc:	4b03      	ldr	r3, [pc, #12]	@ (80031ec <HAL_RCC_GetHCLKFreq+0x14>)
 80031de:	681b      	ldr	r3, [r3, #0]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	20000000 	.word	0x20000000

080031f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80031f4:	f7ff fff0 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 80031f8:	4602      	mov	r2, r0
 80031fa:	4b06      	ldr	r3, [pc, #24]	@ (8003214 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	0a1b      	lsrs	r3, r3, #8
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	4904      	ldr	r1, [pc, #16]	@ (8003218 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003206:	5ccb      	ldrb	r3, [r1, r3]
 8003208:	f003 031f 	and.w	r3, r3, #31
 800320c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003210:	4618      	mov	r0, r3
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40021000 	.word	0x40021000
 8003218:	08008a28 	.word	0x08008a28

0800321c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003220:	f7ff ffda 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8003224:	4602      	mov	r2, r0
 8003226:	4b06      	ldr	r3, [pc, #24]	@ (8003240 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	0adb      	lsrs	r3, r3, #11
 800322c:	f003 0307 	and.w	r3, r3, #7
 8003230:	4904      	ldr	r1, [pc, #16]	@ (8003244 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003232:	5ccb      	ldrb	r3, [r1, r3]
 8003234:	f003 031f 	and.w	r3, r3, #31
 8003238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800323c:	4618      	mov	r0, r3
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40021000 	.word	0x40021000
 8003244:	08008a28 	.word	0x08008a28

08003248 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003248:	b480      	push	{r7}
 800324a:	b087      	sub	sp, #28
 800324c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800324e:	4b1e      	ldr	r3, [pc, #120]	@ (80032c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003258:	4b1b      	ldr	r3, [pc, #108]	@ (80032c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	091b      	lsrs	r3, r3, #4
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	3301      	adds	r3, #1
 8003264:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	2b03      	cmp	r3, #3
 800326a:	d10c      	bne.n	8003286 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800326c:	4a17      	ldr	r2, [pc, #92]	@ (80032cc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	fbb2 f3f3 	udiv	r3, r2, r3
 8003274:	4a14      	ldr	r2, [pc, #80]	@ (80032c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003276:	68d2      	ldr	r2, [r2, #12]
 8003278:	0a12      	lsrs	r2, r2, #8
 800327a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800327e:	fb02 f303 	mul.w	r3, r2, r3
 8003282:	617b      	str	r3, [r7, #20]
    break;
 8003284:	e00c      	b.n	80032a0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003286:	4a12      	ldr	r2, [pc, #72]	@ (80032d0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	fbb2 f3f3 	udiv	r3, r2, r3
 800328e:	4a0e      	ldr	r2, [pc, #56]	@ (80032c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003290:	68d2      	ldr	r2, [r2, #12]
 8003292:	0a12      	lsrs	r2, r2, #8
 8003294:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003298:	fb02 f303 	mul.w	r3, r2, r3
 800329c:	617b      	str	r3, [r7, #20]
    break;
 800329e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032a0:	4b09      	ldr	r3, [pc, #36]	@ (80032c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	0e5b      	lsrs	r3, r3, #25
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	3301      	adds	r3, #1
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80032ba:	687b      	ldr	r3, [r7, #4]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	371c      	adds	r7, #28
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	40021000 	.word	0x40021000
 80032cc:	007a1200 	.word	0x007a1200
 80032d0:	00f42400 	.word	0x00f42400

080032d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b086      	sub	sp, #24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80032dc:	2300      	movs	r3, #0
 80032de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032e0:	2300      	movs	r3, #0
 80032e2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 8098 	beq.w	8003422 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032f2:	2300      	movs	r3, #0
 80032f4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032f6:	4b43      	ldr	r3, [pc, #268]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10d      	bne.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003302:	4b40      	ldr	r3, [pc, #256]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003306:	4a3f      	ldr	r2, [pc, #252]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003308:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800330c:	6593      	str	r3, [r2, #88]	@ 0x58
 800330e:	4b3d      	ldr	r3, [pc, #244]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003312:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003316:	60bb      	str	r3, [r7, #8]
 8003318:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800331a:	2301      	movs	r3, #1
 800331c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800331e:	4b3a      	ldr	r3, [pc, #232]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a39      	ldr	r2, [pc, #228]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003324:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003328:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800332a:	f7fe fae7 	bl	80018fc <HAL_GetTick>
 800332e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003330:	e009      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003332:	f7fe fae3 	bl	80018fc <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d902      	bls.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	74fb      	strb	r3, [r7, #19]
        break;
 8003344:	e005      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003346:	4b30      	ldr	r3, [pc, #192]	@ (8003408 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800334e:	2b00      	cmp	r3, #0
 8003350:	d0ef      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003352:	7cfb      	ldrb	r3, [r7, #19]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d159      	bne.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003358:	4b2a      	ldr	r3, [pc, #168]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800335a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800335e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003362:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d01e      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	429a      	cmp	r2, r3
 8003372:	d019      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003374:	4b23      	ldr	r3, [pc, #140]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800337a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800337e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003380:	4b20      	ldr	r3, [pc, #128]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003386:	4a1f      	ldr	r2, [pc, #124]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800338c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003390:	4b1c      	ldr	r3, [pc, #112]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003396:	4a1b      	ldr	r2, [pc, #108]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003398:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800339c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033a0:	4a18      	ldr	r2, [pc, #96]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d016      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b2:	f7fe faa3 	bl	80018fc <HAL_GetTick>
 80033b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033b8:	e00b      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ba:	f7fe fa9f 	bl	80018fc <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d902      	bls.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	74fb      	strb	r3, [r7, #19]
            break;
 80033d0:	e006      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d0ec      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80033e0:	7cfb      	ldrb	r3, [r7, #19]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10b      	bne.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033e6:	4b07      	ldr	r3, [pc, #28]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f4:	4903      	ldr	r1, [pc, #12]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80033fc:	e008      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033fe:	7cfb      	ldrb	r3, [r7, #19]
 8003400:	74bb      	strb	r3, [r7, #18]
 8003402:	e005      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003404:	40021000 	.word	0x40021000
 8003408:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800340c:	7cfb      	ldrb	r3, [r7, #19]
 800340e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003410:	7c7b      	ldrb	r3, [r7, #17]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d105      	bne.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003416:	4ba6      	ldr	r3, [pc, #664]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341a:	4aa5      	ldr	r2, [pc, #660]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800341c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003420:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800342e:	4ba0      	ldr	r3, [pc, #640]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003434:	f023 0203 	bic.w	r2, r3, #3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	499c      	ldr	r1, [pc, #624]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800343e:	4313      	orrs	r3, r2
 8003440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00a      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003450:	4b97      	ldr	r3, [pc, #604]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003456:	f023 020c 	bic.w	r2, r3, #12
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	4994      	ldr	r1, [pc, #592]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003460:	4313      	orrs	r3, r2
 8003462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00a      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003472:	4b8f      	ldr	r3, [pc, #572]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003478:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	498b      	ldr	r1, [pc, #556]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003482:	4313      	orrs	r3, r2
 8003484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0308 	and.w	r3, r3, #8
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00a      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003494:	4b86      	ldr	r3, [pc, #536]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	4983      	ldr	r1, [pc, #524]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0320 	and.w	r3, r3, #32
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00a      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034b6:	4b7e      	ldr	r3, [pc, #504]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034bc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	497a      	ldr	r1, [pc, #488]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00a      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034d8:	4b75      	ldr	r3, [pc, #468]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034de:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	4972      	ldr	r1, [pc, #456]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00a      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034fa:	4b6d      	ldr	r3, [pc, #436]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003500:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	4969      	ldr	r1, [pc, #420]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800350a:	4313      	orrs	r3, r2
 800350c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00a      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800351c:	4b64      	ldr	r3, [pc, #400]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800351e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003522:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	4961      	ldr	r1, [pc, #388]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800352c:	4313      	orrs	r3, r2
 800352e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00a      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800353e:	4b5c      	ldr	r3, [pc, #368]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003544:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354c:	4958      	ldr	r1, [pc, #352]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800354e:	4313      	orrs	r3, r2
 8003550:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800355c:	2b00      	cmp	r3, #0
 800355e:	d015      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003560:	4b53      	ldr	r3, [pc, #332]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003566:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356e:	4950      	ldr	r1, [pc, #320]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003570:	4313      	orrs	r3, r2
 8003572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800357e:	d105      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003580:	4b4b      	ldr	r3, [pc, #300]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	4a4a      	ldr	r2, [pc, #296]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003586:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800358a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003594:	2b00      	cmp	r3, #0
 8003596:	d015      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003598:	4b45      	ldr	r3, [pc, #276]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800359a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800359e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a6:	4942      	ldr	r1, [pc, #264]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035b6:	d105      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035b8:	4b3d      	ldr	r3, [pc, #244]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	4a3c      	ldr	r2, [pc, #240]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035c2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d015      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80035d0:	4b37      	ldr	r3, [pc, #220]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035de:	4934      	ldr	r1, [pc, #208]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035ee:	d105      	bne.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035f0:	4b2f      	ldr	r3, [pc, #188]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	4a2e      	ldr	r2, [pc, #184]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035fa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d015      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003608:	4b29      	ldr	r3, [pc, #164]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800360a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003616:	4926      	ldr	r1, [pc, #152]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003618:	4313      	orrs	r3, r2
 800361a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003622:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003626:	d105      	bne.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003628:	4b21      	ldr	r3, [pc, #132]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	4a20      	ldr	r2, [pc, #128]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800362e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003632:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d015      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003640:	4b1b      	ldr	r3, [pc, #108]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003646:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364e:	4918      	ldr	r1, [pc, #96]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003650:	4313      	orrs	r3, r2
 8003652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800365a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800365e:	d105      	bne.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003660:	4b13      	ldr	r3, [pc, #76]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	4a12      	ldr	r2, [pc, #72]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003666:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800366a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d015      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003678:	4b0d      	ldr	r3, [pc, #52]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800367a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003686:	490a      	ldr	r1, [pc, #40]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003688:	4313      	orrs	r3, r2
 800368a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003692:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003696:	d105      	bne.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003698:	4b05      	ldr	r3, [pc, #20]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	4a04      	ldr	r2, [pc, #16]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800369e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80036a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3718      	adds	r7, #24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	40021000 	.word	0x40021000

080036b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e042      	b.n	800374c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d106      	bne.n	80036de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f7fe f829 	bl	8001730 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2224      	movs	r2, #36	@ 0x24
 80036e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0201 	bic.w	r2, r2, #1
 80036f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d002      	beq.n	8003704 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 faf4 	bl	8003cec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f825 	bl	8003754 <UART_SetConfig>
 800370a:	4603      	mov	r3, r0
 800370c:	2b01      	cmp	r3, #1
 800370e:	d101      	bne.n	8003714 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e01b      	b.n	800374c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003722:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003732:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0201 	orr.w	r2, r2, #1
 8003742:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 fb73 	bl	8003e30 <UART_CheckIdleState>
 800374a:	4603      	mov	r3, r0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003754:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003758:	b08c      	sub	sp, #48	@ 0x30
 800375a:	af00      	add	r7, sp, #0
 800375c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800375e:	2300      	movs	r3, #0
 8003760:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	689a      	ldr	r2, [r3, #8]
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	431a      	orrs	r2, r3
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	431a      	orrs	r2, r3
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	69db      	ldr	r3, [r3, #28]
 8003778:	4313      	orrs	r3, r2
 800377a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	4bab      	ldr	r3, [pc, #684]	@ (8003a30 <UART_SetConfig+0x2dc>)
 8003784:	4013      	ands	r3, r2
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	6812      	ldr	r2, [r2, #0]
 800378a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800378c:	430b      	orrs	r3, r1
 800378e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4aa0      	ldr	r2, [pc, #640]	@ (8003a34 <UART_SetConfig+0x2e0>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d004      	beq.n	80037c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	6a1b      	ldr	r3, [r3, #32]
 80037ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037bc:	4313      	orrs	r3, r2
 80037be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80037ca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	6812      	ldr	r2, [r2, #0]
 80037d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80037d4:	430b      	orrs	r3, r1
 80037d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037de:	f023 010f 	bic.w	r1, r3, #15
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a91      	ldr	r2, [pc, #580]	@ (8003a38 <UART_SetConfig+0x2e4>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d125      	bne.n	8003844 <UART_SetConfig+0xf0>
 80037f8:	4b90      	ldr	r3, [pc, #576]	@ (8003a3c <UART_SetConfig+0x2e8>)
 80037fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037fe:	f003 0303 	and.w	r3, r3, #3
 8003802:	2b03      	cmp	r3, #3
 8003804:	d81a      	bhi.n	800383c <UART_SetConfig+0xe8>
 8003806:	a201      	add	r2, pc, #4	@ (adr r2, 800380c <UART_SetConfig+0xb8>)
 8003808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800380c:	0800381d 	.word	0x0800381d
 8003810:	0800382d 	.word	0x0800382d
 8003814:	08003825 	.word	0x08003825
 8003818:	08003835 	.word	0x08003835
 800381c:	2301      	movs	r3, #1
 800381e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003822:	e0d6      	b.n	80039d2 <UART_SetConfig+0x27e>
 8003824:	2302      	movs	r3, #2
 8003826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800382a:	e0d2      	b.n	80039d2 <UART_SetConfig+0x27e>
 800382c:	2304      	movs	r3, #4
 800382e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003832:	e0ce      	b.n	80039d2 <UART_SetConfig+0x27e>
 8003834:	2308      	movs	r3, #8
 8003836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800383a:	e0ca      	b.n	80039d2 <UART_SetConfig+0x27e>
 800383c:	2310      	movs	r3, #16
 800383e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003842:	e0c6      	b.n	80039d2 <UART_SetConfig+0x27e>
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a7d      	ldr	r2, [pc, #500]	@ (8003a40 <UART_SetConfig+0x2ec>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d138      	bne.n	80038c0 <UART_SetConfig+0x16c>
 800384e:	4b7b      	ldr	r3, [pc, #492]	@ (8003a3c <UART_SetConfig+0x2e8>)
 8003850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003854:	f003 030c 	and.w	r3, r3, #12
 8003858:	2b0c      	cmp	r3, #12
 800385a:	d82d      	bhi.n	80038b8 <UART_SetConfig+0x164>
 800385c:	a201      	add	r2, pc, #4	@ (adr r2, 8003864 <UART_SetConfig+0x110>)
 800385e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003862:	bf00      	nop
 8003864:	08003899 	.word	0x08003899
 8003868:	080038b9 	.word	0x080038b9
 800386c:	080038b9 	.word	0x080038b9
 8003870:	080038b9 	.word	0x080038b9
 8003874:	080038a9 	.word	0x080038a9
 8003878:	080038b9 	.word	0x080038b9
 800387c:	080038b9 	.word	0x080038b9
 8003880:	080038b9 	.word	0x080038b9
 8003884:	080038a1 	.word	0x080038a1
 8003888:	080038b9 	.word	0x080038b9
 800388c:	080038b9 	.word	0x080038b9
 8003890:	080038b9 	.word	0x080038b9
 8003894:	080038b1 	.word	0x080038b1
 8003898:	2300      	movs	r3, #0
 800389a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800389e:	e098      	b.n	80039d2 <UART_SetConfig+0x27e>
 80038a0:	2302      	movs	r3, #2
 80038a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038a6:	e094      	b.n	80039d2 <UART_SetConfig+0x27e>
 80038a8:	2304      	movs	r3, #4
 80038aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038ae:	e090      	b.n	80039d2 <UART_SetConfig+0x27e>
 80038b0:	2308      	movs	r3, #8
 80038b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038b6:	e08c      	b.n	80039d2 <UART_SetConfig+0x27e>
 80038b8:	2310      	movs	r3, #16
 80038ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038be:	e088      	b.n	80039d2 <UART_SetConfig+0x27e>
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a5f      	ldr	r2, [pc, #380]	@ (8003a44 <UART_SetConfig+0x2f0>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d125      	bne.n	8003916 <UART_SetConfig+0x1c2>
 80038ca:	4b5c      	ldr	r3, [pc, #368]	@ (8003a3c <UART_SetConfig+0x2e8>)
 80038cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80038d4:	2b30      	cmp	r3, #48	@ 0x30
 80038d6:	d016      	beq.n	8003906 <UART_SetConfig+0x1b2>
 80038d8:	2b30      	cmp	r3, #48	@ 0x30
 80038da:	d818      	bhi.n	800390e <UART_SetConfig+0x1ba>
 80038dc:	2b20      	cmp	r3, #32
 80038de:	d00a      	beq.n	80038f6 <UART_SetConfig+0x1a2>
 80038e0:	2b20      	cmp	r3, #32
 80038e2:	d814      	bhi.n	800390e <UART_SetConfig+0x1ba>
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d002      	beq.n	80038ee <UART_SetConfig+0x19a>
 80038e8:	2b10      	cmp	r3, #16
 80038ea:	d008      	beq.n	80038fe <UART_SetConfig+0x1aa>
 80038ec:	e00f      	b.n	800390e <UART_SetConfig+0x1ba>
 80038ee:	2300      	movs	r3, #0
 80038f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038f4:	e06d      	b.n	80039d2 <UART_SetConfig+0x27e>
 80038f6:	2302      	movs	r3, #2
 80038f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038fc:	e069      	b.n	80039d2 <UART_SetConfig+0x27e>
 80038fe:	2304      	movs	r3, #4
 8003900:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003904:	e065      	b.n	80039d2 <UART_SetConfig+0x27e>
 8003906:	2308      	movs	r3, #8
 8003908:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800390c:	e061      	b.n	80039d2 <UART_SetConfig+0x27e>
 800390e:	2310      	movs	r3, #16
 8003910:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003914:	e05d      	b.n	80039d2 <UART_SetConfig+0x27e>
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a4b      	ldr	r2, [pc, #300]	@ (8003a48 <UART_SetConfig+0x2f4>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d125      	bne.n	800396c <UART_SetConfig+0x218>
 8003920:	4b46      	ldr	r3, [pc, #280]	@ (8003a3c <UART_SetConfig+0x2e8>)
 8003922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003926:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800392a:	2bc0      	cmp	r3, #192	@ 0xc0
 800392c:	d016      	beq.n	800395c <UART_SetConfig+0x208>
 800392e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003930:	d818      	bhi.n	8003964 <UART_SetConfig+0x210>
 8003932:	2b80      	cmp	r3, #128	@ 0x80
 8003934:	d00a      	beq.n	800394c <UART_SetConfig+0x1f8>
 8003936:	2b80      	cmp	r3, #128	@ 0x80
 8003938:	d814      	bhi.n	8003964 <UART_SetConfig+0x210>
 800393a:	2b00      	cmp	r3, #0
 800393c:	d002      	beq.n	8003944 <UART_SetConfig+0x1f0>
 800393e:	2b40      	cmp	r3, #64	@ 0x40
 8003940:	d008      	beq.n	8003954 <UART_SetConfig+0x200>
 8003942:	e00f      	b.n	8003964 <UART_SetConfig+0x210>
 8003944:	2300      	movs	r3, #0
 8003946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800394a:	e042      	b.n	80039d2 <UART_SetConfig+0x27e>
 800394c:	2302      	movs	r3, #2
 800394e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003952:	e03e      	b.n	80039d2 <UART_SetConfig+0x27e>
 8003954:	2304      	movs	r3, #4
 8003956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800395a:	e03a      	b.n	80039d2 <UART_SetConfig+0x27e>
 800395c:	2308      	movs	r3, #8
 800395e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003962:	e036      	b.n	80039d2 <UART_SetConfig+0x27e>
 8003964:	2310      	movs	r3, #16
 8003966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800396a:	e032      	b.n	80039d2 <UART_SetConfig+0x27e>
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a30      	ldr	r2, [pc, #192]	@ (8003a34 <UART_SetConfig+0x2e0>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d12a      	bne.n	80039cc <UART_SetConfig+0x278>
 8003976:	4b31      	ldr	r3, [pc, #196]	@ (8003a3c <UART_SetConfig+0x2e8>)
 8003978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800397c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003980:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003984:	d01a      	beq.n	80039bc <UART_SetConfig+0x268>
 8003986:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800398a:	d81b      	bhi.n	80039c4 <UART_SetConfig+0x270>
 800398c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003990:	d00c      	beq.n	80039ac <UART_SetConfig+0x258>
 8003992:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003996:	d815      	bhi.n	80039c4 <UART_SetConfig+0x270>
 8003998:	2b00      	cmp	r3, #0
 800399a:	d003      	beq.n	80039a4 <UART_SetConfig+0x250>
 800399c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039a0:	d008      	beq.n	80039b4 <UART_SetConfig+0x260>
 80039a2:	e00f      	b.n	80039c4 <UART_SetConfig+0x270>
 80039a4:	2300      	movs	r3, #0
 80039a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039aa:	e012      	b.n	80039d2 <UART_SetConfig+0x27e>
 80039ac:	2302      	movs	r3, #2
 80039ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039b2:	e00e      	b.n	80039d2 <UART_SetConfig+0x27e>
 80039b4:	2304      	movs	r3, #4
 80039b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039ba:	e00a      	b.n	80039d2 <UART_SetConfig+0x27e>
 80039bc:	2308      	movs	r3, #8
 80039be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039c2:	e006      	b.n	80039d2 <UART_SetConfig+0x27e>
 80039c4:	2310      	movs	r3, #16
 80039c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039ca:	e002      	b.n	80039d2 <UART_SetConfig+0x27e>
 80039cc:	2310      	movs	r3, #16
 80039ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a17      	ldr	r2, [pc, #92]	@ (8003a34 <UART_SetConfig+0x2e0>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	f040 80a8 	bne.w	8003b2e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80039de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80039e2:	2b08      	cmp	r3, #8
 80039e4:	d834      	bhi.n	8003a50 <UART_SetConfig+0x2fc>
 80039e6:	a201      	add	r2, pc, #4	@ (adr r2, 80039ec <UART_SetConfig+0x298>)
 80039e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ec:	08003a11 	.word	0x08003a11
 80039f0:	08003a51 	.word	0x08003a51
 80039f4:	08003a19 	.word	0x08003a19
 80039f8:	08003a51 	.word	0x08003a51
 80039fc:	08003a1f 	.word	0x08003a1f
 8003a00:	08003a51 	.word	0x08003a51
 8003a04:	08003a51 	.word	0x08003a51
 8003a08:	08003a51 	.word	0x08003a51
 8003a0c:	08003a27 	.word	0x08003a27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a10:	f7ff fbee 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003a14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003a16:	e021      	b.n	8003a5c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a18:	4b0c      	ldr	r3, [pc, #48]	@ (8003a4c <UART_SetConfig+0x2f8>)
 8003a1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003a1c:	e01e      	b.n	8003a5c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a1e:	f7ff fb79 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 8003a22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003a24:	e01a      	b.n	8003a5c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003a2c:	e016      	b.n	8003a5c <UART_SetConfig+0x308>
 8003a2e:	bf00      	nop
 8003a30:	cfff69f3 	.word	0xcfff69f3
 8003a34:	40008000 	.word	0x40008000
 8003a38:	40013800 	.word	0x40013800
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	40004400 	.word	0x40004400
 8003a44:	40004800 	.word	0x40004800
 8003a48:	40004c00 	.word	0x40004c00
 8003a4c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003a50:	2300      	movs	r3, #0
 8003a52:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003a5a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	f000 812a 	beq.w	8003cb8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a68:	4a9e      	ldr	r2, [pc, #632]	@ (8003ce4 <UART_SetConfig+0x590>)
 8003a6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a6e:	461a      	mov	r2, r3
 8003a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a72:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	4413      	add	r3, r2
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d305      	bcc.n	8003a94 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d903      	bls.n	8003a9c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003a9a:	e10d      	b.n	8003cb8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	60bb      	str	r3, [r7, #8]
 8003aa2:	60fa      	str	r2, [r7, #12]
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa8:	4a8e      	ldr	r2, [pc, #568]	@ (8003ce4 <UART_SetConfig+0x590>)
 8003aaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	603b      	str	r3, [r7, #0]
 8003ab4:	607a      	str	r2, [r7, #4]
 8003ab6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003abe:	f7fd f90b 	bl	8000cd8 <__aeabi_uldivmod>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	4610      	mov	r0, r2
 8003ac8:	4619      	mov	r1, r3
 8003aca:	f04f 0200 	mov.w	r2, #0
 8003ace:	f04f 0300 	mov.w	r3, #0
 8003ad2:	020b      	lsls	r3, r1, #8
 8003ad4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003ad8:	0202      	lsls	r2, r0, #8
 8003ada:	6979      	ldr	r1, [r7, #20]
 8003adc:	6849      	ldr	r1, [r1, #4]
 8003ade:	0849      	lsrs	r1, r1, #1
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	460c      	mov	r4, r1
 8003ae4:	4605      	mov	r5, r0
 8003ae6:	eb12 0804 	adds.w	r8, r2, r4
 8003aea:	eb43 0905 	adc.w	r9, r3, r5
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	469a      	mov	sl, r3
 8003af6:	4693      	mov	fp, r2
 8003af8:	4652      	mov	r2, sl
 8003afa:	465b      	mov	r3, fp
 8003afc:	4640      	mov	r0, r8
 8003afe:	4649      	mov	r1, r9
 8003b00:	f7fd f8ea 	bl	8000cd8 <__aeabi_uldivmod>
 8003b04:	4602      	mov	r2, r0
 8003b06:	460b      	mov	r3, r1
 8003b08:	4613      	mov	r3, r2
 8003b0a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003b0c:	6a3b      	ldr	r3, [r7, #32]
 8003b0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b12:	d308      	bcc.n	8003b26 <UART_SetConfig+0x3d2>
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b1a:	d204      	bcs.n	8003b26 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6a3a      	ldr	r2, [r7, #32]
 8003b22:	60da      	str	r2, [r3, #12]
 8003b24:	e0c8      	b.n	8003cb8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003b2c:	e0c4      	b.n	8003cb8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b36:	d167      	bne.n	8003c08 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003b38:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003b3c:	2b08      	cmp	r3, #8
 8003b3e:	d828      	bhi.n	8003b92 <UART_SetConfig+0x43e>
 8003b40:	a201      	add	r2, pc, #4	@ (adr r2, 8003b48 <UART_SetConfig+0x3f4>)
 8003b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b46:	bf00      	nop
 8003b48:	08003b6d 	.word	0x08003b6d
 8003b4c:	08003b75 	.word	0x08003b75
 8003b50:	08003b7d 	.word	0x08003b7d
 8003b54:	08003b93 	.word	0x08003b93
 8003b58:	08003b83 	.word	0x08003b83
 8003b5c:	08003b93 	.word	0x08003b93
 8003b60:	08003b93 	.word	0x08003b93
 8003b64:	08003b93 	.word	0x08003b93
 8003b68:	08003b8b 	.word	0x08003b8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b6c:	f7ff fb40 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003b70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b72:	e014      	b.n	8003b9e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b74:	f7ff fb52 	bl	800321c <HAL_RCC_GetPCLK2Freq>
 8003b78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b7a:	e010      	b.n	8003b9e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b7c:	4b5a      	ldr	r3, [pc, #360]	@ (8003ce8 <UART_SetConfig+0x594>)
 8003b7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003b80:	e00d      	b.n	8003b9e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b82:	f7ff fac7 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 8003b86:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b88:	e009      	b.n	8003b9e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003b90:	e005      	b.n	8003b9e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003b92:	2300      	movs	r3, #0
 8003b94:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003b9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 8089 	beq.w	8003cb8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003baa:	4a4e      	ldr	r2, [pc, #312]	@ (8003ce4 <UART_SetConfig+0x590>)
 8003bac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8003bb8:	005a      	lsls	r2, r3, #1
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	085b      	lsrs	r3, r3, #1
 8003bc0:	441a      	add	r2, r3
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bcc:	6a3b      	ldr	r3, [r7, #32]
 8003bce:	2b0f      	cmp	r3, #15
 8003bd0:	d916      	bls.n	8003c00 <UART_SetConfig+0x4ac>
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bd8:	d212      	bcs.n	8003c00 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	f023 030f 	bic.w	r3, r3, #15
 8003be2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003be4:	6a3b      	ldr	r3, [r7, #32]
 8003be6:	085b      	lsrs	r3, r3, #1
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	f003 0307 	and.w	r3, r3, #7
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	8bfb      	ldrh	r3, [r7, #30]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	8bfa      	ldrh	r2, [r7, #30]
 8003bfc:	60da      	str	r2, [r3, #12]
 8003bfe:	e05b      	b.n	8003cb8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003c06:	e057      	b.n	8003cb8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c08:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003c0c:	2b08      	cmp	r3, #8
 8003c0e:	d828      	bhi.n	8003c62 <UART_SetConfig+0x50e>
 8003c10:	a201      	add	r2, pc, #4	@ (adr r2, 8003c18 <UART_SetConfig+0x4c4>)
 8003c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c16:	bf00      	nop
 8003c18:	08003c3d 	.word	0x08003c3d
 8003c1c:	08003c45 	.word	0x08003c45
 8003c20:	08003c4d 	.word	0x08003c4d
 8003c24:	08003c63 	.word	0x08003c63
 8003c28:	08003c53 	.word	0x08003c53
 8003c2c:	08003c63 	.word	0x08003c63
 8003c30:	08003c63 	.word	0x08003c63
 8003c34:	08003c63 	.word	0x08003c63
 8003c38:	08003c5b 	.word	0x08003c5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c3c:	f7ff fad8 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003c40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c42:	e014      	b.n	8003c6e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c44:	f7ff faea 	bl	800321c <HAL_RCC_GetPCLK2Freq>
 8003c48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c4a:	e010      	b.n	8003c6e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c4c:	4b26      	ldr	r3, [pc, #152]	@ (8003ce8 <UART_SetConfig+0x594>)
 8003c4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c50:	e00d      	b.n	8003c6e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c52:	f7ff fa5f 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 8003c56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c58:	e009      	b.n	8003c6e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c60:	e005      	b.n	8003c6e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003c62:	2300      	movs	r3, #0
 8003c64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003c6c:	bf00      	nop
    }

    if (pclk != 0U)
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d021      	beq.n	8003cb8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c78:	4a1a      	ldr	r2, [pc, #104]	@ (8003ce4 <UART_SetConfig+0x590>)
 8003c7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c82:	fbb3 f2f2 	udiv	r2, r3, r2
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	085b      	lsrs	r3, r3, #1
 8003c8c:	441a      	add	r2, r3
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c96:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c98:	6a3b      	ldr	r3, [r7, #32]
 8003c9a:	2b0f      	cmp	r3, #15
 8003c9c:	d909      	bls.n	8003cb2 <UART_SetConfig+0x55e>
 8003c9e:	6a3b      	ldr	r3, [r7, #32]
 8003ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ca4:	d205      	bcs.n	8003cb2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60da      	str	r2, [r3, #12]
 8003cb0:	e002      	b.n	8003cb8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003cd4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3730      	adds	r7, #48	@ 0x30
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ce2:	bf00      	nop
 8003ce4:	08008a40 	.word	0x08008a40
 8003ce8:	00f42400 	.word	0x00f42400

08003cec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf8:	f003 0308 	and.w	r3, r3, #8
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00a      	beq.n	8003d16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00a      	beq.n	8003d38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	430a      	orrs	r2, r1
 8003d36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00a      	beq.n	8003d5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5e:	f003 0304 	and.w	r3, r3, #4
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d80:	f003 0310 	and.w	r3, r3, #16
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da2:	f003 0320 	and.w	r3, r3, #32
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00a      	beq.n	8003dc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d01a      	beq.n	8003e02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	430a      	orrs	r2, r1
 8003de0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dea:	d10a      	bne.n	8003e02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00a      	beq.n	8003e24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	430a      	orrs	r2, r1
 8003e22:	605a      	str	r2, [r3, #4]
  }
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b098      	sub	sp, #96	@ 0x60
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e40:	f7fd fd5c 	bl	80018fc <HAL_GetTick>
 8003e44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0308 	and.w	r3, r3, #8
 8003e50:	2b08      	cmp	r3, #8
 8003e52:	d12f      	bne.n	8003eb4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 f88e 	bl	8003f84 <UART_WaitOnFlagUntilTimeout>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d022      	beq.n	8003eb4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e76:	e853 3f00 	ldrex	r3, [r3]
 8003e7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e82:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e8e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e94:	e841 2300 	strex	r3, r2, [r1]
 8003e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e6      	bne.n	8003e6e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e063      	b.n	8003f7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0304 	and.w	r3, r3, #4
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d149      	bne.n	8003f56 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ec2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f000 f857 	bl	8003f84 <UART_WaitOnFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d03c      	beq.n	8003f56 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee4:	e853 3f00 	ldrex	r3, [r3]
 8003ee8:	623b      	str	r3, [r7, #32]
   return(result);
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003efa:	633b      	str	r3, [r7, #48]	@ 0x30
 8003efc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f02:	e841 2300 	strex	r3, r2, [r1]
 8003f06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1e6      	bne.n	8003edc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	3308      	adds	r3, #8
 8003f14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	e853 3f00 	ldrex	r3, [r3]
 8003f1c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f023 0301 	bic.w	r3, r3, #1
 8003f24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	3308      	adds	r3, #8
 8003f2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f2e:	61fa      	str	r2, [r7, #28]
 8003f30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f32:	69b9      	ldr	r1, [r7, #24]
 8003f34:	69fa      	ldr	r2, [r7, #28]
 8003f36:	e841 2300 	strex	r3, r2, [r1]
 8003f3a:	617b      	str	r3, [r7, #20]
   return(result);
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1e5      	bne.n	8003f0e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2220      	movs	r2, #32
 8003f46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e012      	b.n	8003f7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2220      	movs	r2, #32
 8003f5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2220      	movs	r2, #32
 8003f62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3758      	adds	r7, #88	@ 0x58
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	603b      	str	r3, [r7, #0]
 8003f90:	4613      	mov	r3, r2
 8003f92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f94:	e04f      	b.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9c:	d04b      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f9e:	f7fd fcad 	bl	80018fc <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d302      	bcc.n	8003fb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e04e      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0304 	and.w	r3, r3, #4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d037      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2b80      	cmp	r3, #128	@ 0x80
 8003fca:	d034      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2b40      	cmp	r3, #64	@ 0x40
 8003fd0:	d031      	beq.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	69db      	ldr	r3, [r3, #28]
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d110      	bne.n	8004002 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2208      	movs	r2, #8
 8003fe6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 f838 	bl	800405e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2208      	movs	r2, #8
 8003ff2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e029      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800400c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004010:	d111      	bne.n	8004036 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800401a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f000 f81e 	bl	800405e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2220      	movs	r2, #32
 8004026:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e00f      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	69da      	ldr	r2, [r3, #28]
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	4013      	ands	r3, r2
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	429a      	cmp	r2, r3
 8004044:	bf0c      	ite	eq
 8004046:	2301      	moveq	r3, #1
 8004048:	2300      	movne	r3, #0
 800404a:	b2db      	uxtb	r3, r3
 800404c:	461a      	mov	r2, r3
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	429a      	cmp	r2, r3
 8004052:	d0a0      	beq.n	8003f96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}

0800405e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800405e:	b480      	push	{r7}
 8004060:	b095      	sub	sp, #84	@ 0x54
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800406e:	e853 3f00 	ldrex	r3, [r3]
 8004072:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004076:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800407a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	461a      	mov	r2, r3
 8004082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004084:	643b      	str	r3, [r7, #64]	@ 0x40
 8004086:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004088:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800408a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800408c:	e841 2300 	strex	r3, r2, [r1]
 8004090:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1e6      	bne.n	8004066 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	3308      	adds	r3, #8
 800409e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	e853 3f00 	ldrex	r3, [r3]
 80040a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040ae:	f023 0301 	bic.w	r3, r3, #1
 80040b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	3308      	adds	r3, #8
 80040ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040c4:	e841 2300 	strex	r3, r2, [r1]
 80040c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1e3      	bne.n	8004098 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d118      	bne.n	800410a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	e853 3f00 	ldrex	r3, [r3]
 80040e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	f023 0310 	bic.w	r3, r3, #16
 80040ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	461a      	mov	r2, r3
 80040f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040f6:	61bb      	str	r3, [r7, #24]
 80040f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fa:	6979      	ldr	r1, [r7, #20]
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	e841 2300 	strex	r3, r2, [r1]
 8004102:	613b      	str	r3, [r7, #16]
   return(result);
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d1e6      	bne.n	80040d8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2220      	movs	r2, #32
 800410e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800411e:	bf00      	nop
 8004120:	3754      	adds	r7, #84	@ 0x54
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr

0800412a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800412a:	b480      	push	{r7}
 800412c:	b085      	sub	sp, #20
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004138:	2b01      	cmp	r3, #1
 800413a:	d101      	bne.n	8004140 <HAL_UARTEx_DisableFifoMode+0x16>
 800413c:	2302      	movs	r3, #2
 800413e:	e027      	b.n	8004190 <HAL_UARTEx_DisableFifoMode+0x66>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2224      	movs	r2, #36	@ 0x24
 800414c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 0201 	bic.w	r2, r2, #1
 8004166:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800416e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2220      	movs	r2, #32
 8004182:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	4618      	mov	r0, r3
 8004192:	3714      	adds	r7, #20
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d101      	bne.n	80041b4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80041b0:	2302      	movs	r3, #2
 80041b2:	e02d      	b.n	8004210 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2224      	movs	r2, #36	@ 0x24
 80041c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f022 0201 	bic.w	r2, r2, #1
 80041da:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 f84f 	bl	8004294 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2220      	movs	r2, #32
 8004202:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004228:	2b01      	cmp	r3, #1
 800422a:	d101      	bne.n	8004230 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800422c:	2302      	movs	r3, #2
 800422e:	e02d      	b.n	800428c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2224      	movs	r2, #36	@ 0x24
 800423c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0201 	bic.w	r2, r2, #1
 8004256:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f000 f811 	bl	8004294 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2220      	movs	r2, #32
 800427e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3710      	adds	r7, #16
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d108      	bne.n	80042b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80042b4:	e031      	b.n	800431a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80042b6:	2308      	movs	r3, #8
 80042b8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80042ba:	2308      	movs	r3, #8
 80042bc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	0e5b      	lsrs	r3, r3, #25
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	f003 0307 	and.w	r3, r3, #7
 80042cc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	0f5b      	lsrs	r3, r3, #29
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80042de:	7bbb      	ldrb	r3, [r7, #14]
 80042e0:	7b3a      	ldrb	r2, [r7, #12]
 80042e2:	4911      	ldr	r1, [pc, #68]	@ (8004328 <UARTEx_SetNbDataToProcess+0x94>)
 80042e4:	5c8a      	ldrb	r2, [r1, r2]
 80042e6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80042ea:	7b3a      	ldrb	r2, [r7, #12]
 80042ec:	490f      	ldr	r1, [pc, #60]	@ (800432c <UARTEx_SetNbDataToProcess+0x98>)
 80042ee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80042f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80042fc:	7bfb      	ldrb	r3, [r7, #15]
 80042fe:	7b7a      	ldrb	r2, [r7, #13]
 8004300:	4909      	ldr	r1, [pc, #36]	@ (8004328 <UARTEx_SetNbDataToProcess+0x94>)
 8004302:	5c8a      	ldrb	r2, [r1, r2]
 8004304:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004308:	7b7a      	ldrb	r2, [r7, #13]
 800430a:	4908      	ldr	r1, [pc, #32]	@ (800432c <UARTEx_SetNbDataToProcess+0x98>)
 800430c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800430e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004312:	b29a      	uxth	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800431a:	bf00      	nop
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	08008a58 	.word	0x08008a58
 800432c:	08008a60 	.word	0x08008a60

08004330 <__cvt>:
 8004330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004334:	ec57 6b10 	vmov	r6, r7, d0
 8004338:	2f00      	cmp	r7, #0
 800433a:	460c      	mov	r4, r1
 800433c:	4619      	mov	r1, r3
 800433e:	463b      	mov	r3, r7
 8004340:	bfbb      	ittet	lt
 8004342:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004346:	461f      	movlt	r7, r3
 8004348:	2300      	movge	r3, #0
 800434a:	232d      	movlt	r3, #45	@ 0x2d
 800434c:	700b      	strb	r3, [r1, #0]
 800434e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004350:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004354:	4691      	mov	r9, r2
 8004356:	f023 0820 	bic.w	r8, r3, #32
 800435a:	bfbc      	itt	lt
 800435c:	4632      	movlt	r2, r6
 800435e:	4616      	movlt	r6, r2
 8004360:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004364:	d005      	beq.n	8004372 <__cvt+0x42>
 8004366:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800436a:	d100      	bne.n	800436e <__cvt+0x3e>
 800436c:	3401      	adds	r4, #1
 800436e:	2102      	movs	r1, #2
 8004370:	e000      	b.n	8004374 <__cvt+0x44>
 8004372:	2103      	movs	r1, #3
 8004374:	ab03      	add	r3, sp, #12
 8004376:	9301      	str	r3, [sp, #4]
 8004378:	ab02      	add	r3, sp, #8
 800437a:	9300      	str	r3, [sp, #0]
 800437c:	ec47 6b10 	vmov	d0, r6, r7
 8004380:	4653      	mov	r3, sl
 8004382:	4622      	mov	r2, r4
 8004384:	f001 f874 	bl	8005470 <_dtoa_r>
 8004388:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800438c:	4605      	mov	r5, r0
 800438e:	d119      	bne.n	80043c4 <__cvt+0x94>
 8004390:	f019 0f01 	tst.w	r9, #1
 8004394:	d00e      	beq.n	80043b4 <__cvt+0x84>
 8004396:	eb00 0904 	add.w	r9, r0, r4
 800439a:	2200      	movs	r2, #0
 800439c:	2300      	movs	r3, #0
 800439e:	4630      	mov	r0, r6
 80043a0:	4639      	mov	r1, r7
 80043a2:	f7fc fbb9 	bl	8000b18 <__aeabi_dcmpeq>
 80043a6:	b108      	cbz	r0, 80043ac <__cvt+0x7c>
 80043a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80043ac:	2230      	movs	r2, #48	@ 0x30
 80043ae:	9b03      	ldr	r3, [sp, #12]
 80043b0:	454b      	cmp	r3, r9
 80043b2:	d31e      	bcc.n	80043f2 <__cvt+0xc2>
 80043b4:	9b03      	ldr	r3, [sp, #12]
 80043b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80043b8:	1b5b      	subs	r3, r3, r5
 80043ba:	4628      	mov	r0, r5
 80043bc:	6013      	str	r3, [r2, #0]
 80043be:	b004      	add	sp, #16
 80043c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80043c8:	eb00 0904 	add.w	r9, r0, r4
 80043cc:	d1e5      	bne.n	800439a <__cvt+0x6a>
 80043ce:	7803      	ldrb	r3, [r0, #0]
 80043d0:	2b30      	cmp	r3, #48	@ 0x30
 80043d2:	d10a      	bne.n	80043ea <__cvt+0xba>
 80043d4:	2200      	movs	r2, #0
 80043d6:	2300      	movs	r3, #0
 80043d8:	4630      	mov	r0, r6
 80043da:	4639      	mov	r1, r7
 80043dc:	f7fc fb9c 	bl	8000b18 <__aeabi_dcmpeq>
 80043e0:	b918      	cbnz	r0, 80043ea <__cvt+0xba>
 80043e2:	f1c4 0401 	rsb	r4, r4, #1
 80043e6:	f8ca 4000 	str.w	r4, [sl]
 80043ea:	f8da 3000 	ldr.w	r3, [sl]
 80043ee:	4499      	add	r9, r3
 80043f0:	e7d3      	b.n	800439a <__cvt+0x6a>
 80043f2:	1c59      	adds	r1, r3, #1
 80043f4:	9103      	str	r1, [sp, #12]
 80043f6:	701a      	strb	r2, [r3, #0]
 80043f8:	e7d9      	b.n	80043ae <__cvt+0x7e>

080043fa <__exponent>:
 80043fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043fc:	2900      	cmp	r1, #0
 80043fe:	bfba      	itte	lt
 8004400:	4249      	neglt	r1, r1
 8004402:	232d      	movlt	r3, #45	@ 0x2d
 8004404:	232b      	movge	r3, #43	@ 0x2b
 8004406:	2909      	cmp	r1, #9
 8004408:	7002      	strb	r2, [r0, #0]
 800440a:	7043      	strb	r3, [r0, #1]
 800440c:	dd29      	ble.n	8004462 <__exponent+0x68>
 800440e:	f10d 0307 	add.w	r3, sp, #7
 8004412:	461d      	mov	r5, r3
 8004414:	270a      	movs	r7, #10
 8004416:	461a      	mov	r2, r3
 8004418:	fbb1 f6f7 	udiv	r6, r1, r7
 800441c:	fb07 1416 	mls	r4, r7, r6, r1
 8004420:	3430      	adds	r4, #48	@ 0x30
 8004422:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004426:	460c      	mov	r4, r1
 8004428:	2c63      	cmp	r4, #99	@ 0x63
 800442a:	f103 33ff 	add.w	r3, r3, #4294967295
 800442e:	4631      	mov	r1, r6
 8004430:	dcf1      	bgt.n	8004416 <__exponent+0x1c>
 8004432:	3130      	adds	r1, #48	@ 0x30
 8004434:	1e94      	subs	r4, r2, #2
 8004436:	f803 1c01 	strb.w	r1, [r3, #-1]
 800443a:	1c41      	adds	r1, r0, #1
 800443c:	4623      	mov	r3, r4
 800443e:	42ab      	cmp	r3, r5
 8004440:	d30a      	bcc.n	8004458 <__exponent+0x5e>
 8004442:	f10d 0309 	add.w	r3, sp, #9
 8004446:	1a9b      	subs	r3, r3, r2
 8004448:	42ac      	cmp	r4, r5
 800444a:	bf88      	it	hi
 800444c:	2300      	movhi	r3, #0
 800444e:	3302      	adds	r3, #2
 8004450:	4403      	add	r3, r0
 8004452:	1a18      	subs	r0, r3, r0
 8004454:	b003      	add	sp, #12
 8004456:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004458:	f813 6b01 	ldrb.w	r6, [r3], #1
 800445c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004460:	e7ed      	b.n	800443e <__exponent+0x44>
 8004462:	2330      	movs	r3, #48	@ 0x30
 8004464:	3130      	adds	r1, #48	@ 0x30
 8004466:	7083      	strb	r3, [r0, #2]
 8004468:	70c1      	strb	r1, [r0, #3]
 800446a:	1d03      	adds	r3, r0, #4
 800446c:	e7f1      	b.n	8004452 <__exponent+0x58>
	...

08004470 <_printf_float>:
 8004470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004474:	b08d      	sub	sp, #52	@ 0x34
 8004476:	460c      	mov	r4, r1
 8004478:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800447c:	4616      	mov	r6, r2
 800447e:	461f      	mov	r7, r3
 8004480:	4605      	mov	r5, r0
 8004482:	f000 feef 	bl	8005264 <_localeconv_r>
 8004486:	6803      	ldr	r3, [r0, #0]
 8004488:	9304      	str	r3, [sp, #16]
 800448a:	4618      	mov	r0, r3
 800448c:	f7fb ff18 	bl	80002c0 <strlen>
 8004490:	2300      	movs	r3, #0
 8004492:	930a      	str	r3, [sp, #40]	@ 0x28
 8004494:	f8d8 3000 	ldr.w	r3, [r8]
 8004498:	9005      	str	r0, [sp, #20]
 800449a:	3307      	adds	r3, #7
 800449c:	f023 0307 	bic.w	r3, r3, #7
 80044a0:	f103 0208 	add.w	r2, r3, #8
 80044a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80044a8:	f8d4 b000 	ldr.w	fp, [r4]
 80044ac:	f8c8 2000 	str.w	r2, [r8]
 80044b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80044b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80044b8:	9307      	str	r3, [sp, #28]
 80044ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80044be:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80044c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044c6:	4b9c      	ldr	r3, [pc, #624]	@ (8004738 <_printf_float+0x2c8>)
 80044c8:	f04f 32ff 	mov.w	r2, #4294967295
 80044cc:	f7fc fb56 	bl	8000b7c <__aeabi_dcmpun>
 80044d0:	bb70      	cbnz	r0, 8004530 <_printf_float+0xc0>
 80044d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044d6:	4b98      	ldr	r3, [pc, #608]	@ (8004738 <_printf_float+0x2c8>)
 80044d8:	f04f 32ff 	mov.w	r2, #4294967295
 80044dc:	f7fc fb30 	bl	8000b40 <__aeabi_dcmple>
 80044e0:	bb30      	cbnz	r0, 8004530 <_printf_float+0xc0>
 80044e2:	2200      	movs	r2, #0
 80044e4:	2300      	movs	r3, #0
 80044e6:	4640      	mov	r0, r8
 80044e8:	4649      	mov	r1, r9
 80044ea:	f7fc fb1f 	bl	8000b2c <__aeabi_dcmplt>
 80044ee:	b110      	cbz	r0, 80044f6 <_printf_float+0x86>
 80044f0:	232d      	movs	r3, #45	@ 0x2d
 80044f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044f6:	4a91      	ldr	r2, [pc, #580]	@ (800473c <_printf_float+0x2cc>)
 80044f8:	4b91      	ldr	r3, [pc, #580]	@ (8004740 <_printf_float+0x2d0>)
 80044fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80044fe:	bf94      	ite	ls
 8004500:	4690      	movls	r8, r2
 8004502:	4698      	movhi	r8, r3
 8004504:	2303      	movs	r3, #3
 8004506:	6123      	str	r3, [r4, #16]
 8004508:	f02b 0304 	bic.w	r3, fp, #4
 800450c:	6023      	str	r3, [r4, #0]
 800450e:	f04f 0900 	mov.w	r9, #0
 8004512:	9700      	str	r7, [sp, #0]
 8004514:	4633      	mov	r3, r6
 8004516:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004518:	4621      	mov	r1, r4
 800451a:	4628      	mov	r0, r5
 800451c:	f000 f9d2 	bl	80048c4 <_printf_common>
 8004520:	3001      	adds	r0, #1
 8004522:	f040 808d 	bne.w	8004640 <_printf_float+0x1d0>
 8004526:	f04f 30ff 	mov.w	r0, #4294967295
 800452a:	b00d      	add	sp, #52	@ 0x34
 800452c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004530:	4642      	mov	r2, r8
 8004532:	464b      	mov	r3, r9
 8004534:	4640      	mov	r0, r8
 8004536:	4649      	mov	r1, r9
 8004538:	f7fc fb20 	bl	8000b7c <__aeabi_dcmpun>
 800453c:	b140      	cbz	r0, 8004550 <_printf_float+0xe0>
 800453e:	464b      	mov	r3, r9
 8004540:	2b00      	cmp	r3, #0
 8004542:	bfbc      	itt	lt
 8004544:	232d      	movlt	r3, #45	@ 0x2d
 8004546:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800454a:	4a7e      	ldr	r2, [pc, #504]	@ (8004744 <_printf_float+0x2d4>)
 800454c:	4b7e      	ldr	r3, [pc, #504]	@ (8004748 <_printf_float+0x2d8>)
 800454e:	e7d4      	b.n	80044fa <_printf_float+0x8a>
 8004550:	6863      	ldr	r3, [r4, #4]
 8004552:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004556:	9206      	str	r2, [sp, #24]
 8004558:	1c5a      	adds	r2, r3, #1
 800455a:	d13b      	bne.n	80045d4 <_printf_float+0x164>
 800455c:	2306      	movs	r3, #6
 800455e:	6063      	str	r3, [r4, #4]
 8004560:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004564:	2300      	movs	r3, #0
 8004566:	6022      	str	r2, [r4, #0]
 8004568:	9303      	str	r3, [sp, #12]
 800456a:	ab0a      	add	r3, sp, #40	@ 0x28
 800456c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004570:	ab09      	add	r3, sp, #36	@ 0x24
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	6861      	ldr	r1, [r4, #4]
 8004576:	ec49 8b10 	vmov	d0, r8, r9
 800457a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800457e:	4628      	mov	r0, r5
 8004580:	f7ff fed6 	bl	8004330 <__cvt>
 8004584:	9b06      	ldr	r3, [sp, #24]
 8004586:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004588:	2b47      	cmp	r3, #71	@ 0x47
 800458a:	4680      	mov	r8, r0
 800458c:	d129      	bne.n	80045e2 <_printf_float+0x172>
 800458e:	1cc8      	adds	r0, r1, #3
 8004590:	db02      	blt.n	8004598 <_printf_float+0x128>
 8004592:	6863      	ldr	r3, [r4, #4]
 8004594:	4299      	cmp	r1, r3
 8004596:	dd41      	ble.n	800461c <_printf_float+0x1ac>
 8004598:	f1aa 0a02 	sub.w	sl, sl, #2
 800459c:	fa5f fa8a 	uxtb.w	sl, sl
 80045a0:	3901      	subs	r1, #1
 80045a2:	4652      	mov	r2, sl
 80045a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80045a8:	9109      	str	r1, [sp, #36]	@ 0x24
 80045aa:	f7ff ff26 	bl	80043fa <__exponent>
 80045ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80045b0:	1813      	adds	r3, r2, r0
 80045b2:	2a01      	cmp	r2, #1
 80045b4:	4681      	mov	r9, r0
 80045b6:	6123      	str	r3, [r4, #16]
 80045b8:	dc02      	bgt.n	80045c0 <_printf_float+0x150>
 80045ba:	6822      	ldr	r2, [r4, #0]
 80045bc:	07d2      	lsls	r2, r2, #31
 80045be:	d501      	bpl.n	80045c4 <_printf_float+0x154>
 80045c0:	3301      	adds	r3, #1
 80045c2:	6123      	str	r3, [r4, #16]
 80045c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d0a2      	beq.n	8004512 <_printf_float+0xa2>
 80045cc:	232d      	movs	r3, #45	@ 0x2d
 80045ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045d2:	e79e      	b.n	8004512 <_printf_float+0xa2>
 80045d4:	9a06      	ldr	r2, [sp, #24]
 80045d6:	2a47      	cmp	r2, #71	@ 0x47
 80045d8:	d1c2      	bne.n	8004560 <_printf_float+0xf0>
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1c0      	bne.n	8004560 <_printf_float+0xf0>
 80045de:	2301      	movs	r3, #1
 80045e0:	e7bd      	b.n	800455e <_printf_float+0xee>
 80045e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80045e6:	d9db      	bls.n	80045a0 <_printf_float+0x130>
 80045e8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80045ec:	d118      	bne.n	8004620 <_printf_float+0x1b0>
 80045ee:	2900      	cmp	r1, #0
 80045f0:	6863      	ldr	r3, [r4, #4]
 80045f2:	dd0b      	ble.n	800460c <_printf_float+0x19c>
 80045f4:	6121      	str	r1, [r4, #16]
 80045f6:	b913      	cbnz	r3, 80045fe <_printf_float+0x18e>
 80045f8:	6822      	ldr	r2, [r4, #0]
 80045fa:	07d0      	lsls	r0, r2, #31
 80045fc:	d502      	bpl.n	8004604 <_printf_float+0x194>
 80045fe:	3301      	adds	r3, #1
 8004600:	440b      	add	r3, r1
 8004602:	6123      	str	r3, [r4, #16]
 8004604:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004606:	f04f 0900 	mov.w	r9, #0
 800460a:	e7db      	b.n	80045c4 <_printf_float+0x154>
 800460c:	b913      	cbnz	r3, 8004614 <_printf_float+0x1a4>
 800460e:	6822      	ldr	r2, [r4, #0]
 8004610:	07d2      	lsls	r2, r2, #31
 8004612:	d501      	bpl.n	8004618 <_printf_float+0x1a8>
 8004614:	3302      	adds	r3, #2
 8004616:	e7f4      	b.n	8004602 <_printf_float+0x192>
 8004618:	2301      	movs	r3, #1
 800461a:	e7f2      	b.n	8004602 <_printf_float+0x192>
 800461c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004620:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004622:	4299      	cmp	r1, r3
 8004624:	db05      	blt.n	8004632 <_printf_float+0x1c2>
 8004626:	6823      	ldr	r3, [r4, #0]
 8004628:	6121      	str	r1, [r4, #16]
 800462a:	07d8      	lsls	r0, r3, #31
 800462c:	d5ea      	bpl.n	8004604 <_printf_float+0x194>
 800462e:	1c4b      	adds	r3, r1, #1
 8004630:	e7e7      	b.n	8004602 <_printf_float+0x192>
 8004632:	2900      	cmp	r1, #0
 8004634:	bfd4      	ite	le
 8004636:	f1c1 0202 	rsble	r2, r1, #2
 800463a:	2201      	movgt	r2, #1
 800463c:	4413      	add	r3, r2
 800463e:	e7e0      	b.n	8004602 <_printf_float+0x192>
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	055a      	lsls	r2, r3, #21
 8004644:	d407      	bmi.n	8004656 <_printf_float+0x1e6>
 8004646:	6923      	ldr	r3, [r4, #16]
 8004648:	4642      	mov	r2, r8
 800464a:	4631      	mov	r1, r6
 800464c:	4628      	mov	r0, r5
 800464e:	47b8      	blx	r7
 8004650:	3001      	adds	r0, #1
 8004652:	d12b      	bne.n	80046ac <_printf_float+0x23c>
 8004654:	e767      	b.n	8004526 <_printf_float+0xb6>
 8004656:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800465a:	f240 80dd 	bls.w	8004818 <_printf_float+0x3a8>
 800465e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004662:	2200      	movs	r2, #0
 8004664:	2300      	movs	r3, #0
 8004666:	f7fc fa57 	bl	8000b18 <__aeabi_dcmpeq>
 800466a:	2800      	cmp	r0, #0
 800466c:	d033      	beq.n	80046d6 <_printf_float+0x266>
 800466e:	4a37      	ldr	r2, [pc, #220]	@ (800474c <_printf_float+0x2dc>)
 8004670:	2301      	movs	r3, #1
 8004672:	4631      	mov	r1, r6
 8004674:	4628      	mov	r0, r5
 8004676:	47b8      	blx	r7
 8004678:	3001      	adds	r0, #1
 800467a:	f43f af54 	beq.w	8004526 <_printf_float+0xb6>
 800467e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004682:	4543      	cmp	r3, r8
 8004684:	db02      	blt.n	800468c <_printf_float+0x21c>
 8004686:	6823      	ldr	r3, [r4, #0]
 8004688:	07d8      	lsls	r0, r3, #31
 800468a:	d50f      	bpl.n	80046ac <_printf_float+0x23c>
 800468c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004690:	4631      	mov	r1, r6
 8004692:	4628      	mov	r0, r5
 8004694:	47b8      	blx	r7
 8004696:	3001      	adds	r0, #1
 8004698:	f43f af45 	beq.w	8004526 <_printf_float+0xb6>
 800469c:	f04f 0900 	mov.w	r9, #0
 80046a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80046a4:	f104 0a1a 	add.w	sl, r4, #26
 80046a8:	45c8      	cmp	r8, r9
 80046aa:	dc09      	bgt.n	80046c0 <_printf_float+0x250>
 80046ac:	6823      	ldr	r3, [r4, #0]
 80046ae:	079b      	lsls	r3, r3, #30
 80046b0:	f100 8103 	bmi.w	80048ba <_printf_float+0x44a>
 80046b4:	68e0      	ldr	r0, [r4, #12]
 80046b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80046b8:	4298      	cmp	r0, r3
 80046ba:	bfb8      	it	lt
 80046bc:	4618      	movlt	r0, r3
 80046be:	e734      	b.n	800452a <_printf_float+0xba>
 80046c0:	2301      	movs	r3, #1
 80046c2:	4652      	mov	r2, sl
 80046c4:	4631      	mov	r1, r6
 80046c6:	4628      	mov	r0, r5
 80046c8:	47b8      	blx	r7
 80046ca:	3001      	adds	r0, #1
 80046cc:	f43f af2b 	beq.w	8004526 <_printf_float+0xb6>
 80046d0:	f109 0901 	add.w	r9, r9, #1
 80046d4:	e7e8      	b.n	80046a8 <_printf_float+0x238>
 80046d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046d8:	2b00      	cmp	r3, #0
 80046da:	dc39      	bgt.n	8004750 <_printf_float+0x2e0>
 80046dc:	4a1b      	ldr	r2, [pc, #108]	@ (800474c <_printf_float+0x2dc>)
 80046de:	2301      	movs	r3, #1
 80046e0:	4631      	mov	r1, r6
 80046e2:	4628      	mov	r0, r5
 80046e4:	47b8      	blx	r7
 80046e6:	3001      	adds	r0, #1
 80046e8:	f43f af1d 	beq.w	8004526 <_printf_float+0xb6>
 80046ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80046f0:	ea59 0303 	orrs.w	r3, r9, r3
 80046f4:	d102      	bne.n	80046fc <_printf_float+0x28c>
 80046f6:	6823      	ldr	r3, [r4, #0]
 80046f8:	07d9      	lsls	r1, r3, #31
 80046fa:	d5d7      	bpl.n	80046ac <_printf_float+0x23c>
 80046fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004700:	4631      	mov	r1, r6
 8004702:	4628      	mov	r0, r5
 8004704:	47b8      	blx	r7
 8004706:	3001      	adds	r0, #1
 8004708:	f43f af0d 	beq.w	8004526 <_printf_float+0xb6>
 800470c:	f04f 0a00 	mov.w	sl, #0
 8004710:	f104 0b1a 	add.w	fp, r4, #26
 8004714:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004716:	425b      	negs	r3, r3
 8004718:	4553      	cmp	r3, sl
 800471a:	dc01      	bgt.n	8004720 <_printf_float+0x2b0>
 800471c:	464b      	mov	r3, r9
 800471e:	e793      	b.n	8004648 <_printf_float+0x1d8>
 8004720:	2301      	movs	r3, #1
 8004722:	465a      	mov	r2, fp
 8004724:	4631      	mov	r1, r6
 8004726:	4628      	mov	r0, r5
 8004728:	47b8      	blx	r7
 800472a:	3001      	adds	r0, #1
 800472c:	f43f aefb 	beq.w	8004526 <_printf_float+0xb6>
 8004730:	f10a 0a01 	add.w	sl, sl, #1
 8004734:	e7ee      	b.n	8004714 <_printf_float+0x2a4>
 8004736:	bf00      	nop
 8004738:	7fefffff 	.word	0x7fefffff
 800473c:	08008a68 	.word	0x08008a68
 8004740:	08008a6c 	.word	0x08008a6c
 8004744:	08008a70 	.word	0x08008a70
 8004748:	08008a74 	.word	0x08008a74
 800474c:	08008a78 	.word	0x08008a78
 8004750:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004752:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004756:	4553      	cmp	r3, sl
 8004758:	bfa8      	it	ge
 800475a:	4653      	movge	r3, sl
 800475c:	2b00      	cmp	r3, #0
 800475e:	4699      	mov	r9, r3
 8004760:	dc36      	bgt.n	80047d0 <_printf_float+0x360>
 8004762:	f04f 0b00 	mov.w	fp, #0
 8004766:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800476a:	f104 021a 	add.w	r2, r4, #26
 800476e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004770:	9306      	str	r3, [sp, #24]
 8004772:	eba3 0309 	sub.w	r3, r3, r9
 8004776:	455b      	cmp	r3, fp
 8004778:	dc31      	bgt.n	80047de <_printf_float+0x36e>
 800477a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800477c:	459a      	cmp	sl, r3
 800477e:	dc3a      	bgt.n	80047f6 <_printf_float+0x386>
 8004780:	6823      	ldr	r3, [r4, #0]
 8004782:	07da      	lsls	r2, r3, #31
 8004784:	d437      	bmi.n	80047f6 <_printf_float+0x386>
 8004786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004788:	ebaa 0903 	sub.w	r9, sl, r3
 800478c:	9b06      	ldr	r3, [sp, #24]
 800478e:	ebaa 0303 	sub.w	r3, sl, r3
 8004792:	4599      	cmp	r9, r3
 8004794:	bfa8      	it	ge
 8004796:	4699      	movge	r9, r3
 8004798:	f1b9 0f00 	cmp.w	r9, #0
 800479c:	dc33      	bgt.n	8004806 <_printf_float+0x396>
 800479e:	f04f 0800 	mov.w	r8, #0
 80047a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047a6:	f104 0b1a 	add.w	fp, r4, #26
 80047aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047ac:	ebaa 0303 	sub.w	r3, sl, r3
 80047b0:	eba3 0309 	sub.w	r3, r3, r9
 80047b4:	4543      	cmp	r3, r8
 80047b6:	f77f af79 	ble.w	80046ac <_printf_float+0x23c>
 80047ba:	2301      	movs	r3, #1
 80047bc:	465a      	mov	r2, fp
 80047be:	4631      	mov	r1, r6
 80047c0:	4628      	mov	r0, r5
 80047c2:	47b8      	blx	r7
 80047c4:	3001      	adds	r0, #1
 80047c6:	f43f aeae 	beq.w	8004526 <_printf_float+0xb6>
 80047ca:	f108 0801 	add.w	r8, r8, #1
 80047ce:	e7ec      	b.n	80047aa <_printf_float+0x33a>
 80047d0:	4642      	mov	r2, r8
 80047d2:	4631      	mov	r1, r6
 80047d4:	4628      	mov	r0, r5
 80047d6:	47b8      	blx	r7
 80047d8:	3001      	adds	r0, #1
 80047da:	d1c2      	bne.n	8004762 <_printf_float+0x2f2>
 80047dc:	e6a3      	b.n	8004526 <_printf_float+0xb6>
 80047de:	2301      	movs	r3, #1
 80047e0:	4631      	mov	r1, r6
 80047e2:	4628      	mov	r0, r5
 80047e4:	9206      	str	r2, [sp, #24]
 80047e6:	47b8      	blx	r7
 80047e8:	3001      	adds	r0, #1
 80047ea:	f43f ae9c 	beq.w	8004526 <_printf_float+0xb6>
 80047ee:	9a06      	ldr	r2, [sp, #24]
 80047f0:	f10b 0b01 	add.w	fp, fp, #1
 80047f4:	e7bb      	b.n	800476e <_printf_float+0x2fe>
 80047f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047fa:	4631      	mov	r1, r6
 80047fc:	4628      	mov	r0, r5
 80047fe:	47b8      	blx	r7
 8004800:	3001      	adds	r0, #1
 8004802:	d1c0      	bne.n	8004786 <_printf_float+0x316>
 8004804:	e68f      	b.n	8004526 <_printf_float+0xb6>
 8004806:	9a06      	ldr	r2, [sp, #24]
 8004808:	464b      	mov	r3, r9
 800480a:	4442      	add	r2, r8
 800480c:	4631      	mov	r1, r6
 800480e:	4628      	mov	r0, r5
 8004810:	47b8      	blx	r7
 8004812:	3001      	adds	r0, #1
 8004814:	d1c3      	bne.n	800479e <_printf_float+0x32e>
 8004816:	e686      	b.n	8004526 <_printf_float+0xb6>
 8004818:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800481c:	f1ba 0f01 	cmp.w	sl, #1
 8004820:	dc01      	bgt.n	8004826 <_printf_float+0x3b6>
 8004822:	07db      	lsls	r3, r3, #31
 8004824:	d536      	bpl.n	8004894 <_printf_float+0x424>
 8004826:	2301      	movs	r3, #1
 8004828:	4642      	mov	r2, r8
 800482a:	4631      	mov	r1, r6
 800482c:	4628      	mov	r0, r5
 800482e:	47b8      	blx	r7
 8004830:	3001      	adds	r0, #1
 8004832:	f43f ae78 	beq.w	8004526 <_printf_float+0xb6>
 8004836:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800483a:	4631      	mov	r1, r6
 800483c:	4628      	mov	r0, r5
 800483e:	47b8      	blx	r7
 8004840:	3001      	adds	r0, #1
 8004842:	f43f ae70 	beq.w	8004526 <_printf_float+0xb6>
 8004846:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800484a:	2200      	movs	r2, #0
 800484c:	2300      	movs	r3, #0
 800484e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004852:	f7fc f961 	bl	8000b18 <__aeabi_dcmpeq>
 8004856:	b9c0      	cbnz	r0, 800488a <_printf_float+0x41a>
 8004858:	4653      	mov	r3, sl
 800485a:	f108 0201 	add.w	r2, r8, #1
 800485e:	4631      	mov	r1, r6
 8004860:	4628      	mov	r0, r5
 8004862:	47b8      	blx	r7
 8004864:	3001      	adds	r0, #1
 8004866:	d10c      	bne.n	8004882 <_printf_float+0x412>
 8004868:	e65d      	b.n	8004526 <_printf_float+0xb6>
 800486a:	2301      	movs	r3, #1
 800486c:	465a      	mov	r2, fp
 800486e:	4631      	mov	r1, r6
 8004870:	4628      	mov	r0, r5
 8004872:	47b8      	blx	r7
 8004874:	3001      	adds	r0, #1
 8004876:	f43f ae56 	beq.w	8004526 <_printf_float+0xb6>
 800487a:	f108 0801 	add.w	r8, r8, #1
 800487e:	45d0      	cmp	r8, sl
 8004880:	dbf3      	blt.n	800486a <_printf_float+0x3fa>
 8004882:	464b      	mov	r3, r9
 8004884:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004888:	e6df      	b.n	800464a <_printf_float+0x1da>
 800488a:	f04f 0800 	mov.w	r8, #0
 800488e:	f104 0b1a 	add.w	fp, r4, #26
 8004892:	e7f4      	b.n	800487e <_printf_float+0x40e>
 8004894:	2301      	movs	r3, #1
 8004896:	4642      	mov	r2, r8
 8004898:	e7e1      	b.n	800485e <_printf_float+0x3ee>
 800489a:	2301      	movs	r3, #1
 800489c:	464a      	mov	r2, r9
 800489e:	4631      	mov	r1, r6
 80048a0:	4628      	mov	r0, r5
 80048a2:	47b8      	blx	r7
 80048a4:	3001      	adds	r0, #1
 80048a6:	f43f ae3e 	beq.w	8004526 <_printf_float+0xb6>
 80048aa:	f108 0801 	add.w	r8, r8, #1
 80048ae:	68e3      	ldr	r3, [r4, #12]
 80048b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80048b2:	1a5b      	subs	r3, r3, r1
 80048b4:	4543      	cmp	r3, r8
 80048b6:	dcf0      	bgt.n	800489a <_printf_float+0x42a>
 80048b8:	e6fc      	b.n	80046b4 <_printf_float+0x244>
 80048ba:	f04f 0800 	mov.w	r8, #0
 80048be:	f104 0919 	add.w	r9, r4, #25
 80048c2:	e7f4      	b.n	80048ae <_printf_float+0x43e>

080048c4 <_printf_common>:
 80048c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048c8:	4616      	mov	r6, r2
 80048ca:	4698      	mov	r8, r3
 80048cc:	688a      	ldr	r2, [r1, #8]
 80048ce:	690b      	ldr	r3, [r1, #16]
 80048d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80048d4:	4293      	cmp	r3, r2
 80048d6:	bfb8      	it	lt
 80048d8:	4613      	movlt	r3, r2
 80048da:	6033      	str	r3, [r6, #0]
 80048dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80048e0:	4607      	mov	r7, r0
 80048e2:	460c      	mov	r4, r1
 80048e4:	b10a      	cbz	r2, 80048ea <_printf_common+0x26>
 80048e6:	3301      	adds	r3, #1
 80048e8:	6033      	str	r3, [r6, #0]
 80048ea:	6823      	ldr	r3, [r4, #0]
 80048ec:	0699      	lsls	r1, r3, #26
 80048ee:	bf42      	ittt	mi
 80048f0:	6833      	ldrmi	r3, [r6, #0]
 80048f2:	3302      	addmi	r3, #2
 80048f4:	6033      	strmi	r3, [r6, #0]
 80048f6:	6825      	ldr	r5, [r4, #0]
 80048f8:	f015 0506 	ands.w	r5, r5, #6
 80048fc:	d106      	bne.n	800490c <_printf_common+0x48>
 80048fe:	f104 0a19 	add.w	sl, r4, #25
 8004902:	68e3      	ldr	r3, [r4, #12]
 8004904:	6832      	ldr	r2, [r6, #0]
 8004906:	1a9b      	subs	r3, r3, r2
 8004908:	42ab      	cmp	r3, r5
 800490a:	dc26      	bgt.n	800495a <_printf_common+0x96>
 800490c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004910:	6822      	ldr	r2, [r4, #0]
 8004912:	3b00      	subs	r3, #0
 8004914:	bf18      	it	ne
 8004916:	2301      	movne	r3, #1
 8004918:	0692      	lsls	r2, r2, #26
 800491a:	d42b      	bmi.n	8004974 <_printf_common+0xb0>
 800491c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004920:	4641      	mov	r1, r8
 8004922:	4638      	mov	r0, r7
 8004924:	47c8      	blx	r9
 8004926:	3001      	adds	r0, #1
 8004928:	d01e      	beq.n	8004968 <_printf_common+0xa4>
 800492a:	6823      	ldr	r3, [r4, #0]
 800492c:	6922      	ldr	r2, [r4, #16]
 800492e:	f003 0306 	and.w	r3, r3, #6
 8004932:	2b04      	cmp	r3, #4
 8004934:	bf02      	ittt	eq
 8004936:	68e5      	ldreq	r5, [r4, #12]
 8004938:	6833      	ldreq	r3, [r6, #0]
 800493a:	1aed      	subeq	r5, r5, r3
 800493c:	68a3      	ldr	r3, [r4, #8]
 800493e:	bf0c      	ite	eq
 8004940:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004944:	2500      	movne	r5, #0
 8004946:	4293      	cmp	r3, r2
 8004948:	bfc4      	itt	gt
 800494a:	1a9b      	subgt	r3, r3, r2
 800494c:	18ed      	addgt	r5, r5, r3
 800494e:	2600      	movs	r6, #0
 8004950:	341a      	adds	r4, #26
 8004952:	42b5      	cmp	r5, r6
 8004954:	d11a      	bne.n	800498c <_printf_common+0xc8>
 8004956:	2000      	movs	r0, #0
 8004958:	e008      	b.n	800496c <_printf_common+0xa8>
 800495a:	2301      	movs	r3, #1
 800495c:	4652      	mov	r2, sl
 800495e:	4641      	mov	r1, r8
 8004960:	4638      	mov	r0, r7
 8004962:	47c8      	blx	r9
 8004964:	3001      	adds	r0, #1
 8004966:	d103      	bne.n	8004970 <_printf_common+0xac>
 8004968:	f04f 30ff 	mov.w	r0, #4294967295
 800496c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004970:	3501      	adds	r5, #1
 8004972:	e7c6      	b.n	8004902 <_printf_common+0x3e>
 8004974:	18e1      	adds	r1, r4, r3
 8004976:	1c5a      	adds	r2, r3, #1
 8004978:	2030      	movs	r0, #48	@ 0x30
 800497a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800497e:	4422      	add	r2, r4
 8004980:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004984:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004988:	3302      	adds	r3, #2
 800498a:	e7c7      	b.n	800491c <_printf_common+0x58>
 800498c:	2301      	movs	r3, #1
 800498e:	4622      	mov	r2, r4
 8004990:	4641      	mov	r1, r8
 8004992:	4638      	mov	r0, r7
 8004994:	47c8      	blx	r9
 8004996:	3001      	adds	r0, #1
 8004998:	d0e6      	beq.n	8004968 <_printf_common+0xa4>
 800499a:	3601      	adds	r6, #1
 800499c:	e7d9      	b.n	8004952 <_printf_common+0x8e>
	...

080049a0 <_printf_i>:
 80049a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049a4:	7e0f      	ldrb	r7, [r1, #24]
 80049a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80049a8:	2f78      	cmp	r7, #120	@ 0x78
 80049aa:	4691      	mov	r9, r2
 80049ac:	4680      	mov	r8, r0
 80049ae:	460c      	mov	r4, r1
 80049b0:	469a      	mov	sl, r3
 80049b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80049b6:	d807      	bhi.n	80049c8 <_printf_i+0x28>
 80049b8:	2f62      	cmp	r7, #98	@ 0x62
 80049ba:	d80a      	bhi.n	80049d2 <_printf_i+0x32>
 80049bc:	2f00      	cmp	r7, #0
 80049be:	f000 80d2 	beq.w	8004b66 <_printf_i+0x1c6>
 80049c2:	2f58      	cmp	r7, #88	@ 0x58
 80049c4:	f000 80b9 	beq.w	8004b3a <_printf_i+0x19a>
 80049c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80049d0:	e03a      	b.n	8004a48 <_printf_i+0xa8>
 80049d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80049d6:	2b15      	cmp	r3, #21
 80049d8:	d8f6      	bhi.n	80049c8 <_printf_i+0x28>
 80049da:	a101      	add	r1, pc, #4	@ (adr r1, 80049e0 <_printf_i+0x40>)
 80049dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049e0:	08004a39 	.word	0x08004a39
 80049e4:	08004a4d 	.word	0x08004a4d
 80049e8:	080049c9 	.word	0x080049c9
 80049ec:	080049c9 	.word	0x080049c9
 80049f0:	080049c9 	.word	0x080049c9
 80049f4:	080049c9 	.word	0x080049c9
 80049f8:	08004a4d 	.word	0x08004a4d
 80049fc:	080049c9 	.word	0x080049c9
 8004a00:	080049c9 	.word	0x080049c9
 8004a04:	080049c9 	.word	0x080049c9
 8004a08:	080049c9 	.word	0x080049c9
 8004a0c:	08004b4d 	.word	0x08004b4d
 8004a10:	08004a77 	.word	0x08004a77
 8004a14:	08004b07 	.word	0x08004b07
 8004a18:	080049c9 	.word	0x080049c9
 8004a1c:	080049c9 	.word	0x080049c9
 8004a20:	08004b6f 	.word	0x08004b6f
 8004a24:	080049c9 	.word	0x080049c9
 8004a28:	08004a77 	.word	0x08004a77
 8004a2c:	080049c9 	.word	0x080049c9
 8004a30:	080049c9 	.word	0x080049c9
 8004a34:	08004b0f 	.word	0x08004b0f
 8004a38:	6833      	ldr	r3, [r6, #0]
 8004a3a:	1d1a      	adds	r2, r3, #4
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	6032      	str	r2, [r6, #0]
 8004a40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e09d      	b.n	8004b88 <_printf_i+0x1e8>
 8004a4c:	6833      	ldr	r3, [r6, #0]
 8004a4e:	6820      	ldr	r0, [r4, #0]
 8004a50:	1d19      	adds	r1, r3, #4
 8004a52:	6031      	str	r1, [r6, #0]
 8004a54:	0606      	lsls	r6, r0, #24
 8004a56:	d501      	bpl.n	8004a5c <_printf_i+0xbc>
 8004a58:	681d      	ldr	r5, [r3, #0]
 8004a5a:	e003      	b.n	8004a64 <_printf_i+0xc4>
 8004a5c:	0645      	lsls	r5, r0, #25
 8004a5e:	d5fb      	bpl.n	8004a58 <_printf_i+0xb8>
 8004a60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004a64:	2d00      	cmp	r5, #0
 8004a66:	da03      	bge.n	8004a70 <_printf_i+0xd0>
 8004a68:	232d      	movs	r3, #45	@ 0x2d
 8004a6a:	426d      	negs	r5, r5
 8004a6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a70:	4859      	ldr	r0, [pc, #356]	@ (8004bd8 <_printf_i+0x238>)
 8004a72:	230a      	movs	r3, #10
 8004a74:	e011      	b.n	8004a9a <_printf_i+0xfa>
 8004a76:	6821      	ldr	r1, [r4, #0]
 8004a78:	6833      	ldr	r3, [r6, #0]
 8004a7a:	0608      	lsls	r0, r1, #24
 8004a7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004a80:	d402      	bmi.n	8004a88 <_printf_i+0xe8>
 8004a82:	0649      	lsls	r1, r1, #25
 8004a84:	bf48      	it	mi
 8004a86:	b2ad      	uxthmi	r5, r5
 8004a88:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a8a:	4853      	ldr	r0, [pc, #332]	@ (8004bd8 <_printf_i+0x238>)
 8004a8c:	6033      	str	r3, [r6, #0]
 8004a8e:	bf14      	ite	ne
 8004a90:	230a      	movne	r3, #10
 8004a92:	2308      	moveq	r3, #8
 8004a94:	2100      	movs	r1, #0
 8004a96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a9a:	6866      	ldr	r6, [r4, #4]
 8004a9c:	60a6      	str	r6, [r4, #8]
 8004a9e:	2e00      	cmp	r6, #0
 8004aa0:	bfa2      	ittt	ge
 8004aa2:	6821      	ldrge	r1, [r4, #0]
 8004aa4:	f021 0104 	bicge.w	r1, r1, #4
 8004aa8:	6021      	strge	r1, [r4, #0]
 8004aaa:	b90d      	cbnz	r5, 8004ab0 <_printf_i+0x110>
 8004aac:	2e00      	cmp	r6, #0
 8004aae:	d04b      	beq.n	8004b48 <_printf_i+0x1a8>
 8004ab0:	4616      	mov	r6, r2
 8004ab2:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ab6:	fb03 5711 	mls	r7, r3, r1, r5
 8004aba:	5dc7      	ldrb	r7, [r0, r7]
 8004abc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ac0:	462f      	mov	r7, r5
 8004ac2:	42bb      	cmp	r3, r7
 8004ac4:	460d      	mov	r5, r1
 8004ac6:	d9f4      	bls.n	8004ab2 <_printf_i+0x112>
 8004ac8:	2b08      	cmp	r3, #8
 8004aca:	d10b      	bne.n	8004ae4 <_printf_i+0x144>
 8004acc:	6823      	ldr	r3, [r4, #0]
 8004ace:	07df      	lsls	r7, r3, #31
 8004ad0:	d508      	bpl.n	8004ae4 <_printf_i+0x144>
 8004ad2:	6923      	ldr	r3, [r4, #16]
 8004ad4:	6861      	ldr	r1, [r4, #4]
 8004ad6:	4299      	cmp	r1, r3
 8004ad8:	bfde      	ittt	le
 8004ada:	2330      	movle	r3, #48	@ 0x30
 8004adc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004ae0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ae4:	1b92      	subs	r2, r2, r6
 8004ae6:	6122      	str	r2, [r4, #16]
 8004ae8:	f8cd a000 	str.w	sl, [sp]
 8004aec:	464b      	mov	r3, r9
 8004aee:	aa03      	add	r2, sp, #12
 8004af0:	4621      	mov	r1, r4
 8004af2:	4640      	mov	r0, r8
 8004af4:	f7ff fee6 	bl	80048c4 <_printf_common>
 8004af8:	3001      	adds	r0, #1
 8004afa:	d14a      	bne.n	8004b92 <_printf_i+0x1f2>
 8004afc:	f04f 30ff 	mov.w	r0, #4294967295
 8004b00:	b004      	add	sp, #16
 8004b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	f043 0320 	orr.w	r3, r3, #32
 8004b0c:	6023      	str	r3, [r4, #0]
 8004b0e:	4833      	ldr	r0, [pc, #204]	@ (8004bdc <_printf_i+0x23c>)
 8004b10:	2778      	movs	r7, #120	@ 0x78
 8004b12:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b16:	6823      	ldr	r3, [r4, #0]
 8004b18:	6831      	ldr	r1, [r6, #0]
 8004b1a:	061f      	lsls	r7, r3, #24
 8004b1c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b20:	d402      	bmi.n	8004b28 <_printf_i+0x188>
 8004b22:	065f      	lsls	r7, r3, #25
 8004b24:	bf48      	it	mi
 8004b26:	b2ad      	uxthmi	r5, r5
 8004b28:	6031      	str	r1, [r6, #0]
 8004b2a:	07d9      	lsls	r1, r3, #31
 8004b2c:	bf44      	itt	mi
 8004b2e:	f043 0320 	orrmi.w	r3, r3, #32
 8004b32:	6023      	strmi	r3, [r4, #0]
 8004b34:	b11d      	cbz	r5, 8004b3e <_printf_i+0x19e>
 8004b36:	2310      	movs	r3, #16
 8004b38:	e7ac      	b.n	8004a94 <_printf_i+0xf4>
 8004b3a:	4827      	ldr	r0, [pc, #156]	@ (8004bd8 <_printf_i+0x238>)
 8004b3c:	e7e9      	b.n	8004b12 <_printf_i+0x172>
 8004b3e:	6823      	ldr	r3, [r4, #0]
 8004b40:	f023 0320 	bic.w	r3, r3, #32
 8004b44:	6023      	str	r3, [r4, #0]
 8004b46:	e7f6      	b.n	8004b36 <_printf_i+0x196>
 8004b48:	4616      	mov	r6, r2
 8004b4a:	e7bd      	b.n	8004ac8 <_printf_i+0x128>
 8004b4c:	6833      	ldr	r3, [r6, #0]
 8004b4e:	6825      	ldr	r5, [r4, #0]
 8004b50:	6961      	ldr	r1, [r4, #20]
 8004b52:	1d18      	adds	r0, r3, #4
 8004b54:	6030      	str	r0, [r6, #0]
 8004b56:	062e      	lsls	r6, r5, #24
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	d501      	bpl.n	8004b60 <_printf_i+0x1c0>
 8004b5c:	6019      	str	r1, [r3, #0]
 8004b5e:	e002      	b.n	8004b66 <_printf_i+0x1c6>
 8004b60:	0668      	lsls	r0, r5, #25
 8004b62:	d5fb      	bpl.n	8004b5c <_printf_i+0x1bc>
 8004b64:	8019      	strh	r1, [r3, #0]
 8004b66:	2300      	movs	r3, #0
 8004b68:	6123      	str	r3, [r4, #16]
 8004b6a:	4616      	mov	r6, r2
 8004b6c:	e7bc      	b.n	8004ae8 <_printf_i+0x148>
 8004b6e:	6833      	ldr	r3, [r6, #0]
 8004b70:	1d1a      	adds	r2, r3, #4
 8004b72:	6032      	str	r2, [r6, #0]
 8004b74:	681e      	ldr	r6, [r3, #0]
 8004b76:	6862      	ldr	r2, [r4, #4]
 8004b78:	2100      	movs	r1, #0
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	f7fb fb50 	bl	8000220 <memchr>
 8004b80:	b108      	cbz	r0, 8004b86 <_printf_i+0x1e6>
 8004b82:	1b80      	subs	r0, r0, r6
 8004b84:	6060      	str	r0, [r4, #4]
 8004b86:	6863      	ldr	r3, [r4, #4]
 8004b88:	6123      	str	r3, [r4, #16]
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b90:	e7aa      	b.n	8004ae8 <_printf_i+0x148>
 8004b92:	6923      	ldr	r3, [r4, #16]
 8004b94:	4632      	mov	r2, r6
 8004b96:	4649      	mov	r1, r9
 8004b98:	4640      	mov	r0, r8
 8004b9a:	47d0      	blx	sl
 8004b9c:	3001      	adds	r0, #1
 8004b9e:	d0ad      	beq.n	8004afc <_printf_i+0x15c>
 8004ba0:	6823      	ldr	r3, [r4, #0]
 8004ba2:	079b      	lsls	r3, r3, #30
 8004ba4:	d413      	bmi.n	8004bce <_printf_i+0x22e>
 8004ba6:	68e0      	ldr	r0, [r4, #12]
 8004ba8:	9b03      	ldr	r3, [sp, #12]
 8004baa:	4298      	cmp	r0, r3
 8004bac:	bfb8      	it	lt
 8004bae:	4618      	movlt	r0, r3
 8004bb0:	e7a6      	b.n	8004b00 <_printf_i+0x160>
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	4632      	mov	r2, r6
 8004bb6:	4649      	mov	r1, r9
 8004bb8:	4640      	mov	r0, r8
 8004bba:	47d0      	blx	sl
 8004bbc:	3001      	adds	r0, #1
 8004bbe:	d09d      	beq.n	8004afc <_printf_i+0x15c>
 8004bc0:	3501      	adds	r5, #1
 8004bc2:	68e3      	ldr	r3, [r4, #12]
 8004bc4:	9903      	ldr	r1, [sp, #12]
 8004bc6:	1a5b      	subs	r3, r3, r1
 8004bc8:	42ab      	cmp	r3, r5
 8004bca:	dcf2      	bgt.n	8004bb2 <_printf_i+0x212>
 8004bcc:	e7eb      	b.n	8004ba6 <_printf_i+0x206>
 8004bce:	2500      	movs	r5, #0
 8004bd0:	f104 0619 	add.w	r6, r4, #25
 8004bd4:	e7f5      	b.n	8004bc2 <_printf_i+0x222>
 8004bd6:	bf00      	nop
 8004bd8:	08008a7a 	.word	0x08008a7a
 8004bdc:	08008a8b 	.word	0x08008a8b

08004be0 <_scanf_float>:
 8004be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be4:	b087      	sub	sp, #28
 8004be6:	4617      	mov	r7, r2
 8004be8:	9303      	str	r3, [sp, #12]
 8004bea:	688b      	ldr	r3, [r1, #8]
 8004bec:	1e5a      	subs	r2, r3, #1
 8004bee:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004bf2:	bf81      	itttt	hi
 8004bf4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004bf8:	eb03 0b05 	addhi.w	fp, r3, r5
 8004bfc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004c00:	608b      	strhi	r3, [r1, #8]
 8004c02:	680b      	ldr	r3, [r1, #0]
 8004c04:	460a      	mov	r2, r1
 8004c06:	f04f 0500 	mov.w	r5, #0
 8004c0a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004c0e:	f842 3b1c 	str.w	r3, [r2], #28
 8004c12:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004c16:	4680      	mov	r8, r0
 8004c18:	460c      	mov	r4, r1
 8004c1a:	bf98      	it	ls
 8004c1c:	f04f 0b00 	movls.w	fp, #0
 8004c20:	9201      	str	r2, [sp, #4]
 8004c22:	4616      	mov	r6, r2
 8004c24:	46aa      	mov	sl, r5
 8004c26:	46a9      	mov	r9, r5
 8004c28:	9502      	str	r5, [sp, #8]
 8004c2a:	68a2      	ldr	r2, [r4, #8]
 8004c2c:	b152      	cbz	r2, 8004c44 <_scanf_float+0x64>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	2b4e      	cmp	r3, #78	@ 0x4e
 8004c34:	d864      	bhi.n	8004d00 <_scanf_float+0x120>
 8004c36:	2b40      	cmp	r3, #64	@ 0x40
 8004c38:	d83c      	bhi.n	8004cb4 <_scanf_float+0xd4>
 8004c3a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004c3e:	b2c8      	uxtb	r0, r1
 8004c40:	280e      	cmp	r0, #14
 8004c42:	d93a      	bls.n	8004cba <_scanf_float+0xda>
 8004c44:	f1b9 0f00 	cmp.w	r9, #0
 8004c48:	d003      	beq.n	8004c52 <_scanf_float+0x72>
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c50:	6023      	str	r3, [r4, #0]
 8004c52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c56:	f1ba 0f01 	cmp.w	sl, #1
 8004c5a:	f200 8117 	bhi.w	8004e8c <_scanf_float+0x2ac>
 8004c5e:	9b01      	ldr	r3, [sp, #4]
 8004c60:	429e      	cmp	r6, r3
 8004c62:	f200 8108 	bhi.w	8004e76 <_scanf_float+0x296>
 8004c66:	2001      	movs	r0, #1
 8004c68:	b007      	add	sp, #28
 8004c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c6e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004c72:	2a0d      	cmp	r2, #13
 8004c74:	d8e6      	bhi.n	8004c44 <_scanf_float+0x64>
 8004c76:	a101      	add	r1, pc, #4	@ (adr r1, 8004c7c <_scanf_float+0x9c>)
 8004c78:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004c7c:	08004dc3 	.word	0x08004dc3
 8004c80:	08004c45 	.word	0x08004c45
 8004c84:	08004c45 	.word	0x08004c45
 8004c88:	08004c45 	.word	0x08004c45
 8004c8c:	08004e23 	.word	0x08004e23
 8004c90:	08004dfb 	.word	0x08004dfb
 8004c94:	08004c45 	.word	0x08004c45
 8004c98:	08004c45 	.word	0x08004c45
 8004c9c:	08004dd1 	.word	0x08004dd1
 8004ca0:	08004c45 	.word	0x08004c45
 8004ca4:	08004c45 	.word	0x08004c45
 8004ca8:	08004c45 	.word	0x08004c45
 8004cac:	08004c45 	.word	0x08004c45
 8004cb0:	08004d89 	.word	0x08004d89
 8004cb4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004cb8:	e7db      	b.n	8004c72 <_scanf_float+0x92>
 8004cba:	290e      	cmp	r1, #14
 8004cbc:	d8c2      	bhi.n	8004c44 <_scanf_float+0x64>
 8004cbe:	a001      	add	r0, pc, #4	@ (adr r0, 8004cc4 <_scanf_float+0xe4>)
 8004cc0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004cc4:	08004d79 	.word	0x08004d79
 8004cc8:	08004c45 	.word	0x08004c45
 8004ccc:	08004d79 	.word	0x08004d79
 8004cd0:	08004e0f 	.word	0x08004e0f
 8004cd4:	08004c45 	.word	0x08004c45
 8004cd8:	08004d21 	.word	0x08004d21
 8004cdc:	08004d5f 	.word	0x08004d5f
 8004ce0:	08004d5f 	.word	0x08004d5f
 8004ce4:	08004d5f 	.word	0x08004d5f
 8004ce8:	08004d5f 	.word	0x08004d5f
 8004cec:	08004d5f 	.word	0x08004d5f
 8004cf0:	08004d5f 	.word	0x08004d5f
 8004cf4:	08004d5f 	.word	0x08004d5f
 8004cf8:	08004d5f 	.word	0x08004d5f
 8004cfc:	08004d5f 	.word	0x08004d5f
 8004d00:	2b6e      	cmp	r3, #110	@ 0x6e
 8004d02:	d809      	bhi.n	8004d18 <_scanf_float+0x138>
 8004d04:	2b60      	cmp	r3, #96	@ 0x60
 8004d06:	d8b2      	bhi.n	8004c6e <_scanf_float+0x8e>
 8004d08:	2b54      	cmp	r3, #84	@ 0x54
 8004d0a:	d07b      	beq.n	8004e04 <_scanf_float+0x224>
 8004d0c:	2b59      	cmp	r3, #89	@ 0x59
 8004d0e:	d199      	bne.n	8004c44 <_scanf_float+0x64>
 8004d10:	2d07      	cmp	r5, #7
 8004d12:	d197      	bne.n	8004c44 <_scanf_float+0x64>
 8004d14:	2508      	movs	r5, #8
 8004d16:	e02c      	b.n	8004d72 <_scanf_float+0x192>
 8004d18:	2b74      	cmp	r3, #116	@ 0x74
 8004d1a:	d073      	beq.n	8004e04 <_scanf_float+0x224>
 8004d1c:	2b79      	cmp	r3, #121	@ 0x79
 8004d1e:	e7f6      	b.n	8004d0e <_scanf_float+0x12e>
 8004d20:	6821      	ldr	r1, [r4, #0]
 8004d22:	05c8      	lsls	r0, r1, #23
 8004d24:	d51b      	bpl.n	8004d5e <_scanf_float+0x17e>
 8004d26:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004d2a:	6021      	str	r1, [r4, #0]
 8004d2c:	f109 0901 	add.w	r9, r9, #1
 8004d30:	f1bb 0f00 	cmp.w	fp, #0
 8004d34:	d003      	beq.n	8004d3e <_scanf_float+0x15e>
 8004d36:	3201      	adds	r2, #1
 8004d38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d3c:	60a2      	str	r2, [r4, #8]
 8004d3e:	68a3      	ldr	r3, [r4, #8]
 8004d40:	3b01      	subs	r3, #1
 8004d42:	60a3      	str	r3, [r4, #8]
 8004d44:	6923      	ldr	r3, [r4, #16]
 8004d46:	3301      	adds	r3, #1
 8004d48:	6123      	str	r3, [r4, #16]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	607b      	str	r3, [r7, #4]
 8004d52:	f340 8087 	ble.w	8004e64 <_scanf_float+0x284>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	603b      	str	r3, [r7, #0]
 8004d5c:	e765      	b.n	8004c2a <_scanf_float+0x4a>
 8004d5e:	eb1a 0105 	adds.w	r1, sl, r5
 8004d62:	f47f af6f 	bne.w	8004c44 <_scanf_float+0x64>
 8004d66:	6822      	ldr	r2, [r4, #0]
 8004d68:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004d6c:	6022      	str	r2, [r4, #0]
 8004d6e:	460d      	mov	r5, r1
 8004d70:	468a      	mov	sl, r1
 8004d72:	f806 3b01 	strb.w	r3, [r6], #1
 8004d76:	e7e2      	b.n	8004d3e <_scanf_float+0x15e>
 8004d78:	6822      	ldr	r2, [r4, #0]
 8004d7a:	0610      	lsls	r0, r2, #24
 8004d7c:	f57f af62 	bpl.w	8004c44 <_scanf_float+0x64>
 8004d80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d84:	6022      	str	r2, [r4, #0]
 8004d86:	e7f4      	b.n	8004d72 <_scanf_float+0x192>
 8004d88:	f1ba 0f00 	cmp.w	sl, #0
 8004d8c:	d10e      	bne.n	8004dac <_scanf_float+0x1cc>
 8004d8e:	f1b9 0f00 	cmp.w	r9, #0
 8004d92:	d10e      	bne.n	8004db2 <_scanf_float+0x1d2>
 8004d94:	6822      	ldr	r2, [r4, #0]
 8004d96:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004d9a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004d9e:	d108      	bne.n	8004db2 <_scanf_float+0x1d2>
 8004da0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004da4:	6022      	str	r2, [r4, #0]
 8004da6:	f04f 0a01 	mov.w	sl, #1
 8004daa:	e7e2      	b.n	8004d72 <_scanf_float+0x192>
 8004dac:	f1ba 0f02 	cmp.w	sl, #2
 8004db0:	d055      	beq.n	8004e5e <_scanf_float+0x27e>
 8004db2:	2d01      	cmp	r5, #1
 8004db4:	d002      	beq.n	8004dbc <_scanf_float+0x1dc>
 8004db6:	2d04      	cmp	r5, #4
 8004db8:	f47f af44 	bne.w	8004c44 <_scanf_float+0x64>
 8004dbc:	3501      	adds	r5, #1
 8004dbe:	b2ed      	uxtb	r5, r5
 8004dc0:	e7d7      	b.n	8004d72 <_scanf_float+0x192>
 8004dc2:	f1ba 0f01 	cmp.w	sl, #1
 8004dc6:	f47f af3d 	bne.w	8004c44 <_scanf_float+0x64>
 8004dca:	f04f 0a02 	mov.w	sl, #2
 8004dce:	e7d0      	b.n	8004d72 <_scanf_float+0x192>
 8004dd0:	b97d      	cbnz	r5, 8004df2 <_scanf_float+0x212>
 8004dd2:	f1b9 0f00 	cmp.w	r9, #0
 8004dd6:	f47f af38 	bne.w	8004c4a <_scanf_float+0x6a>
 8004dda:	6822      	ldr	r2, [r4, #0]
 8004ddc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004de0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004de4:	f040 8108 	bne.w	8004ff8 <_scanf_float+0x418>
 8004de8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004dec:	6022      	str	r2, [r4, #0]
 8004dee:	2501      	movs	r5, #1
 8004df0:	e7bf      	b.n	8004d72 <_scanf_float+0x192>
 8004df2:	2d03      	cmp	r5, #3
 8004df4:	d0e2      	beq.n	8004dbc <_scanf_float+0x1dc>
 8004df6:	2d05      	cmp	r5, #5
 8004df8:	e7de      	b.n	8004db8 <_scanf_float+0x1d8>
 8004dfa:	2d02      	cmp	r5, #2
 8004dfc:	f47f af22 	bne.w	8004c44 <_scanf_float+0x64>
 8004e00:	2503      	movs	r5, #3
 8004e02:	e7b6      	b.n	8004d72 <_scanf_float+0x192>
 8004e04:	2d06      	cmp	r5, #6
 8004e06:	f47f af1d 	bne.w	8004c44 <_scanf_float+0x64>
 8004e0a:	2507      	movs	r5, #7
 8004e0c:	e7b1      	b.n	8004d72 <_scanf_float+0x192>
 8004e0e:	6822      	ldr	r2, [r4, #0]
 8004e10:	0591      	lsls	r1, r2, #22
 8004e12:	f57f af17 	bpl.w	8004c44 <_scanf_float+0x64>
 8004e16:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004e1a:	6022      	str	r2, [r4, #0]
 8004e1c:	f8cd 9008 	str.w	r9, [sp, #8]
 8004e20:	e7a7      	b.n	8004d72 <_scanf_float+0x192>
 8004e22:	6822      	ldr	r2, [r4, #0]
 8004e24:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004e28:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004e2c:	d006      	beq.n	8004e3c <_scanf_float+0x25c>
 8004e2e:	0550      	lsls	r0, r2, #21
 8004e30:	f57f af08 	bpl.w	8004c44 <_scanf_float+0x64>
 8004e34:	f1b9 0f00 	cmp.w	r9, #0
 8004e38:	f000 80de 	beq.w	8004ff8 <_scanf_float+0x418>
 8004e3c:	0591      	lsls	r1, r2, #22
 8004e3e:	bf58      	it	pl
 8004e40:	9902      	ldrpl	r1, [sp, #8]
 8004e42:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004e46:	bf58      	it	pl
 8004e48:	eba9 0101 	subpl.w	r1, r9, r1
 8004e4c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004e50:	bf58      	it	pl
 8004e52:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004e56:	6022      	str	r2, [r4, #0]
 8004e58:	f04f 0900 	mov.w	r9, #0
 8004e5c:	e789      	b.n	8004d72 <_scanf_float+0x192>
 8004e5e:	f04f 0a03 	mov.w	sl, #3
 8004e62:	e786      	b.n	8004d72 <_scanf_float+0x192>
 8004e64:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004e68:	4639      	mov	r1, r7
 8004e6a:	4640      	mov	r0, r8
 8004e6c:	4798      	blx	r3
 8004e6e:	2800      	cmp	r0, #0
 8004e70:	f43f aedb 	beq.w	8004c2a <_scanf_float+0x4a>
 8004e74:	e6e6      	b.n	8004c44 <_scanf_float+0x64>
 8004e76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e7e:	463a      	mov	r2, r7
 8004e80:	4640      	mov	r0, r8
 8004e82:	4798      	blx	r3
 8004e84:	6923      	ldr	r3, [r4, #16]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	6123      	str	r3, [r4, #16]
 8004e8a:	e6e8      	b.n	8004c5e <_scanf_float+0x7e>
 8004e8c:	1e6b      	subs	r3, r5, #1
 8004e8e:	2b06      	cmp	r3, #6
 8004e90:	d824      	bhi.n	8004edc <_scanf_float+0x2fc>
 8004e92:	2d02      	cmp	r5, #2
 8004e94:	d836      	bhi.n	8004f04 <_scanf_float+0x324>
 8004e96:	9b01      	ldr	r3, [sp, #4]
 8004e98:	429e      	cmp	r6, r3
 8004e9a:	f67f aee4 	bls.w	8004c66 <_scanf_float+0x86>
 8004e9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004ea2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ea6:	463a      	mov	r2, r7
 8004ea8:	4640      	mov	r0, r8
 8004eaa:	4798      	blx	r3
 8004eac:	6923      	ldr	r3, [r4, #16]
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	6123      	str	r3, [r4, #16]
 8004eb2:	e7f0      	b.n	8004e96 <_scanf_float+0x2b6>
 8004eb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004eb8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004ebc:	463a      	mov	r2, r7
 8004ebe:	4640      	mov	r0, r8
 8004ec0:	4798      	blx	r3
 8004ec2:	6923      	ldr	r3, [r4, #16]
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	6123      	str	r3, [r4, #16]
 8004ec8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ecc:	fa5f fa8a 	uxtb.w	sl, sl
 8004ed0:	f1ba 0f02 	cmp.w	sl, #2
 8004ed4:	d1ee      	bne.n	8004eb4 <_scanf_float+0x2d4>
 8004ed6:	3d03      	subs	r5, #3
 8004ed8:	b2ed      	uxtb	r5, r5
 8004eda:	1b76      	subs	r6, r6, r5
 8004edc:	6823      	ldr	r3, [r4, #0]
 8004ede:	05da      	lsls	r2, r3, #23
 8004ee0:	d530      	bpl.n	8004f44 <_scanf_float+0x364>
 8004ee2:	055b      	lsls	r3, r3, #21
 8004ee4:	d511      	bpl.n	8004f0a <_scanf_float+0x32a>
 8004ee6:	9b01      	ldr	r3, [sp, #4]
 8004ee8:	429e      	cmp	r6, r3
 8004eea:	f67f aebc 	bls.w	8004c66 <_scanf_float+0x86>
 8004eee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004ef2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ef6:	463a      	mov	r2, r7
 8004ef8:	4640      	mov	r0, r8
 8004efa:	4798      	blx	r3
 8004efc:	6923      	ldr	r3, [r4, #16]
 8004efe:	3b01      	subs	r3, #1
 8004f00:	6123      	str	r3, [r4, #16]
 8004f02:	e7f0      	b.n	8004ee6 <_scanf_float+0x306>
 8004f04:	46aa      	mov	sl, r5
 8004f06:	46b3      	mov	fp, r6
 8004f08:	e7de      	b.n	8004ec8 <_scanf_float+0x2e8>
 8004f0a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004f0e:	6923      	ldr	r3, [r4, #16]
 8004f10:	2965      	cmp	r1, #101	@ 0x65
 8004f12:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f16:	f106 35ff 	add.w	r5, r6, #4294967295
 8004f1a:	6123      	str	r3, [r4, #16]
 8004f1c:	d00c      	beq.n	8004f38 <_scanf_float+0x358>
 8004f1e:	2945      	cmp	r1, #69	@ 0x45
 8004f20:	d00a      	beq.n	8004f38 <_scanf_float+0x358>
 8004f22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f26:	463a      	mov	r2, r7
 8004f28:	4640      	mov	r0, r8
 8004f2a:	4798      	blx	r3
 8004f2c:	6923      	ldr	r3, [r4, #16]
 8004f2e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004f32:	3b01      	subs	r3, #1
 8004f34:	1eb5      	subs	r5, r6, #2
 8004f36:	6123      	str	r3, [r4, #16]
 8004f38:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f3c:	463a      	mov	r2, r7
 8004f3e:	4640      	mov	r0, r8
 8004f40:	4798      	blx	r3
 8004f42:	462e      	mov	r6, r5
 8004f44:	6822      	ldr	r2, [r4, #0]
 8004f46:	f012 0210 	ands.w	r2, r2, #16
 8004f4a:	d001      	beq.n	8004f50 <_scanf_float+0x370>
 8004f4c:	2000      	movs	r0, #0
 8004f4e:	e68b      	b.n	8004c68 <_scanf_float+0x88>
 8004f50:	7032      	strb	r2, [r6, #0]
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f5c:	d11c      	bne.n	8004f98 <_scanf_float+0x3b8>
 8004f5e:	9b02      	ldr	r3, [sp, #8]
 8004f60:	454b      	cmp	r3, r9
 8004f62:	eba3 0209 	sub.w	r2, r3, r9
 8004f66:	d123      	bne.n	8004fb0 <_scanf_float+0x3d0>
 8004f68:	9901      	ldr	r1, [sp, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	4640      	mov	r0, r8
 8004f6e:	f002 fbf7 	bl	8007760 <_strtod_r>
 8004f72:	9b03      	ldr	r3, [sp, #12]
 8004f74:	6821      	ldr	r1, [r4, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f011 0f02 	tst.w	r1, #2
 8004f7c:	ec57 6b10 	vmov	r6, r7, d0
 8004f80:	f103 0204 	add.w	r2, r3, #4
 8004f84:	d01f      	beq.n	8004fc6 <_scanf_float+0x3e6>
 8004f86:	9903      	ldr	r1, [sp, #12]
 8004f88:	600a      	str	r2, [r1, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	e9c3 6700 	strd	r6, r7, [r3]
 8004f90:	68e3      	ldr	r3, [r4, #12]
 8004f92:	3301      	adds	r3, #1
 8004f94:	60e3      	str	r3, [r4, #12]
 8004f96:	e7d9      	b.n	8004f4c <_scanf_float+0x36c>
 8004f98:	9b04      	ldr	r3, [sp, #16]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0e4      	beq.n	8004f68 <_scanf_float+0x388>
 8004f9e:	9905      	ldr	r1, [sp, #20]
 8004fa0:	230a      	movs	r3, #10
 8004fa2:	3101      	adds	r1, #1
 8004fa4:	4640      	mov	r0, r8
 8004fa6:	f002 fc5b 	bl	8007860 <_strtol_r>
 8004faa:	9b04      	ldr	r3, [sp, #16]
 8004fac:	9e05      	ldr	r6, [sp, #20]
 8004fae:	1ac2      	subs	r2, r0, r3
 8004fb0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004fb4:	429e      	cmp	r6, r3
 8004fb6:	bf28      	it	cs
 8004fb8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004fbc:	4910      	ldr	r1, [pc, #64]	@ (8005000 <_scanf_float+0x420>)
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	f000 f8e4 	bl	800518c <siprintf>
 8004fc4:	e7d0      	b.n	8004f68 <_scanf_float+0x388>
 8004fc6:	f011 0f04 	tst.w	r1, #4
 8004fca:	9903      	ldr	r1, [sp, #12]
 8004fcc:	600a      	str	r2, [r1, #0]
 8004fce:	d1dc      	bne.n	8004f8a <_scanf_float+0x3aa>
 8004fd0:	681d      	ldr	r5, [r3, #0]
 8004fd2:	4632      	mov	r2, r6
 8004fd4:	463b      	mov	r3, r7
 8004fd6:	4630      	mov	r0, r6
 8004fd8:	4639      	mov	r1, r7
 8004fda:	f7fb fdcf 	bl	8000b7c <__aeabi_dcmpun>
 8004fde:	b128      	cbz	r0, 8004fec <_scanf_float+0x40c>
 8004fe0:	4808      	ldr	r0, [pc, #32]	@ (8005004 <_scanf_float+0x424>)
 8004fe2:	f000 f9b7 	bl	8005354 <nanf>
 8004fe6:	ed85 0a00 	vstr	s0, [r5]
 8004fea:	e7d1      	b.n	8004f90 <_scanf_float+0x3b0>
 8004fec:	4630      	mov	r0, r6
 8004fee:	4639      	mov	r1, r7
 8004ff0:	f7fb fe22 	bl	8000c38 <__aeabi_d2f>
 8004ff4:	6028      	str	r0, [r5, #0]
 8004ff6:	e7cb      	b.n	8004f90 <_scanf_float+0x3b0>
 8004ff8:	f04f 0900 	mov.w	r9, #0
 8004ffc:	e629      	b.n	8004c52 <_scanf_float+0x72>
 8004ffe:	bf00      	nop
 8005000:	08008a9c 	.word	0x08008a9c
 8005004:	08008e35 	.word	0x08008e35

08005008 <std>:
 8005008:	2300      	movs	r3, #0
 800500a:	b510      	push	{r4, lr}
 800500c:	4604      	mov	r4, r0
 800500e:	e9c0 3300 	strd	r3, r3, [r0]
 8005012:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005016:	6083      	str	r3, [r0, #8]
 8005018:	8181      	strh	r1, [r0, #12]
 800501a:	6643      	str	r3, [r0, #100]	@ 0x64
 800501c:	81c2      	strh	r2, [r0, #14]
 800501e:	6183      	str	r3, [r0, #24]
 8005020:	4619      	mov	r1, r3
 8005022:	2208      	movs	r2, #8
 8005024:	305c      	adds	r0, #92	@ 0x5c
 8005026:	f000 f914 	bl	8005252 <memset>
 800502a:	4b0d      	ldr	r3, [pc, #52]	@ (8005060 <std+0x58>)
 800502c:	6263      	str	r3, [r4, #36]	@ 0x24
 800502e:	4b0d      	ldr	r3, [pc, #52]	@ (8005064 <std+0x5c>)
 8005030:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005032:	4b0d      	ldr	r3, [pc, #52]	@ (8005068 <std+0x60>)
 8005034:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005036:	4b0d      	ldr	r3, [pc, #52]	@ (800506c <std+0x64>)
 8005038:	6323      	str	r3, [r4, #48]	@ 0x30
 800503a:	4b0d      	ldr	r3, [pc, #52]	@ (8005070 <std+0x68>)
 800503c:	6224      	str	r4, [r4, #32]
 800503e:	429c      	cmp	r4, r3
 8005040:	d006      	beq.n	8005050 <std+0x48>
 8005042:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005046:	4294      	cmp	r4, r2
 8005048:	d002      	beq.n	8005050 <std+0x48>
 800504a:	33d0      	adds	r3, #208	@ 0xd0
 800504c:	429c      	cmp	r4, r3
 800504e:	d105      	bne.n	800505c <std+0x54>
 8005050:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005058:	f000 b978 	b.w	800534c <__retarget_lock_init_recursive>
 800505c:	bd10      	pop	{r4, pc}
 800505e:	bf00      	nop
 8005060:	080051cd 	.word	0x080051cd
 8005064:	080051ef 	.word	0x080051ef
 8005068:	08005227 	.word	0x08005227
 800506c:	0800524b 	.word	0x0800524b
 8005070:	20000318 	.word	0x20000318

08005074 <stdio_exit_handler>:
 8005074:	4a02      	ldr	r2, [pc, #8]	@ (8005080 <stdio_exit_handler+0xc>)
 8005076:	4903      	ldr	r1, [pc, #12]	@ (8005084 <stdio_exit_handler+0x10>)
 8005078:	4803      	ldr	r0, [pc, #12]	@ (8005088 <stdio_exit_handler+0x14>)
 800507a:	f000 b869 	b.w	8005150 <_fwalk_sglue>
 800507e:	bf00      	nop
 8005080:	2000000c 	.word	0x2000000c
 8005084:	08007c1d 	.word	0x08007c1d
 8005088:	2000001c 	.word	0x2000001c

0800508c <cleanup_stdio>:
 800508c:	6841      	ldr	r1, [r0, #4]
 800508e:	4b0c      	ldr	r3, [pc, #48]	@ (80050c0 <cleanup_stdio+0x34>)
 8005090:	4299      	cmp	r1, r3
 8005092:	b510      	push	{r4, lr}
 8005094:	4604      	mov	r4, r0
 8005096:	d001      	beq.n	800509c <cleanup_stdio+0x10>
 8005098:	f002 fdc0 	bl	8007c1c <_fflush_r>
 800509c:	68a1      	ldr	r1, [r4, #8]
 800509e:	4b09      	ldr	r3, [pc, #36]	@ (80050c4 <cleanup_stdio+0x38>)
 80050a0:	4299      	cmp	r1, r3
 80050a2:	d002      	beq.n	80050aa <cleanup_stdio+0x1e>
 80050a4:	4620      	mov	r0, r4
 80050a6:	f002 fdb9 	bl	8007c1c <_fflush_r>
 80050aa:	68e1      	ldr	r1, [r4, #12]
 80050ac:	4b06      	ldr	r3, [pc, #24]	@ (80050c8 <cleanup_stdio+0x3c>)
 80050ae:	4299      	cmp	r1, r3
 80050b0:	d004      	beq.n	80050bc <cleanup_stdio+0x30>
 80050b2:	4620      	mov	r0, r4
 80050b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050b8:	f002 bdb0 	b.w	8007c1c <_fflush_r>
 80050bc:	bd10      	pop	{r4, pc}
 80050be:	bf00      	nop
 80050c0:	20000318 	.word	0x20000318
 80050c4:	20000380 	.word	0x20000380
 80050c8:	200003e8 	.word	0x200003e8

080050cc <global_stdio_init.part.0>:
 80050cc:	b510      	push	{r4, lr}
 80050ce:	4b0b      	ldr	r3, [pc, #44]	@ (80050fc <global_stdio_init.part.0+0x30>)
 80050d0:	4c0b      	ldr	r4, [pc, #44]	@ (8005100 <global_stdio_init.part.0+0x34>)
 80050d2:	4a0c      	ldr	r2, [pc, #48]	@ (8005104 <global_stdio_init.part.0+0x38>)
 80050d4:	601a      	str	r2, [r3, #0]
 80050d6:	4620      	mov	r0, r4
 80050d8:	2200      	movs	r2, #0
 80050da:	2104      	movs	r1, #4
 80050dc:	f7ff ff94 	bl	8005008 <std>
 80050e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80050e4:	2201      	movs	r2, #1
 80050e6:	2109      	movs	r1, #9
 80050e8:	f7ff ff8e 	bl	8005008 <std>
 80050ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80050f0:	2202      	movs	r2, #2
 80050f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050f6:	2112      	movs	r1, #18
 80050f8:	f7ff bf86 	b.w	8005008 <std>
 80050fc:	20000450 	.word	0x20000450
 8005100:	20000318 	.word	0x20000318
 8005104:	08005075 	.word	0x08005075

08005108 <__sfp_lock_acquire>:
 8005108:	4801      	ldr	r0, [pc, #4]	@ (8005110 <__sfp_lock_acquire+0x8>)
 800510a:	f000 b920 	b.w	800534e <__retarget_lock_acquire_recursive>
 800510e:	bf00      	nop
 8005110:	20000459 	.word	0x20000459

08005114 <__sfp_lock_release>:
 8005114:	4801      	ldr	r0, [pc, #4]	@ (800511c <__sfp_lock_release+0x8>)
 8005116:	f000 b91b 	b.w	8005350 <__retarget_lock_release_recursive>
 800511a:	bf00      	nop
 800511c:	20000459 	.word	0x20000459

08005120 <__sinit>:
 8005120:	b510      	push	{r4, lr}
 8005122:	4604      	mov	r4, r0
 8005124:	f7ff fff0 	bl	8005108 <__sfp_lock_acquire>
 8005128:	6a23      	ldr	r3, [r4, #32]
 800512a:	b11b      	cbz	r3, 8005134 <__sinit+0x14>
 800512c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005130:	f7ff bff0 	b.w	8005114 <__sfp_lock_release>
 8005134:	4b04      	ldr	r3, [pc, #16]	@ (8005148 <__sinit+0x28>)
 8005136:	6223      	str	r3, [r4, #32]
 8005138:	4b04      	ldr	r3, [pc, #16]	@ (800514c <__sinit+0x2c>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1f5      	bne.n	800512c <__sinit+0xc>
 8005140:	f7ff ffc4 	bl	80050cc <global_stdio_init.part.0>
 8005144:	e7f2      	b.n	800512c <__sinit+0xc>
 8005146:	bf00      	nop
 8005148:	0800508d 	.word	0x0800508d
 800514c:	20000450 	.word	0x20000450

08005150 <_fwalk_sglue>:
 8005150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005154:	4607      	mov	r7, r0
 8005156:	4688      	mov	r8, r1
 8005158:	4614      	mov	r4, r2
 800515a:	2600      	movs	r6, #0
 800515c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005160:	f1b9 0901 	subs.w	r9, r9, #1
 8005164:	d505      	bpl.n	8005172 <_fwalk_sglue+0x22>
 8005166:	6824      	ldr	r4, [r4, #0]
 8005168:	2c00      	cmp	r4, #0
 800516a:	d1f7      	bne.n	800515c <_fwalk_sglue+0xc>
 800516c:	4630      	mov	r0, r6
 800516e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005172:	89ab      	ldrh	r3, [r5, #12]
 8005174:	2b01      	cmp	r3, #1
 8005176:	d907      	bls.n	8005188 <_fwalk_sglue+0x38>
 8005178:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800517c:	3301      	adds	r3, #1
 800517e:	d003      	beq.n	8005188 <_fwalk_sglue+0x38>
 8005180:	4629      	mov	r1, r5
 8005182:	4638      	mov	r0, r7
 8005184:	47c0      	blx	r8
 8005186:	4306      	orrs	r6, r0
 8005188:	3568      	adds	r5, #104	@ 0x68
 800518a:	e7e9      	b.n	8005160 <_fwalk_sglue+0x10>

0800518c <siprintf>:
 800518c:	b40e      	push	{r1, r2, r3}
 800518e:	b500      	push	{lr}
 8005190:	b09c      	sub	sp, #112	@ 0x70
 8005192:	ab1d      	add	r3, sp, #116	@ 0x74
 8005194:	9002      	str	r0, [sp, #8]
 8005196:	9006      	str	r0, [sp, #24]
 8005198:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800519c:	4809      	ldr	r0, [pc, #36]	@ (80051c4 <siprintf+0x38>)
 800519e:	9107      	str	r1, [sp, #28]
 80051a0:	9104      	str	r1, [sp, #16]
 80051a2:	4909      	ldr	r1, [pc, #36]	@ (80051c8 <siprintf+0x3c>)
 80051a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80051a8:	9105      	str	r1, [sp, #20]
 80051aa:	6800      	ldr	r0, [r0, #0]
 80051ac:	9301      	str	r3, [sp, #4]
 80051ae:	a902      	add	r1, sp, #8
 80051b0:	f002 fbb4 	bl	800791c <_svfiprintf_r>
 80051b4:	9b02      	ldr	r3, [sp, #8]
 80051b6:	2200      	movs	r2, #0
 80051b8:	701a      	strb	r2, [r3, #0]
 80051ba:	b01c      	add	sp, #112	@ 0x70
 80051bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80051c0:	b003      	add	sp, #12
 80051c2:	4770      	bx	lr
 80051c4:	20000018 	.word	0x20000018
 80051c8:	ffff0208 	.word	0xffff0208

080051cc <__sread>:
 80051cc:	b510      	push	{r4, lr}
 80051ce:	460c      	mov	r4, r1
 80051d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051d4:	f000 f86c 	bl	80052b0 <_read_r>
 80051d8:	2800      	cmp	r0, #0
 80051da:	bfab      	itete	ge
 80051dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80051de:	89a3      	ldrhlt	r3, [r4, #12]
 80051e0:	181b      	addge	r3, r3, r0
 80051e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80051e6:	bfac      	ite	ge
 80051e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80051ea:	81a3      	strhlt	r3, [r4, #12]
 80051ec:	bd10      	pop	{r4, pc}

080051ee <__swrite>:
 80051ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051f2:	461f      	mov	r7, r3
 80051f4:	898b      	ldrh	r3, [r1, #12]
 80051f6:	05db      	lsls	r3, r3, #23
 80051f8:	4605      	mov	r5, r0
 80051fa:	460c      	mov	r4, r1
 80051fc:	4616      	mov	r6, r2
 80051fe:	d505      	bpl.n	800520c <__swrite+0x1e>
 8005200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005204:	2302      	movs	r3, #2
 8005206:	2200      	movs	r2, #0
 8005208:	f000 f840 	bl	800528c <_lseek_r>
 800520c:	89a3      	ldrh	r3, [r4, #12]
 800520e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005212:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005216:	81a3      	strh	r3, [r4, #12]
 8005218:	4632      	mov	r2, r6
 800521a:	463b      	mov	r3, r7
 800521c:	4628      	mov	r0, r5
 800521e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005222:	f000 b857 	b.w	80052d4 <_write_r>

08005226 <__sseek>:
 8005226:	b510      	push	{r4, lr}
 8005228:	460c      	mov	r4, r1
 800522a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800522e:	f000 f82d 	bl	800528c <_lseek_r>
 8005232:	1c43      	adds	r3, r0, #1
 8005234:	89a3      	ldrh	r3, [r4, #12]
 8005236:	bf15      	itete	ne
 8005238:	6560      	strne	r0, [r4, #84]	@ 0x54
 800523a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800523e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005242:	81a3      	strheq	r3, [r4, #12]
 8005244:	bf18      	it	ne
 8005246:	81a3      	strhne	r3, [r4, #12]
 8005248:	bd10      	pop	{r4, pc}

0800524a <__sclose>:
 800524a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800524e:	f000 b80d 	b.w	800526c <_close_r>

08005252 <memset>:
 8005252:	4402      	add	r2, r0
 8005254:	4603      	mov	r3, r0
 8005256:	4293      	cmp	r3, r2
 8005258:	d100      	bne.n	800525c <memset+0xa>
 800525a:	4770      	bx	lr
 800525c:	f803 1b01 	strb.w	r1, [r3], #1
 8005260:	e7f9      	b.n	8005256 <memset+0x4>
	...

08005264 <_localeconv_r>:
 8005264:	4800      	ldr	r0, [pc, #0]	@ (8005268 <_localeconv_r+0x4>)
 8005266:	4770      	bx	lr
 8005268:	20000158 	.word	0x20000158

0800526c <_close_r>:
 800526c:	b538      	push	{r3, r4, r5, lr}
 800526e:	4d06      	ldr	r5, [pc, #24]	@ (8005288 <_close_r+0x1c>)
 8005270:	2300      	movs	r3, #0
 8005272:	4604      	mov	r4, r0
 8005274:	4608      	mov	r0, r1
 8005276:	602b      	str	r3, [r5, #0]
 8005278:	f7fc f992 	bl	80015a0 <_close>
 800527c:	1c43      	adds	r3, r0, #1
 800527e:	d102      	bne.n	8005286 <_close_r+0x1a>
 8005280:	682b      	ldr	r3, [r5, #0]
 8005282:	b103      	cbz	r3, 8005286 <_close_r+0x1a>
 8005284:	6023      	str	r3, [r4, #0]
 8005286:	bd38      	pop	{r3, r4, r5, pc}
 8005288:	20000454 	.word	0x20000454

0800528c <_lseek_r>:
 800528c:	b538      	push	{r3, r4, r5, lr}
 800528e:	4d07      	ldr	r5, [pc, #28]	@ (80052ac <_lseek_r+0x20>)
 8005290:	4604      	mov	r4, r0
 8005292:	4608      	mov	r0, r1
 8005294:	4611      	mov	r1, r2
 8005296:	2200      	movs	r2, #0
 8005298:	602a      	str	r2, [r5, #0]
 800529a:	461a      	mov	r2, r3
 800529c:	f7fc f9a7 	bl	80015ee <_lseek>
 80052a0:	1c43      	adds	r3, r0, #1
 80052a2:	d102      	bne.n	80052aa <_lseek_r+0x1e>
 80052a4:	682b      	ldr	r3, [r5, #0]
 80052a6:	b103      	cbz	r3, 80052aa <_lseek_r+0x1e>
 80052a8:	6023      	str	r3, [r4, #0]
 80052aa:	bd38      	pop	{r3, r4, r5, pc}
 80052ac:	20000454 	.word	0x20000454

080052b0 <_read_r>:
 80052b0:	b538      	push	{r3, r4, r5, lr}
 80052b2:	4d07      	ldr	r5, [pc, #28]	@ (80052d0 <_read_r+0x20>)
 80052b4:	4604      	mov	r4, r0
 80052b6:	4608      	mov	r0, r1
 80052b8:	4611      	mov	r1, r2
 80052ba:	2200      	movs	r2, #0
 80052bc:	602a      	str	r2, [r5, #0]
 80052be:	461a      	mov	r2, r3
 80052c0:	f7fc f935 	bl	800152e <_read>
 80052c4:	1c43      	adds	r3, r0, #1
 80052c6:	d102      	bne.n	80052ce <_read_r+0x1e>
 80052c8:	682b      	ldr	r3, [r5, #0]
 80052ca:	b103      	cbz	r3, 80052ce <_read_r+0x1e>
 80052cc:	6023      	str	r3, [r4, #0]
 80052ce:	bd38      	pop	{r3, r4, r5, pc}
 80052d0:	20000454 	.word	0x20000454

080052d4 <_write_r>:
 80052d4:	b538      	push	{r3, r4, r5, lr}
 80052d6:	4d07      	ldr	r5, [pc, #28]	@ (80052f4 <_write_r+0x20>)
 80052d8:	4604      	mov	r4, r0
 80052da:	4608      	mov	r0, r1
 80052dc:	4611      	mov	r1, r2
 80052de:	2200      	movs	r2, #0
 80052e0:	602a      	str	r2, [r5, #0]
 80052e2:	461a      	mov	r2, r3
 80052e4:	f7fc f940 	bl	8001568 <_write>
 80052e8:	1c43      	adds	r3, r0, #1
 80052ea:	d102      	bne.n	80052f2 <_write_r+0x1e>
 80052ec:	682b      	ldr	r3, [r5, #0]
 80052ee:	b103      	cbz	r3, 80052f2 <_write_r+0x1e>
 80052f0:	6023      	str	r3, [r4, #0]
 80052f2:	bd38      	pop	{r3, r4, r5, pc}
 80052f4:	20000454 	.word	0x20000454

080052f8 <__errno>:
 80052f8:	4b01      	ldr	r3, [pc, #4]	@ (8005300 <__errno+0x8>)
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	20000018 	.word	0x20000018

08005304 <__libc_init_array>:
 8005304:	b570      	push	{r4, r5, r6, lr}
 8005306:	4d0d      	ldr	r5, [pc, #52]	@ (800533c <__libc_init_array+0x38>)
 8005308:	4c0d      	ldr	r4, [pc, #52]	@ (8005340 <__libc_init_array+0x3c>)
 800530a:	1b64      	subs	r4, r4, r5
 800530c:	10a4      	asrs	r4, r4, #2
 800530e:	2600      	movs	r6, #0
 8005310:	42a6      	cmp	r6, r4
 8005312:	d109      	bne.n	8005328 <__libc_init_array+0x24>
 8005314:	4d0b      	ldr	r5, [pc, #44]	@ (8005344 <__libc_init_array+0x40>)
 8005316:	4c0c      	ldr	r4, [pc, #48]	@ (8005348 <__libc_init_array+0x44>)
 8005318:	f003 fb70 	bl	80089fc <_init>
 800531c:	1b64      	subs	r4, r4, r5
 800531e:	10a4      	asrs	r4, r4, #2
 8005320:	2600      	movs	r6, #0
 8005322:	42a6      	cmp	r6, r4
 8005324:	d105      	bne.n	8005332 <__libc_init_array+0x2e>
 8005326:	bd70      	pop	{r4, r5, r6, pc}
 8005328:	f855 3b04 	ldr.w	r3, [r5], #4
 800532c:	4798      	blx	r3
 800532e:	3601      	adds	r6, #1
 8005330:	e7ee      	b.n	8005310 <__libc_init_array+0xc>
 8005332:	f855 3b04 	ldr.w	r3, [r5], #4
 8005336:	4798      	blx	r3
 8005338:	3601      	adds	r6, #1
 800533a:	e7f2      	b.n	8005322 <__libc_init_array+0x1e>
 800533c:	08008ea0 	.word	0x08008ea0
 8005340:	08008ea0 	.word	0x08008ea0
 8005344:	08008ea0 	.word	0x08008ea0
 8005348:	08008ea4 	.word	0x08008ea4

0800534c <__retarget_lock_init_recursive>:
 800534c:	4770      	bx	lr

0800534e <__retarget_lock_acquire_recursive>:
 800534e:	4770      	bx	lr

08005350 <__retarget_lock_release_recursive>:
 8005350:	4770      	bx	lr
	...

08005354 <nanf>:
 8005354:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800535c <nanf+0x8>
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop
 800535c:	7fc00000 	.word	0x7fc00000

08005360 <quorem>:
 8005360:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005364:	6903      	ldr	r3, [r0, #16]
 8005366:	690c      	ldr	r4, [r1, #16]
 8005368:	42a3      	cmp	r3, r4
 800536a:	4607      	mov	r7, r0
 800536c:	db7e      	blt.n	800546c <quorem+0x10c>
 800536e:	3c01      	subs	r4, #1
 8005370:	f101 0814 	add.w	r8, r1, #20
 8005374:	00a3      	lsls	r3, r4, #2
 8005376:	f100 0514 	add.w	r5, r0, #20
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005380:	9301      	str	r3, [sp, #4]
 8005382:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005386:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800538a:	3301      	adds	r3, #1
 800538c:	429a      	cmp	r2, r3
 800538e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005392:	fbb2 f6f3 	udiv	r6, r2, r3
 8005396:	d32e      	bcc.n	80053f6 <quorem+0x96>
 8005398:	f04f 0a00 	mov.w	sl, #0
 800539c:	46c4      	mov	ip, r8
 800539e:	46ae      	mov	lr, r5
 80053a0:	46d3      	mov	fp, sl
 80053a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80053a6:	b298      	uxth	r0, r3
 80053a8:	fb06 a000 	mla	r0, r6, r0, sl
 80053ac:	0c02      	lsrs	r2, r0, #16
 80053ae:	0c1b      	lsrs	r3, r3, #16
 80053b0:	fb06 2303 	mla	r3, r6, r3, r2
 80053b4:	f8de 2000 	ldr.w	r2, [lr]
 80053b8:	b280      	uxth	r0, r0
 80053ba:	b292      	uxth	r2, r2
 80053bc:	1a12      	subs	r2, r2, r0
 80053be:	445a      	add	r2, fp
 80053c0:	f8de 0000 	ldr.w	r0, [lr]
 80053c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80053ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80053d2:	b292      	uxth	r2, r2
 80053d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80053d8:	45e1      	cmp	r9, ip
 80053da:	f84e 2b04 	str.w	r2, [lr], #4
 80053de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80053e2:	d2de      	bcs.n	80053a2 <quorem+0x42>
 80053e4:	9b00      	ldr	r3, [sp, #0]
 80053e6:	58eb      	ldr	r3, [r5, r3]
 80053e8:	b92b      	cbnz	r3, 80053f6 <quorem+0x96>
 80053ea:	9b01      	ldr	r3, [sp, #4]
 80053ec:	3b04      	subs	r3, #4
 80053ee:	429d      	cmp	r5, r3
 80053f0:	461a      	mov	r2, r3
 80053f2:	d32f      	bcc.n	8005454 <quorem+0xf4>
 80053f4:	613c      	str	r4, [r7, #16]
 80053f6:	4638      	mov	r0, r7
 80053f8:	f001 f9c2 	bl	8006780 <__mcmp>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	db25      	blt.n	800544c <quorem+0xec>
 8005400:	4629      	mov	r1, r5
 8005402:	2000      	movs	r0, #0
 8005404:	f858 2b04 	ldr.w	r2, [r8], #4
 8005408:	f8d1 c000 	ldr.w	ip, [r1]
 800540c:	fa1f fe82 	uxth.w	lr, r2
 8005410:	fa1f f38c 	uxth.w	r3, ip
 8005414:	eba3 030e 	sub.w	r3, r3, lr
 8005418:	4403      	add	r3, r0
 800541a:	0c12      	lsrs	r2, r2, #16
 800541c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005420:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005424:	b29b      	uxth	r3, r3
 8005426:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800542a:	45c1      	cmp	r9, r8
 800542c:	f841 3b04 	str.w	r3, [r1], #4
 8005430:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005434:	d2e6      	bcs.n	8005404 <quorem+0xa4>
 8005436:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800543a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800543e:	b922      	cbnz	r2, 800544a <quorem+0xea>
 8005440:	3b04      	subs	r3, #4
 8005442:	429d      	cmp	r5, r3
 8005444:	461a      	mov	r2, r3
 8005446:	d30b      	bcc.n	8005460 <quorem+0x100>
 8005448:	613c      	str	r4, [r7, #16]
 800544a:	3601      	adds	r6, #1
 800544c:	4630      	mov	r0, r6
 800544e:	b003      	add	sp, #12
 8005450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005454:	6812      	ldr	r2, [r2, #0]
 8005456:	3b04      	subs	r3, #4
 8005458:	2a00      	cmp	r2, #0
 800545a:	d1cb      	bne.n	80053f4 <quorem+0x94>
 800545c:	3c01      	subs	r4, #1
 800545e:	e7c6      	b.n	80053ee <quorem+0x8e>
 8005460:	6812      	ldr	r2, [r2, #0]
 8005462:	3b04      	subs	r3, #4
 8005464:	2a00      	cmp	r2, #0
 8005466:	d1ef      	bne.n	8005448 <quorem+0xe8>
 8005468:	3c01      	subs	r4, #1
 800546a:	e7ea      	b.n	8005442 <quorem+0xe2>
 800546c:	2000      	movs	r0, #0
 800546e:	e7ee      	b.n	800544e <quorem+0xee>

08005470 <_dtoa_r>:
 8005470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005474:	69c7      	ldr	r7, [r0, #28]
 8005476:	b099      	sub	sp, #100	@ 0x64
 8005478:	ed8d 0b02 	vstr	d0, [sp, #8]
 800547c:	ec55 4b10 	vmov	r4, r5, d0
 8005480:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005482:	9109      	str	r1, [sp, #36]	@ 0x24
 8005484:	4683      	mov	fp, r0
 8005486:	920e      	str	r2, [sp, #56]	@ 0x38
 8005488:	9313      	str	r3, [sp, #76]	@ 0x4c
 800548a:	b97f      	cbnz	r7, 80054ac <_dtoa_r+0x3c>
 800548c:	2010      	movs	r0, #16
 800548e:	f000 fdfd 	bl	800608c <malloc>
 8005492:	4602      	mov	r2, r0
 8005494:	f8cb 001c 	str.w	r0, [fp, #28]
 8005498:	b920      	cbnz	r0, 80054a4 <_dtoa_r+0x34>
 800549a:	4ba7      	ldr	r3, [pc, #668]	@ (8005738 <_dtoa_r+0x2c8>)
 800549c:	21ef      	movs	r1, #239	@ 0xef
 800549e:	48a7      	ldr	r0, [pc, #668]	@ (800573c <_dtoa_r+0x2cc>)
 80054a0:	f002 fc36 	bl	8007d10 <__assert_func>
 80054a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80054a8:	6007      	str	r7, [r0, #0]
 80054aa:	60c7      	str	r7, [r0, #12]
 80054ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80054b0:	6819      	ldr	r1, [r3, #0]
 80054b2:	b159      	cbz	r1, 80054cc <_dtoa_r+0x5c>
 80054b4:	685a      	ldr	r2, [r3, #4]
 80054b6:	604a      	str	r2, [r1, #4]
 80054b8:	2301      	movs	r3, #1
 80054ba:	4093      	lsls	r3, r2
 80054bc:	608b      	str	r3, [r1, #8]
 80054be:	4658      	mov	r0, fp
 80054c0:	f000 feda 	bl	8006278 <_Bfree>
 80054c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	1e2b      	subs	r3, r5, #0
 80054ce:	bfb9      	ittee	lt
 80054d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80054d4:	9303      	strlt	r3, [sp, #12]
 80054d6:	2300      	movge	r3, #0
 80054d8:	6033      	strge	r3, [r6, #0]
 80054da:	9f03      	ldr	r7, [sp, #12]
 80054dc:	4b98      	ldr	r3, [pc, #608]	@ (8005740 <_dtoa_r+0x2d0>)
 80054de:	bfbc      	itt	lt
 80054e0:	2201      	movlt	r2, #1
 80054e2:	6032      	strlt	r2, [r6, #0]
 80054e4:	43bb      	bics	r3, r7
 80054e6:	d112      	bne.n	800550e <_dtoa_r+0x9e>
 80054e8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80054ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80054f4:	4323      	orrs	r3, r4
 80054f6:	f000 854d 	beq.w	8005f94 <_dtoa_r+0xb24>
 80054fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80054fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005754 <_dtoa_r+0x2e4>
 8005500:	2b00      	cmp	r3, #0
 8005502:	f000 854f 	beq.w	8005fa4 <_dtoa_r+0xb34>
 8005506:	f10a 0303 	add.w	r3, sl, #3
 800550a:	f000 bd49 	b.w	8005fa0 <_dtoa_r+0xb30>
 800550e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005512:	2200      	movs	r2, #0
 8005514:	ec51 0b17 	vmov	r0, r1, d7
 8005518:	2300      	movs	r3, #0
 800551a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800551e:	f7fb fafb 	bl	8000b18 <__aeabi_dcmpeq>
 8005522:	4680      	mov	r8, r0
 8005524:	b158      	cbz	r0, 800553e <_dtoa_r+0xce>
 8005526:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005528:	2301      	movs	r3, #1
 800552a:	6013      	str	r3, [r2, #0]
 800552c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800552e:	b113      	cbz	r3, 8005536 <_dtoa_r+0xc6>
 8005530:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005532:	4b84      	ldr	r3, [pc, #528]	@ (8005744 <_dtoa_r+0x2d4>)
 8005534:	6013      	str	r3, [r2, #0]
 8005536:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005758 <_dtoa_r+0x2e8>
 800553a:	f000 bd33 	b.w	8005fa4 <_dtoa_r+0xb34>
 800553e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005542:	aa16      	add	r2, sp, #88	@ 0x58
 8005544:	a917      	add	r1, sp, #92	@ 0x5c
 8005546:	4658      	mov	r0, fp
 8005548:	f001 fa3a 	bl	80069c0 <__d2b>
 800554c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005550:	4681      	mov	r9, r0
 8005552:	2e00      	cmp	r6, #0
 8005554:	d077      	beq.n	8005646 <_dtoa_r+0x1d6>
 8005556:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005558:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800555c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005560:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005564:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005568:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800556c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005570:	4619      	mov	r1, r3
 8005572:	2200      	movs	r2, #0
 8005574:	4b74      	ldr	r3, [pc, #464]	@ (8005748 <_dtoa_r+0x2d8>)
 8005576:	f7fa feaf 	bl	80002d8 <__aeabi_dsub>
 800557a:	a369      	add	r3, pc, #420	@ (adr r3, 8005720 <_dtoa_r+0x2b0>)
 800557c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005580:	f7fb f862 	bl	8000648 <__aeabi_dmul>
 8005584:	a368      	add	r3, pc, #416	@ (adr r3, 8005728 <_dtoa_r+0x2b8>)
 8005586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558a:	f7fa fea7 	bl	80002dc <__adddf3>
 800558e:	4604      	mov	r4, r0
 8005590:	4630      	mov	r0, r6
 8005592:	460d      	mov	r5, r1
 8005594:	f7fa ffee 	bl	8000574 <__aeabi_i2d>
 8005598:	a365      	add	r3, pc, #404	@ (adr r3, 8005730 <_dtoa_r+0x2c0>)
 800559a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559e:	f7fb f853 	bl	8000648 <__aeabi_dmul>
 80055a2:	4602      	mov	r2, r0
 80055a4:	460b      	mov	r3, r1
 80055a6:	4620      	mov	r0, r4
 80055a8:	4629      	mov	r1, r5
 80055aa:	f7fa fe97 	bl	80002dc <__adddf3>
 80055ae:	4604      	mov	r4, r0
 80055b0:	460d      	mov	r5, r1
 80055b2:	f7fb faf9 	bl	8000ba8 <__aeabi_d2iz>
 80055b6:	2200      	movs	r2, #0
 80055b8:	4607      	mov	r7, r0
 80055ba:	2300      	movs	r3, #0
 80055bc:	4620      	mov	r0, r4
 80055be:	4629      	mov	r1, r5
 80055c0:	f7fb fab4 	bl	8000b2c <__aeabi_dcmplt>
 80055c4:	b140      	cbz	r0, 80055d8 <_dtoa_r+0x168>
 80055c6:	4638      	mov	r0, r7
 80055c8:	f7fa ffd4 	bl	8000574 <__aeabi_i2d>
 80055cc:	4622      	mov	r2, r4
 80055ce:	462b      	mov	r3, r5
 80055d0:	f7fb faa2 	bl	8000b18 <__aeabi_dcmpeq>
 80055d4:	b900      	cbnz	r0, 80055d8 <_dtoa_r+0x168>
 80055d6:	3f01      	subs	r7, #1
 80055d8:	2f16      	cmp	r7, #22
 80055da:	d851      	bhi.n	8005680 <_dtoa_r+0x210>
 80055dc:	4b5b      	ldr	r3, [pc, #364]	@ (800574c <_dtoa_r+0x2dc>)
 80055de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80055e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055ea:	f7fb fa9f 	bl	8000b2c <__aeabi_dcmplt>
 80055ee:	2800      	cmp	r0, #0
 80055f0:	d048      	beq.n	8005684 <_dtoa_r+0x214>
 80055f2:	3f01      	subs	r7, #1
 80055f4:	2300      	movs	r3, #0
 80055f6:	9312      	str	r3, [sp, #72]	@ 0x48
 80055f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80055fa:	1b9b      	subs	r3, r3, r6
 80055fc:	1e5a      	subs	r2, r3, #1
 80055fe:	bf44      	itt	mi
 8005600:	f1c3 0801 	rsbmi	r8, r3, #1
 8005604:	2300      	movmi	r3, #0
 8005606:	9208      	str	r2, [sp, #32]
 8005608:	bf54      	ite	pl
 800560a:	f04f 0800 	movpl.w	r8, #0
 800560e:	9308      	strmi	r3, [sp, #32]
 8005610:	2f00      	cmp	r7, #0
 8005612:	db39      	blt.n	8005688 <_dtoa_r+0x218>
 8005614:	9b08      	ldr	r3, [sp, #32]
 8005616:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005618:	443b      	add	r3, r7
 800561a:	9308      	str	r3, [sp, #32]
 800561c:	2300      	movs	r3, #0
 800561e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005622:	2b09      	cmp	r3, #9
 8005624:	d864      	bhi.n	80056f0 <_dtoa_r+0x280>
 8005626:	2b05      	cmp	r3, #5
 8005628:	bfc4      	itt	gt
 800562a:	3b04      	subgt	r3, #4
 800562c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800562e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005630:	f1a3 0302 	sub.w	r3, r3, #2
 8005634:	bfcc      	ite	gt
 8005636:	2400      	movgt	r4, #0
 8005638:	2401      	movle	r4, #1
 800563a:	2b03      	cmp	r3, #3
 800563c:	d863      	bhi.n	8005706 <_dtoa_r+0x296>
 800563e:	e8df f003 	tbb	[pc, r3]
 8005642:	372a      	.short	0x372a
 8005644:	5535      	.short	0x5535
 8005646:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800564a:	441e      	add	r6, r3
 800564c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005650:	2b20      	cmp	r3, #32
 8005652:	bfc1      	itttt	gt
 8005654:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005658:	409f      	lslgt	r7, r3
 800565a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800565e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005662:	bfd6      	itet	le
 8005664:	f1c3 0320 	rsble	r3, r3, #32
 8005668:	ea47 0003 	orrgt.w	r0, r7, r3
 800566c:	fa04 f003 	lslle.w	r0, r4, r3
 8005670:	f7fa ff70 	bl	8000554 <__aeabi_ui2d>
 8005674:	2201      	movs	r2, #1
 8005676:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800567a:	3e01      	subs	r6, #1
 800567c:	9214      	str	r2, [sp, #80]	@ 0x50
 800567e:	e777      	b.n	8005570 <_dtoa_r+0x100>
 8005680:	2301      	movs	r3, #1
 8005682:	e7b8      	b.n	80055f6 <_dtoa_r+0x186>
 8005684:	9012      	str	r0, [sp, #72]	@ 0x48
 8005686:	e7b7      	b.n	80055f8 <_dtoa_r+0x188>
 8005688:	427b      	negs	r3, r7
 800568a:	930a      	str	r3, [sp, #40]	@ 0x28
 800568c:	2300      	movs	r3, #0
 800568e:	eba8 0807 	sub.w	r8, r8, r7
 8005692:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005694:	e7c4      	b.n	8005620 <_dtoa_r+0x1b0>
 8005696:	2300      	movs	r3, #0
 8005698:	930b      	str	r3, [sp, #44]	@ 0x2c
 800569a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800569c:	2b00      	cmp	r3, #0
 800569e:	dc35      	bgt.n	800570c <_dtoa_r+0x29c>
 80056a0:	2301      	movs	r3, #1
 80056a2:	9300      	str	r3, [sp, #0]
 80056a4:	9307      	str	r3, [sp, #28]
 80056a6:	461a      	mov	r2, r3
 80056a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80056aa:	e00b      	b.n	80056c4 <_dtoa_r+0x254>
 80056ac:	2301      	movs	r3, #1
 80056ae:	e7f3      	b.n	8005698 <_dtoa_r+0x228>
 80056b0:	2300      	movs	r3, #0
 80056b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056b6:	18fb      	adds	r3, r7, r3
 80056b8:	9300      	str	r3, [sp, #0]
 80056ba:	3301      	adds	r3, #1
 80056bc:	2b01      	cmp	r3, #1
 80056be:	9307      	str	r3, [sp, #28]
 80056c0:	bfb8      	it	lt
 80056c2:	2301      	movlt	r3, #1
 80056c4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80056c8:	2100      	movs	r1, #0
 80056ca:	2204      	movs	r2, #4
 80056cc:	f102 0514 	add.w	r5, r2, #20
 80056d0:	429d      	cmp	r5, r3
 80056d2:	d91f      	bls.n	8005714 <_dtoa_r+0x2a4>
 80056d4:	6041      	str	r1, [r0, #4]
 80056d6:	4658      	mov	r0, fp
 80056d8:	f000 fd8e 	bl	80061f8 <_Balloc>
 80056dc:	4682      	mov	sl, r0
 80056de:	2800      	cmp	r0, #0
 80056e0:	d13c      	bne.n	800575c <_dtoa_r+0x2ec>
 80056e2:	4b1b      	ldr	r3, [pc, #108]	@ (8005750 <_dtoa_r+0x2e0>)
 80056e4:	4602      	mov	r2, r0
 80056e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80056ea:	e6d8      	b.n	800549e <_dtoa_r+0x2e>
 80056ec:	2301      	movs	r3, #1
 80056ee:	e7e0      	b.n	80056b2 <_dtoa_r+0x242>
 80056f0:	2401      	movs	r4, #1
 80056f2:	2300      	movs	r3, #0
 80056f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80056f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80056f8:	f04f 33ff 	mov.w	r3, #4294967295
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	9307      	str	r3, [sp, #28]
 8005700:	2200      	movs	r2, #0
 8005702:	2312      	movs	r3, #18
 8005704:	e7d0      	b.n	80056a8 <_dtoa_r+0x238>
 8005706:	2301      	movs	r3, #1
 8005708:	930b      	str	r3, [sp, #44]	@ 0x2c
 800570a:	e7f5      	b.n	80056f8 <_dtoa_r+0x288>
 800570c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800570e:	9300      	str	r3, [sp, #0]
 8005710:	9307      	str	r3, [sp, #28]
 8005712:	e7d7      	b.n	80056c4 <_dtoa_r+0x254>
 8005714:	3101      	adds	r1, #1
 8005716:	0052      	lsls	r2, r2, #1
 8005718:	e7d8      	b.n	80056cc <_dtoa_r+0x25c>
 800571a:	bf00      	nop
 800571c:	f3af 8000 	nop.w
 8005720:	636f4361 	.word	0x636f4361
 8005724:	3fd287a7 	.word	0x3fd287a7
 8005728:	8b60c8b3 	.word	0x8b60c8b3
 800572c:	3fc68a28 	.word	0x3fc68a28
 8005730:	509f79fb 	.word	0x509f79fb
 8005734:	3fd34413 	.word	0x3fd34413
 8005738:	08008aae 	.word	0x08008aae
 800573c:	08008ac5 	.word	0x08008ac5
 8005740:	7ff00000 	.word	0x7ff00000
 8005744:	08008a79 	.word	0x08008a79
 8005748:	3ff80000 	.word	0x3ff80000
 800574c:	08008bc0 	.word	0x08008bc0
 8005750:	08008b1d 	.word	0x08008b1d
 8005754:	08008aaa 	.word	0x08008aaa
 8005758:	08008a78 	.word	0x08008a78
 800575c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005760:	6018      	str	r0, [r3, #0]
 8005762:	9b07      	ldr	r3, [sp, #28]
 8005764:	2b0e      	cmp	r3, #14
 8005766:	f200 80a4 	bhi.w	80058b2 <_dtoa_r+0x442>
 800576a:	2c00      	cmp	r4, #0
 800576c:	f000 80a1 	beq.w	80058b2 <_dtoa_r+0x442>
 8005770:	2f00      	cmp	r7, #0
 8005772:	dd33      	ble.n	80057dc <_dtoa_r+0x36c>
 8005774:	4bad      	ldr	r3, [pc, #692]	@ (8005a2c <_dtoa_r+0x5bc>)
 8005776:	f007 020f 	and.w	r2, r7, #15
 800577a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800577e:	ed93 7b00 	vldr	d7, [r3]
 8005782:	05f8      	lsls	r0, r7, #23
 8005784:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005788:	ea4f 1427 	mov.w	r4, r7, asr #4
 800578c:	d516      	bpl.n	80057bc <_dtoa_r+0x34c>
 800578e:	4ba8      	ldr	r3, [pc, #672]	@ (8005a30 <_dtoa_r+0x5c0>)
 8005790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005794:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005798:	f7fb f880 	bl	800089c <__aeabi_ddiv>
 800579c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057a0:	f004 040f 	and.w	r4, r4, #15
 80057a4:	2603      	movs	r6, #3
 80057a6:	4da2      	ldr	r5, [pc, #648]	@ (8005a30 <_dtoa_r+0x5c0>)
 80057a8:	b954      	cbnz	r4, 80057c0 <_dtoa_r+0x350>
 80057aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057b2:	f7fb f873 	bl	800089c <__aeabi_ddiv>
 80057b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057ba:	e028      	b.n	800580e <_dtoa_r+0x39e>
 80057bc:	2602      	movs	r6, #2
 80057be:	e7f2      	b.n	80057a6 <_dtoa_r+0x336>
 80057c0:	07e1      	lsls	r1, r4, #31
 80057c2:	d508      	bpl.n	80057d6 <_dtoa_r+0x366>
 80057c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80057cc:	f7fa ff3c 	bl	8000648 <__aeabi_dmul>
 80057d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057d4:	3601      	adds	r6, #1
 80057d6:	1064      	asrs	r4, r4, #1
 80057d8:	3508      	adds	r5, #8
 80057da:	e7e5      	b.n	80057a8 <_dtoa_r+0x338>
 80057dc:	f000 80d2 	beq.w	8005984 <_dtoa_r+0x514>
 80057e0:	427c      	negs	r4, r7
 80057e2:	4b92      	ldr	r3, [pc, #584]	@ (8005a2c <_dtoa_r+0x5bc>)
 80057e4:	4d92      	ldr	r5, [pc, #584]	@ (8005a30 <_dtoa_r+0x5c0>)
 80057e6:	f004 020f 	and.w	r2, r4, #15
 80057ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057f6:	f7fa ff27 	bl	8000648 <__aeabi_dmul>
 80057fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057fe:	1124      	asrs	r4, r4, #4
 8005800:	2300      	movs	r3, #0
 8005802:	2602      	movs	r6, #2
 8005804:	2c00      	cmp	r4, #0
 8005806:	f040 80b2 	bne.w	800596e <_dtoa_r+0x4fe>
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1d3      	bne.n	80057b6 <_dtoa_r+0x346>
 800580e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005810:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	f000 80b7 	beq.w	8005988 <_dtoa_r+0x518>
 800581a:	4b86      	ldr	r3, [pc, #536]	@ (8005a34 <_dtoa_r+0x5c4>)
 800581c:	2200      	movs	r2, #0
 800581e:	4620      	mov	r0, r4
 8005820:	4629      	mov	r1, r5
 8005822:	f7fb f983 	bl	8000b2c <__aeabi_dcmplt>
 8005826:	2800      	cmp	r0, #0
 8005828:	f000 80ae 	beq.w	8005988 <_dtoa_r+0x518>
 800582c:	9b07      	ldr	r3, [sp, #28]
 800582e:	2b00      	cmp	r3, #0
 8005830:	f000 80aa 	beq.w	8005988 <_dtoa_r+0x518>
 8005834:	9b00      	ldr	r3, [sp, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	dd37      	ble.n	80058aa <_dtoa_r+0x43a>
 800583a:	1e7b      	subs	r3, r7, #1
 800583c:	9304      	str	r3, [sp, #16]
 800583e:	4620      	mov	r0, r4
 8005840:	4b7d      	ldr	r3, [pc, #500]	@ (8005a38 <_dtoa_r+0x5c8>)
 8005842:	2200      	movs	r2, #0
 8005844:	4629      	mov	r1, r5
 8005846:	f7fa feff 	bl	8000648 <__aeabi_dmul>
 800584a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800584e:	9c00      	ldr	r4, [sp, #0]
 8005850:	3601      	adds	r6, #1
 8005852:	4630      	mov	r0, r6
 8005854:	f7fa fe8e 	bl	8000574 <__aeabi_i2d>
 8005858:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800585c:	f7fa fef4 	bl	8000648 <__aeabi_dmul>
 8005860:	4b76      	ldr	r3, [pc, #472]	@ (8005a3c <_dtoa_r+0x5cc>)
 8005862:	2200      	movs	r2, #0
 8005864:	f7fa fd3a 	bl	80002dc <__adddf3>
 8005868:	4605      	mov	r5, r0
 800586a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800586e:	2c00      	cmp	r4, #0
 8005870:	f040 808d 	bne.w	800598e <_dtoa_r+0x51e>
 8005874:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005878:	4b71      	ldr	r3, [pc, #452]	@ (8005a40 <_dtoa_r+0x5d0>)
 800587a:	2200      	movs	r2, #0
 800587c:	f7fa fd2c 	bl	80002d8 <__aeabi_dsub>
 8005880:	4602      	mov	r2, r0
 8005882:	460b      	mov	r3, r1
 8005884:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005888:	462a      	mov	r2, r5
 800588a:	4633      	mov	r3, r6
 800588c:	f7fb f96c 	bl	8000b68 <__aeabi_dcmpgt>
 8005890:	2800      	cmp	r0, #0
 8005892:	f040 828b 	bne.w	8005dac <_dtoa_r+0x93c>
 8005896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800589a:	462a      	mov	r2, r5
 800589c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80058a0:	f7fb f944 	bl	8000b2c <__aeabi_dcmplt>
 80058a4:	2800      	cmp	r0, #0
 80058a6:	f040 8128 	bne.w	8005afa <_dtoa_r+0x68a>
 80058aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80058ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80058b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f2c0 815a 	blt.w	8005b6e <_dtoa_r+0x6fe>
 80058ba:	2f0e      	cmp	r7, #14
 80058bc:	f300 8157 	bgt.w	8005b6e <_dtoa_r+0x6fe>
 80058c0:	4b5a      	ldr	r3, [pc, #360]	@ (8005a2c <_dtoa_r+0x5bc>)
 80058c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80058c6:	ed93 7b00 	vldr	d7, [r3]
 80058ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	ed8d 7b00 	vstr	d7, [sp]
 80058d2:	da03      	bge.n	80058dc <_dtoa_r+0x46c>
 80058d4:	9b07      	ldr	r3, [sp, #28]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f340 8101 	ble.w	8005ade <_dtoa_r+0x66e>
 80058dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80058e0:	4656      	mov	r6, sl
 80058e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058e6:	4620      	mov	r0, r4
 80058e8:	4629      	mov	r1, r5
 80058ea:	f7fa ffd7 	bl	800089c <__aeabi_ddiv>
 80058ee:	f7fb f95b 	bl	8000ba8 <__aeabi_d2iz>
 80058f2:	4680      	mov	r8, r0
 80058f4:	f7fa fe3e 	bl	8000574 <__aeabi_i2d>
 80058f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058fc:	f7fa fea4 	bl	8000648 <__aeabi_dmul>
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4620      	mov	r0, r4
 8005906:	4629      	mov	r1, r5
 8005908:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800590c:	f7fa fce4 	bl	80002d8 <__aeabi_dsub>
 8005910:	f806 4b01 	strb.w	r4, [r6], #1
 8005914:	9d07      	ldr	r5, [sp, #28]
 8005916:	eba6 040a 	sub.w	r4, r6, sl
 800591a:	42a5      	cmp	r5, r4
 800591c:	4602      	mov	r2, r0
 800591e:	460b      	mov	r3, r1
 8005920:	f040 8117 	bne.w	8005b52 <_dtoa_r+0x6e2>
 8005924:	f7fa fcda 	bl	80002dc <__adddf3>
 8005928:	e9dd 2300 	ldrd	r2, r3, [sp]
 800592c:	4604      	mov	r4, r0
 800592e:	460d      	mov	r5, r1
 8005930:	f7fb f91a 	bl	8000b68 <__aeabi_dcmpgt>
 8005934:	2800      	cmp	r0, #0
 8005936:	f040 80f9 	bne.w	8005b2c <_dtoa_r+0x6bc>
 800593a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800593e:	4620      	mov	r0, r4
 8005940:	4629      	mov	r1, r5
 8005942:	f7fb f8e9 	bl	8000b18 <__aeabi_dcmpeq>
 8005946:	b118      	cbz	r0, 8005950 <_dtoa_r+0x4e0>
 8005948:	f018 0f01 	tst.w	r8, #1
 800594c:	f040 80ee 	bne.w	8005b2c <_dtoa_r+0x6bc>
 8005950:	4649      	mov	r1, r9
 8005952:	4658      	mov	r0, fp
 8005954:	f000 fc90 	bl	8006278 <_Bfree>
 8005958:	2300      	movs	r3, #0
 800595a:	7033      	strb	r3, [r6, #0]
 800595c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800595e:	3701      	adds	r7, #1
 8005960:	601f      	str	r7, [r3, #0]
 8005962:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005964:	2b00      	cmp	r3, #0
 8005966:	f000 831d 	beq.w	8005fa4 <_dtoa_r+0xb34>
 800596a:	601e      	str	r6, [r3, #0]
 800596c:	e31a      	b.n	8005fa4 <_dtoa_r+0xb34>
 800596e:	07e2      	lsls	r2, r4, #31
 8005970:	d505      	bpl.n	800597e <_dtoa_r+0x50e>
 8005972:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005976:	f7fa fe67 	bl	8000648 <__aeabi_dmul>
 800597a:	3601      	adds	r6, #1
 800597c:	2301      	movs	r3, #1
 800597e:	1064      	asrs	r4, r4, #1
 8005980:	3508      	adds	r5, #8
 8005982:	e73f      	b.n	8005804 <_dtoa_r+0x394>
 8005984:	2602      	movs	r6, #2
 8005986:	e742      	b.n	800580e <_dtoa_r+0x39e>
 8005988:	9c07      	ldr	r4, [sp, #28]
 800598a:	9704      	str	r7, [sp, #16]
 800598c:	e761      	b.n	8005852 <_dtoa_r+0x3e2>
 800598e:	4b27      	ldr	r3, [pc, #156]	@ (8005a2c <_dtoa_r+0x5bc>)
 8005990:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005992:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005996:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800599a:	4454      	add	r4, sl
 800599c:	2900      	cmp	r1, #0
 800599e:	d053      	beq.n	8005a48 <_dtoa_r+0x5d8>
 80059a0:	4928      	ldr	r1, [pc, #160]	@ (8005a44 <_dtoa_r+0x5d4>)
 80059a2:	2000      	movs	r0, #0
 80059a4:	f7fa ff7a 	bl	800089c <__aeabi_ddiv>
 80059a8:	4633      	mov	r3, r6
 80059aa:	462a      	mov	r2, r5
 80059ac:	f7fa fc94 	bl	80002d8 <__aeabi_dsub>
 80059b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80059b4:	4656      	mov	r6, sl
 80059b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059ba:	f7fb f8f5 	bl	8000ba8 <__aeabi_d2iz>
 80059be:	4605      	mov	r5, r0
 80059c0:	f7fa fdd8 	bl	8000574 <__aeabi_i2d>
 80059c4:	4602      	mov	r2, r0
 80059c6:	460b      	mov	r3, r1
 80059c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059cc:	f7fa fc84 	bl	80002d8 <__aeabi_dsub>
 80059d0:	3530      	adds	r5, #48	@ 0x30
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059da:	f806 5b01 	strb.w	r5, [r6], #1
 80059de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80059e2:	f7fb f8a3 	bl	8000b2c <__aeabi_dcmplt>
 80059e6:	2800      	cmp	r0, #0
 80059e8:	d171      	bne.n	8005ace <_dtoa_r+0x65e>
 80059ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059ee:	4911      	ldr	r1, [pc, #68]	@ (8005a34 <_dtoa_r+0x5c4>)
 80059f0:	2000      	movs	r0, #0
 80059f2:	f7fa fc71 	bl	80002d8 <__aeabi_dsub>
 80059f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80059fa:	f7fb f897 	bl	8000b2c <__aeabi_dcmplt>
 80059fe:	2800      	cmp	r0, #0
 8005a00:	f040 8095 	bne.w	8005b2e <_dtoa_r+0x6be>
 8005a04:	42a6      	cmp	r6, r4
 8005a06:	f43f af50 	beq.w	80058aa <_dtoa_r+0x43a>
 8005a0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8005a38 <_dtoa_r+0x5c8>)
 8005a10:	2200      	movs	r2, #0
 8005a12:	f7fa fe19 	bl	8000648 <__aeabi_dmul>
 8005a16:	4b08      	ldr	r3, [pc, #32]	@ (8005a38 <_dtoa_r+0x5c8>)
 8005a18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a22:	f7fa fe11 	bl	8000648 <__aeabi_dmul>
 8005a26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a2a:	e7c4      	b.n	80059b6 <_dtoa_r+0x546>
 8005a2c:	08008bc0 	.word	0x08008bc0
 8005a30:	08008b98 	.word	0x08008b98
 8005a34:	3ff00000 	.word	0x3ff00000
 8005a38:	40240000 	.word	0x40240000
 8005a3c:	401c0000 	.word	0x401c0000
 8005a40:	40140000 	.word	0x40140000
 8005a44:	3fe00000 	.word	0x3fe00000
 8005a48:	4631      	mov	r1, r6
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	f7fa fdfc 	bl	8000648 <__aeabi_dmul>
 8005a50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a54:	9415      	str	r4, [sp, #84]	@ 0x54
 8005a56:	4656      	mov	r6, sl
 8005a58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a5c:	f7fb f8a4 	bl	8000ba8 <__aeabi_d2iz>
 8005a60:	4605      	mov	r5, r0
 8005a62:	f7fa fd87 	bl	8000574 <__aeabi_i2d>
 8005a66:	4602      	mov	r2, r0
 8005a68:	460b      	mov	r3, r1
 8005a6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a6e:	f7fa fc33 	bl	80002d8 <__aeabi_dsub>
 8005a72:	3530      	adds	r5, #48	@ 0x30
 8005a74:	f806 5b01 	strb.w	r5, [r6], #1
 8005a78:	4602      	mov	r2, r0
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	42a6      	cmp	r6, r4
 8005a7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a82:	f04f 0200 	mov.w	r2, #0
 8005a86:	d124      	bne.n	8005ad2 <_dtoa_r+0x662>
 8005a88:	4bac      	ldr	r3, [pc, #688]	@ (8005d3c <_dtoa_r+0x8cc>)
 8005a8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a8e:	f7fa fc25 	bl	80002dc <__adddf3>
 8005a92:	4602      	mov	r2, r0
 8005a94:	460b      	mov	r3, r1
 8005a96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a9a:	f7fb f865 	bl	8000b68 <__aeabi_dcmpgt>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	d145      	bne.n	8005b2e <_dtoa_r+0x6be>
 8005aa2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005aa6:	49a5      	ldr	r1, [pc, #660]	@ (8005d3c <_dtoa_r+0x8cc>)
 8005aa8:	2000      	movs	r0, #0
 8005aaa:	f7fa fc15 	bl	80002d8 <__aeabi_dsub>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ab6:	f7fb f839 	bl	8000b2c <__aeabi_dcmplt>
 8005aba:	2800      	cmp	r0, #0
 8005abc:	f43f aef5 	beq.w	80058aa <_dtoa_r+0x43a>
 8005ac0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005ac2:	1e73      	subs	r3, r6, #1
 8005ac4:	9315      	str	r3, [sp, #84]	@ 0x54
 8005ac6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005aca:	2b30      	cmp	r3, #48	@ 0x30
 8005acc:	d0f8      	beq.n	8005ac0 <_dtoa_r+0x650>
 8005ace:	9f04      	ldr	r7, [sp, #16]
 8005ad0:	e73e      	b.n	8005950 <_dtoa_r+0x4e0>
 8005ad2:	4b9b      	ldr	r3, [pc, #620]	@ (8005d40 <_dtoa_r+0x8d0>)
 8005ad4:	f7fa fdb8 	bl	8000648 <__aeabi_dmul>
 8005ad8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005adc:	e7bc      	b.n	8005a58 <_dtoa_r+0x5e8>
 8005ade:	d10c      	bne.n	8005afa <_dtoa_r+0x68a>
 8005ae0:	4b98      	ldr	r3, [pc, #608]	@ (8005d44 <_dtoa_r+0x8d4>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ae8:	f7fa fdae 	bl	8000648 <__aeabi_dmul>
 8005aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005af0:	f7fb f830 	bl	8000b54 <__aeabi_dcmpge>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	f000 8157 	beq.w	8005da8 <_dtoa_r+0x938>
 8005afa:	2400      	movs	r4, #0
 8005afc:	4625      	mov	r5, r4
 8005afe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b00:	43db      	mvns	r3, r3
 8005b02:	9304      	str	r3, [sp, #16]
 8005b04:	4656      	mov	r6, sl
 8005b06:	2700      	movs	r7, #0
 8005b08:	4621      	mov	r1, r4
 8005b0a:	4658      	mov	r0, fp
 8005b0c:	f000 fbb4 	bl	8006278 <_Bfree>
 8005b10:	2d00      	cmp	r5, #0
 8005b12:	d0dc      	beq.n	8005ace <_dtoa_r+0x65e>
 8005b14:	b12f      	cbz	r7, 8005b22 <_dtoa_r+0x6b2>
 8005b16:	42af      	cmp	r7, r5
 8005b18:	d003      	beq.n	8005b22 <_dtoa_r+0x6b2>
 8005b1a:	4639      	mov	r1, r7
 8005b1c:	4658      	mov	r0, fp
 8005b1e:	f000 fbab 	bl	8006278 <_Bfree>
 8005b22:	4629      	mov	r1, r5
 8005b24:	4658      	mov	r0, fp
 8005b26:	f000 fba7 	bl	8006278 <_Bfree>
 8005b2a:	e7d0      	b.n	8005ace <_dtoa_r+0x65e>
 8005b2c:	9704      	str	r7, [sp, #16]
 8005b2e:	4633      	mov	r3, r6
 8005b30:	461e      	mov	r6, r3
 8005b32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b36:	2a39      	cmp	r2, #57	@ 0x39
 8005b38:	d107      	bne.n	8005b4a <_dtoa_r+0x6da>
 8005b3a:	459a      	cmp	sl, r3
 8005b3c:	d1f8      	bne.n	8005b30 <_dtoa_r+0x6c0>
 8005b3e:	9a04      	ldr	r2, [sp, #16]
 8005b40:	3201      	adds	r2, #1
 8005b42:	9204      	str	r2, [sp, #16]
 8005b44:	2230      	movs	r2, #48	@ 0x30
 8005b46:	f88a 2000 	strb.w	r2, [sl]
 8005b4a:	781a      	ldrb	r2, [r3, #0]
 8005b4c:	3201      	adds	r2, #1
 8005b4e:	701a      	strb	r2, [r3, #0]
 8005b50:	e7bd      	b.n	8005ace <_dtoa_r+0x65e>
 8005b52:	4b7b      	ldr	r3, [pc, #492]	@ (8005d40 <_dtoa_r+0x8d0>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	f7fa fd77 	bl	8000648 <__aeabi_dmul>
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	4604      	mov	r4, r0
 8005b60:	460d      	mov	r5, r1
 8005b62:	f7fa ffd9 	bl	8000b18 <__aeabi_dcmpeq>
 8005b66:	2800      	cmp	r0, #0
 8005b68:	f43f aebb 	beq.w	80058e2 <_dtoa_r+0x472>
 8005b6c:	e6f0      	b.n	8005950 <_dtoa_r+0x4e0>
 8005b6e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005b70:	2a00      	cmp	r2, #0
 8005b72:	f000 80db 	beq.w	8005d2c <_dtoa_r+0x8bc>
 8005b76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b78:	2a01      	cmp	r2, #1
 8005b7a:	f300 80bf 	bgt.w	8005cfc <_dtoa_r+0x88c>
 8005b7e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005b80:	2a00      	cmp	r2, #0
 8005b82:	f000 80b7 	beq.w	8005cf4 <_dtoa_r+0x884>
 8005b86:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005b8a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005b8c:	4646      	mov	r6, r8
 8005b8e:	9a08      	ldr	r2, [sp, #32]
 8005b90:	2101      	movs	r1, #1
 8005b92:	441a      	add	r2, r3
 8005b94:	4658      	mov	r0, fp
 8005b96:	4498      	add	r8, r3
 8005b98:	9208      	str	r2, [sp, #32]
 8005b9a:	f000 fc6b 	bl	8006474 <__i2b>
 8005b9e:	4605      	mov	r5, r0
 8005ba0:	b15e      	cbz	r6, 8005bba <_dtoa_r+0x74a>
 8005ba2:	9b08      	ldr	r3, [sp, #32]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	dd08      	ble.n	8005bba <_dtoa_r+0x74a>
 8005ba8:	42b3      	cmp	r3, r6
 8005baa:	9a08      	ldr	r2, [sp, #32]
 8005bac:	bfa8      	it	ge
 8005bae:	4633      	movge	r3, r6
 8005bb0:	eba8 0803 	sub.w	r8, r8, r3
 8005bb4:	1af6      	subs	r6, r6, r3
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	9308      	str	r3, [sp, #32]
 8005bba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bbc:	b1f3      	cbz	r3, 8005bfc <_dtoa_r+0x78c>
 8005bbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 80b7 	beq.w	8005d34 <_dtoa_r+0x8c4>
 8005bc6:	b18c      	cbz	r4, 8005bec <_dtoa_r+0x77c>
 8005bc8:	4629      	mov	r1, r5
 8005bca:	4622      	mov	r2, r4
 8005bcc:	4658      	mov	r0, fp
 8005bce:	f000 fd11 	bl	80065f4 <__pow5mult>
 8005bd2:	464a      	mov	r2, r9
 8005bd4:	4601      	mov	r1, r0
 8005bd6:	4605      	mov	r5, r0
 8005bd8:	4658      	mov	r0, fp
 8005bda:	f000 fc61 	bl	80064a0 <__multiply>
 8005bde:	4649      	mov	r1, r9
 8005be0:	9004      	str	r0, [sp, #16]
 8005be2:	4658      	mov	r0, fp
 8005be4:	f000 fb48 	bl	8006278 <_Bfree>
 8005be8:	9b04      	ldr	r3, [sp, #16]
 8005bea:	4699      	mov	r9, r3
 8005bec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bee:	1b1a      	subs	r2, r3, r4
 8005bf0:	d004      	beq.n	8005bfc <_dtoa_r+0x78c>
 8005bf2:	4649      	mov	r1, r9
 8005bf4:	4658      	mov	r0, fp
 8005bf6:	f000 fcfd 	bl	80065f4 <__pow5mult>
 8005bfa:	4681      	mov	r9, r0
 8005bfc:	2101      	movs	r1, #1
 8005bfe:	4658      	mov	r0, fp
 8005c00:	f000 fc38 	bl	8006474 <__i2b>
 8005c04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c06:	4604      	mov	r4, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 81cf 	beq.w	8005fac <_dtoa_r+0xb3c>
 8005c0e:	461a      	mov	r2, r3
 8005c10:	4601      	mov	r1, r0
 8005c12:	4658      	mov	r0, fp
 8005c14:	f000 fcee 	bl	80065f4 <__pow5mult>
 8005c18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	f300 8095 	bgt.w	8005d4c <_dtoa_r+0x8dc>
 8005c22:	9b02      	ldr	r3, [sp, #8]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f040 8087 	bne.w	8005d38 <_dtoa_r+0x8c8>
 8005c2a:	9b03      	ldr	r3, [sp, #12]
 8005c2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f040 8089 	bne.w	8005d48 <_dtoa_r+0x8d8>
 8005c36:	9b03      	ldr	r3, [sp, #12]
 8005c38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c3c:	0d1b      	lsrs	r3, r3, #20
 8005c3e:	051b      	lsls	r3, r3, #20
 8005c40:	b12b      	cbz	r3, 8005c4e <_dtoa_r+0x7de>
 8005c42:	9b08      	ldr	r3, [sp, #32]
 8005c44:	3301      	adds	r3, #1
 8005c46:	9308      	str	r3, [sp, #32]
 8005c48:	f108 0801 	add.w	r8, r8, #1
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f000 81b0 	beq.w	8005fb8 <_dtoa_r+0xb48>
 8005c58:	6923      	ldr	r3, [r4, #16]
 8005c5a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005c5e:	6918      	ldr	r0, [r3, #16]
 8005c60:	f000 fbbc 	bl	80063dc <__hi0bits>
 8005c64:	f1c0 0020 	rsb	r0, r0, #32
 8005c68:	9b08      	ldr	r3, [sp, #32]
 8005c6a:	4418      	add	r0, r3
 8005c6c:	f010 001f 	ands.w	r0, r0, #31
 8005c70:	d077      	beq.n	8005d62 <_dtoa_r+0x8f2>
 8005c72:	f1c0 0320 	rsb	r3, r0, #32
 8005c76:	2b04      	cmp	r3, #4
 8005c78:	dd6b      	ble.n	8005d52 <_dtoa_r+0x8e2>
 8005c7a:	9b08      	ldr	r3, [sp, #32]
 8005c7c:	f1c0 001c 	rsb	r0, r0, #28
 8005c80:	4403      	add	r3, r0
 8005c82:	4480      	add	r8, r0
 8005c84:	4406      	add	r6, r0
 8005c86:	9308      	str	r3, [sp, #32]
 8005c88:	f1b8 0f00 	cmp.w	r8, #0
 8005c8c:	dd05      	ble.n	8005c9a <_dtoa_r+0x82a>
 8005c8e:	4649      	mov	r1, r9
 8005c90:	4642      	mov	r2, r8
 8005c92:	4658      	mov	r0, fp
 8005c94:	f000 fd08 	bl	80066a8 <__lshift>
 8005c98:	4681      	mov	r9, r0
 8005c9a:	9b08      	ldr	r3, [sp, #32]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	dd05      	ble.n	8005cac <_dtoa_r+0x83c>
 8005ca0:	4621      	mov	r1, r4
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	4658      	mov	r0, fp
 8005ca6:	f000 fcff 	bl	80066a8 <__lshift>
 8005caa:	4604      	mov	r4, r0
 8005cac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d059      	beq.n	8005d66 <_dtoa_r+0x8f6>
 8005cb2:	4621      	mov	r1, r4
 8005cb4:	4648      	mov	r0, r9
 8005cb6:	f000 fd63 	bl	8006780 <__mcmp>
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	da53      	bge.n	8005d66 <_dtoa_r+0x8f6>
 8005cbe:	1e7b      	subs	r3, r7, #1
 8005cc0:	9304      	str	r3, [sp, #16]
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	220a      	movs	r2, #10
 8005cc8:	4658      	mov	r0, fp
 8005cca:	f000 faf7 	bl	80062bc <__multadd>
 8005cce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cd0:	4681      	mov	r9, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	f000 8172 	beq.w	8005fbc <_dtoa_r+0xb4c>
 8005cd8:	2300      	movs	r3, #0
 8005cda:	4629      	mov	r1, r5
 8005cdc:	220a      	movs	r2, #10
 8005cde:	4658      	mov	r0, fp
 8005ce0:	f000 faec 	bl	80062bc <__multadd>
 8005ce4:	9b00      	ldr	r3, [sp, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	4605      	mov	r5, r0
 8005cea:	dc67      	bgt.n	8005dbc <_dtoa_r+0x94c>
 8005cec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cee:	2b02      	cmp	r3, #2
 8005cf0:	dc41      	bgt.n	8005d76 <_dtoa_r+0x906>
 8005cf2:	e063      	b.n	8005dbc <_dtoa_r+0x94c>
 8005cf4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005cf6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005cfa:	e746      	b.n	8005b8a <_dtoa_r+0x71a>
 8005cfc:	9b07      	ldr	r3, [sp, #28]
 8005cfe:	1e5c      	subs	r4, r3, #1
 8005d00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d02:	42a3      	cmp	r3, r4
 8005d04:	bfbf      	itttt	lt
 8005d06:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005d08:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005d0a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005d0c:	1ae3      	sublt	r3, r4, r3
 8005d0e:	bfb4      	ite	lt
 8005d10:	18d2      	addlt	r2, r2, r3
 8005d12:	1b1c      	subge	r4, r3, r4
 8005d14:	9b07      	ldr	r3, [sp, #28]
 8005d16:	bfbc      	itt	lt
 8005d18:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005d1a:	2400      	movlt	r4, #0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	bfb5      	itete	lt
 8005d20:	eba8 0603 	sublt.w	r6, r8, r3
 8005d24:	9b07      	ldrge	r3, [sp, #28]
 8005d26:	2300      	movlt	r3, #0
 8005d28:	4646      	movge	r6, r8
 8005d2a:	e730      	b.n	8005b8e <_dtoa_r+0x71e>
 8005d2c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d2e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005d30:	4646      	mov	r6, r8
 8005d32:	e735      	b.n	8005ba0 <_dtoa_r+0x730>
 8005d34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d36:	e75c      	b.n	8005bf2 <_dtoa_r+0x782>
 8005d38:	2300      	movs	r3, #0
 8005d3a:	e788      	b.n	8005c4e <_dtoa_r+0x7de>
 8005d3c:	3fe00000 	.word	0x3fe00000
 8005d40:	40240000 	.word	0x40240000
 8005d44:	40140000 	.word	0x40140000
 8005d48:	9b02      	ldr	r3, [sp, #8]
 8005d4a:	e780      	b.n	8005c4e <_dtoa_r+0x7de>
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d50:	e782      	b.n	8005c58 <_dtoa_r+0x7e8>
 8005d52:	d099      	beq.n	8005c88 <_dtoa_r+0x818>
 8005d54:	9a08      	ldr	r2, [sp, #32]
 8005d56:	331c      	adds	r3, #28
 8005d58:	441a      	add	r2, r3
 8005d5a:	4498      	add	r8, r3
 8005d5c:	441e      	add	r6, r3
 8005d5e:	9208      	str	r2, [sp, #32]
 8005d60:	e792      	b.n	8005c88 <_dtoa_r+0x818>
 8005d62:	4603      	mov	r3, r0
 8005d64:	e7f6      	b.n	8005d54 <_dtoa_r+0x8e4>
 8005d66:	9b07      	ldr	r3, [sp, #28]
 8005d68:	9704      	str	r7, [sp, #16]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	dc20      	bgt.n	8005db0 <_dtoa_r+0x940>
 8005d6e:	9300      	str	r3, [sp, #0]
 8005d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	dd1e      	ble.n	8005db4 <_dtoa_r+0x944>
 8005d76:	9b00      	ldr	r3, [sp, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f47f aec0 	bne.w	8005afe <_dtoa_r+0x68e>
 8005d7e:	4621      	mov	r1, r4
 8005d80:	2205      	movs	r2, #5
 8005d82:	4658      	mov	r0, fp
 8005d84:	f000 fa9a 	bl	80062bc <__multadd>
 8005d88:	4601      	mov	r1, r0
 8005d8a:	4604      	mov	r4, r0
 8005d8c:	4648      	mov	r0, r9
 8005d8e:	f000 fcf7 	bl	8006780 <__mcmp>
 8005d92:	2800      	cmp	r0, #0
 8005d94:	f77f aeb3 	ble.w	8005afe <_dtoa_r+0x68e>
 8005d98:	4656      	mov	r6, sl
 8005d9a:	2331      	movs	r3, #49	@ 0x31
 8005d9c:	f806 3b01 	strb.w	r3, [r6], #1
 8005da0:	9b04      	ldr	r3, [sp, #16]
 8005da2:	3301      	adds	r3, #1
 8005da4:	9304      	str	r3, [sp, #16]
 8005da6:	e6ae      	b.n	8005b06 <_dtoa_r+0x696>
 8005da8:	9c07      	ldr	r4, [sp, #28]
 8005daa:	9704      	str	r7, [sp, #16]
 8005dac:	4625      	mov	r5, r4
 8005dae:	e7f3      	b.n	8005d98 <_dtoa_r+0x928>
 8005db0:	9b07      	ldr	r3, [sp, #28]
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f000 8104 	beq.w	8005fc4 <_dtoa_r+0xb54>
 8005dbc:	2e00      	cmp	r6, #0
 8005dbe:	dd05      	ble.n	8005dcc <_dtoa_r+0x95c>
 8005dc0:	4629      	mov	r1, r5
 8005dc2:	4632      	mov	r2, r6
 8005dc4:	4658      	mov	r0, fp
 8005dc6:	f000 fc6f 	bl	80066a8 <__lshift>
 8005dca:	4605      	mov	r5, r0
 8005dcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d05a      	beq.n	8005e88 <_dtoa_r+0xa18>
 8005dd2:	6869      	ldr	r1, [r5, #4]
 8005dd4:	4658      	mov	r0, fp
 8005dd6:	f000 fa0f 	bl	80061f8 <_Balloc>
 8005dda:	4606      	mov	r6, r0
 8005ddc:	b928      	cbnz	r0, 8005dea <_dtoa_r+0x97a>
 8005dde:	4b84      	ldr	r3, [pc, #528]	@ (8005ff0 <_dtoa_r+0xb80>)
 8005de0:	4602      	mov	r2, r0
 8005de2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005de6:	f7ff bb5a 	b.w	800549e <_dtoa_r+0x2e>
 8005dea:	692a      	ldr	r2, [r5, #16]
 8005dec:	3202      	adds	r2, #2
 8005dee:	0092      	lsls	r2, r2, #2
 8005df0:	f105 010c 	add.w	r1, r5, #12
 8005df4:	300c      	adds	r0, #12
 8005df6:	f001 ff75 	bl	8007ce4 <memcpy>
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	4631      	mov	r1, r6
 8005dfe:	4658      	mov	r0, fp
 8005e00:	f000 fc52 	bl	80066a8 <__lshift>
 8005e04:	f10a 0301 	add.w	r3, sl, #1
 8005e08:	9307      	str	r3, [sp, #28]
 8005e0a:	9b00      	ldr	r3, [sp, #0]
 8005e0c:	4453      	add	r3, sl
 8005e0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e10:	9b02      	ldr	r3, [sp, #8]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	462f      	mov	r7, r5
 8005e18:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e1a:	4605      	mov	r5, r0
 8005e1c:	9b07      	ldr	r3, [sp, #28]
 8005e1e:	4621      	mov	r1, r4
 8005e20:	3b01      	subs	r3, #1
 8005e22:	4648      	mov	r0, r9
 8005e24:	9300      	str	r3, [sp, #0]
 8005e26:	f7ff fa9b 	bl	8005360 <quorem>
 8005e2a:	4639      	mov	r1, r7
 8005e2c:	9002      	str	r0, [sp, #8]
 8005e2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005e32:	4648      	mov	r0, r9
 8005e34:	f000 fca4 	bl	8006780 <__mcmp>
 8005e38:	462a      	mov	r2, r5
 8005e3a:	9008      	str	r0, [sp, #32]
 8005e3c:	4621      	mov	r1, r4
 8005e3e:	4658      	mov	r0, fp
 8005e40:	f000 fcba 	bl	80067b8 <__mdiff>
 8005e44:	68c2      	ldr	r2, [r0, #12]
 8005e46:	4606      	mov	r6, r0
 8005e48:	bb02      	cbnz	r2, 8005e8c <_dtoa_r+0xa1c>
 8005e4a:	4601      	mov	r1, r0
 8005e4c:	4648      	mov	r0, r9
 8005e4e:	f000 fc97 	bl	8006780 <__mcmp>
 8005e52:	4602      	mov	r2, r0
 8005e54:	4631      	mov	r1, r6
 8005e56:	4658      	mov	r0, fp
 8005e58:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e5a:	f000 fa0d 	bl	8006278 <_Bfree>
 8005e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e62:	9e07      	ldr	r6, [sp, #28]
 8005e64:	ea43 0102 	orr.w	r1, r3, r2
 8005e68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e6a:	4319      	orrs	r1, r3
 8005e6c:	d110      	bne.n	8005e90 <_dtoa_r+0xa20>
 8005e6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e72:	d029      	beq.n	8005ec8 <_dtoa_r+0xa58>
 8005e74:	9b08      	ldr	r3, [sp, #32]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	dd02      	ble.n	8005e80 <_dtoa_r+0xa10>
 8005e7a:	9b02      	ldr	r3, [sp, #8]
 8005e7c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005e80:	9b00      	ldr	r3, [sp, #0]
 8005e82:	f883 8000 	strb.w	r8, [r3]
 8005e86:	e63f      	b.n	8005b08 <_dtoa_r+0x698>
 8005e88:	4628      	mov	r0, r5
 8005e8a:	e7bb      	b.n	8005e04 <_dtoa_r+0x994>
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	e7e1      	b.n	8005e54 <_dtoa_r+0x9e4>
 8005e90:	9b08      	ldr	r3, [sp, #32]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	db04      	blt.n	8005ea0 <_dtoa_r+0xa30>
 8005e96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e98:	430b      	orrs	r3, r1
 8005e9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	d120      	bne.n	8005ee2 <_dtoa_r+0xa72>
 8005ea0:	2a00      	cmp	r2, #0
 8005ea2:	dded      	ble.n	8005e80 <_dtoa_r+0xa10>
 8005ea4:	4649      	mov	r1, r9
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	4658      	mov	r0, fp
 8005eaa:	f000 fbfd 	bl	80066a8 <__lshift>
 8005eae:	4621      	mov	r1, r4
 8005eb0:	4681      	mov	r9, r0
 8005eb2:	f000 fc65 	bl	8006780 <__mcmp>
 8005eb6:	2800      	cmp	r0, #0
 8005eb8:	dc03      	bgt.n	8005ec2 <_dtoa_r+0xa52>
 8005eba:	d1e1      	bne.n	8005e80 <_dtoa_r+0xa10>
 8005ebc:	f018 0f01 	tst.w	r8, #1
 8005ec0:	d0de      	beq.n	8005e80 <_dtoa_r+0xa10>
 8005ec2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005ec6:	d1d8      	bne.n	8005e7a <_dtoa_r+0xa0a>
 8005ec8:	9a00      	ldr	r2, [sp, #0]
 8005eca:	2339      	movs	r3, #57	@ 0x39
 8005ecc:	7013      	strb	r3, [r2, #0]
 8005ece:	4633      	mov	r3, r6
 8005ed0:	461e      	mov	r6, r3
 8005ed2:	3b01      	subs	r3, #1
 8005ed4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005ed8:	2a39      	cmp	r2, #57	@ 0x39
 8005eda:	d052      	beq.n	8005f82 <_dtoa_r+0xb12>
 8005edc:	3201      	adds	r2, #1
 8005ede:	701a      	strb	r2, [r3, #0]
 8005ee0:	e612      	b.n	8005b08 <_dtoa_r+0x698>
 8005ee2:	2a00      	cmp	r2, #0
 8005ee4:	dd07      	ble.n	8005ef6 <_dtoa_r+0xa86>
 8005ee6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005eea:	d0ed      	beq.n	8005ec8 <_dtoa_r+0xa58>
 8005eec:	9a00      	ldr	r2, [sp, #0]
 8005eee:	f108 0301 	add.w	r3, r8, #1
 8005ef2:	7013      	strb	r3, [r2, #0]
 8005ef4:	e608      	b.n	8005b08 <_dtoa_r+0x698>
 8005ef6:	9b07      	ldr	r3, [sp, #28]
 8005ef8:	9a07      	ldr	r2, [sp, #28]
 8005efa:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005efe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d028      	beq.n	8005f56 <_dtoa_r+0xae6>
 8005f04:	4649      	mov	r1, r9
 8005f06:	2300      	movs	r3, #0
 8005f08:	220a      	movs	r2, #10
 8005f0a:	4658      	mov	r0, fp
 8005f0c:	f000 f9d6 	bl	80062bc <__multadd>
 8005f10:	42af      	cmp	r7, r5
 8005f12:	4681      	mov	r9, r0
 8005f14:	f04f 0300 	mov.w	r3, #0
 8005f18:	f04f 020a 	mov.w	r2, #10
 8005f1c:	4639      	mov	r1, r7
 8005f1e:	4658      	mov	r0, fp
 8005f20:	d107      	bne.n	8005f32 <_dtoa_r+0xac2>
 8005f22:	f000 f9cb 	bl	80062bc <__multadd>
 8005f26:	4607      	mov	r7, r0
 8005f28:	4605      	mov	r5, r0
 8005f2a:	9b07      	ldr	r3, [sp, #28]
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	9307      	str	r3, [sp, #28]
 8005f30:	e774      	b.n	8005e1c <_dtoa_r+0x9ac>
 8005f32:	f000 f9c3 	bl	80062bc <__multadd>
 8005f36:	4629      	mov	r1, r5
 8005f38:	4607      	mov	r7, r0
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	220a      	movs	r2, #10
 8005f3e:	4658      	mov	r0, fp
 8005f40:	f000 f9bc 	bl	80062bc <__multadd>
 8005f44:	4605      	mov	r5, r0
 8005f46:	e7f0      	b.n	8005f2a <_dtoa_r+0xaba>
 8005f48:	9b00      	ldr	r3, [sp, #0]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	bfcc      	ite	gt
 8005f4e:	461e      	movgt	r6, r3
 8005f50:	2601      	movle	r6, #1
 8005f52:	4456      	add	r6, sl
 8005f54:	2700      	movs	r7, #0
 8005f56:	4649      	mov	r1, r9
 8005f58:	2201      	movs	r2, #1
 8005f5a:	4658      	mov	r0, fp
 8005f5c:	f000 fba4 	bl	80066a8 <__lshift>
 8005f60:	4621      	mov	r1, r4
 8005f62:	4681      	mov	r9, r0
 8005f64:	f000 fc0c 	bl	8006780 <__mcmp>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	dcb0      	bgt.n	8005ece <_dtoa_r+0xa5e>
 8005f6c:	d102      	bne.n	8005f74 <_dtoa_r+0xb04>
 8005f6e:	f018 0f01 	tst.w	r8, #1
 8005f72:	d1ac      	bne.n	8005ece <_dtoa_r+0xa5e>
 8005f74:	4633      	mov	r3, r6
 8005f76:	461e      	mov	r6, r3
 8005f78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f7c:	2a30      	cmp	r2, #48	@ 0x30
 8005f7e:	d0fa      	beq.n	8005f76 <_dtoa_r+0xb06>
 8005f80:	e5c2      	b.n	8005b08 <_dtoa_r+0x698>
 8005f82:	459a      	cmp	sl, r3
 8005f84:	d1a4      	bne.n	8005ed0 <_dtoa_r+0xa60>
 8005f86:	9b04      	ldr	r3, [sp, #16]
 8005f88:	3301      	adds	r3, #1
 8005f8a:	9304      	str	r3, [sp, #16]
 8005f8c:	2331      	movs	r3, #49	@ 0x31
 8005f8e:	f88a 3000 	strb.w	r3, [sl]
 8005f92:	e5b9      	b.n	8005b08 <_dtoa_r+0x698>
 8005f94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005f96:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005ff4 <_dtoa_r+0xb84>
 8005f9a:	b11b      	cbz	r3, 8005fa4 <_dtoa_r+0xb34>
 8005f9c:	f10a 0308 	add.w	r3, sl, #8
 8005fa0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005fa2:	6013      	str	r3, [r2, #0]
 8005fa4:	4650      	mov	r0, sl
 8005fa6:	b019      	add	sp, #100	@ 0x64
 8005fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	f77f ae37 	ble.w	8005c22 <_dtoa_r+0x7b2>
 8005fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fb8:	2001      	movs	r0, #1
 8005fba:	e655      	b.n	8005c68 <_dtoa_r+0x7f8>
 8005fbc:	9b00      	ldr	r3, [sp, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	f77f aed6 	ble.w	8005d70 <_dtoa_r+0x900>
 8005fc4:	4656      	mov	r6, sl
 8005fc6:	4621      	mov	r1, r4
 8005fc8:	4648      	mov	r0, r9
 8005fca:	f7ff f9c9 	bl	8005360 <quorem>
 8005fce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005fd2:	f806 8b01 	strb.w	r8, [r6], #1
 8005fd6:	9b00      	ldr	r3, [sp, #0]
 8005fd8:	eba6 020a 	sub.w	r2, r6, sl
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	ddb3      	ble.n	8005f48 <_dtoa_r+0xad8>
 8005fe0:	4649      	mov	r1, r9
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	220a      	movs	r2, #10
 8005fe6:	4658      	mov	r0, fp
 8005fe8:	f000 f968 	bl	80062bc <__multadd>
 8005fec:	4681      	mov	r9, r0
 8005fee:	e7ea      	b.n	8005fc6 <_dtoa_r+0xb56>
 8005ff0:	08008b1d 	.word	0x08008b1d
 8005ff4:	08008aa1 	.word	0x08008aa1

08005ff8 <_free_r>:
 8005ff8:	b538      	push	{r3, r4, r5, lr}
 8005ffa:	4605      	mov	r5, r0
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	d041      	beq.n	8006084 <_free_r+0x8c>
 8006000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006004:	1f0c      	subs	r4, r1, #4
 8006006:	2b00      	cmp	r3, #0
 8006008:	bfb8      	it	lt
 800600a:	18e4      	addlt	r4, r4, r3
 800600c:	f000 f8e8 	bl	80061e0 <__malloc_lock>
 8006010:	4a1d      	ldr	r2, [pc, #116]	@ (8006088 <_free_r+0x90>)
 8006012:	6813      	ldr	r3, [r2, #0]
 8006014:	b933      	cbnz	r3, 8006024 <_free_r+0x2c>
 8006016:	6063      	str	r3, [r4, #4]
 8006018:	6014      	str	r4, [r2, #0]
 800601a:	4628      	mov	r0, r5
 800601c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006020:	f000 b8e4 	b.w	80061ec <__malloc_unlock>
 8006024:	42a3      	cmp	r3, r4
 8006026:	d908      	bls.n	800603a <_free_r+0x42>
 8006028:	6820      	ldr	r0, [r4, #0]
 800602a:	1821      	adds	r1, r4, r0
 800602c:	428b      	cmp	r3, r1
 800602e:	bf01      	itttt	eq
 8006030:	6819      	ldreq	r1, [r3, #0]
 8006032:	685b      	ldreq	r3, [r3, #4]
 8006034:	1809      	addeq	r1, r1, r0
 8006036:	6021      	streq	r1, [r4, #0]
 8006038:	e7ed      	b.n	8006016 <_free_r+0x1e>
 800603a:	461a      	mov	r2, r3
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	b10b      	cbz	r3, 8006044 <_free_r+0x4c>
 8006040:	42a3      	cmp	r3, r4
 8006042:	d9fa      	bls.n	800603a <_free_r+0x42>
 8006044:	6811      	ldr	r1, [r2, #0]
 8006046:	1850      	adds	r0, r2, r1
 8006048:	42a0      	cmp	r0, r4
 800604a:	d10b      	bne.n	8006064 <_free_r+0x6c>
 800604c:	6820      	ldr	r0, [r4, #0]
 800604e:	4401      	add	r1, r0
 8006050:	1850      	adds	r0, r2, r1
 8006052:	4283      	cmp	r3, r0
 8006054:	6011      	str	r1, [r2, #0]
 8006056:	d1e0      	bne.n	800601a <_free_r+0x22>
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	6053      	str	r3, [r2, #4]
 800605e:	4408      	add	r0, r1
 8006060:	6010      	str	r0, [r2, #0]
 8006062:	e7da      	b.n	800601a <_free_r+0x22>
 8006064:	d902      	bls.n	800606c <_free_r+0x74>
 8006066:	230c      	movs	r3, #12
 8006068:	602b      	str	r3, [r5, #0]
 800606a:	e7d6      	b.n	800601a <_free_r+0x22>
 800606c:	6820      	ldr	r0, [r4, #0]
 800606e:	1821      	adds	r1, r4, r0
 8006070:	428b      	cmp	r3, r1
 8006072:	bf04      	itt	eq
 8006074:	6819      	ldreq	r1, [r3, #0]
 8006076:	685b      	ldreq	r3, [r3, #4]
 8006078:	6063      	str	r3, [r4, #4]
 800607a:	bf04      	itt	eq
 800607c:	1809      	addeq	r1, r1, r0
 800607e:	6021      	streq	r1, [r4, #0]
 8006080:	6054      	str	r4, [r2, #4]
 8006082:	e7ca      	b.n	800601a <_free_r+0x22>
 8006084:	bd38      	pop	{r3, r4, r5, pc}
 8006086:	bf00      	nop
 8006088:	20000460 	.word	0x20000460

0800608c <malloc>:
 800608c:	4b02      	ldr	r3, [pc, #8]	@ (8006098 <malloc+0xc>)
 800608e:	4601      	mov	r1, r0
 8006090:	6818      	ldr	r0, [r3, #0]
 8006092:	f000 b825 	b.w	80060e0 <_malloc_r>
 8006096:	bf00      	nop
 8006098:	20000018 	.word	0x20000018

0800609c <sbrk_aligned>:
 800609c:	b570      	push	{r4, r5, r6, lr}
 800609e:	4e0f      	ldr	r6, [pc, #60]	@ (80060dc <sbrk_aligned+0x40>)
 80060a0:	460c      	mov	r4, r1
 80060a2:	6831      	ldr	r1, [r6, #0]
 80060a4:	4605      	mov	r5, r0
 80060a6:	b911      	cbnz	r1, 80060ae <sbrk_aligned+0x12>
 80060a8:	f001 fe0c 	bl	8007cc4 <_sbrk_r>
 80060ac:	6030      	str	r0, [r6, #0]
 80060ae:	4621      	mov	r1, r4
 80060b0:	4628      	mov	r0, r5
 80060b2:	f001 fe07 	bl	8007cc4 <_sbrk_r>
 80060b6:	1c43      	adds	r3, r0, #1
 80060b8:	d103      	bne.n	80060c2 <sbrk_aligned+0x26>
 80060ba:	f04f 34ff 	mov.w	r4, #4294967295
 80060be:	4620      	mov	r0, r4
 80060c0:	bd70      	pop	{r4, r5, r6, pc}
 80060c2:	1cc4      	adds	r4, r0, #3
 80060c4:	f024 0403 	bic.w	r4, r4, #3
 80060c8:	42a0      	cmp	r0, r4
 80060ca:	d0f8      	beq.n	80060be <sbrk_aligned+0x22>
 80060cc:	1a21      	subs	r1, r4, r0
 80060ce:	4628      	mov	r0, r5
 80060d0:	f001 fdf8 	bl	8007cc4 <_sbrk_r>
 80060d4:	3001      	adds	r0, #1
 80060d6:	d1f2      	bne.n	80060be <sbrk_aligned+0x22>
 80060d8:	e7ef      	b.n	80060ba <sbrk_aligned+0x1e>
 80060da:	bf00      	nop
 80060dc:	2000045c 	.word	0x2000045c

080060e0 <_malloc_r>:
 80060e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e4:	1ccd      	adds	r5, r1, #3
 80060e6:	f025 0503 	bic.w	r5, r5, #3
 80060ea:	3508      	adds	r5, #8
 80060ec:	2d0c      	cmp	r5, #12
 80060ee:	bf38      	it	cc
 80060f0:	250c      	movcc	r5, #12
 80060f2:	2d00      	cmp	r5, #0
 80060f4:	4606      	mov	r6, r0
 80060f6:	db01      	blt.n	80060fc <_malloc_r+0x1c>
 80060f8:	42a9      	cmp	r1, r5
 80060fa:	d904      	bls.n	8006106 <_malloc_r+0x26>
 80060fc:	230c      	movs	r3, #12
 80060fe:	6033      	str	r3, [r6, #0]
 8006100:	2000      	movs	r0, #0
 8006102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006106:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80061dc <_malloc_r+0xfc>
 800610a:	f000 f869 	bl	80061e0 <__malloc_lock>
 800610e:	f8d8 3000 	ldr.w	r3, [r8]
 8006112:	461c      	mov	r4, r3
 8006114:	bb44      	cbnz	r4, 8006168 <_malloc_r+0x88>
 8006116:	4629      	mov	r1, r5
 8006118:	4630      	mov	r0, r6
 800611a:	f7ff ffbf 	bl	800609c <sbrk_aligned>
 800611e:	1c43      	adds	r3, r0, #1
 8006120:	4604      	mov	r4, r0
 8006122:	d158      	bne.n	80061d6 <_malloc_r+0xf6>
 8006124:	f8d8 4000 	ldr.w	r4, [r8]
 8006128:	4627      	mov	r7, r4
 800612a:	2f00      	cmp	r7, #0
 800612c:	d143      	bne.n	80061b6 <_malloc_r+0xd6>
 800612e:	2c00      	cmp	r4, #0
 8006130:	d04b      	beq.n	80061ca <_malloc_r+0xea>
 8006132:	6823      	ldr	r3, [r4, #0]
 8006134:	4639      	mov	r1, r7
 8006136:	4630      	mov	r0, r6
 8006138:	eb04 0903 	add.w	r9, r4, r3
 800613c:	f001 fdc2 	bl	8007cc4 <_sbrk_r>
 8006140:	4581      	cmp	r9, r0
 8006142:	d142      	bne.n	80061ca <_malloc_r+0xea>
 8006144:	6821      	ldr	r1, [r4, #0]
 8006146:	1a6d      	subs	r5, r5, r1
 8006148:	4629      	mov	r1, r5
 800614a:	4630      	mov	r0, r6
 800614c:	f7ff ffa6 	bl	800609c <sbrk_aligned>
 8006150:	3001      	adds	r0, #1
 8006152:	d03a      	beq.n	80061ca <_malloc_r+0xea>
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	442b      	add	r3, r5
 8006158:	6023      	str	r3, [r4, #0]
 800615a:	f8d8 3000 	ldr.w	r3, [r8]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	bb62      	cbnz	r2, 80061bc <_malloc_r+0xdc>
 8006162:	f8c8 7000 	str.w	r7, [r8]
 8006166:	e00f      	b.n	8006188 <_malloc_r+0xa8>
 8006168:	6822      	ldr	r2, [r4, #0]
 800616a:	1b52      	subs	r2, r2, r5
 800616c:	d420      	bmi.n	80061b0 <_malloc_r+0xd0>
 800616e:	2a0b      	cmp	r2, #11
 8006170:	d917      	bls.n	80061a2 <_malloc_r+0xc2>
 8006172:	1961      	adds	r1, r4, r5
 8006174:	42a3      	cmp	r3, r4
 8006176:	6025      	str	r5, [r4, #0]
 8006178:	bf18      	it	ne
 800617a:	6059      	strne	r1, [r3, #4]
 800617c:	6863      	ldr	r3, [r4, #4]
 800617e:	bf08      	it	eq
 8006180:	f8c8 1000 	streq.w	r1, [r8]
 8006184:	5162      	str	r2, [r4, r5]
 8006186:	604b      	str	r3, [r1, #4]
 8006188:	4630      	mov	r0, r6
 800618a:	f000 f82f 	bl	80061ec <__malloc_unlock>
 800618e:	f104 000b 	add.w	r0, r4, #11
 8006192:	1d23      	adds	r3, r4, #4
 8006194:	f020 0007 	bic.w	r0, r0, #7
 8006198:	1ac2      	subs	r2, r0, r3
 800619a:	bf1c      	itt	ne
 800619c:	1a1b      	subne	r3, r3, r0
 800619e:	50a3      	strne	r3, [r4, r2]
 80061a0:	e7af      	b.n	8006102 <_malloc_r+0x22>
 80061a2:	6862      	ldr	r2, [r4, #4]
 80061a4:	42a3      	cmp	r3, r4
 80061a6:	bf0c      	ite	eq
 80061a8:	f8c8 2000 	streq.w	r2, [r8]
 80061ac:	605a      	strne	r2, [r3, #4]
 80061ae:	e7eb      	b.n	8006188 <_malloc_r+0xa8>
 80061b0:	4623      	mov	r3, r4
 80061b2:	6864      	ldr	r4, [r4, #4]
 80061b4:	e7ae      	b.n	8006114 <_malloc_r+0x34>
 80061b6:	463c      	mov	r4, r7
 80061b8:	687f      	ldr	r7, [r7, #4]
 80061ba:	e7b6      	b.n	800612a <_malloc_r+0x4a>
 80061bc:	461a      	mov	r2, r3
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	42a3      	cmp	r3, r4
 80061c2:	d1fb      	bne.n	80061bc <_malloc_r+0xdc>
 80061c4:	2300      	movs	r3, #0
 80061c6:	6053      	str	r3, [r2, #4]
 80061c8:	e7de      	b.n	8006188 <_malloc_r+0xa8>
 80061ca:	230c      	movs	r3, #12
 80061cc:	6033      	str	r3, [r6, #0]
 80061ce:	4630      	mov	r0, r6
 80061d0:	f000 f80c 	bl	80061ec <__malloc_unlock>
 80061d4:	e794      	b.n	8006100 <_malloc_r+0x20>
 80061d6:	6005      	str	r5, [r0, #0]
 80061d8:	e7d6      	b.n	8006188 <_malloc_r+0xa8>
 80061da:	bf00      	nop
 80061dc:	20000460 	.word	0x20000460

080061e0 <__malloc_lock>:
 80061e0:	4801      	ldr	r0, [pc, #4]	@ (80061e8 <__malloc_lock+0x8>)
 80061e2:	f7ff b8b4 	b.w	800534e <__retarget_lock_acquire_recursive>
 80061e6:	bf00      	nop
 80061e8:	20000458 	.word	0x20000458

080061ec <__malloc_unlock>:
 80061ec:	4801      	ldr	r0, [pc, #4]	@ (80061f4 <__malloc_unlock+0x8>)
 80061ee:	f7ff b8af 	b.w	8005350 <__retarget_lock_release_recursive>
 80061f2:	bf00      	nop
 80061f4:	20000458 	.word	0x20000458

080061f8 <_Balloc>:
 80061f8:	b570      	push	{r4, r5, r6, lr}
 80061fa:	69c6      	ldr	r6, [r0, #28]
 80061fc:	4604      	mov	r4, r0
 80061fe:	460d      	mov	r5, r1
 8006200:	b976      	cbnz	r6, 8006220 <_Balloc+0x28>
 8006202:	2010      	movs	r0, #16
 8006204:	f7ff ff42 	bl	800608c <malloc>
 8006208:	4602      	mov	r2, r0
 800620a:	61e0      	str	r0, [r4, #28]
 800620c:	b920      	cbnz	r0, 8006218 <_Balloc+0x20>
 800620e:	4b18      	ldr	r3, [pc, #96]	@ (8006270 <_Balloc+0x78>)
 8006210:	4818      	ldr	r0, [pc, #96]	@ (8006274 <_Balloc+0x7c>)
 8006212:	216b      	movs	r1, #107	@ 0x6b
 8006214:	f001 fd7c 	bl	8007d10 <__assert_func>
 8006218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800621c:	6006      	str	r6, [r0, #0]
 800621e:	60c6      	str	r6, [r0, #12]
 8006220:	69e6      	ldr	r6, [r4, #28]
 8006222:	68f3      	ldr	r3, [r6, #12]
 8006224:	b183      	cbz	r3, 8006248 <_Balloc+0x50>
 8006226:	69e3      	ldr	r3, [r4, #28]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800622e:	b9b8      	cbnz	r0, 8006260 <_Balloc+0x68>
 8006230:	2101      	movs	r1, #1
 8006232:	fa01 f605 	lsl.w	r6, r1, r5
 8006236:	1d72      	adds	r2, r6, #5
 8006238:	0092      	lsls	r2, r2, #2
 800623a:	4620      	mov	r0, r4
 800623c:	f001 fd86 	bl	8007d4c <_calloc_r>
 8006240:	b160      	cbz	r0, 800625c <_Balloc+0x64>
 8006242:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006246:	e00e      	b.n	8006266 <_Balloc+0x6e>
 8006248:	2221      	movs	r2, #33	@ 0x21
 800624a:	2104      	movs	r1, #4
 800624c:	4620      	mov	r0, r4
 800624e:	f001 fd7d 	bl	8007d4c <_calloc_r>
 8006252:	69e3      	ldr	r3, [r4, #28]
 8006254:	60f0      	str	r0, [r6, #12]
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d1e4      	bne.n	8006226 <_Balloc+0x2e>
 800625c:	2000      	movs	r0, #0
 800625e:	bd70      	pop	{r4, r5, r6, pc}
 8006260:	6802      	ldr	r2, [r0, #0]
 8006262:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006266:	2300      	movs	r3, #0
 8006268:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800626c:	e7f7      	b.n	800625e <_Balloc+0x66>
 800626e:	bf00      	nop
 8006270:	08008aae 	.word	0x08008aae
 8006274:	08008b2e 	.word	0x08008b2e

08006278 <_Bfree>:
 8006278:	b570      	push	{r4, r5, r6, lr}
 800627a:	69c6      	ldr	r6, [r0, #28]
 800627c:	4605      	mov	r5, r0
 800627e:	460c      	mov	r4, r1
 8006280:	b976      	cbnz	r6, 80062a0 <_Bfree+0x28>
 8006282:	2010      	movs	r0, #16
 8006284:	f7ff ff02 	bl	800608c <malloc>
 8006288:	4602      	mov	r2, r0
 800628a:	61e8      	str	r0, [r5, #28]
 800628c:	b920      	cbnz	r0, 8006298 <_Bfree+0x20>
 800628e:	4b09      	ldr	r3, [pc, #36]	@ (80062b4 <_Bfree+0x3c>)
 8006290:	4809      	ldr	r0, [pc, #36]	@ (80062b8 <_Bfree+0x40>)
 8006292:	218f      	movs	r1, #143	@ 0x8f
 8006294:	f001 fd3c 	bl	8007d10 <__assert_func>
 8006298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800629c:	6006      	str	r6, [r0, #0]
 800629e:	60c6      	str	r6, [r0, #12]
 80062a0:	b13c      	cbz	r4, 80062b2 <_Bfree+0x3a>
 80062a2:	69eb      	ldr	r3, [r5, #28]
 80062a4:	6862      	ldr	r2, [r4, #4]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062ac:	6021      	str	r1, [r4, #0]
 80062ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80062b2:	bd70      	pop	{r4, r5, r6, pc}
 80062b4:	08008aae 	.word	0x08008aae
 80062b8:	08008b2e 	.word	0x08008b2e

080062bc <__multadd>:
 80062bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062c0:	690d      	ldr	r5, [r1, #16]
 80062c2:	4607      	mov	r7, r0
 80062c4:	460c      	mov	r4, r1
 80062c6:	461e      	mov	r6, r3
 80062c8:	f101 0c14 	add.w	ip, r1, #20
 80062cc:	2000      	movs	r0, #0
 80062ce:	f8dc 3000 	ldr.w	r3, [ip]
 80062d2:	b299      	uxth	r1, r3
 80062d4:	fb02 6101 	mla	r1, r2, r1, r6
 80062d8:	0c1e      	lsrs	r6, r3, #16
 80062da:	0c0b      	lsrs	r3, r1, #16
 80062dc:	fb02 3306 	mla	r3, r2, r6, r3
 80062e0:	b289      	uxth	r1, r1
 80062e2:	3001      	adds	r0, #1
 80062e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80062e8:	4285      	cmp	r5, r0
 80062ea:	f84c 1b04 	str.w	r1, [ip], #4
 80062ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80062f2:	dcec      	bgt.n	80062ce <__multadd+0x12>
 80062f4:	b30e      	cbz	r6, 800633a <__multadd+0x7e>
 80062f6:	68a3      	ldr	r3, [r4, #8]
 80062f8:	42ab      	cmp	r3, r5
 80062fa:	dc19      	bgt.n	8006330 <__multadd+0x74>
 80062fc:	6861      	ldr	r1, [r4, #4]
 80062fe:	4638      	mov	r0, r7
 8006300:	3101      	adds	r1, #1
 8006302:	f7ff ff79 	bl	80061f8 <_Balloc>
 8006306:	4680      	mov	r8, r0
 8006308:	b928      	cbnz	r0, 8006316 <__multadd+0x5a>
 800630a:	4602      	mov	r2, r0
 800630c:	4b0c      	ldr	r3, [pc, #48]	@ (8006340 <__multadd+0x84>)
 800630e:	480d      	ldr	r0, [pc, #52]	@ (8006344 <__multadd+0x88>)
 8006310:	21ba      	movs	r1, #186	@ 0xba
 8006312:	f001 fcfd 	bl	8007d10 <__assert_func>
 8006316:	6922      	ldr	r2, [r4, #16]
 8006318:	3202      	adds	r2, #2
 800631a:	f104 010c 	add.w	r1, r4, #12
 800631e:	0092      	lsls	r2, r2, #2
 8006320:	300c      	adds	r0, #12
 8006322:	f001 fcdf 	bl	8007ce4 <memcpy>
 8006326:	4621      	mov	r1, r4
 8006328:	4638      	mov	r0, r7
 800632a:	f7ff ffa5 	bl	8006278 <_Bfree>
 800632e:	4644      	mov	r4, r8
 8006330:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006334:	3501      	adds	r5, #1
 8006336:	615e      	str	r6, [r3, #20]
 8006338:	6125      	str	r5, [r4, #16]
 800633a:	4620      	mov	r0, r4
 800633c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006340:	08008b1d 	.word	0x08008b1d
 8006344:	08008b2e 	.word	0x08008b2e

08006348 <__s2b>:
 8006348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800634c:	460c      	mov	r4, r1
 800634e:	4615      	mov	r5, r2
 8006350:	461f      	mov	r7, r3
 8006352:	2209      	movs	r2, #9
 8006354:	3308      	adds	r3, #8
 8006356:	4606      	mov	r6, r0
 8006358:	fb93 f3f2 	sdiv	r3, r3, r2
 800635c:	2100      	movs	r1, #0
 800635e:	2201      	movs	r2, #1
 8006360:	429a      	cmp	r2, r3
 8006362:	db09      	blt.n	8006378 <__s2b+0x30>
 8006364:	4630      	mov	r0, r6
 8006366:	f7ff ff47 	bl	80061f8 <_Balloc>
 800636a:	b940      	cbnz	r0, 800637e <__s2b+0x36>
 800636c:	4602      	mov	r2, r0
 800636e:	4b19      	ldr	r3, [pc, #100]	@ (80063d4 <__s2b+0x8c>)
 8006370:	4819      	ldr	r0, [pc, #100]	@ (80063d8 <__s2b+0x90>)
 8006372:	21d3      	movs	r1, #211	@ 0xd3
 8006374:	f001 fccc 	bl	8007d10 <__assert_func>
 8006378:	0052      	lsls	r2, r2, #1
 800637a:	3101      	adds	r1, #1
 800637c:	e7f0      	b.n	8006360 <__s2b+0x18>
 800637e:	9b08      	ldr	r3, [sp, #32]
 8006380:	6143      	str	r3, [r0, #20]
 8006382:	2d09      	cmp	r5, #9
 8006384:	f04f 0301 	mov.w	r3, #1
 8006388:	6103      	str	r3, [r0, #16]
 800638a:	dd16      	ble.n	80063ba <__s2b+0x72>
 800638c:	f104 0909 	add.w	r9, r4, #9
 8006390:	46c8      	mov	r8, r9
 8006392:	442c      	add	r4, r5
 8006394:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006398:	4601      	mov	r1, r0
 800639a:	3b30      	subs	r3, #48	@ 0x30
 800639c:	220a      	movs	r2, #10
 800639e:	4630      	mov	r0, r6
 80063a0:	f7ff ff8c 	bl	80062bc <__multadd>
 80063a4:	45a0      	cmp	r8, r4
 80063a6:	d1f5      	bne.n	8006394 <__s2b+0x4c>
 80063a8:	f1a5 0408 	sub.w	r4, r5, #8
 80063ac:	444c      	add	r4, r9
 80063ae:	1b2d      	subs	r5, r5, r4
 80063b0:	1963      	adds	r3, r4, r5
 80063b2:	42bb      	cmp	r3, r7
 80063b4:	db04      	blt.n	80063c0 <__s2b+0x78>
 80063b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ba:	340a      	adds	r4, #10
 80063bc:	2509      	movs	r5, #9
 80063be:	e7f6      	b.n	80063ae <__s2b+0x66>
 80063c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80063c4:	4601      	mov	r1, r0
 80063c6:	3b30      	subs	r3, #48	@ 0x30
 80063c8:	220a      	movs	r2, #10
 80063ca:	4630      	mov	r0, r6
 80063cc:	f7ff ff76 	bl	80062bc <__multadd>
 80063d0:	e7ee      	b.n	80063b0 <__s2b+0x68>
 80063d2:	bf00      	nop
 80063d4:	08008b1d 	.word	0x08008b1d
 80063d8:	08008b2e 	.word	0x08008b2e

080063dc <__hi0bits>:
 80063dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80063e0:	4603      	mov	r3, r0
 80063e2:	bf36      	itet	cc
 80063e4:	0403      	lslcc	r3, r0, #16
 80063e6:	2000      	movcs	r0, #0
 80063e8:	2010      	movcc	r0, #16
 80063ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80063ee:	bf3c      	itt	cc
 80063f0:	021b      	lslcc	r3, r3, #8
 80063f2:	3008      	addcc	r0, #8
 80063f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063f8:	bf3c      	itt	cc
 80063fa:	011b      	lslcc	r3, r3, #4
 80063fc:	3004      	addcc	r0, #4
 80063fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006402:	bf3c      	itt	cc
 8006404:	009b      	lslcc	r3, r3, #2
 8006406:	3002      	addcc	r0, #2
 8006408:	2b00      	cmp	r3, #0
 800640a:	db05      	blt.n	8006418 <__hi0bits+0x3c>
 800640c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006410:	f100 0001 	add.w	r0, r0, #1
 8006414:	bf08      	it	eq
 8006416:	2020      	moveq	r0, #32
 8006418:	4770      	bx	lr

0800641a <__lo0bits>:
 800641a:	6803      	ldr	r3, [r0, #0]
 800641c:	4602      	mov	r2, r0
 800641e:	f013 0007 	ands.w	r0, r3, #7
 8006422:	d00b      	beq.n	800643c <__lo0bits+0x22>
 8006424:	07d9      	lsls	r1, r3, #31
 8006426:	d421      	bmi.n	800646c <__lo0bits+0x52>
 8006428:	0798      	lsls	r0, r3, #30
 800642a:	bf49      	itett	mi
 800642c:	085b      	lsrmi	r3, r3, #1
 800642e:	089b      	lsrpl	r3, r3, #2
 8006430:	2001      	movmi	r0, #1
 8006432:	6013      	strmi	r3, [r2, #0]
 8006434:	bf5c      	itt	pl
 8006436:	6013      	strpl	r3, [r2, #0]
 8006438:	2002      	movpl	r0, #2
 800643a:	4770      	bx	lr
 800643c:	b299      	uxth	r1, r3
 800643e:	b909      	cbnz	r1, 8006444 <__lo0bits+0x2a>
 8006440:	0c1b      	lsrs	r3, r3, #16
 8006442:	2010      	movs	r0, #16
 8006444:	b2d9      	uxtb	r1, r3
 8006446:	b909      	cbnz	r1, 800644c <__lo0bits+0x32>
 8006448:	3008      	adds	r0, #8
 800644a:	0a1b      	lsrs	r3, r3, #8
 800644c:	0719      	lsls	r1, r3, #28
 800644e:	bf04      	itt	eq
 8006450:	091b      	lsreq	r3, r3, #4
 8006452:	3004      	addeq	r0, #4
 8006454:	0799      	lsls	r1, r3, #30
 8006456:	bf04      	itt	eq
 8006458:	089b      	lsreq	r3, r3, #2
 800645a:	3002      	addeq	r0, #2
 800645c:	07d9      	lsls	r1, r3, #31
 800645e:	d403      	bmi.n	8006468 <__lo0bits+0x4e>
 8006460:	085b      	lsrs	r3, r3, #1
 8006462:	f100 0001 	add.w	r0, r0, #1
 8006466:	d003      	beq.n	8006470 <__lo0bits+0x56>
 8006468:	6013      	str	r3, [r2, #0]
 800646a:	4770      	bx	lr
 800646c:	2000      	movs	r0, #0
 800646e:	4770      	bx	lr
 8006470:	2020      	movs	r0, #32
 8006472:	4770      	bx	lr

08006474 <__i2b>:
 8006474:	b510      	push	{r4, lr}
 8006476:	460c      	mov	r4, r1
 8006478:	2101      	movs	r1, #1
 800647a:	f7ff febd 	bl	80061f8 <_Balloc>
 800647e:	4602      	mov	r2, r0
 8006480:	b928      	cbnz	r0, 800648e <__i2b+0x1a>
 8006482:	4b05      	ldr	r3, [pc, #20]	@ (8006498 <__i2b+0x24>)
 8006484:	4805      	ldr	r0, [pc, #20]	@ (800649c <__i2b+0x28>)
 8006486:	f240 1145 	movw	r1, #325	@ 0x145
 800648a:	f001 fc41 	bl	8007d10 <__assert_func>
 800648e:	2301      	movs	r3, #1
 8006490:	6144      	str	r4, [r0, #20]
 8006492:	6103      	str	r3, [r0, #16]
 8006494:	bd10      	pop	{r4, pc}
 8006496:	bf00      	nop
 8006498:	08008b1d 	.word	0x08008b1d
 800649c:	08008b2e 	.word	0x08008b2e

080064a0 <__multiply>:
 80064a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a4:	4614      	mov	r4, r2
 80064a6:	690a      	ldr	r2, [r1, #16]
 80064a8:	6923      	ldr	r3, [r4, #16]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	bfa8      	it	ge
 80064ae:	4623      	movge	r3, r4
 80064b0:	460f      	mov	r7, r1
 80064b2:	bfa4      	itt	ge
 80064b4:	460c      	movge	r4, r1
 80064b6:	461f      	movge	r7, r3
 80064b8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80064bc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80064c0:	68a3      	ldr	r3, [r4, #8]
 80064c2:	6861      	ldr	r1, [r4, #4]
 80064c4:	eb0a 0609 	add.w	r6, sl, r9
 80064c8:	42b3      	cmp	r3, r6
 80064ca:	b085      	sub	sp, #20
 80064cc:	bfb8      	it	lt
 80064ce:	3101      	addlt	r1, #1
 80064d0:	f7ff fe92 	bl	80061f8 <_Balloc>
 80064d4:	b930      	cbnz	r0, 80064e4 <__multiply+0x44>
 80064d6:	4602      	mov	r2, r0
 80064d8:	4b44      	ldr	r3, [pc, #272]	@ (80065ec <__multiply+0x14c>)
 80064da:	4845      	ldr	r0, [pc, #276]	@ (80065f0 <__multiply+0x150>)
 80064dc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80064e0:	f001 fc16 	bl	8007d10 <__assert_func>
 80064e4:	f100 0514 	add.w	r5, r0, #20
 80064e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80064ec:	462b      	mov	r3, r5
 80064ee:	2200      	movs	r2, #0
 80064f0:	4543      	cmp	r3, r8
 80064f2:	d321      	bcc.n	8006538 <__multiply+0x98>
 80064f4:	f107 0114 	add.w	r1, r7, #20
 80064f8:	f104 0214 	add.w	r2, r4, #20
 80064fc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006500:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006504:	9302      	str	r3, [sp, #8]
 8006506:	1b13      	subs	r3, r2, r4
 8006508:	3b15      	subs	r3, #21
 800650a:	f023 0303 	bic.w	r3, r3, #3
 800650e:	3304      	adds	r3, #4
 8006510:	f104 0715 	add.w	r7, r4, #21
 8006514:	42ba      	cmp	r2, r7
 8006516:	bf38      	it	cc
 8006518:	2304      	movcc	r3, #4
 800651a:	9301      	str	r3, [sp, #4]
 800651c:	9b02      	ldr	r3, [sp, #8]
 800651e:	9103      	str	r1, [sp, #12]
 8006520:	428b      	cmp	r3, r1
 8006522:	d80c      	bhi.n	800653e <__multiply+0x9e>
 8006524:	2e00      	cmp	r6, #0
 8006526:	dd03      	ble.n	8006530 <__multiply+0x90>
 8006528:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800652c:	2b00      	cmp	r3, #0
 800652e:	d05b      	beq.n	80065e8 <__multiply+0x148>
 8006530:	6106      	str	r6, [r0, #16]
 8006532:	b005      	add	sp, #20
 8006534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006538:	f843 2b04 	str.w	r2, [r3], #4
 800653c:	e7d8      	b.n	80064f0 <__multiply+0x50>
 800653e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006542:	f1ba 0f00 	cmp.w	sl, #0
 8006546:	d024      	beq.n	8006592 <__multiply+0xf2>
 8006548:	f104 0e14 	add.w	lr, r4, #20
 800654c:	46a9      	mov	r9, r5
 800654e:	f04f 0c00 	mov.w	ip, #0
 8006552:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006556:	f8d9 3000 	ldr.w	r3, [r9]
 800655a:	fa1f fb87 	uxth.w	fp, r7
 800655e:	b29b      	uxth	r3, r3
 8006560:	fb0a 330b 	mla	r3, sl, fp, r3
 8006564:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006568:	f8d9 7000 	ldr.w	r7, [r9]
 800656c:	4463      	add	r3, ip
 800656e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006572:	fb0a c70b 	mla	r7, sl, fp, ip
 8006576:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800657a:	b29b      	uxth	r3, r3
 800657c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006580:	4572      	cmp	r2, lr
 8006582:	f849 3b04 	str.w	r3, [r9], #4
 8006586:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800658a:	d8e2      	bhi.n	8006552 <__multiply+0xb2>
 800658c:	9b01      	ldr	r3, [sp, #4]
 800658e:	f845 c003 	str.w	ip, [r5, r3]
 8006592:	9b03      	ldr	r3, [sp, #12]
 8006594:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006598:	3104      	adds	r1, #4
 800659a:	f1b9 0f00 	cmp.w	r9, #0
 800659e:	d021      	beq.n	80065e4 <__multiply+0x144>
 80065a0:	682b      	ldr	r3, [r5, #0]
 80065a2:	f104 0c14 	add.w	ip, r4, #20
 80065a6:	46ae      	mov	lr, r5
 80065a8:	f04f 0a00 	mov.w	sl, #0
 80065ac:	f8bc b000 	ldrh.w	fp, [ip]
 80065b0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80065b4:	fb09 770b 	mla	r7, r9, fp, r7
 80065b8:	4457      	add	r7, sl
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80065c0:	f84e 3b04 	str.w	r3, [lr], #4
 80065c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80065c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065cc:	f8be 3000 	ldrh.w	r3, [lr]
 80065d0:	fb09 330a 	mla	r3, r9, sl, r3
 80065d4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80065d8:	4562      	cmp	r2, ip
 80065da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065de:	d8e5      	bhi.n	80065ac <__multiply+0x10c>
 80065e0:	9f01      	ldr	r7, [sp, #4]
 80065e2:	51eb      	str	r3, [r5, r7]
 80065e4:	3504      	adds	r5, #4
 80065e6:	e799      	b.n	800651c <__multiply+0x7c>
 80065e8:	3e01      	subs	r6, #1
 80065ea:	e79b      	b.n	8006524 <__multiply+0x84>
 80065ec:	08008b1d 	.word	0x08008b1d
 80065f0:	08008b2e 	.word	0x08008b2e

080065f4 <__pow5mult>:
 80065f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065f8:	4615      	mov	r5, r2
 80065fa:	f012 0203 	ands.w	r2, r2, #3
 80065fe:	4607      	mov	r7, r0
 8006600:	460e      	mov	r6, r1
 8006602:	d007      	beq.n	8006614 <__pow5mult+0x20>
 8006604:	4c25      	ldr	r4, [pc, #148]	@ (800669c <__pow5mult+0xa8>)
 8006606:	3a01      	subs	r2, #1
 8006608:	2300      	movs	r3, #0
 800660a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800660e:	f7ff fe55 	bl	80062bc <__multadd>
 8006612:	4606      	mov	r6, r0
 8006614:	10ad      	asrs	r5, r5, #2
 8006616:	d03d      	beq.n	8006694 <__pow5mult+0xa0>
 8006618:	69fc      	ldr	r4, [r7, #28]
 800661a:	b97c      	cbnz	r4, 800663c <__pow5mult+0x48>
 800661c:	2010      	movs	r0, #16
 800661e:	f7ff fd35 	bl	800608c <malloc>
 8006622:	4602      	mov	r2, r0
 8006624:	61f8      	str	r0, [r7, #28]
 8006626:	b928      	cbnz	r0, 8006634 <__pow5mult+0x40>
 8006628:	4b1d      	ldr	r3, [pc, #116]	@ (80066a0 <__pow5mult+0xac>)
 800662a:	481e      	ldr	r0, [pc, #120]	@ (80066a4 <__pow5mult+0xb0>)
 800662c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006630:	f001 fb6e 	bl	8007d10 <__assert_func>
 8006634:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006638:	6004      	str	r4, [r0, #0]
 800663a:	60c4      	str	r4, [r0, #12]
 800663c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006640:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006644:	b94c      	cbnz	r4, 800665a <__pow5mult+0x66>
 8006646:	f240 2171 	movw	r1, #625	@ 0x271
 800664a:	4638      	mov	r0, r7
 800664c:	f7ff ff12 	bl	8006474 <__i2b>
 8006650:	2300      	movs	r3, #0
 8006652:	f8c8 0008 	str.w	r0, [r8, #8]
 8006656:	4604      	mov	r4, r0
 8006658:	6003      	str	r3, [r0, #0]
 800665a:	f04f 0900 	mov.w	r9, #0
 800665e:	07eb      	lsls	r3, r5, #31
 8006660:	d50a      	bpl.n	8006678 <__pow5mult+0x84>
 8006662:	4631      	mov	r1, r6
 8006664:	4622      	mov	r2, r4
 8006666:	4638      	mov	r0, r7
 8006668:	f7ff ff1a 	bl	80064a0 <__multiply>
 800666c:	4631      	mov	r1, r6
 800666e:	4680      	mov	r8, r0
 8006670:	4638      	mov	r0, r7
 8006672:	f7ff fe01 	bl	8006278 <_Bfree>
 8006676:	4646      	mov	r6, r8
 8006678:	106d      	asrs	r5, r5, #1
 800667a:	d00b      	beq.n	8006694 <__pow5mult+0xa0>
 800667c:	6820      	ldr	r0, [r4, #0]
 800667e:	b938      	cbnz	r0, 8006690 <__pow5mult+0x9c>
 8006680:	4622      	mov	r2, r4
 8006682:	4621      	mov	r1, r4
 8006684:	4638      	mov	r0, r7
 8006686:	f7ff ff0b 	bl	80064a0 <__multiply>
 800668a:	6020      	str	r0, [r4, #0]
 800668c:	f8c0 9000 	str.w	r9, [r0]
 8006690:	4604      	mov	r4, r0
 8006692:	e7e4      	b.n	800665e <__pow5mult+0x6a>
 8006694:	4630      	mov	r0, r6
 8006696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800669a:	bf00      	nop
 800669c:	08008b88 	.word	0x08008b88
 80066a0:	08008aae 	.word	0x08008aae
 80066a4:	08008b2e 	.word	0x08008b2e

080066a8 <__lshift>:
 80066a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066ac:	460c      	mov	r4, r1
 80066ae:	6849      	ldr	r1, [r1, #4]
 80066b0:	6923      	ldr	r3, [r4, #16]
 80066b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80066b6:	68a3      	ldr	r3, [r4, #8]
 80066b8:	4607      	mov	r7, r0
 80066ba:	4691      	mov	r9, r2
 80066bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80066c0:	f108 0601 	add.w	r6, r8, #1
 80066c4:	42b3      	cmp	r3, r6
 80066c6:	db0b      	blt.n	80066e0 <__lshift+0x38>
 80066c8:	4638      	mov	r0, r7
 80066ca:	f7ff fd95 	bl	80061f8 <_Balloc>
 80066ce:	4605      	mov	r5, r0
 80066d0:	b948      	cbnz	r0, 80066e6 <__lshift+0x3e>
 80066d2:	4602      	mov	r2, r0
 80066d4:	4b28      	ldr	r3, [pc, #160]	@ (8006778 <__lshift+0xd0>)
 80066d6:	4829      	ldr	r0, [pc, #164]	@ (800677c <__lshift+0xd4>)
 80066d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80066dc:	f001 fb18 	bl	8007d10 <__assert_func>
 80066e0:	3101      	adds	r1, #1
 80066e2:	005b      	lsls	r3, r3, #1
 80066e4:	e7ee      	b.n	80066c4 <__lshift+0x1c>
 80066e6:	2300      	movs	r3, #0
 80066e8:	f100 0114 	add.w	r1, r0, #20
 80066ec:	f100 0210 	add.w	r2, r0, #16
 80066f0:	4618      	mov	r0, r3
 80066f2:	4553      	cmp	r3, sl
 80066f4:	db33      	blt.n	800675e <__lshift+0xb6>
 80066f6:	6920      	ldr	r0, [r4, #16]
 80066f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066fc:	f104 0314 	add.w	r3, r4, #20
 8006700:	f019 091f 	ands.w	r9, r9, #31
 8006704:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006708:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800670c:	d02b      	beq.n	8006766 <__lshift+0xbe>
 800670e:	f1c9 0e20 	rsb	lr, r9, #32
 8006712:	468a      	mov	sl, r1
 8006714:	2200      	movs	r2, #0
 8006716:	6818      	ldr	r0, [r3, #0]
 8006718:	fa00 f009 	lsl.w	r0, r0, r9
 800671c:	4310      	orrs	r0, r2
 800671e:	f84a 0b04 	str.w	r0, [sl], #4
 8006722:	f853 2b04 	ldr.w	r2, [r3], #4
 8006726:	459c      	cmp	ip, r3
 8006728:	fa22 f20e 	lsr.w	r2, r2, lr
 800672c:	d8f3      	bhi.n	8006716 <__lshift+0x6e>
 800672e:	ebac 0304 	sub.w	r3, ip, r4
 8006732:	3b15      	subs	r3, #21
 8006734:	f023 0303 	bic.w	r3, r3, #3
 8006738:	3304      	adds	r3, #4
 800673a:	f104 0015 	add.w	r0, r4, #21
 800673e:	4584      	cmp	ip, r0
 8006740:	bf38      	it	cc
 8006742:	2304      	movcc	r3, #4
 8006744:	50ca      	str	r2, [r1, r3]
 8006746:	b10a      	cbz	r2, 800674c <__lshift+0xa4>
 8006748:	f108 0602 	add.w	r6, r8, #2
 800674c:	3e01      	subs	r6, #1
 800674e:	4638      	mov	r0, r7
 8006750:	612e      	str	r6, [r5, #16]
 8006752:	4621      	mov	r1, r4
 8006754:	f7ff fd90 	bl	8006278 <_Bfree>
 8006758:	4628      	mov	r0, r5
 800675a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006762:	3301      	adds	r3, #1
 8006764:	e7c5      	b.n	80066f2 <__lshift+0x4a>
 8006766:	3904      	subs	r1, #4
 8006768:	f853 2b04 	ldr.w	r2, [r3], #4
 800676c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006770:	459c      	cmp	ip, r3
 8006772:	d8f9      	bhi.n	8006768 <__lshift+0xc0>
 8006774:	e7ea      	b.n	800674c <__lshift+0xa4>
 8006776:	bf00      	nop
 8006778:	08008b1d 	.word	0x08008b1d
 800677c:	08008b2e 	.word	0x08008b2e

08006780 <__mcmp>:
 8006780:	690a      	ldr	r2, [r1, #16]
 8006782:	4603      	mov	r3, r0
 8006784:	6900      	ldr	r0, [r0, #16]
 8006786:	1a80      	subs	r0, r0, r2
 8006788:	b530      	push	{r4, r5, lr}
 800678a:	d10e      	bne.n	80067aa <__mcmp+0x2a>
 800678c:	3314      	adds	r3, #20
 800678e:	3114      	adds	r1, #20
 8006790:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006794:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006798:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800679c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80067a0:	4295      	cmp	r5, r2
 80067a2:	d003      	beq.n	80067ac <__mcmp+0x2c>
 80067a4:	d205      	bcs.n	80067b2 <__mcmp+0x32>
 80067a6:	f04f 30ff 	mov.w	r0, #4294967295
 80067aa:	bd30      	pop	{r4, r5, pc}
 80067ac:	42a3      	cmp	r3, r4
 80067ae:	d3f3      	bcc.n	8006798 <__mcmp+0x18>
 80067b0:	e7fb      	b.n	80067aa <__mcmp+0x2a>
 80067b2:	2001      	movs	r0, #1
 80067b4:	e7f9      	b.n	80067aa <__mcmp+0x2a>
	...

080067b8 <__mdiff>:
 80067b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067bc:	4689      	mov	r9, r1
 80067be:	4606      	mov	r6, r0
 80067c0:	4611      	mov	r1, r2
 80067c2:	4648      	mov	r0, r9
 80067c4:	4614      	mov	r4, r2
 80067c6:	f7ff ffdb 	bl	8006780 <__mcmp>
 80067ca:	1e05      	subs	r5, r0, #0
 80067cc:	d112      	bne.n	80067f4 <__mdiff+0x3c>
 80067ce:	4629      	mov	r1, r5
 80067d0:	4630      	mov	r0, r6
 80067d2:	f7ff fd11 	bl	80061f8 <_Balloc>
 80067d6:	4602      	mov	r2, r0
 80067d8:	b928      	cbnz	r0, 80067e6 <__mdiff+0x2e>
 80067da:	4b3f      	ldr	r3, [pc, #252]	@ (80068d8 <__mdiff+0x120>)
 80067dc:	f240 2137 	movw	r1, #567	@ 0x237
 80067e0:	483e      	ldr	r0, [pc, #248]	@ (80068dc <__mdiff+0x124>)
 80067e2:	f001 fa95 	bl	8007d10 <__assert_func>
 80067e6:	2301      	movs	r3, #1
 80067e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80067ec:	4610      	mov	r0, r2
 80067ee:	b003      	add	sp, #12
 80067f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f4:	bfbc      	itt	lt
 80067f6:	464b      	movlt	r3, r9
 80067f8:	46a1      	movlt	r9, r4
 80067fa:	4630      	mov	r0, r6
 80067fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006800:	bfba      	itte	lt
 8006802:	461c      	movlt	r4, r3
 8006804:	2501      	movlt	r5, #1
 8006806:	2500      	movge	r5, #0
 8006808:	f7ff fcf6 	bl	80061f8 <_Balloc>
 800680c:	4602      	mov	r2, r0
 800680e:	b918      	cbnz	r0, 8006818 <__mdiff+0x60>
 8006810:	4b31      	ldr	r3, [pc, #196]	@ (80068d8 <__mdiff+0x120>)
 8006812:	f240 2145 	movw	r1, #581	@ 0x245
 8006816:	e7e3      	b.n	80067e0 <__mdiff+0x28>
 8006818:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800681c:	6926      	ldr	r6, [r4, #16]
 800681e:	60c5      	str	r5, [r0, #12]
 8006820:	f109 0310 	add.w	r3, r9, #16
 8006824:	f109 0514 	add.w	r5, r9, #20
 8006828:	f104 0e14 	add.w	lr, r4, #20
 800682c:	f100 0b14 	add.w	fp, r0, #20
 8006830:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006834:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006838:	9301      	str	r3, [sp, #4]
 800683a:	46d9      	mov	r9, fp
 800683c:	f04f 0c00 	mov.w	ip, #0
 8006840:	9b01      	ldr	r3, [sp, #4]
 8006842:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006846:	f853 af04 	ldr.w	sl, [r3, #4]!
 800684a:	9301      	str	r3, [sp, #4]
 800684c:	fa1f f38a 	uxth.w	r3, sl
 8006850:	4619      	mov	r1, r3
 8006852:	b283      	uxth	r3, r0
 8006854:	1acb      	subs	r3, r1, r3
 8006856:	0c00      	lsrs	r0, r0, #16
 8006858:	4463      	add	r3, ip
 800685a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800685e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006862:	b29b      	uxth	r3, r3
 8006864:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006868:	4576      	cmp	r6, lr
 800686a:	f849 3b04 	str.w	r3, [r9], #4
 800686e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006872:	d8e5      	bhi.n	8006840 <__mdiff+0x88>
 8006874:	1b33      	subs	r3, r6, r4
 8006876:	3b15      	subs	r3, #21
 8006878:	f023 0303 	bic.w	r3, r3, #3
 800687c:	3415      	adds	r4, #21
 800687e:	3304      	adds	r3, #4
 8006880:	42a6      	cmp	r6, r4
 8006882:	bf38      	it	cc
 8006884:	2304      	movcc	r3, #4
 8006886:	441d      	add	r5, r3
 8006888:	445b      	add	r3, fp
 800688a:	461e      	mov	r6, r3
 800688c:	462c      	mov	r4, r5
 800688e:	4544      	cmp	r4, r8
 8006890:	d30e      	bcc.n	80068b0 <__mdiff+0xf8>
 8006892:	f108 0103 	add.w	r1, r8, #3
 8006896:	1b49      	subs	r1, r1, r5
 8006898:	f021 0103 	bic.w	r1, r1, #3
 800689c:	3d03      	subs	r5, #3
 800689e:	45a8      	cmp	r8, r5
 80068a0:	bf38      	it	cc
 80068a2:	2100      	movcc	r1, #0
 80068a4:	440b      	add	r3, r1
 80068a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80068aa:	b191      	cbz	r1, 80068d2 <__mdiff+0x11a>
 80068ac:	6117      	str	r7, [r2, #16]
 80068ae:	e79d      	b.n	80067ec <__mdiff+0x34>
 80068b0:	f854 1b04 	ldr.w	r1, [r4], #4
 80068b4:	46e6      	mov	lr, ip
 80068b6:	0c08      	lsrs	r0, r1, #16
 80068b8:	fa1c fc81 	uxtah	ip, ip, r1
 80068bc:	4471      	add	r1, lr
 80068be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80068c2:	b289      	uxth	r1, r1
 80068c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80068c8:	f846 1b04 	str.w	r1, [r6], #4
 80068cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80068d0:	e7dd      	b.n	800688e <__mdiff+0xd6>
 80068d2:	3f01      	subs	r7, #1
 80068d4:	e7e7      	b.n	80068a6 <__mdiff+0xee>
 80068d6:	bf00      	nop
 80068d8:	08008b1d 	.word	0x08008b1d
 80068dc:	08008b2e 	.word	0x08008b2e

080068e0 <__ulp>:
 80068e0:	b082      	sub	sp, #8
 80068e2:	ed8d 0b00 	vstr	d0, [sp]
 80068e6:	9a01      	ldr	r2, [sp, #4]
 80068e8:	4b0f      	ldr	r3, [pc, #60]	@ (8006928 <__ulp+0x48>)
 80068ea:	4013      	ands	r3, r2
 80068ec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	dc08      	bgt.n	8006906 <__ulp+0x26>
 80068f4:	425b      	negs	r3, r3
 80068f6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80068fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80068fe:	da04      	bge.n	800690a <__ulp+0x2a>
 8006900:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006904:	4113      	asrs	r3, r2
 8006906:	2200      	movs	r2, #0
 8006908:	e008      	b.n	800691c <__ulp+0x3c>
 800690a:	f1a2 0314 	sub.w	r3, r2, #20
 800690e:	2b1e      	cmp	r3, #30
 8006910:	bfda      	itte	le
 8006912:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006916:	40da      	lsrle	r2, r3
 8006918:	2201      	movgt	r2, #1
 800691a:	2300      	movs	r3, #0
 800691c:	4619      	mov	r1, r3
 800691e:	4610      	mov	r0, r2
 8006920:	ec41 0b10 	vmov	d0, r0, r1
 8006924:	b002      	add	sp, #8
 8006926:	4770      	bx	lr
 8006928:	7ff00000 	.word	0x7ff00000

0800692c <__b2d>:
 800692c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006930:	6906      	ldr	r6, [r0, #16]
 8006932:	f100 0814 	add.w	r8, r0, #20
 8006936:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800693a:	1f37      	subs	r7, r6, #4
 800693c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006940:	4610      	mov	r0, r2
 8006942:	f7ff fd4b 	bl	80063dc <__hi0bits>
 8006946:	f1c0 0320 	rsb	r3, r0, #32
 800694a:	280a      	cmp	r0, #10
 800694c:	600b      	str	r3, [r1, #0]
 800694e:	491b      	ldr	r1, [pc, #108]	@ (80069bc <__b2d+0x90>)
 8006950:	dc15      	bgt.n	800697e <__b2d+0x52>
 8006952:	f1c0 0c0b 	rsb	ip, r0, #11
 8006956:	fa22 f30c 	lsr.w	r3, r2, ip
 800695a:	45b8      	cmp	r8, r7
 800695c:	ea43 0501 	orr.w	r5, r3, r1
 8006960:	bf34      	ite	cc
 8006962:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006966:	2300      	movcs	r3, #0
 8006968:	3015      	adds	r0, #21
 800696a:	fa02 f000 	lsl.w	r0, r2, r0
 800696e:	fa23 f30c 	lsr.w	r3, r3, ip
 8006972:	4303      	orrs	r3, r0
 8006974:	461c      	mov	r4, r3
 8006976:	ec45 4b10 	vmov	d0, r4, r5
 800697a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800697e:	45b8      	cmp	r8, r7
 8006980:	bf3a      	itte	cc
 8006982:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006986:	f1a6 0708 	subcc.w	r7, r6, #8
 800698a:	2300      	movcs	r3, #0
 800698c:	380b      	subs	r0, #11
 800698e:	d012      	beq.n	80069b6 <__b2d+0x8a>
 8006990:	f1c0 0120 	rsb	r1, r0, #32
 8006994:	fa23 f401 	lsr.w	r4, r3, r1
 8006998:	4082      	lsls	r2, r0
 800699a:	4322      	orrs	r2, r4
 800699c:	4547      	cmp	r7, r8
 800699e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80069a2:	bf8c      	ite	hi
 80069a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80069a8:	2200      	movls	r2, #0
 80069aa:	4083      	lsls	r3, r0
 80069ac:	40ca      	lsrs	r2, r1
 80069ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80069b2:	4313      	orrs	r3, r2
 80069b4:	e7de      	b.n	8006974 <__b2d+0x48>
 80069b6:	ea42 0501 	orr.w	r5, r2, r1
 80069ba:	e7db      	b.n	8006974 <__b2d+0x48>
 80069bc:	3ff00000 	.word	0x3ff00000

080069c0 <__d2b>:
 80069c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80069c4:	460f      	mov	r7, r1
 80069c6:	2101      	movs	r1, #1
 80069c8:	ec59 8b10 	vmov	r8, r9, d0
 80069cc:	4616      	mov	r6, r2
 80069ce:	f7ff fc13 	bl	80061f8 <_Balloc>
 80069d2:	4604      	mov	r4, r0
 80069d4:	b930      	cbnz	r0, 80069e4 <__d2b+0x24>
 80069d6:	4602      	mov	r2, r0
 80069d8:	4b23      	ldr	r3, [pc, #140]	@ (8006a68 <__d2b+0xa8>)
 80069da:	4824      	ldr	r0, [pc, #144]	@ (8006a6c <__d2b+0xac>)
 80069dc:	f240 310f 	movw	r1, #783	@ 0x30f
 80069e0:	f001 f996 	bl	8007d10 <__assert_func>
 80069e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80069e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80069ec:	b10d      	cbz	r5, 80069f2 <__d2b+0x32>
 80069ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069f2:	9301      	str	r3, [sp, #4]
 80069f4:	f1b8 0300 	subs.w	r3, r8, #0
 80069f8:	d023      	beq.n	8006a42 <__d2b+0x82>
 80069fa:	4668      	mov	r0, sp
 80069fc:	9300      	str	r3, [sp, #0]
 80069fe:	f7ff fd0c 	bl	800641a <__lo0bits>
 8006a02:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a06:	b1d0      	cbz	r0, 8006a3e <__d2b+0x7e>
 8006a08:	f1c0 0320 	rsb	r3, r0, #32
 8006a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a10:	430b      	orrs	r3, r1
 8006a12:	40c2      	lsrs	r2, r0
 8006a14:	6163      	str	r3, [r4, #20]
 8006a16:	9201      	str	r2, [sp, #4]
 8006a18:	9b01      	ldr	r3, [sp, #4]
 8006a1a:	61a3      	str	r3, [r4, #24]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	bf0c      	ite	eq
 8006a20:	2201      	moveq	r2, #1
 8006a22:	2202      	movne	r2, #2
 8006a24:	6122      	str	r2, [r4, #16]
 8006a26:	b1a5      	cbz	r5, 8006a52 <__d2b+0x92>
 8006a28:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006a2c:	4405      	add	r5, r0
 8006a2e:	603d      	str	r5, [r7, #0]
 8006a30:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006a34:	6030      	str	r0, [r6, #0]
 8006a36:	4620      	mov	r0, r4
 8006a38:	b003      	add	sp, #12
 8006a3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a3e:	6161      	str	r1, [r4, #20]
 8006a40:	e7ea      	b.n	8006a18 <__d2b+0x58>
 8006a42:	a801      	add	r0, sp, #4
 8006a44:	f7ff fce9 	bl	800641a <__lo0bits>
 8006a48:	9b01      	ldr	r3, [sp, #4]
 8006a4a:	6163      	str	r3, [r4, #20]
 8006a4c:	3020      	adds	r0, #32
 8006a4e:	2201      	movs	r2, #1
 8006a50:	e7e8      	b.n	8006a24 <__d2b+0x64>
 8006a52:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a56:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006a5a:	6038      	str	r0, [r7, #0]
 8006a5c:	6918      	ldr	r0, [r3, #16]
 8006a5e:	f7ff fcbd 	bl	80063dc <__hi0bits>
 8006a62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006a66:	e7e5      	b.n	8006a34 <__d2b+0x74>
 8006a68:	08008b1d 	.word	0x08008b1d
 8006a6c:	08008b2e 	.word	0x08008b2e

08006a70 <__ratio>:
 8006a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a74:	b085      	sub	sp, #20
 8006a76:	e9cd 1000 	strd	r1, r0, [sp]
 8006a7a:	a902      	add	r1, sp, #8
 8006a7c:	f7ff ff56 	bl	800692c <__b2d>
 8006a80:	9800      	ldr	r0, [sp, #0]
 8006a82:	a903      	add	r1, sp, #12
 8006a84:	ec55 4b10 	vmov	r4, r5, d0
 8006a88:	f7ff ff50 	bl	800692c <__b2d>
 8006a8c:	9b01      	ldr	r3, [sp, #4]
 8006a8e:	6919      	ldr	r1, [r3, #16]
 8006a90:	9b00      	ldr	r3, [sp, #0]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	1ac9      	subs	r1, r1, r3
 8006a96:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006a9a:	1a9b      	subs	r3, r3, r2
 8006a9c:	ec5b ab10 	vmov	sl, fp, d0
 8006aa0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	bfce      	itee	gt
 8006aa8:	462a      	movgt	r2, r5
 8006aaa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006aae:	465a      	movle	r2, fp
 8006ab0:	462f      	mov	r7, r5
 8006ab2:	46d9      	mov	r9, fp
 8006ab4:	bfcc      	ite	gt
 8006ab6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006aba:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006abe:	464b      	mov	r3, r9
 8006ac0:	4652      	mov	r2, sl
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	4639      	mov	r1, r7
 8006ac6:	f7f9 fee9 	bl	800089c <__aeabi_ddiv>
 8006aca:	ec41 0b10 	vmov	d0, r0, r1
 8006ace:	b005      	add	sp, #20
 8006ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006ad4 <__copybits>:
 8006ad4:	3901      	subs	r1, #1
 8006ad6:	b570      	push	{r4, r5, r6, lr}
 8006ad8:	1149      	asrs	r1, r1, #5
 8006ada:	6914      	ldr	r4, [r2, #16]
 8006adc:	3101      	adds	r1, #1
 8006ade:	f102 0314 	add.w	r3, r2, #20
 8006ae2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006ae6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006aea:	1f05      	subs	r5, r0, #4
 8006aec:	42a3      	cmp	r3, r4
 8006aee:	d30c      	bcc.n	8006b0a <__copybits+0x36>
 8006af0:	1aa3      	subs	r3, r4, r2
 8006af2:	3b11      	subs	r3, #17
 8006af4:	f023 0303 	bic.w	r3, r3, #3
 8006af8:	3211      	adds	r2, #17
 8006afa:	42a2      	cmp	r2, r4
 8006afc:	bf88      	it	hi
 8006afe:	2300      	movhi	r3, #0
 8006b00:	4418      	add	r0, r3
 8006b02:	2300      	movs	r3, #0
 8006b04:	4288      	cmp	r0, r1
 8006b06:	d305      	bcc.n	8006b14 <__copybits+0x40>
 8006b08:	bd70      	pop	{r4, r5, r6, pc}
 8006b0a:	f853 6b04 	ldr.w	r6, [r3], #4
 8006b0e:	f845 6f04 	str.w	r6, [r5, #4]!
 8006b12:	e7eb      	b.n	8006aec <__copybits+0x18>
 8006b14:	f840 3b04 	str.w	r3, [r0], #4
 8006b18:	e7f4      	b.n	8006b04 <__copybits+0x30>

08006b1a <__any_on>:
 8006b1a:	f100 0214 	add.w	r2, r0, #20
 8006b1e:	6900      	ldr	r0, [r0, #16]
 8006b20:	114b      	asrs	r3, r1, #5
 8006b22:	4298      	cmp	r0, r3
 8006b24:	b510      	push	{r4, lr}
 8006b26:	db11      	blt.n	8006b4c <__any_on+0x32>
 8006b28:	dd0a      	ble.n	8006b40 <__any_on+0x26>
 8006b2a:	f011 011f 	ands.w	r1, r1, #31
 8006b2e:	d007      	beq.n	8006b40 <__any_on+0x26>
 8006b30:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006b34:	fa24 f001 	lsr.w	r0, r4, r1
 8006b38:	fa00 f101 	lsl.w	r1, r0, r1
 8006b3c:	428c      	cmp	r4, r1
 8006b3e:	d10b      	bne.n	8006b58 <__any_on+0x3e>
 8006b40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d803      	bhi.n	8006b50 <__any_on+0x36>
 8006b48:	2000      	movs	r0, #0
 8006b4a:	bd10      	pop	{r4, pc}
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	e7f7      	b.n	8006b40 <__any_on+0x26>
 8006b50:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b54:	2900      	cmp	r1, #0
 8006b56:	d0f5      	beq.n	8006b44 <__any_on+0x2a>
 8006b58:	2001      	movs	r0, #1
 8006b5a:	e7f6      	b.n	8006b4a <__any_on+0x30>

08006b5c <sulp>:
 8006b5c:	b570      	push	{r4, r5, r6, lr}
 8006b5e:	4604      	mov	r4, r0
 8006b60:	460d      	mov	r5, r1
 8006b62:	ec45 4b10 	vmov	d0, r4, r5
 8006b66:	4616      	mov	r6, r2
 8006b68:	f7ff feba 	bl	80068e0 <__ulp>
 8006b6c:	ec51 0b10 	vmov	r0, r1, d0
 8006b70:	b17e      	cbz	r6, 8006b92 <sulp+0x36>
 8006b72:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006b76:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	dd09      	ble.n	8006b92 <sulp+0x36>
 8006b7e:	051b      	lsls	r3, r3, #20
 8006b80:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006b84:	2400      	movs	r4, #0
 8006b86:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006b8a:	4622      	mov	r2, r4
 8006b8c:	462b      	mov	r3, r5
 8006b8e:	f7f9 fd5b 	bl	8000648 <__aeabi_dmul>
 8006b92:	ec41 0b10 	vmov	d0, r0, r1
 8006b96:	bd70      	pop	{r4, r5, r6, pc}

08006b98 <_strtod_l>:
 8006b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9c:	b09f      	sub	sp, #124	@ 0x7c
 8006b9e:	460c      	mov	r4, r1
 8006ba0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	921a      	str	r2, [sp, #104]	@ 0x68
 8006ba6:	9005      	str	r0, [sp, #20]
 8006ba8:	f04f 0a00 	mov.w	sl, #0
 8006bac:	f04f 0b00 	mov.w	fp, #0
 8006bb0:	460a      	mov	r2, r1
 8006bb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8006bb4:	7811      	ldrb	r1, [r2, #0]
 8006bb6:	292b      	cmp	r1, #43	@ 0x2b
 8006bb8:	d04a      	beq.n	8006c50 <_strtod_l+0xb8>
 8006bba:	d838      	bhi.n	8006c2e <_strtod_l+0x96>
 8006bbc:	290d      	cmp	r1, #13
 8006bbe:	d832      	bhi.n	8006c26 <_strtod_l+0x8e>
 8006bc0:	2908      	cmp	r1, #8
 8006bc2:	d832      	bhi.n	8006c2a <_strtod_l+0x92>
 8006bc4:	2900      	cmp	r1, #0
 8006bc6:	d03b      	beq.n	8006c40 <_strtod_l+0xa8>
 8006bc8:	2200      	movs	r2, #0
 8006bca:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006bcc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006bce:	782a      	ldrb	r2, [r5, #0]
 8006bd0:	2a30      	cmp	r2, #48	@ 0x30
 8006bd2:	f040 80b3 	bne.w	8006d3c <_strtod_l+0x1a4>
 8006bd6:	786a      	ldrb	r2, [r5, #1]
 8006bd8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006bdc:	2a58      	cmp	r2, #88	@ 0x58
 8006bde:	d16e      	bne.n	8006cbe <_strtod_l+0x126>
 8006be0:	9302      	str	r3, [sp, #8]
 8006be2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006be4:	9301      	str	r3, [sp, #4]
 8006be6:	ab1a      	add	r3, sp, #104	@ 0x68
 8006be8:	9300      	str	r3, [sp, #0]
 8006bea:	4a8e      	ldr	r2, [pc, #568]	@ (8006e24 <_strtod_l+0x28c>)
 8006bec:	9805      	ldr	r0, [sp, #20]
 8006bee:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006bf0:	a919      	add	r1, sp, #100	@ 0x64
 8006bf2:	f001 f927 	bl	8007e44 <__gethex>
 8006bf6:	f010 060f 	ands.w	r6, r0, #15
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	d005      	beq.n	8006c0a <_strtod_l+0x72>
 8006bfe:	2e06      	cmp	r6, #6
 8006c00:	d128      	bne.n	8006c54 <_strtod_l+0xbc>
 8006c02:	3501      	adds	r5, #1
 8006c04:	2300      	movs	r3, #0
 8006c06:	9519      	str	r5, [sp, #100]	@ 0x64
 8006c08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f040 858e 	bne.w	800772e <_strtod_l+0xb96>
 8006c12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c14:	b1cb      	cbz	r3, 8006c4a <_strtod_l+0xb2>
 8006c16:	4652      	mov	r2, sl
 8006c18:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006c1c:	ec43 2b10 	vmov	d0, r2, r3
 8006c20:	b01f      	add	sp, #124	@ 0x7c
 8006c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c26:	2920      	cmp	r1, #32
 8006c28:	d1ce      	bne.n	8006bc8 <_strtod_l+0x30>
 8006c2a:	3201      	adds	r2, #1
 8006c2c:	e7c1      	b.n	8006bb2 <_strtod_l+0x1a>
 8006c2e:	292d      	cmp	r1, #45	@ 0x2d
 8006c30:	d1ca      	bne.n	8006bc8 <_strtod_l+0x30>
 8006c32:	2101      	movs	r1, #1
 8006c34:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006c36:	1c51      	adds	r1, r2, #1
 8006c38:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c3a:	7852      	ldrb	r2, [r2, #1]
 8006c3c:	2a00      	cmp	r2, #0
 8006c3e:	d1c5      	bne.n	8006bcc <_strtod_l+0x34>
 8006c40:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c42:	9419      	str	r4, [sp, #100]	@ 0x64
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f040 8570 	bne.w	800772a <_strtod_l+0xb92>
 8006c4a:	4652      	mov	r2, sl
 8006c4c:	465b      	mov	r3, fp
 8006c4e:	e7e5      	b.n	8006c1c <_strtod_l+0x84>
 8006c50:	2100      	movs	r1, #0
 8006c52:	e7ef      	b.n	8006c34 <_strtod_l+0x9c>
 8006c54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006c56:	b13a      	cbz	r2, 8006c68 <_strtod_l+0xd0>
 8006c58:	2135      	movs	r1, #53	@ 0x35
 8006c5a:	a81c      	add	r0, sp, #112	@ 0x70
 8006c5c:	f7ff ff3a 	bl	8006ad4 <__copybits>
 8006c60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c62:	9805      	ldr	r0, [sp, #20]
 8006c64:	f7ff fb08 	bl	8006278 <_Bfree>
 8006c68:	3e01      	subs	r6, #1
 8006c6a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006c6c:	2e04      	cmp	r6, #4
 8006c6e:	d806      	bhi.n	8006c7e <_strtod_l+0xe6>
 8006c70:	e8df f006 	tbb	[pc, r6]
 8006c74:	201d0314 	.word	0x201d0314
 8006c78:	14          	.byte	0x14
 8006c79:	00          	.byte	0x00
 8006c7a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006c7e:	05e1      	lsls	r1, r4, #23
 8006c80:	bf48      	it	mi
 8006c82:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006c86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006c8a:	0d1b      	lsrs	r3, r3, #20
 8006c8c:	051b      	lsls	r3, r3, #20
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1bb      	bne.n	8006c0a <_strtod_l+0x72>
 8006c92:	f7fe fb31 	bl	80052f8 <__errno>
 8006c96:	2322      	movs	r3, #34	@ 0x22
 8006c98:	6003      	str	r3, [r0, #0]
 8006c9a:	e7b6      	b.n	8006c0a <_strtod_l+0x72>
 8006c9c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006ca0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006ca4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006ca8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006cac:	e7e7      	b.n	8006c7e <_strtod_l+0xe6>
 8006cae:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006e2c <_strtod_l+0x294>
 8006cb2:	e7e4      	b.n	8006c7e <_strtod_l+0xe6>
 8006cb4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006cb8:	f04f 3aff 	mov.w	sl, #4294967295
 8006cbc:	e7df      	b.n	8006c7e <_strtod_l+0xe6>
 8006cbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cc0:	1c5a      	adds	r2, r3, #1
 8006cc2:	9219      	str	r2, [sp, #100]	@ 0x64
 8006cc4:	785b      	ldrb	r3, [r3, #1]
 8006cc6:	2b30      	cmp	r3, #48	@ 0x30
 8006cc8:	d0f9      	beq.n	8006cbe <_strtod_l+0x126>
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d09d      	beq.n	8006c0a <_strtod_l+0x72>
 8006cce:	2301      	movs	r3, #1
 8006cd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cd2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cd4:	930c      	str	r3, [sp, #48]	@ 0x30
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	9308      	str	r3, [sp, #32]
 8006cda:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cdc:	461f      	mov	r7, r3
 8006cde:	220a      	movs	r2, #10
 8006ce0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006ce2:	7805      	ldrb	r5, [r0, #0]
 8006ce4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006ce8:	b2d9      	uxtb	r1, r3
 8006cea:	2909      	cmp	r1, #9
 8006cec:	d928      	bls.n	8006d40 <_strtod_l+0x1a8>
 8006cee:	494e      	ldr	r1, [pc, #312]	@ (8006e28 <_strtod_l+0x290>)
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f000 ffd5 	bl	8007ca0 <strncmp>
 8006cf6:	2800      	cmp	r0, #0
 8006cf8:	d032      	beq.n	8006d60 <_strtod_l+0x1c8>
 8006cfa:	2000      	movs	r0, #0
 8006cfc:	462a      	mov	r2, r5
 8006cfe:	4681      	mov	r9, r0
 8006d00:	463d      	mov	r5, r7
 8006d02:	4603      	mov	r3, r0
 8006d04:	2a65      	cmp	r2, #101	@ 0x65
 8006d06:	d001      	beq.n	8006d0c <_strtod_l+0x174>
 8006d08:	2a45      	cmp	r2, #69	@ 0x45
 8006d0a:	d114      	bne.n	8006d36 <_strtod_l+0x19e>
 8006d0c:	b91d      	cbnz	r5, 8006d16 <_strtod_l+0x17e>
 8006d0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d10:	4302      	orrs	r2, r0
 8006d12:	d095      	beq.n	8006c40 <_strtod_l+0xa8>
 8006d14:	2500      	movs	r5, #0
 8006d16:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006d18:	1c62      	adds	r2, r4, #1
 8006d1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d1c:	7862      	ldrb	r2, [r4, #1]
 8006d1e:	2a2b      	cmp	r2, #43	@ 0x2b
 8006d20:	d077      	beq.n	8006e12 <_strtod_l+0x27a>
 8006d22:	2a2d      	cmp	r2, #45	@ 0x2d
 8006d24:	d07b      	beq.n	8006e1e <_strtod_l+0x286>
 8006d26:	f04f 0c00 	mov.w	ip, #0
 8006d2a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006d2e:	2909      	cmp	r1, #9
 8006d30:	f240 8082 	bls.w	8006e38 <_strtod_l+0x2a0>
 8006d34:	9419      	str	r4, [sp, #100]	@ 0x64
 8006d36:	f04f 0800 	mov.w	r8, #0
 8006d3a:	e0a2      	b.n	8006e82 <_strtod_l+0x2ea>
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	e7c7      	b.n	8006cd0 <_strtod_l+0x138>
 8006d40:	2f08      	cmp	r7, #8
 8006d42:	bfd5      	itete	le
 8006d44:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006d46:	9908      	ldrgt	r1, [sp, #32]
 8006d48:	fb02 3301 	mlale	r3, r2, r1, r3
 8006d4c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006d50:	f100 0001 	add.w	r0, r0, #1
 8006d54:	bfd4      	ite	le
 8006d56:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006d58:	9308      	strgt	r3, [sp, #32]
 8006d5a:	3701      	adds	r7, #1
 8006d5c:	9019      	str	r0, [sp, #100]	@ 0x64
 8006d5e:	e7bf      	b.n	8006ce0 <_strtod_l+0x148>
 8006d60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d62:	1c5a      	adds	r2, r3, #1
 8006d64:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d66:	785a      	ldrb	r2, [r3, #1]
 8006d68:	b37f      	cbz	r7, 8006dca <_strtod_l+0x232>
 8006d6a:	4681      	mov	r9, r0
 8006d6c:	463d      	mov	r5, r7
 8006d6e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006d72:	2b09      	cmp	r3, #9
 8006d74:	d912      	bls.n	8006d9c <_strtod_l+0x204>
 8006d76:	2301      	movs	r3, #1
 8006d78:	e7c4      	b.n	8006d04 <_strtod_l+0x16c>
 8006d7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d80:	785a      	ldrb	r2, [r3, #1]
 8006d82:	3001      	adds	r0, #1
 8006d84:	2a30      	cmp	r2, #48	@ 0x30
 8006d86:	d0f8      	beq.n	8006d7a <_strtod_l+0x1e2>
 8006d88:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006d8c:	2b08      	cmp	r3, #8
 8006d8e:	f200 84d3 	bhi.w	8007738 <_strtod_l+0xba0>
 8006d92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d94:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d96:	4681      	mov	r9, r0
 8006d98:	2000      	movs	r0, #0
 8006d9a:	4605      	mov	r5, r0
 8006d9c:	3a30      	subs	r2, #48	@ 0x30
 8006d9e:	f100 0301 	add.w	r3, r0, #1
 8006da2:	d02a      	beq.n	8006dfa <_strtod_l+0x262>
 8006da4:	4499      	add	r9, r3
 8006da6:	eb00 0c05 	add.w	ip, r0, r5
 8006daa:	462b      	mov	r3, r5
 8006dac:	210a      	movs	r1, #10
 8006dae:	4563      	cmp	r3, ip
 8006db0:	d10d      	bne.n	8006dce <_strtod_l+0x236>
 8006db2:	1c69      	adds	r1, r5, #1
 8006db4:	4401      	add	r1, r0
 8006db6:	4428      	add	r0, r5
 8006db8:	2808      	cmp	r0, #8
 8006dba:	dc16      	bgt.n	8006dea <_strtod_l+0x252>
 8006dbc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006dbe:	230a      	movs	r3, #10
 8006dc0:	fb03 2300 	mla	r3, r3, r0, r2
 8006dc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	e018      	b.n	8006dfc <_strtod_l+0x264>
 8006dca:	4638      	mov	r0, r7
 8006dcc:	e7da      	b.n	8006d84 <_strtod_l+0x1ec>
 8006dce:	2b08      	cmp	r3, #8
 8006dd0:	f103 0301 	add.w	r3, r3, #1
 8006dd4:	dc03      	bgt.n	8006dde <_strtod_l+0x246>
 8006dd6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006dd8:	434e      	muls	r6, r1
 8006dda:	960a      	str	r6, [sp, #40]	@ 0x28
 8006ddc:	e7e7      	b.n	8006dae <_strtod_l+0x216>
 8006dde:	2b10      	cmp	r3, #16
 8006de0:	bfde      	ittt	le
 8006de2:	9e08      	ldrle	r6, [sp, #32]
 8006de4:	434e      	mulle	r6, r1
 8006de6:	9608      	strle	r6, [sp, #32]
 8006de8:	e7e1      	b.n	8006dae <_strtod_l+0x216>
 8006dea:	280f      	cmp	r0, #15
 8006dec:	dceb      	bgt.n	8006dc6 <_strtod_l+0x22e>
 8006dee:	9808      	ldr	r0, [sp, #32]
 8006df0:	230a      	movs	r3, #10
 8006df2:	fb03 2300 	mla	r3, r3, r0, r2
 8006df6:	9308      	str	r3, [sp, #32]
 8006df8:	e7e5      	b.n	8006dc6 <_strtod_l+0x22e>
 8006dfa:	4629      	mov	r1, r5
 8006dfc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006dfe:	1c50      	adds	r0, r2, #1
 8006e00:	9019      	str	r0, [sp, #100]	@ 0x64
 8006e02:	7852      	ldrb	r2, [r2, #1]
 8006e04:	4618      	mov	r0, r3
 8006e06:	460d      	mov	r5, r1
 8006e08:	e7b1      	b.n	8006d6e <_strtod_l+0x1d6>
 8006e0a:	f04f 0900 	mov.w	r9, #0
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e77d      	b.n	8006d0e <_strtod_l+0x176>
 8006e12:	f04f 0c00 	mov.w	ip, #0
 8006e16:	1ca2      	adds	r2, r4, #2
 8006e18:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e1a:	78a2      	ldrb	r2, [r4, #2]
 8006e1c:	e785      	b.n	8006d2a <_strtod_l+0x192>
 8006e1e:	f04f 0c01 	mov.w	ip, #1
 8006e22:	e7f8      	b.n	8006e16 <_strtod_l+0x27e>
 8006e24:	08008ca0 	.word	0x08008ca0
 8006e28:	08008c88 	.word	0x08008c88
 8006e2c:	7ff00000 	.word	0x7ff00000
 8006e30:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e32:	1c51      	adds	r1, r2, #1
 8006e34:	9119      	str	r1, [sp, #100]	@ 0x64
 8006e36:	7852      	ldrb	r2, [r2, #1]
 8006e38:	2a30      	cmp	r2, #48	@ 0x30
 8006e3a:	d0f9      	beq.n	8006e30 <_strtod_l+0x298>
 8006e3c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006e40:	2908      	cmp	r1, #8
 8006e42:	f63f af78 	bhi.w	8006d36 <_strtod_l+0x19e>
 8006e46:	3a30      	subs	r2, #48	@ 0x30
 8006e48:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e4a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e4c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006e4e:	f04f 080a 	mov.w	r8, #10
 8006e52:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006e54:	1c56      	adds	r6, r2, #1
 8006e56:	9619      	str	r6, [sp, #100]	@ 0x64
 8006e58:	7852      	ldrb	r2, [r2, #1]
 8006e5a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006e5e:	f1be 0f09 	cmp.w	lr, #9
 8006e62:	d939      	bls.n	8006ed8 <_strtod_l+0x340>
 8006e64:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006e66:	1a76      	subs	r6, r6, r1
 8006e68:	2e08      	cmp	r6, #8
 8006e6a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006e6e:	dc03      	bgt.n	8006e78 <_strtod_l+0x2e0>
 8006e70:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006e72:	4588      	cmp	r8, r1
 8006e74:	bfa8      	it	ge
 8006e76:	4688      	movge	r8, r1
 8006e78:	f1bc 0f00 	cmp.w	ip, #0
 8006e7c:	d001      	beq.n	8006e82 <_strtod_l+0x2ea>
 8006e7e:	f1c8 0800 	rsb	r8, r8, #0
 8006e82:	2d00      	cmp	r5, #0
 8006e84:	d14e      	bne.n	8006f24 <_strtod_l+0x38c>
 8006e86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e88:	4308      	orrs	r0, r1
 8006e8a:	f47f aebe 	bne.w	8006c0a <_strtod_l+0x72>
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	f47f aed6 	bne.w	8006c40 <_strtod_l+0xa8>
 8006e94:	2a69      	cmp	r2, #105	@ 0x69
 8006e96:	d028      	beq.n	8006eea <_strtod_l+0x352>
 8006e98:	dc25      	bgt.n	8006ee6 <_strtod_l+0x34e>
 8006e9a:	2a49      	cmp	r2, #73	@ 0x49
 8006e9c:	d025      	beq.n	8006eea <_strtod_l+0x352>
 8006e9e:	2a4e      	cmp	r2, #78	@ 0x4e
 8006ea0:	f47f aece 	bne.w	8006c40 <_strtod_l+0xa8>
 8006ea4:	499b      	ldr	r1, [pc, #620]	@ (8007114 <_strtod_l+0x57c>)
 8006ea6:	a819      	add	r0, sp, #100	@ 0x64
 8006ea8:	f001 f9ee 	bl	8008288 <__match>
 8006eac:	2800      	cmp	r0, #0
 8006eae:	f43f aec7 	beq.w	8006c40 <_strtod_l+0xa8>
 8006eb2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	2b28      	cmp	r3, #40	@ 0x28
 8006eb8:	d12e      	bne.n	8006f18 <_strtod_l+0x380>
 8006eba:	4997      	ldr	r1, [pc, #604]	@ (8007118 <_strtod_l+0x580>)
 8006ebc:	aa1c      	add	r2, sp, #112	@ 0x70
 8006ebe:	a819      	add	r0, sp, #100	@ 0x64
 8006ec0:	f001 f9f6 	bl	80082b0 <__hexnan>
 8006ec4:	2805      	cmp	r0, #5
 8006ec6:	d127      	bne.n	8006f18 <_strtod_l+0x380>
 8006ec8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006eca:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006ece:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006ed2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006ed6:	e698      	b.n	8006c0a <_strtod_l+0x72>
 8006ed8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006eda:	fb08 2101 	mla	r1, r8, r1, r2
 8006ede:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006ee2:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ee4:	e7b5      	b.n	8006e52 <_strtod_l+0x2ba>
 8006ee6:	2a6e      	cmp	r2, #110	@ 0x6e
 8006ee8:	e7da      	b.n	8006ea0 <_strtod_l+0x308>
 8006eea:	498c      	ldr	r1, [pc, #560]	@ (800711c <_strtod_l+0x584>)
 8006eec:	a819      	add	r0, sp, #100	@ 0x64
 8006eee:	f001 f9cb 	bl	8008288 <__match>
 8006ef2:	2800      	cmp	r0, #0
 8006ef4:	f43f aea4 	beq.w	8006c40 <_strtod_l+0xa8>
 8006ef8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006efa:	4989      	ldr	r1, [pc, #548]	@ (8007120 <_strtod_l+0x588>)
 8006efc:	3b01      	subs	r3, #1
 8006efe:	a819      	add	r0, sp, #100	@ 0x64
 8006f00:	9319      	str	r3, [sp, #100]	@ 0x64
 8006f02:	f001 f9c1 	bl	8008288 <__match>
 8006f06:	b910      	cbnz	r0, 8006f0e <_strtod_l+0x376>
 8006f08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006f0e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007130 <_strtod_l+0x598>
 8006f12:	f04f 0a00 	mov.w	sl, #0
 8006f16:	e678      	b.n	8006c0a <_strtod_l+0x72>
 8006f18:	4882      	ldr	r0, [pc, #520]	@ (8007124 <_strtod_l+0x58c>)
 8006f1a:	f000 fef1 	bl	8007d00 <nan>
 8006f1e:	ec5b ab10 	vmov	sl, fp, d0
 8006f22:	e672      	b.n	8006c0a <_strtod_l+0x72>
 8006f24:	eba8 0309 	sub.w	r3, r8, r9
 8006f28:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f2c:	2f00      	cmp	r7, #0
 8006f2e:	bf08      	it	eq
 8006f30:	462f      	moveq	r7, r5
 8006f32:	2d10      	cmp	r5, #16
 8006f34:	462c      	mov	r4, r5
 8006f36:	bfa8      	it	ge
 8006f38:	2410      	movge	r4, #16
 8006f3a:	f7f9 fb0b 	bl	8000554 <__aeabi_ui2d>
 8006f3e:	2d09      	cmp	r5, #9
 8006f40:	4682      	mov	sl, r0
 8006f42:	468b      	mov	fp, r1
 8006f44:	dc13      	bgt.n	8006f6e <_strtod_l+0x3d6>
 8006f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	f43f ae5e 	beq.w	8006c0a <_strtod_l+0x72>
 8006f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f50:	dd78      	ble.n	8007044 <_strtod_l+0x4ac>
 8006f52:	2b16      	cmp	r3, #22
 8006f54:	dc5f      	bgt.n	8007016 <_strtod_l+0x47e>
 8006f56:	4974      	ldr	r1, [pc, #464]	@ (8007128 <_strtod_l+0x590>)
 8006f58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006f5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f60:	4652      	mov	r2, sl
 8006f62:	465b      	mov	r3, fp
 8006f64:	f7f9 fb70 	bl	8000648 <__aeabi_dmul>
 8006f68:	4682      	mov	sl, r0
 8006f6a:	468b      	mov	fp, r1
 8006f6c:	e64d      	b.n	8006c0a <_strtod_l+0x72>
 8006f6e:	4b6e      	ldr	r3, [pc, #440]	@ (8007128 <_strtod_l+0x590>)
 8006f70:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f74:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006f78:	f7f9 fb66 	bl	8000648 <__aeabi_dmul>
 8006f7c:	4682      	mov	sl, r0
 8006f7e:	9808      	ldr	r0, [sp, #32]
 8006f80:	468b      	mov	fp, r1
 8006f82:	f7f9 fae7 	bl	8000554 <__aeabi_ui2d>
 8006f86:	4602      	mov	r2, r0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	4650      	mov	r0, sl
 8006f8c:	4659      	mov	r1, fp
 8006f8e:	f7f9 f9a5 	bl	80002dc <__adddf3>
 8006f92:	2d0f      	cmp	r5, #15
 8006f94:	4682      	mov	sl, r0
 8006f96:	468b      	mov	fp, r1
 8006f98:	ddd5      	ble.n	8006f46 <_strtod_l+0x3ae>
 8006f9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f9c:	1b2c      	subs	r4, r5, r4
 8006f9e:	441c      	add	r4, r3
 8006fa0:	2c00      	cmp	r4, #0
 8006fa2:	f340 8096 	ble.w	80070d2 <_strtod_l+0x53a>
 8006fa6:	f014 030f 	ands.w	r3, r4, #15
 8006faa:	d00a      	beq.n	8006fc2 <_strtod_l+0x42a>
 8006fac:	495e      	ldr	r1, [pc, #376]	@ (8007128 <_strtod_l+0x590>)
 8006fae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006fb2:	4652      	mov	r2, sl
 8006fb4:	465b      	mov	r3, fp
 8006fb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fba:	f7f9 fb45 	bl	8000648 <__aeabi_dmul>
 8006fbe:	4682      	mov	sl, r0
 8006fc0:	468b      	mov	fp, r1
 8006fc2:	f034 040f 	bics.w	r4, r4, #15
 8006fc6:	d073      	beq.n	80070b0 <_strtod_l+0x518>
 8006fc8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006fcc:	dd48      	ble.n	8007060 <_strtod_l+0x4c8>
 8006fce:	2400      	movs	r4, #0
 8006fd0:	46a0      	mov	r8, r4
 8006fd2:	940a      	str	r4, [sp, #40]	@ 0x28
 8006fd4:	46a1      	mov	r9, r4
 8006fd6:	9a05      	ldr	r2, [sp, #20]
 8006fd8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007130 <_strtod_l+0x598>
 8006fdc:	2322      	movs	r3, #34	@ 0x22
 8006fde:	6013      	str	r3, [r2, #0]
 8006fe0:	f04f 0a00 	mov.w	sl, #0
 8006fe4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	f43f ae0f 	beq.w	8006c0a <_strtod_l+0x72>
 8006fec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006fee:	9805      	ldr	r0, [sp, #20]
 8006ff0:	f7ff f942 	bl	8006278 <_Bfree>
 8006ff4:	9805      	ldr	r0, [sp, #20]
 8006ff6:	4649      	mov	r1, r9
 8006ff8:	f7ff f93e 	bl	8006278 <_Bfree>
 8006ffc:	9805      	ldr	r0, [sp, #20]
 8006ffe:	4641      	mov	r1, r8
 8007000:	f7ff f93a 	bl	8006278 <_Bfree>
 8007004:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007006:	9805      	ldr	r0, [sp, #20]
 8007008:	f7ff f936 	bl	8006278 <_Bfree>
 800700c:	9805      	ldr	r0, [sp, #20]
 800700e:	4621      	mov	r1, r4
 8007010:	f7ff f932 	bl	8006278 <_Bfree>
 8007014:	e5f9      	b.n	8006c0a <_strtod_l+0x72>
 8007016:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007018:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800701c:	4293      	cmp	r3, r2
 800701e:	dbbc      	blt.n	8006f9a <_strtod_l+0x402>
 8007020:	4c41      	ldr	r4, [pc, #260]	@ (8007128 <_strtod_l+0x590>)
 8007022:	f1c5 050f 	rsb	r5, r5, #15
 8007026:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800702a:	4652      	mov	r2, sl
 800702c:	465b      	mov	r3, fp
 800702e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007032:	f7f9 fb09 	bl	8000648 <__aeabi_dmul>
 8007036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007038:	1b5d      	subs	r5, r3, r5
 800703a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800703e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007042:	e78f      	b.n	8006f64 <_strtod_l+0x3cc>
 8007044:	3316      	adds	r3, #22
 8007046:	dba8      	blt.n	8006f9a <_strtod_l+0x402>
 8007048:	4b37      	ldr	r3, [pc, #220]	@ (8007128 <_strtod_l+0x590>)
 800704a:	eba9 0808 	sub.w	r8, r9, r8
 800704e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007052:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007056:	4650      	mov	r0, sl
 8007058:	4659      	mov	r1, fp
 800705a:	f7f9 fc1f 	bl	800089c <__aeabi_ddiv>
 800705e:	e783      	b.n	8006f68 <_strtod_l+0x3d0>
 8007060:	4b32      	ldr	r3, [pc, #200]	@ (800712c <_strtod_l+0x594>)
 8007062:	9308      	str	r3, [sp, #32]
 8007064:	2300      	movs	r3, #0
 8007066:	1124      	asrs	r4, r4, #4
 8007068:	4650      	mov	r0, sl
 800706a:	4659      	mov	r1, fp
 800706c:	461e      	mov	r6, r3
 800706e:	2c01      	cmp	r4, #1
 8007070:	dc21      	bgt.n	80070b6 <_strtod_l+0x51e>
 8007072:	b10b      	cbz	r3, 8007078 <_strtod_l+0x4e0>
 8007074:	4682      	mov	sl, r0
 8007076:	468b      	mov	fp, r1
 8007078:	492c      	ldr	r1, [pc, #176]	@ (800712c <_strtod_l+0x594>)
 800707a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800707e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007082:	4652      	mov	r2, sl
 8007084:	465b      	mov	r3, fp
 8007086:	e9d1 0100 	ldrd	r0, r1, [r1]
 800708a:	f7f9 fadd 	bl	8000648 <__aeabi_dmul>
 800708e:	4b28      	ldr	r3, [pc, #160]	@ (8007130 <_strtod_l+0x598>)
 8007090:	460a      	mov	r2, r1
 8007092:	400b      	ands	r3, r1
 8007094:	4927      	ldr	r1, [pc, #156]	@ (8007134 <_strtod_l+0x59c>)
 8007096:	428b      	cmp	r3, r1
 8007098:	4682      	mov	sl, r0
 800709a:	d898      	bhi.n	8006fce <_strtod_l+0x436>
 800709c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80070a0:	428b      	cmp	r3, r1
 80070a2:	bf86      	itte	hi
 80070a4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007138 <_strtod_l+0x5a0>
 80070a8:	f04f 3aff 	movhi.w	sl, #4294967295
 80070ac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80070b0:	2300      	movs	r3, #0
 80070b2:	9308      	str	r3, [sp, #32]
 80070b4:	e07a      	b.n	80071ac <_strtod_l+0x614>
 80070b6:	07e2      	lsls	r2, r4, #31
 80070b8:	d505      	bpl.n	80070c6 <_strtod_l+0x52e>
 80070ba:	9b08      	ldr	r3, [sp, #32]
 80070bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c0:	f7f9 fac2 	bl	8000648 <__aeabi_dmul>
 80070c4:	2301      	movs	r3, #1
 80070c6:	9a08      	ldr	r2, [sp, #32]
 80070c8:	3208      	adds	r2, #8
 80070ca:	3601      	adds	r6, #1
 80070cc:	1064      	asrs	r4, r4, #1
 80070ce:	9208      	str	r2, [sp, #32]
 80070d0:	e7cd      	b.n	800706e <_strtod_l+0x4d6>
 80070d2:	d0ed      	beq.n	80070b0 <_strtod_l+0x518>
 80070d4:	4264      	negs	r4, r4
 80070d6:	f014 020f 	ands.w	r2, r4, #15
 80070da:	d00a      	beq.n	80070f2 <_strtod_l+0x55a>
 80070dc:	4b12      	ldr	r3, [pc, #72]	@ (8007128 <_strtod_l+0x590>)
 80070de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070e2:	4650      	mov	r0, sl
 80070e4:	4659      	mov	r1, fp
 80070e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ea:	f7f9 fbd7 	bl	800089c <__aeabi_ddiv>
 80070ee:	4682      	mov	sl, r0
 80070f0:	468b      	mov	fp, r1
 80070f2:	1124      	asrs	r4, r4, #4
 80070f4:	d0dc      	beq.n	80070b0 <_strtod_l+0x518>
 80070f6:	2c1f      	cmp	r4, #31
 80070f8:	dd20      	ble.n	800713c <_strtod_l+0x5a4>
 80070fa:	2400      	movs	r4, #0
 80070fc:	46a0      	mov	r8, r4
 80070fe:	940a      	str	r4, [sp, #40]	@ 0x28
 8007100:	46a1      	mov	r9, r4
 8007102:	9a05      	ldr	r2, [sp, #20]
 8007104:	2322      	movs	r3, #34	@ 0x22
 8007106:	f04f 0a00 	mov.w	sl, #0
 800710a:	f04f 0b00 	mov.w	fp, #0
 800710e:	6013      	str	r3, [r2, #0]
 8007110:	e768      	b.n	8006fe4 <_strtod_l+0x44c>
 8007112:	bf00      	nop
 8007114:	08008a75 	.word	0x08008a75
 8007118:	08008c8c 	.word	0x08008c8c
 800711c:	08008a6d 	.word	0x08008a6d
 8007120:	08008aa4 	.word	0x08008aa4
 8007124:	08008e35 	.word	0x08008e35
 8007128:	08008bc0 	.word	0x08008bc0
 800712c:	08008b98 	.word	0x08008b98
 8007130:	7ff00000 	.word	0x7ff00000
 8007134:	7ca00000 	.word	0x7ca00000
 8007138:	7fefffff 	.word	0x7fefffff
 800713c:	f014 0310 	ands.w	r3, r4, #16
 8007140:	bf18      	it	ne
 8007142:	236a      	movne	r3, #106	@ 0x6a
 8007144:	4ea9      	ldr	r6, [pc, #676]	@ (80073ec <_strtod_l+0x854>)
 8007146:	9308      	str	r3, [sp, #32]
 8007148:	4650      	mov	r0, sl
 800714a:	4659      	mov	r1, fp
 800714c:	2300      	movs	r3, #0
 800714e:	07e2      	lsls	r2, r4, #31
 8007150:	d504      	bpl.n	800715c <_strtod_l+0x5c4>
 8007152:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007156:	f7f9 fa77 	bl	8000648 <__aeabi_dmul>
 800715a:	2301      	movs	r3, #1
 800715c:	1064      	asrs	r4, r4, #1
 800715e:	f106 0608 	add.w	r6, r6, #8
 8007162:	d1f4      	bne.n	800714e <_strtod_l+0x5b6>
 8007164:	b10b      	cbz	r3, 800716a <_strtod_l+0x5d2>
 8007166:	4682      	mov	sl, r0
 8007168:	468b      	mov	fp, r1
 800716a:	9b08      	ldr	r3, [sp, #32]
 800716c:	b1b3      	cbz	r3, 800719c <_strtod_l+0x604>
 800716e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007172:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007176:	2b00      	cmp	r3, #0
 8007178:	4659      	mov	r1, fp
 800717a:	dd0f      	ble.n	800719c <_strtod_l+0x604>
 800717c:	2b1f      	cmp	r3, #31
 800717e:	dd55      	ble.n	800722c <_strtod_l+0x694>
 8007180:	2b34      	cmp	r3, #52	@ 0x34
 8007182:	bfde      	ittt	le
 8007184:	f04f 33ff 	movle.w	r3, #4294967295
 8007188:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800718c:	4093      	lslle	r3, r2
 800718e:	f04f 0a00 	mov.w	sl, #0
 8007192:	bfcc      	ite	gt
 8007194:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007198:	ea03 0b01 	andle.w	fp, r3, r1
 800719c:	2200      	movs	r2, #0
 800719e:	2300      	movs	r3, #0
 80071a0:	4650      	mov	r0, sl
 80071a2:	4659      	mov	r1, fp
 80071a4:	f7f9 fcb8 	bl	8000b18 <__aeabi_dcmpeq>
 80071a8:	2800      	cmp	r0, #0
 80071aa:	d1a6      	bne.n	80070fa <_strtod_l+0x562>
 80071ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80071b2:	9805      	ldr	r0, [sp, #20]
 80071b4:	462b      	mov	r3, r5
 80071b6:	463a      	mov	r2, r7
 80071b8:	f7ff f8c6 	bl	8006348 <__s2b>
 80071bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80071be:	2800      	cmp	r0, #0
 80071c0:	f43f af05 	beq.w	8006fce <_strtod_l+0x436>
 80071c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071c6:	2a00      	cmp	r2, #0
 80071c8:	eba9 0308 	sub.w	r3, r9, r8
 80071cc:	bfa8      	it	ge
 80071ce:	2300      	movge	r3, #0
 80071d0:	9312      	str	r3, [sp, #72]	@ 0x48
 80071d2:	2400      	movs	r4, #0
 80071d4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80071d8:	9316      	str	r3, [sp, #88]	@ 0x58
 80071da:	46a0      	mov	r8, r4
 80071dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071de:	9805      	ldr	r0, [sp, #20]
 80071e0:	6859      	ldr	r1, [r3, #4]
 80071e2:	f7ff f809 	bl	80061f8 <_Balloc>
 80071e6:	4681      	mov	r9, r0
 80071e8:	2800      	cmp	r0, #0
 80071ea:	f43f aef4 	beq.w	8006fd6 <_strtod_l+0x43e>
 80071ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071f0:	691a      	ldr	r2, [r3, #16]
 80071f2:	3202      	adds	r2, #2
 80071f4:	f103 010c 	add.w	r1, r3, #12
 80071f8:	0092      	lsls	r2, r2, #2
 80071fa:	300c      	adds	r0, #12
 80071fc:	f000 fd72 	bl	8007ce4 <memcpy>
 8007200:	ec4b ab10 	vmov	d0, sl, fp
 8007204:	9805      	ldr	r0, [sp, #20]
 8007206:	aa1c      	add	r2, sp, #112	@ 0x70
 8007208:	a91b      	add	r1, sp, #108	@ 0x6c
 800720a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800720e:	f7ff fbd7 	bl	80069c0 <__d2b>
 8007212:	901a      	str	r0, [sp, #104]	@ 0x68
 8007214:	2800      	cmp	r0, #0
 8007216:	f43f aede 	beq.w	8006fd6 <_strtod_l+0x43e>
 800721a:	9805      	ldr	r0, [sp, #20]
 800721c:	2101      	movs	r1, #1
 800721e:	f7ff f929 	bl	8006474 <__i2b>
 8007222:	4680      	mov	r8, r0
 8007224:	b948      	cbnz	r0, 800723a <_strtod_l+0x6a2>
 8007226:	f04f 0800 	mov.w	r8, #0
 800722a:	e6d4      	b.n	8006fd6 <_strtod_l+0x43e>
 800722c:	f04f 32ff 	mov.w	r2, #4294967295
 8007230:	fa02 f303 	lsl.w	r3, r2, r3
 8007234:	ea03 0a0a 	and.w	sl, r3, sl
 8007238:	e7b0      	b.n	800719c <_strtod_l+0x604>
 800723a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800723c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800723e:	2d00      	cmp	r5, #0
 8007240:	bfab      	itete	ge
 8007242:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007244:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007246:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007248:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800724a:	bfac      	ite	ge
 800724c:	18ef      	addge	r7, r5, r3
 800724e:	1b5e      	sublt	r6, r3, r5
 8007250:	9b08      	ldr	r3, [sp, #32]
 8007252:	1aed      	subs	r5, r5, r3
 8007254:	4415      	add	r5, r2
 8007256:	4b66      	ldr	r3, [pc, #408]	@ (80073f0 <_strtod_l+0x858>)
 8007258:	3d01      	subs	r5, #1
 800725a:	429d      	cmp	r5, r3
 800725c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007260:	da50      	bge.n	8007304 <_strtod_l+0x76c>
 8007262:	1b5b      	subs	r3, r3, r5
 8007264:	2b1f      	cmp	r3, #31
 8007266:	eba2 0203 	sub.w	r2, r2, r3
 800726a:	f04f 0101 	mov.w	r1, #1
 800726e:	dc3d      	bgt.n	80072ec <_strtod_l+0x754>
 8007270:	fa01 f303 	lsl.w	r3, r1, r3
 8007274:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007276:	2300      	movs	r3, #0
 8007278:	9310      	str	r3, [sp, #64]	@ 0x40
 800727a:	18bd      	adds	r5, r7, r2
 800727c:	9b08      	ldr	r3, [sp, #32]
 800727e:	42af      	cmp	r7, r5
 8007280:	4416      	add	r6, r2
 8007282:	441e      	add	r6, r3
 8007284:	463b      	mov	r3, r7
 8007286:	bfa8      	it	ge
 8007288:	462b      	movge	r3, r5
 800728a:	42b3      	cmp	r3, r6
 800728c:	bfa8      	it	ge
 800728e:	4633      	movge	r3, r6
 8007290:	2b00      	cmp	r3, #0
 8007292:	bfc2      	ittt	gt
 8007294:	1aed      	subgt	r5, r5, r3
 8007296:	1af6      	subgt	r6, r6, r3
 8007298:	1aff      	subgt	r7, r7, r3
 800729a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800729c:	2b00      	cmp	r3, #0
 800729e:	dd16      	ble.n	80072ce <_strtod_l+0x736>
 80072a0:	4641      	mov	r1, r8
 80072a2:	9805      	ldr	r0, [sp, #20]
 80072a4:	461a      	mov	r2, r3
 80072a6:	f7ff f9a5 	bl	80065f4 <__pow5mult>
 80072aa:	4680      	mov	r8, r0
 80072ac:	2800      	cmp	r0, #0
 80072ae:	d0ba      	beq.n	8007226 <_strtod_l+0x68e>
 80072b0:	4601      	mov	r1, r0
 80072b2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80072b4:	9805      	ldr	r0, [sp, #20]
 80072b6:	f7ff f8f3 	bl	80064a0 <__multiply>
 80072ba:	900e      	str	r0, [sp, #56]	@ 0x38
 80072bc:	2800      	cmp	r0, #0
 80072be:	f43f ae8a 	beq.w	8006fd6 <_strtod_l+0x43e>
 80072c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072c4:	9805      	ldr	r0, [sp, #20]
 80072c6:	f7fe ffd7 	bl	8006278 <_Bfree>
 80072ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80072ce:	2d00      	cmp	r5, #0
 80072d0:	dc1d      	bgt.n	800730e <_strtod_l+0x776>
 80072d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	dd23      	ble.n	8007320 <_strtod_l+0x788>
 80072d8:	4649      	mov	r1, r9
 80072da:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80072dc:	9805      	ldr	r0, [sp, #20]
 80072de:	f7ff f989 	bl	80065f4 <__pow5mult>
 80072e2:	4681      	mov	r9, r0
 80072e4:	b9e0      	cbnz	r0, 8007320 <_strtod_l+0x788>
 80072e6:	f04f 0900 	mov.w	r9, #0
 80072ea:	e674      	b.n	8006fd6 <_strtod_l+0x43e>
 80072ec:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80072f0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80072f4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80072f8:	35e2      	adds	r5, #226	@ 0xe2
 80072fa:	fa01 f305 	lsl.w	r3, r1, r5
 80072fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8007300:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007302:	e7ba      	b.n	800727a <_strtod_l+0x6e2>
 8007304:	2300      	movs	r3, #0
 8007306:	9310      	str	r3, [sp, #64]	@ 0x40
 8007308:	2301      	movs	r3, #1
 800730a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800730c:	e7b5      	b.n	800727a <_strtod_l+0x6e2>
 800730e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007310:	9805      	ldr	r0, [sp, #20]
 8007312:	462a      	mov	r2, r5
 8007314:	f7ff f9c8 	bl	80066a8 <__lshift>
 8007318:	901a      	str	r0, [sp, #104]	@ 0x68
 800731a:	2800      	cmp	r0, #0
 800731c:	d1d9      	bne.n	80072d2 <_strtod_l+0x73a>
 800731e:	e65a      	b.n	8006fd6 <_strtod_l+0x43e>
 8007320:	2e00      	cmp	r6, #0
 8007322:	dd07      	ble.n	8007334 <_strtod_l+0x79c>
 8007324:	4649      	mov	r1, r9
 8007326:	9805      	ldr	r0, [sp, #20]
 8007328:	4632      	mov	r2, r6
 800732a:	f7ff f9bd 	bl	80066a8 <__lshift>
 800732e:	4681      	mov	r9, r0
 8007330:	2800      	cmp	r0, #0
 8007332:	d0d8      	beq.n	80072e6 <_strtod_l+0x74e>
 8007334:	2f00      	cmp	r7, #0
 8007336:	dd08      	ble.n	800734a <_strtod_l+0x7b2>
 8007338:	4641      	mov	r1, r8
 800733a:	9805      	ldr	r0, [sp, #20]
 800733c:	463a      	mov	r2, r7
 800733e:	f7ff f9b3 	bl	80066a8 <__lshift>
 8007342:	4680      	mov	r8, r0
 8007344:	2800      	cmp	r0, #0
 8007346:	f43f ae46 	beq.w	8006fd6 <_strtod_l+0x43e>
 800734a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800734c:	9805      	ldr	r0, [sp, #20]
 800734e:	464a      	mov	r2, r9
 8007350:	f7ff fa32 	bl	80067b8 <__mdiff>
 8007354:	4604      	mov	r4, r0
 8007356:	2800      	cmp	r0, #0
 8007358:	f43f ae3d 	beq.w	8006fd6 <_strtod_l+0x43e>
 800735c:	68c3      	ldr	r3, [r0, #12]
 800735e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007360:	2300      	movs	r3, #0
 8007362:	60c3      	str	r3, [r0, #12]
 8007364:	4641      	mov	r1, r8
 8007366:	f7ff fa0b 	bl	8006780 <__mcmp>
 800736a:	2800      	cmp	r0, #0
 800736c:	da46      	bge.n	80073fc <_strtod_l+0x864>
 800736e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007370:	ea53 030a 	orrs.w	r3, r3, sl
 8007374:	d16c      	bne.n	8007450 <_strtod_l+0x8b8>
 8007376:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800737a:	2b00      	cmp	r3, #0
 800737c:	d168      	bne.n	8007450 <_strtod_l+0x8b8>
 800737e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007382:	0d1b      	lsrs	r3, r3, #20
 8007384:	051b      	lsls	r3, r3, #20
 8007386:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800738a:	d961      	bls.n	8007450 <_strtod_l+0x8b8>
 800738c:	6963      	ldr	r3, [r4, #20]
 800738e:	b913      	cbnz	r3, 8007396 <_strtod_l+0x7fe>
 8007390:	6923      	ldr	r3, [r4, #16]
 8007392:	2b01      	cmp	r3, #1
 8007394:	dd5c      	ble.n	8007450 <_strtod_l+0x8b8>
 8007396:	4621      	mov	r1, r4
 8007398:	2201      	movs	r2, #1
 800739a:	9805      	ldr	r0, [sp, #20]
 800739c:	f7ff f984 	bl	80066a8 <__lshift>
 80073a0:	4641      	mov	r1, r8
 80073a2:	4604      	mov	r4, r0
 80073a4:	f7ff f9ec 	bl	8006780 <__mcmp>
 80073a8:	2800      	cmp	r0, #0
 80073aa:	dd51      	ble.n	8007450 <_strtod_l+0x8b8>
 80073ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073b0:	9a08      	ldr	r2, [sp, #32]
 80073b2:	0d1b      	lsrs	r3, r3, #20
 80073b4:	051b      	lsls	r3, r3, #20
 80073b6:	2a00      	cmp	r2, #0
 80073b8:	d06b      	beq.n	8007492 <_strtod_l+0x8fa>
 80073ba:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80073be:	d868      	bhi.n	8007492 <_strtod_l+0x8fa>
 80073c0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80073c4:	f67f ae9d 	bls.w	8007102 <_strtod_l+0x56a>
 80073c8:	4b0a      	ldr	r3, [pc, #40]	@ (80073f4 <_strtod_l+0x85c>)
 80073ca:	4650      	mov	r0, sl
 80073cc:	4659      	mov	r1, fp
 80073ce:	2200      	movs	r2, #0
 80073d0:	f7f9 f93a 	bl	8000648 <__aeabi_dmul>
 80073d4:	4b08      	ldr	r3, [pc, #32]	@ (80073f8 <_strtod_l+0x860>)
 80073d6:	400b      	ands	r3, r1
 80073d8:	4682      	mov	sl, r0
 80073da:	468b      	mov	fp, r1
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f47f ae05 	bne.w	8006fec <_strtod_l+0x454>
 80073e2:	9a05      	ldr	r2, [sp, #20]
 80073e4:	2322      	movs	r3, #34	@ 0x22
 80073e6:	6013      	str	r3, [r2, #0]
 80073e8:	e600      	b.n	8006fec <_strtod_l+0x454>
 80073ea:	bf00      	nop
 80073ec:	08008cb8 	.word	0x08008cb8
 80073f0:	fffffc02 	.word	0xfffffc02
 80073f4:	39500000 	.word	0x39500000
 80073f8:	7ff00000 	.word	0x7ff00000
 80073fc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007400:	d165      	bne.n	80074ce <_strtod_l+0x936>
 8007402:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007404:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007408:	b35a      	cbz	r2, 8007462 <_strtod_l+0x8ca>
 800740a:	4a9f      	ldr	r2, [pc, #636]	@ (8007688 <_strtod_l+0xaf0>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d12b      	bne.n	8007468 <_strtod_l+0x8d0>
 8007410:	9b08      	ldr	r3, [sp, #32]
 8007412:	4651      	mov	r1, sl
 8007414:	b303      	cbz	r3, 8007458 <_strtod_l+0x8c0>
 8007416:	4b9d      	ldr	r3, [pc, #628]	@ (800768c <_strtod_l+0xaf4>)
 8007418:	465a      	mov	r2, fp
 800741a:	4013      	ands	r3, r2
 800741c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007420:	f04f 32ff 	mov.w	r2, #4294967295
 8007424:	d81b      	bhi.n	800745e <_strtod_l+0x8c6>
 8007426:	0d1b      	lsrs	r3, r3, #20
 8007428:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800742c:	fa02 f303 	lsl.w	r3, r2, r3
 8007430:	4299      	cmp	r1, r3
 8007432:	d119      	bne.n	8007468 <_strtod_l+0x8d0>
 8007434:	4b96      	ldr	r3, [pc, #600]	@ (8007690 <_strtod_l+0xaf8>)
 8007436:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007438:	429a      	cmp	r2, r3
 800743a:	d102      	bne.n	8007442 <_strtod_l+0x8aa>
 800743c:	3101      	adds	r1, #1
 800743e:	f43f adca 	beq.w	8006fd6 <_strtod_l+0x43e>
 8007442:	4b92      	ldr	r3, [pc, #584]	@ (800768c <_strtod_l+0xaf4>)
 8007444:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007446:	401a      	ands	r2, r3
 8007448:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800744c:	f04f 0a00 	mov.w	sl, #0
 8007450:	9b08      	ldr	r3, [sp, #32]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d1b8      	bne.n	80073c8 <_strtod_l+0x830>
 8007456:	e5c9      	b.n	8006fec <_strtod_l+0x454>
 8007458:	f04f 33ff 	mov.w	r3, #4294967295
 800745c:	e7e8      	b.n	8007430 <_strtod_l+0x898>
 800745e:	4613      	mov	r3, r2
 8007460:	e7e6      	b.n	8007430 <_strtod_l+0x898>
 8007462:	ea53 030a 	orrs.w	r3, r3, sl
 8007466:	d0a1      	beq.n	80073ac <_strtod_l+0x814>
 8007468:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800746a:	b1db      	cbz	r3, 80074a4 <_strtod_l+0x90c>
 800746c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800746e:	4213      	tst	r3, r2
 8007470:	d0ee      	beq.n	8007450 <_strtod_l+0x8b8>
 8007472:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007474:	9a08      	ldr	r2, [sp, #32]
 8007476:	4650      	mov	r0, sl
 8007478:	4659      	mov	r1, fp
 800747a:	b1bb      	cbz	r3, 80074ac <_strtod_l+0x914>
 800747c:	f7ff fb6e 	bl	8006b5c <sulp>
 8007480:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007484:	ec53 2b10 	vmov	r2, r3, d0
 8007488:	f7f8 ff28 	bl	80002dc <__adddf3>
 800748c:	4682      	mov	sl, r0
 800748e:	468b      	mov	fp, r1
 8007490:	e7de      	b.n	8007450 <_strtod_l+0x8b8>
 8007492:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007496:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800749a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800749e:	f04f 3aff 	mov.w	sl, #4294967295
 80074a2:	e7d5      	b.n	8007450 <_strtod_l+0x8b8>
 80074a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80074a6:	ea13 0f0a 	tst.w	r3, sl
 80074aa:	e7e1      	b.n	8007470 <_strtod_l+0x8d8>
 80074ac:	f7ff fb56 	bl	8006b5c <sulp>
 80074b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074b4:	ec53 2b10 	vmov	r2, r3, d0
 80074b8:	f7f8 ff0e 	bl	80002d8 <__aeabi_dsub>
 80074bc:	2200      	movs	r2, #0
 80074be:	2300      	movs	r3, #0
 80074c0:	4682      	mov	sl, r0
 80074c2:	468b      	mov	fp, r1
 80074c4:	f7f9 fb28 	bl	8000b18 <__aeabi_dcmpeq>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	d0c1      	beq.n	8007450 <_strtod_l+0x8b8>
 80074cc:	e619      	b.n	8007102 <_strtod_l+0x56a>
 80074ce:	4641      	mov	r1, r8
 80074d0:	4620      	mov	r0, r4
 80074d2:	f7ff facd 	bl	8006a70 <__ratio>
 80074d6:	ec57 6b10 	vmov	r6, r7, d0
 80074da:	2200      	movs	r2, #0
 80074dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80074e0:	4630      	mov	r0, r6
 80074e2:	4639      	mov	r1, r7
 80074e4:	f7f9 fb2c 	bl	8000b40 <__aeabi_dcmple>
 80074e8:	2800      	cmp	r0, #0
 80074ea:	d06f      	beq.n	80075cc <_strtod_l+0xa34>
 80074ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d17a      	bne.n	80075e8 <_strtod_l+0xa50>
 80074f2:	f1ba 0f00 	cmp.w	sl, #0
 80074f6:	d158      	bne.n	80075aa <_strtod_l+0xa12>
 80074f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d15a      	bne.n	80075b8 <_strtod_l+0xa20>
 8007502:	4b64      	ldr	r3, [pc, #400]	@ (8007694 <_strtod_l+0xafc>)
 8007504:	2200      	movs	r2, #0
 8007506:	4630      	mov	r0, r6
 8007508:	4639      	mov	r1, r7
 800750a:	f7f9 fb0f 	bl	8000b2c <__aeabi_dcmplt>
 800750e:	2800      	cmp	r0, #0
 8007510:	d159      	bne.n	80075c6 <_strtod_l+0xa2e>
 8007512:	4630      	mov	r0, r6
 8007514:	4639      	mov	r1, r7
 8007516:	4b60      	ldr	r3, [pc, #384]	@ (8007698 <_strtod_l+0xb00>)
 8007518:	2200      	movs	r2, #0
 800751a:	f7f9 f895 	bl	8000648 <__aeabi_dmul>
 800751e:	4606      	mov	r6, r0
 8007520:	460f      	mov	r7, r1
 8007522:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007526:	9606      	str	r6, [sp, #24]
 8007528:	9307      	str	r3, [sp, #28]
 800752a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800752e:	4d57      	ldr	r5, [pc, #348]	@ (800768c <_strtod_l+0xaf4>)
 8007530:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007534:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007536:	401d      	ands	r5, r3
 8007538:	4b58      	ldr	r3, [pc, #352]	@ (800769c <_strtod_l+0xb04>)
 800753a:	429d      	cmp	r5, r3
 800753c:	f040 80b2 	bne.w	80076a4 <_strtod_l+0xb0c>
 8007540:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007542:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007546:	ec4b ab10 	vmov	d0, sl, fp
 800754a:	f7ff f9c9 	bl	80068e0 <__ulp>
 800754e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007552:	ec51 0b10 	vmov	r0, r1, d0
 8007556:	f7f9 f877 	bl	8000648 <__aeabi_dmul>
 800755a:	4652      	mov	r2, sl
 800755c:	465b      	mov	r3, fp
 800755e:	f7f8 febd 	bl	80002dc <__adddf3>
 8007562:	460b      	mov	r3, r1
 8007564:	4949      	ldr	r1, [pc, #292]	@ (800768c <_strtod_l+0xaf4>)
 8007566:	4a4e      	ldr	r2, [pc, #312]	@ (80076a0 <_strtod_l+0xb08>)
 8007568:	4019      	ands	r1, r3
 800756a:	4291      	cmp	r1, r2
 800756c:	4682      	mov	sl, r0
 800756e:	d942      	bls.n	80075f6 <_strtod_l+0xa5e>
 8007570:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007572:	4b47      	ldr	r3, [pc, #284]	@ (8007690 <_strtod_l+0xaf8>)
 8007574:	429a      	cmp	r2, r3
 8007576:	d103      	bne.n	8007580 <_strtod_l+0x9e8>
 8007578:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800757a:	3301      	adds	r3, #1
 800757c:	f43f ad2b 	beq.w	8006fd6 <_strtod_l+0x43e>
 8007580:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007690 <_strtod_l+0xaf8>
 8007584:	f04f 3aff 	mov.w	sl, #4294967295
 8007588:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800758a:	9805      	ldr	r0, [sp, #20]
 800758c:	f7fe fe74 	bl	8006278 <_Bfree>
 8007590:	9805      	ldr	r0, [sp, #20]
 8007592:	4649      	mov	r1, r9
 8007594:	f7fe fe70 	bl	8006278 <_Bfree>
 8007598:	9805      	ldr	r0, [sp, #20]
 800759a:	4641      	mov	r1, r8
 800759c:	f7fe fe6c 	bl	8006278 <_Bfree>
 80075a0:	9805      	ldr	r0, [sp, #20]
 80075a2:	4621      	mov	r1, r4
 80075a4:	f7fe fe68 	bl	8006278 <_Bfree>
 80075a8:	e618      	b.n	80071dc <_strtod_l+0x644>
 80075aa:	f1ba 0f01 	cmp.w	sl, #1
 80075ae:	d103      	bne.n	80075b8 <_strtod_l+0xa20>
 80075b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	f43f ada5 	beq.w	8007102 <_strtod_l+0x56a>
 80075b8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007668 <_strtod_l+0xad0>
 80075bc:	4f35      	ldr	r7, [pc, #212]	@ (8007694 <_strtod_l+0xafc>)
 80075be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80075c2:	2600      	movs	r6, #0
 80075c4:	e7b1      	b.n	800752a <_strtod_l+0x992>
 80075c6:	4f34      	ldr	r7, [pc, #208]	@ (8007698 <_strtod_l+0xb00>)
 80075c8:	2600      	movs	r6, #0
 80075ca:	e7aa      	b.n	8007522 <_strtod_l+0x98a>
 80075cc:	4b32      	ldr	r3, [pc, #200]	@ (8007698 <_strtod_l+0xb00>)
 80075ce:	4630      	mov	r0, r6
 80075d0:	4639      	mov	r1, r7
 80075d2:	2200      	movs	r2, #0
 80075d4:	f7f9 f838 	bl	8000648 <__aeabi_dmul>
 80075d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075da:	4606      	mov	r6, r0
 80075dc:	460f      	mov	r7, r1
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d09f      	beq.n	8007522 <_strtod_l+0x98a>
 80075e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80075e6:	e7a0      	b.n	800752a <_strtod_l+0x992>
 80075e8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007670 <_strtod_l+0xad8>
 80075ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 80075f0:	ec57 6b17 	vmov	r6, r7, d7
 80075f4:	e799      	b.n	800752a <_strtod_l+0x992>
 80075f6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80075fa:	9b08      	ldr	r3, [sp, #32]
 80075fc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1c1      	bne.n	8007588 <_strtod_l+0x9f0>
 8007604:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007608:	0d1b      	lsrs	r3, r3, #20
 800760a:	051b      	lsls	r3, r3, #20
 800760c:	429d      	cmp	r5, r3
 800760e:	d1bb      	bne.n	8007588 <_strtod_l+0x9f0>
 8007610:	4630      	mov	r0, r6
 8007612:	4639      	mov	r1, r7
 8007614:	f7f9 fb78 	bl	8000d08 <__aeabi_d2lz>
 8007618:	f7f8 ffe8 	bl	80005ec <__aeabi_l2d>
 800761c:	4602      	mov	r2, r0
 800761e:	460b      	mov	r3, r1
 8007620:	4630      	mov	r0, r6
 8007622:	4639      	mov	r1, r7
 8007624:	f7f8 fe58 	bl	80002d8 <__aeabi_dsub>
 8007628:	460b      	mov	r3, r1
 800762a:	4602      	mov	r2, r0
 800762c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007630:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007634:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007636:	ea46 060a 	orr.w	r6, r6, sl
 800763a:	431e      	orrs	r6, r3
 800763c:	d06f      	beq.n	800771e <_strtod_l+0xb86>
 800763e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007678 <_strtod_l+0xae0>)
 8007640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007644:	f7f9 fa72 	bl	8000b2c <__aeabi_dcmplt>
 8007648:	2800      	cmp	r0, #0
 800764a:	f47f accf 	bne.w	8006fec <_strtod_l+0x454>
 800764e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007680 <_strtod_l+0xae8>)
 8007650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007654:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007658:	f7f9 fa86 	bl	8000b68 <__aeabi_dcmpgt>
 800765c:	2800      	cmp	r0, #0
 800765e:	d093      	beq.n	8007588 <_strtod_l+0x9f0>
 8007660:	e4c4      	b.n	8006fec <_strtod_l+0x454>
 8007662:	bf00      	nop
 8007664:	f3af 8000 	nop.w
 8007668:	00000000 	.word	0x00000000
 800766c:	bff00000 	.word	0xbff00000
 8007670:	00000000 	.word	0x00000000
 8007674:	3ff00000 	.word	0x3ff00000
 8007678:	94a03595 	.word	0x94a03595
 800767c:	3fdfffff 	.word	0x3fdfffff
 8007680:	35afe535 	.word	0x35afe535
 8007684:	3fe00000 	.word	0x3fe00000
 8007688:	000fffff 	.word	0x000fffff
 800768c:	7ff00000 	.word	0x7ff00000
 8007690:	7fefffff 	.word	0x7fefffff
 8007694:	3ff00000 	.word	0x3ff00000
 8007698:	3fe00000 	.word	0x3fe00000
 800769c:	7fe00000 	.word	0x7fe00000
 80076a0:	7c9fffff 	.word	0x7c9fffff
 80076a4:	9b08      	ldr	r3, [sp, #32]
 80076a6:	b323      	cbz	r3, 80076f2 <_strtod_l+0xb5a>
 80076a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80076ac:	d821      	bhi.n	80076f2 <_strtod_l+0xb5a>
 80076ae:	a328      	add	r3, pc, #160	@ (adr r3, 8007750 <_strtod_l+0xbb8>)
 80076b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b4:	4630      	mov	r0, r6
 80076b6:	4639      	mov	r1, r7
 80076b8:	f7f9 fa42 	bl	8000b40 <__aeabi_dcmple>
 80076bc:	b1a0      	cbz	r0, 80076e8 <_strtod_l+0xb50>
 80076be:	4639      	mov	r1, r7
 80076c0:	4630      	mov	r0, r6
 80076c2:	f7f9 fa99 	bl	8000bf8 <__aeabi_d2uiz>
 80076c6:	2801      	cmp	r0, #1
 80076c8:	bf38      	it	cc
 80076ca:	2001      	movcc	r0, #1
 80076cc:	f7f8 ff42 	bl	8000554 <__aeabi_ui2d>
 80076d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076d2:	4606      	mov	r6, r0
 80076d4:	460f      	mov	r7, r1
 80076d6:	b9fb      	cbnz	r3, 8007718 <_strtod_l+0xb80>
 80076d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80076dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80076de:	9315      	str	r3, [sp, #84]	@ 0x54
 80076e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80076e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80076e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80076ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80076ee:	1b5b      	subs	r3, r3, r5
 80076f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80076f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80076f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80076fa:	f7ff f8f1 	bl	80068e0 <__ulp>
 80076fe:	4650      	mov	r0, sl
 8007700:	ec53 2b10 	vmov	r2, r3, d0
 8007704:	4659      	mov	r1, fp
 8007706:	f7f8 ff9f 	bl	8000648 <__aeabi_dmul>
 800770a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800770e:	f7f8 fde5 	bl	80002dc <__adddf3>
 8007712:	4682      	mov	sl, r0
 8007714:	468b      	mov	fp, r1
 8007716:	e770      	b.n	80075fa <_strtod_l+0xa62>
 8007718:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800771c:	e7e0      	b.n	80076e0 <_strtod_l+0xb48>
 800771e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007758 <_strtod_l+0xbc0>)
 8007720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007724:	f7f9 fa02 	bl	8000b2c <__aeabi_dcmplt>
 8007728:	e798      	b.n	800765c <_strtod_l+0xac4>
 800772a:	2300      	movs	r3, #0
 800772c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800772e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007730:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007732:	6013      	str	r3, [r2, #0]
 8007734:	f7ff ba6d 	b.w	8006c12 <_strtod_l+0x7a>
 8007738:	2a65      	cmp	r2, #101	@ 0x65
 800773a:	f43f ab66 	beq.w	8006e0a <_strtod_l+0x272>
 800773e:	2a45      	cmp	r2, #69	@ 0x45
 8007740:	f43f ab63 	beq.w	8006e0a <_strtod_l+0x272>
 8007744:	2301      	movs	r3, #1
 8007746:	f7ff bb9e 	b.w	8006e86 <_strtod_l+0x2ee>
 800774a:	bf00      	nop
 800774c:	f3af 8000 	nop.w
 8007750:	ffc00000 	.word	0xffc00000
 8007754:	41dfffff 	.word	0x41dfffff
 8007758:	94a03595 	.word	0x94a03595
 800775c:	3fcfffff 	.word	0x3fcfffff

08007760 <_strtod_r>:
 8007760:	4b01      	ldr	r3, [pc, #4]	@ (8007768 <_strtod_r+0x8>)
 8007762:	f7ff ba19 	b.w	8006b98 <_strtod_l>
 8007766:	bf00      	nop
 8007768:	20000068 	.word	0x20000068

0800776c <_strtol_l.constprop.0>:
 800776c:	2b24      	cmp	r3, #36	@ 0x24
 800776e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007772:	4686      	mov	lr, r0
 8007774:	4690      	mov	r8, r2
 8007776:	d801      	bhi.n	800777c <_strtol_l.constprop.0+0x10>
 8007778:	2b01      	cmp	r3, #1
 800777a:	d106      	bne.n	800778a <_strtol_l.constprop.0+0x1e>
 800777c:	f7fd fdbc 	bl	80052f8 <__errno>
 8007780:	2316      	movs	r3, #22
 8007782:	6003      	str	r3, [r0, #0]
 8007784:	2000      	movs	r0, #0
 8007786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800778a:	4834      	ldr	r0, [pc, #208]	@ (800785c <_strtol_l.constprop.0+0xf0>)
 800778c:	460d      	mov	r5, r1
 800778e:	462a      	mov	r2, r5
 8007790:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007794:	5d06      	ldrb	r6, [r0, r4]
 8007796:	f016 0608 	ands.w	r6, r6, #8
 800779a:	d1f8      	bne.n	800778e <_strtol_l.constprop.0+0x22>
 800779c:	2c2d      	cmp	r4, #45	@ 0x2d
 800779e:	d12d      	bne.n	80077fc <_strtol_l.constprop.0+0x90>
 80077a0:	782c      	ldrb	r4, [r5, #0]
 80077a2:	2601      	movs	r6, #1
 80077a4:	1c95      	adds	r5, r2, #2
 80077a6:	f033 0210 	bics.w	r2, r3, #16
 80077aa:	d109      	bne.n	80077c0 <_strtol_l.constprop.0+0x54>
 80077ac:	2c30      	cmp	r4, #48	@ 0x30
 80077ae:	d12a      	bne.n	8007806 <_strtol_l.constprop.0+0x9a>
 80077b0:	782a      	ldrb	r2, [r5, #0]
 80077b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80077b6:	2a58      	cmp	r2, #88	@ 0x58
 80077b8:	d125      	bne.n	8007806 <_strtol_l.constprop.0+0x9a>
 80077ba:	786c      	ldrb	r4, [r5, #1]
 80077bc:	2310      	movs	r3, #16
 80077be:	3502      	adds	r5, #2
 80077c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80077c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80077c8:	2200      	movs	r2, #0
 80077ca:	fbbc f9f3 	udiv	r9, ip, r3
 80077ce:	4610      	mov	r0, r2
 80077d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80077d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80077d8:	2f09      	cmp	r7, #9
 80077da:	d81b      	bhi.n	8007814 <_strtol_l.constprop.0+0xa8>
 80077dc:	463c      	mov	r4, r7
 80077de:	42a3      	cmp	r3, r4
 80077e0:	dd27      	ble.n	8007832 <_strtol_l.constprop.0+0xc6>
 80077e2:	1c57      	adds	r7, r2, #1
 80077e4:	d007      	beq.n	80077f6 <_strtol_l.constprop.0+0x8a>
 80077e6:	4581      	cmp	r9, r0
 80077e8:	d320      	bcc.n	800782c <_strtol_l.constprop.0+0xc0>
 80077ea:	d101      	bne.n	80077f0 <_strtol_l.constprop.0+0x84>
 80077ec:	45a2      	cmp	sl, r4
 80077ee:	db1d      	blt.n	800782c <_strtol_l.constprop.0+0xc0>
 80077f0:	fb00 4003 	mla	r0, r0, r3, r4
 80077f4:	2201      	movs	r2, #1
 80077f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077fa:	e7eb      	b.n	80077d4 <_strtol_l.constprop.0+0x68>
 80077fc:	2c2b      	cmp	r4, #43	@ 0x2b
 80077fe:	bf04      	itt	eq
 8007800:	782c      	ldrbeq	r4, [r5, #0]
 8007802:	1c95      	addeq	r5, r2, #2
 8007804:	e7cf      	b.n	80077a6 <_strtol_l.constprop.0+0x3a>
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1da      	bne.n	80077c0 <_strtol_l.constprop.0+0x54>
 800780a:	2c30      	cmp	r4, #48	@ 0x30
 800780c:	bf0c      	ite	eq
 800780e:	2308      	moveq	r3, #8
 8007810:	230a      	movne	r3, #10
 8007812:	e7d5      	b.n	80077c0 <_strtol_l.constprop.0+0x54>
 8007814:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007818:	2f19      	cmp	r7, #25
 800781a:	d801      	bhi.n	8007820 <_strtol_l.constprop.0+0xb4>
 800781c:	3c37      	subs	r4, #55	@ 0x37
 800781e:	e7de      	b.n	80077de <_strtol_l.constprop.0+0x72>
 8007820:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007824:	2f19      	cmp	r7, #25
 8007826:	d804      	bhi.n	8007832 <_strtol_l.constprop.0+0xc6>
 8007828:	3c57      	subs	r4, #87	@ 0x57
 800782a:	e7d8      	b.n	80077de <_strtol_l.constprop.0+0x72>
 800782c:	f04f 32ff 	mov.w	r2, #4294967295
 8007830:	e7e1      	b.n	80077f6 <_strtol_l.constprop.0+0x8a>
 8007832:	1c53      	adds	r3, r2, #1
 8007834:	d108      	bne.n	8007848 <_strtol_l.constprop.0+0xdc>
 8007836:	2322      	movs	r3, #34	@ 0x22
 8007838:	f8ce 3000 	str.w	r3, [lr]
 800783c:	4660      	mov	r0, ip
 800783e:	f1b8 0f00 	cmp.w	r8, #0
 8007842:	d0a0      	beq.n	8007786 <_strtol_l.constprop.0+0x1a>
 8007844:	1e69      	subs	r1, r5, #1
 8007846:	e006      	b.n	8007856 <_strtol_l.constprop.0+0xea>
 8007848:	b106      	cbz	r6, 800784c <_strtol_l.constprop.0+0xe0>
 800784a:	4240      	negs	r0, r0
 800784c:	f1b8 0f00 	cmp.w	r8, #0
 8007850:	d099      	beq.n	8007786 <_strtol_l.constprop.0+0x1a>
 8007852:	2a00      	cmp	r2, #0
 8007854:	d1f6      	bne.n	8007844 <_strtol_l.constprop.0+0xd8>
 8007856:	f8c8 1000 	str.w	r1, [r8]
 800785a:	e794      	b.n	8007786 <_strtol_l.constprop.0+0x1a>
 800785c:	08008ce1 	.word	0x08008ce1

08007860 <_strtol_r>:
 8007860:	f7ff bf84 	b.w	800776c <_strtol_l.constprop.0>

08007864 <__ssputs_r>:
 8007864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007868:	688e      	ldr	r6, [r1, #8]
 800786a:	461f      	mov	r7, r3
 800786c:	42be      	cmp	r6, r7
 800786e:	680b      	ldr	r3, [r1, #0]
 8007870:	4682      	mov	sl, r0
 8007872:	460c      	mov	r4, r1
 8007874:	4690      	mov	r8, r2
 8007876:	d82d      	bhi.n	80078d4 <__ssputs_r+0x70>
 8007878:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800787c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007880:	d026      	beq.n	80078d0 <__ssputs_r+0x6c>
 8007882:	6965      	ldr	r5, [r4, #20]
 8007884:	6909      	ldr	r1, [r1, #16]
 8007886:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800788a:	eba3 0901 	sub.w	r9, r3, r1
 800788e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007892:	1c7b      	adds	r3, r7, #1
 8007894:	444b      	add	r3, r9
 8007896:	106d      	asrs	r5, r5, #1
 8007898:	429d      	cmp	r5, r3
 800789a:	bf38      	it	cc
 800789c:	461d      	movcc	r5, r3
 800789e:	0553      	lsls	r3, r2, #21
 80078a0:	d527      	bpl.n	80078f2 <__ssputs_r+0x8e>
 80078a2:	4629      	mov	r1, r5
 80078a4:	f7fe fc1c 	bl	80060e0 <_malloc_r>
 80078a8:	4606      	mov	r6, r0
 80078aa:	b360      	cbz	r0, 8007906 <__ssputs_r+0xa2>
 80078ac:	6921      	ldr	r1, [r4, #16]
 80078ae:	464a      	mov	r2, r9
 80078b0:	f000 fa18 	bl	8007ce4 <memcpy>
 80078b4:	89a3      	ldrh	r3, [r4, #12]
 80078b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80078ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078be:	81a3      	strh	r3, [r4, #12]
 80078c0:	6126      	str	r6, [r4, #16]
 80078c2:	6165      	str	r5, [r4, #20]
 80078c4:	444e      	add	r6, r9
 80078c6:	eba5 0509 	sub.w	r5, r5, r9
 80078ca:	6026      	str	r6, [r4, #0]
 80078cc:	60a5      	str	r5, [r4, #8]
 80078ce:	463e      	mov	r6, r7
 80078d0:	42be      	cmp	r6, r7
 80078d2:	d900      	bls.n	80078d6 <__ssputs_r+0x72>
 80078d4:	463e      	mov	r6, r7
 80078d6:	6820      	ldr	r0, [r4, #0]
 80078d8:	4632      	mov	r2, r6
 80078da:	4641      	mov	r1, r8
 80078dc:	f000 f9c6 	bl	8007c6c <memmove>
 80078e0:	68a3      	ldr	r3, [r4, #8]
 80078e2:	1b9b      	subs	r3, r3, r6
 80078e4:	60a3      	str	r3, [r4, #8]
 80078e6:	6823      	ldr	r3, [r4, #0]
 80078e8:	4433      	add	r3, r6
 80078ea:	6023      	str	r3, [r4, #0]
 80078ec:	2000      	movs	r0, #0
 80078ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078f2:	462a      	mov	r2, r5
 80078f4:	f000 fd89 	bl	800840a <_realloc_r>
 80078f8:	4606      	mov	r6, r0
 80078fa:	2800      	cmp	r0, #0
 80078fc:	d1e0      	bne.n	80078c0 <__ssputs_r+0x5c>
 80078fe:	6921      	ldr	r1, [r4, #16]
 8007900:	4650      	mov	r0, sl
 8007902:	f7fe fb79 	bl	8005ff8 <_free_r>
 8007906:	230c      	movs	r3, #12
 8007908:	f8ca 3000 	str.w	r3, [sl]
 800790c:	89a3      	ldrh	r3, [r4, #12]
 800790e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007912:	81a3      	strh	r3, [r4, #12]
 8007914:	f04f 30ff 	mov.w	r0, #4294967295
 8007918:	e7e9      	b.n	80078ee <__ssputs_r+0x8a>
	...

0800791c <_svfiprintf_r>:
 800791c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007920:	4698      	mov	r8, r3
 8007922:	898b      	ldrh	r3, [r1, #12]
 8007924:	061b      	lsls	r3, r3, #24
 8007926:	b09d      	sub	sp, #116	@ 0x74
 8007928:	4607      	mov	r7, r0
 800792a:	460d      	mov	r5, r1
 800792c:	4614      	mov	r4, r2
 800792e:	d510      	bpl.n	8007952 <_svfiprintf_r+0x36>
 8007930:	690b      	ldr	r3, [r1, #16]
 8007932:	b973      	cbnz	r3, 8007952 <_svfiprintf_r+0x36>
 8007934:	2140      	movs	r1, #64	@ 0x40
 8007936:	f7fe fbd3 	bl	80060e0 <_malloc_r>
 800793a:	6028      	str	r0, [r5, #0]
 800793c:	6128      	str	r0, [r5, #16]
 800793e:	b930      	cbnz	r0, 800794e <_svfiprintf_r+0x32>
 8007940:	230c      	movs	r3, #12
 8007942:	603b      	str	r3, [r7, #0]
 8007944:	f04f 30ff 	mov.w	r0, #4294967295
 8007948:	b01d      	add	sp, #116	@ 0x74
 800794a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800794e:	2340      	movs	r3, #64	@ 0x40
 8007950:	616b      	str	r3, [r5, #20]
 8007952:	2300      	movs	r3, #0
 8007954:	9309      	str	r3, [sp, #36]	@ 0x24
 8007956:	2320      	movs	r3, #32
 8007958:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800795c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007960:	2330      	movs	r3, #48	@ 0x30
 8007962:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007b00 <_svfiprintf_r+0x1e4>
 8007966:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800796a:	f04f 0901 	mov.w	r9, #1
 800796e:	4623      	mov	r3, r4
 8007970:	469a      	mov	sl, r3
 8007972:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007976:	b10a      	cbz	r2, 800797c <_svfiprintf_r+0x60>
 8007978:	2a25      	cmp	r2, #37	@ 0x25
 800797a:	d1f9      	bne.n	8007970 <_svfiprintf_r+0x54>
 800797c:	ebba 0b04 	subs.w	fp, sl, r4
 8007980:	d00b      	beq.n	800799a <_svfiprintf_r+0x7e>
 8007982:	465b      	mov	r3, fp
 8007984:	4622      	mov	r2, r4
 8007986:	4629      	mov	r1, r5
 8007988:	4638      	mov	r0, r7
 800798a:	f7ff ff6b 	bl	8007864 <__ssputs_r>
 800798e:	3001      	adds	r0, #1
 8007990:	f000 80a7 	beq.w	8007ae2 <_svfiprintf_r+0x1c6>
 8007994:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007996:	445a      	add	r2, fp
 8007998:	9209      	str	r2, [sp, #36]	@ 0x24
 800799a:	f89a 3000 	ldrb.w	r3, [sl]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f000 809f 	beq.w	8007ae2 <_svfiprintf_r+0x1c6>
 80079a4:	2300      	movs	r3, #0
 80079a6:	f04f 32ff 	mov.w	r2, #4294967295
 80079aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079ae:	f10a 0a01 	add.w	sl, sl, #1
 80079b2:	9304      	str	r3, [sp, #16]
 80079b4:	9307      	str	r3, [sp, #28]
 80079b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80079bc:	4654      	mov	r4, sl
 80079be:	2205      	movs	r2, #5
 80079c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079c4:	484e      	ldr	r0, [pc, #312]	@ (8007b00 <_svfiprintf_r+0x1e4>)
 80079c6:	f7f8 fc2b 	bl	8000220 <memchr>
 80079ca:	9a04      	ldr	r2, [sp, #16]
 80079cc:	b9d8      	cbnz	r0, 8007a06 <_svfiprintf_r+0xea>
 80079ce:	06d0      	lsls	r0, r2, #27
 80079d0:	bf44      	itt	mi
 80079d2:	2320      	movmi	r3, #32
 80079d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079d8:	0711      	lsls	r1, r2, #28
 80079da:	bf44      	itt	mi
 80079dc:	232b      	movmi	r3, #43	@ 0x2b
 80079de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079e2:	f89a 3000 	ldrb.w	r3, [sl]
 80079e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80079e8:	d015      	beq.n	8007a16 <_svfiprintf_r+0xfa>
 80079ea:	9a07      	ldr	r2, [sp, #28]
 80079ec:	4654      	mov	r4, sl
 80079ee:	2000      	movs	r0, #0
 80079f0:	f04f 0c0a 	mov.w	ip, #10
 80079f4:	4621      	mov	r1, r4
 80079f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079fa:	3b30      	subs	r3, #48	@ 0x30
 80079fc:	2b09      	cmp	r3, #9
 80079fe:	d94b      	bls.n	8007a98 <_svfiprintf_r+0x17c>
 8007a00:	b1b0      	cbz	r0, 8007a30 <_svfiprintf_r+0x114>
 8007a02:	9207      	str	r2, [sp, #28]
 8007a04:	e014      	b.n	8007a30 <_svfiprintf_r+0x114>
 8007a06:	eba0 0308 	sub.w	r3, r0, r8
 8007a0a:	fa09 f303 	lsl.w	r3, r9, r3
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	9304      	str	r3, [sp, #16]
 8007a12:	46a2      	mov	sl, r4
 8007a14:	e7d2      	b.n	80079bc <_svfiprintf_r+0xa0>
 8007a16:	9b03      	ldr	r3, [sp, #12]
 8007a18:	1d19      	adds	r1, r3, #4
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	9103      	str	r1, [sp, #12]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	bfbb      	ittet	lt
 8007a22:	425b      	neglt	r3, r3
 8007a24:	f042 0202 	orrlt.w	r2, r2, #2
 8007a28:	9307      	strge	r3, [sp, #28]
 8007a2a:	9307      	strlt	r3, [sp, #28]
 8007a2c:	bfb8      	it	lt
 8007a2e:	9204      	strlt	r2, [sp, #16]
 8007a30:	7823      	ldrb	r3, [r4, #0]
 8007a32:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a34:	d10a      	bne.n	8007a4c <_svfiprintf_r+0x130>
 8007a36:	7863      	ldrb	r3, [r4, #1]
 8007a38:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a3a:	d132      	bne.n	8007aa2 <_svfiprintf_r+0x186>
 8007a3c:	9b03      	ldr	r3, [sp, #12]
 8007a3e:	1d1a      	adds	r2, r3, #4
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	9203      	str	r2, [sp, #12]
 8007a44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a48:	3402      	adds	r4, #2
 8007a4a:	9305      	str	r3, [sp, #20]
 8007a4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007b10 <_svfiprintf_r+0x1f4>
 8007a50:	7821      	ldrb	r1, [r4, #0]
 8007a52:	2203      	movs	r2, #3
 8007a54:	4650      	mov	r0, sl
 8007a56:	f7f8 fbe3 	bl	8000220 <memchr>
 8007a5a:	b138      	cbz	r0, 8007a6c <_svfiprintf_r+0x150>
 8007a5c:	9b04      	ldr	r3, [sp, #16]
 8007a5e:	eba0 000a 	sub.w	r0, r0, sl
 8007a62:	2240      	movs	r2, #64	@ 0x40
 8007a64:	4082      	lsls	r2, r0
 8007a66:	4313      	orrs	r3, r2
 8007a68:	3401      	adds	r4, #1
 8007a6a:	9304      	str	r3, [sp, #16]
 8007a6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a70:	4824      	ldr	r0, [pc, #144]	@ (8007b04 <_svfiprintf_r+0x1e8>)
 8007a72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a76:	2206      	movs	r2, #6
 8007a78:	f7f8 fbd2 	bl	8000220 <memchr>
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	d036      	beq.n	8007aee <_svfiprintf_r+0x1d2>
 8007a80:	4b21      	ldr	r3, [pc, #132]	@ (8007b08 <_svfiprintf_r+0x1ec>)
 8007a82:	bb1b      	cbnz	r3, 8007acc <_svfiprintf_r+0x1b0>
 8007a84:	9b03      	ldr	r3, [sp, #12]
 8007a86:	3307      	adds	r3, #7
 8007a88:	f023 0307 	bic.w	r3, r3, #7
 8007a8c:	3308      	adds	r3, #8
 8007a8e:	9303      	str	r3, [sp, #12]
 8007a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a92:	4433      	add	r3, r6
 8007a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a96:	e76a      	b.n	800796e <_svfiprintf_r+0x52>
 8007a98:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a9c:	460c      	mov	r4, r1
 8007a9e:	2001      	movs	r0, #1
 8007aa0:	e7a8      	b.n	80079f4 <_svfiprintf_r+0xd8>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	3401      	adds	r4, #1
 8007aa6:	9305      	str	r3, [sp, #20]
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	f04f 0c0a 	mov.w	ip, #10
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ab4:	3a30      	subs	r2, #48	@ 0x30
 8007ab6:	2a09      	cmp	r2, #9
 8007ab8:	d903      	bls.n	8007ac2 <_svfiprintf_r+0x1a6>
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d0c6      	beq.n	8007a4c <_svfiprintf_r+0x130>
 8007abe:	9105      	str	r1, [sp, #20]
 8007ac0:	e7c4      	b.n	8007a4c <_svfiprintf_r+0x130>
 8007ac2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ac6:	4604      	mov	r4, r0
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e7f0      	b.n	8007aae <_svfiprintf_r+0x192>
 8007acc:	ab03      	add	r3, sp, #12
 8007ace:	9300      	str	r3, [sp, #0]
 8007ad0:	462a      	mov	r2, r5
 8007ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8007b0c <_svfiprintf_r+0x1f0>)
 8007ad4:	a904      	add	r1, sp, #16
 8007ad6:	4638      	mov	r0, r7
 8007ad8:	f7fc fcca 	bl	8004470 <_printf_float>
 8007adc:	1c42      	adds	r2, r0, #1
 8007ade:	4606      	mov	r6, r0
 8007ae0:	d1d6      	bne.n	8007a90 <_svfiprintf_r+0x174>
 8007ae2:	89ab      	ldrh	r3, [r5, #12]
 8007ae4:	065b      	lsls	r3, r3, #25
 8007ae6:	f53f af2d 	bmi.w	8007944 <_svfiprintf_r+0x28>
 8007aea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007aec:	e72c      	b.n	8007948 <_svfiprintf_r+0x2c>
 8007aee:	ab03      	add	r3, sp, #12
 8007af0:	9300      	str	r3, [sp, #0]
 8007af2:	462a      	mov	r2, r5
 8007af4:	4b05      	ldr	r3, [pc, #20]	@ (8007b0c <_svfiprintf_r+0x1f0>)
 8007af6:	a904      	add	r1, sp, #16
 8007af8:	4638      	mov	r0, r7
 8007afa:	f7fc ff51 	bl	80049a0 <_printf_i>
 8007afe:	e7ed      	b.n	8007adc <_svfiprintf_r+0x1c0>
 8007b00:	08008de1 	.word	0x08008de1
 8007b04:	08008deb 	.word	0x08008deb
 8007b08:	08004471 	.word	0x08004471
 8007b0c:	08007865 	.word	0x08007865
 8007b10:	08008de7 	.word	0x08008de7

08007b14 <__sflush_r>:
 8007b14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b1c:	0716      	lsls	r6, r2, #28
 8007b1e:	4605      	mov	r5, r0
 8007b20:	460c      	mov	r4, r1
 8007b22:	d454      	bmi.n	8007bce <__sflush_r+0xba>
 8007b24:	684b      	ldr	r3, [r1, #4]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	dc02      	bgt.n	8007b30 <__sflush_r+0x1c>
 8007b2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	dd48      	ble.n	8007bc2 <__sflush_r+0xae>
 8007b30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b32:	2e00      	cmp	r6, #0
 8007b34:	d045      	beq.n	8007bc2 <__sflush_r+0xae>
 8007b36:	2300      	movs	r3, #0
 8007b38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b3c:	682f      	ldr	r7, [r5, #0]
 8007b3e:	6a21      	ldr	r1, [r4, #32]
 8007b40:	602b      	str	r3, [r5, #0]
 8007b42:	d030      	beq.n	8007ba6 <__sflush_r+0x92>
 8007b44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b46:	89a3      	ldrh	r3, [r4, #12]
 8007b48:	0759      	lsls	r1, r3, #29
 8007b4a:	d505      	bpl.n	8007b58 <__sflush_r+0x44>
 8007b4c:	6863      	ldr	r3, [r4, #4]
 8007b4e:	1ad2      	subs	r2, r2, r3
 8007b50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b52:	b10b      	cbz	r3, 8007b58 <__sflush_r+0x44>
 8007b54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b56:	1ad2      	subs	r2, r2, r3
 8007b58:	2300      	movs	r3, #0
 8007b5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b5c:	6a21      	ldr	r1, [r4, #32]
 8007b5e:	4628      	mov	r0, r5
 8007b60:	47b0      	blx	r6
 8007b62:	1c43      	adds	r3, r0, #1
 8007b64:	89a3      	ldrh	r3, [r4, #12]
 8007b66:	d106      	bne.n	8007b76 <__sflush_r+0x62>
 8007b68:	6829      	ldr	r1, [r5, #0]
 8007b6a:	291d      	cmp	r1, #29
 8007b6c:	d82b      	bhi.n	8007bc6 <__sflush_r+0xb2>
 8007b6e:	4a2a      	ldr	r2, [pc, #168]	@ (8007c18 <__sflush_r+0x104>)
 8007b70:	410a      	asrs	r2, r1
 8007b72:	07d6      	lsls	r6, r2, #31
 8007b74:	d427      	bmi.n	8007bc6 <__sflush_r+0xb2>
 8007b76:	2200      	movs	r2, #0
 8007b78:	6062      	str	r2, [r4, #4]
 8007b7a:	04d9      	lsls	r1, r3, #19
 8007b7c:	6922      	ldr	r2, [r4, #16]
 8007b7e:	6022      	str	r2, [r4, #0]
 8007b80:	d504      	bpl.n	8007b8c <__sflush_r+0x78>
 8007b82:	1c42      	adds	r2, r0, #1
 8007b84:	d101      	bne.n	8007b8a <__sflush_r+0x76>
 8007b86:	682b      	ldr	r3, [r5, #0]
 8007b88:	b903      	cbnz	r3, 8007b8c <__sflush_r+0x78>
 8007b8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b8e:	602f      	str	r7, [r5, #0]
 8007b90:	b1b9      	cbz	r1, 8007bc2 <__sflush_r+0xae>
 8007b92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b96:	4299      	cmp	r1, r3
 8007b98:	d002      	beq.n	8007ba0 <__sflush_r+0x8c>
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	f7fe fa2c 	bl	8005ff8 <_free_r>
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ba4:	e00d      	b.n	8007bc2 <__sflush_r+0xae>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4628      	mov	r0, r5
 8007baa:	47b0      	blx	r6
 8007bac:	4602      	mov	r2, r0
 8007bae:	1c50      	adds	r0, r2, #1
 8007bb0:	d1c9      	bne.n	8007b46 <__sflush_r+0x32>
 8007bb2:	682b      	ldr	r3, [r5, #0]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d0c6      	beq.n	8007b46 <__sflush_r+0x32>
 8007bb8:	2b1d      	cmp	r3, #29
 8007bba:	d001      	beq.n	8007bc0 <__sflush_r+0xac>
 8007bbc:	2b16      	cmp	r3, #22
 8007bbe:	d11e      	bne.n	8007bfe <__sflush_r+0xea>
 8007bc0:	602f      	str	r7, [r5, #0]
 8007bc2:	2000      	movs	r0, #0
 8007bc4:	e022      	b.n	8007c0c <__sflush_r+0xf8>
 8007bc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bca:	b21b      	sxth	r3, r3
 8007bcc:	e01b      	b.n	8007c06 <__sflush_r+0xf2>
 8007bce:	690f      	ldr	r7, [r1, #16]
 8007bd0:	2f00      	cmp	r7, #0
 8007bd2:	d0f6      	beq.n	8007bc2 <__sflush_r+0xae>
 8007bd4:	0793      	lsls	r3, r2, #30
 8007bd6:	680e      	ldr	r6, [r1, #0]
 8007bd8:	bf08      	it	eq
 8007bda:	694b      	ldreq	r3, [r1, #20]
 8007bdc:	600f      	str	r7, [r1, #0]
 8007bde:	bf18      	it	ne
 8007be0:	2300      	movne	r3, #0
 8007be2:	eba6 0807 	sub.w	r8, r6, r7
 8007be6:	608b      	str	r3, [r1, #8]
 8007be8:	f1b8 0f00 	cmp.w	r8, #0
 8007bec:	dde9      	ble.n	8007bc2 <__sflush_r+0xae>
 8007bee:	6a21      	ldr	r1, [r4, #32]
 8007bf0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007bf2:	4643      	mov	r3, r8
 8007bf4:	463a      	mov	r2, r7
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	47b0      	blx	r6
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	dc08      	bgt.n	8007c10 <__sflush_r+0xfc>
 8007bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c06:	81a3      	strh	r3, [r4, #12]
 8007c08:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c10:	4407      	add	r7, r0
 8007c12:	eba8 0800 	sub.w	r8, r8, r0
 8007c16:	e7e7      	b.n	8007be8 <__sflush_r+0xd4>
 8007c18:	dfbffffe 	.word	0xdfbffffe

08007c1c <_fflush_r>:
 8007c1c:	b538      	push	{r3, r4, r5, lr}
 8007c1e:	690b      	ldr	r3, [r1, #16]
 8007c20:	4605      	mov	r5, r0
 8007c22:	460c      	mov	r4, r1
 8007c24:	b913      	cbnz	r3, 8007c2c <_fflush_r+0x10>
 8007c26:	2500      	movs	r5, #0
 8007c28:	4628      	mov	r0, r5
 8007c2a:	bd38      	pop	{r3, r4, r5, pc}
 8007c2c:	b118      	cbz	r0, 8007c36 <_fflush_r+0x1a>
 8007c2e:	6a03      	ldr	r3, [r0, #32]
 8007c30:	b90b      	cbnz	r3, 8007c36 <_fflush_r+0x1a>
 8007c32:	f7fd fa75 	bl	8005120 <__sinit>
 8007c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d0f3      	beq.n	8007c26 <_fflush_r+0xa>
 8007c3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c40:	07d0      	lsls	r0, r2, #31
 8007c42:	d404      	bmi.n	8007c4e <_fflush_r+0x32>
 8007c44:	0599      	lsls	r1, r3, #22
 8007c46:	d402      	bmi.n	8007c4e <_fflush_r+0x32>
 8007c48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c4a:	f7fd fb80 	bl	800534e <__retarget_lock_acquire_recursive>
 8007c4e:	4628      	mov	r0, r5
 8007c50:	4621      	mov	r1, r4
 8007c52:	f7ff ff5f 	bl	8007b14 <__sflush_r>
 8007c56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c58:	07da      	lsls	r2, r3, #31
 8007c5a:	4605      	mov	r5, r0
 8007c5c:	d4e4      	bmi.n	8007c28 <_fflush_r+0xc>
 8007c5e:	89a3      	ldrh	r3, [r4, #12]
 8007c60:	059b      	lsls	r3, r3, #22
 8007c62:	d4e1      	bmi.n	8007c28 <_fflush_r+0xc>
 8007c64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c66:	f7fd fb73 	bl	8005350 <__retarget_lock_release_recursive>
 8007c6a:	e7dd      	b.n	8007c28 <_fflush_r+0xc>

08007c6c <memmove>:
 8007c6c:	4288      	cmp	r0, r1
 8007c6e:	b510      	push	{r4, lr}
 8007c70:	eb01 0402 	add.w	r4, r1, r2
 8007c74:	d902      	bls.n	8007c7c <memmove+0x10>
 8007c76:	4284      	cmp	r4, r0
 8007c78:	4623      	mov	r3, r4
 8007c7a:	d807      	bhi.n	8007c8c <memmove+0x20>
 8007c7c:	1e43      	subs	r3, r0, #1
 8007c7e:	42a1      	cmp	r1, r4
 8007c80:	d008      	beq.n	8007c94 <memmove+0x28>
 8007c82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c8a:	e7f8      	b.n	8007c7e <memmove+0x12>
 8007c8c:	4402      	add	r2, r0
 8007c8e:	4601      	mov	r1, r0
 8007c90:	428a      	cmp	r2, r1
 8007c92:	d100      	bne.n	8007c96 <memmove+0x2a>
 8007c94:	bd10      	pop	{r4, pc}
 8007c96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c9e:	e7f7      	b.n	8007c90 <memmove+0x24>

08007ca0 <strncmp>:
 8007ca0:	b510      	push	{r4, lr}
 8007ca2:	b16a      	cbz	r2, 8007cc0 <strncmp+0x20>
 8007ca4:	3901      	subs	r1, #1
 8007ca6:	1884      	adds	r4, r0, r2
 8007ca8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	d103      	bne.n	8007cbc <strncmp+0x1c>
 8007cb4:	42a0      	cmp	r0, r4
 8007cb6:	d001      	beq.n	8007cbc <strncmp+0x1c>
 8007cb8:	2a00      	cmp	r2, #0
 8007cba:	d1f5      	bne.n	8007ca8 <strncmp+0x8>
 8007cbc:	1ad0      	subs	r0, r2, r3
 8007cbe:	bd10      	pop	{r4, pc}
 8007cc0:	4610      	mov	r0, r2
 8007cc2:	e7fc      	b.n	8007cbe <strncmp+0x1e>

08007cc4 <_sbrk_r>:
 8007cc4:	b538      	push	{r3, r4, r5, lr}
 8007cc6:	4d06      	ldr	r5, [pc, #24]	@ (8007ce0 <_sbrk_r+0x1c>)
 8007cc8:	2300      	movs	r3, #0
 8007cca:	4604      	mov	r4, r0
 8007ccc:	4608      	mov	r0, r1
 8007cce:	602b      	str	r3, [r5, #0]
 8007cd0:	f7f9 fc9a 	bl	8001608 <_sbrk>
 8007cd4:	1c43      	adds	r3, r0, #1
 8007cd6:	d102      	bne.n	8007cde <_sbrk_r+0x1a>
 8007cd8:	682b      	ldr	r3, [r5, #0]
 8007cda:	b103      	cbz	r3, 8007cde <_sbrk_r+0x1a>
 8007cdc:	6023      	str	r3, [r4, #0]
 8007cde:	bd38      	pop	{r3, r4, r5, pc}
 8007ce0:	20000454 	.word	0x20000454

08007ce4 <memcpy>:
 8007ce4:	440a      	add	r2, r1
 8007ce6:	4291      	cmp	r1, r2
 8007ce8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007cec:	d100      	bne.n	8007cf0 <memcpy+0xc>
 8007cee:	4770      	bx	lr
 8007cf0:	b510      	push	{r4, lr}
 8007cf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cf6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cfa:	4291      	cmp	r1, r2
 8007cfc:	d1f9      	bne.n	8007cf2 <memcpy+0xe>
 8007cfe:	bd10      	pop	{r4, pc}

08007d00 <nan>:
 8007d00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007d08 <nan+0x8>
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	00000000 	.word	0x00000000
 8007d0c:	7ff80000 	.word	0x7ff80000

08007d10 <__assert_func>:
 8007d10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d12:	4614      	mov	r4, r2
 8007d14:	461a      	mov	r2, r3
 8007d16:	4b09      	ldr	r3, [pc, #36]	@ (8007d3c <__assert_func+0x2c>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4605      	mov	r5, r0
 8007d1c:	68d8      	ldr	r0, [r3, #12]
 8007d1e:	b954      	cbnz	r4, 8007d36 <__assert_func+0x26>
 8007d20:	4b07      	ldr	r3, [pc, #28]	@ (8007d40 <__assert_func+0x30>)
 8007d22:	461c      	mov	r4, r3
 8007d24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007d28:	9100      	str	r1, [sp, #0]
 8007d2a:	462b      	mov	r3, r5
 8007d2c:	4905      	ldr	r1, [pc, #20]	@ (8007d44 <__assert_func+0x34>)
 8007d2e:	f000 fba7 	bl	8008480 <fiprintf>
 8007d32:	f000 fbb7 	bl	80084a4 <abort>
 8007d36:	4b04      	ldr	r3, [pc, #16]	@ (8007d48 <__assert_func+0x38>)
 8007d38:	e7f4      	b.n	8007d24 <__assert_func+0x14>
 8007d3a:	bf00      	nop
 8007d3c:	20000018 	.word	0x20000018
 8007d40:	08008e35 	.word	0x08008e35
 8007d44:	08008e07 	.word	0x08008e07
 8007d48:	08008dfa 	.word	0x08008dfa

08007d4c <_calloc_r>:
 8007d4c:	b570      	push	{r4, r5, r6, lr}
 8007d4e:	fba1 5402 	umull	r5, r4, r1, r2
 8007d52:	b93c      	cbnz	r4, 8007d64 <_calloc_r+0x18>
 8007d54:	4629      	mov	r1, r5
 8007d56:	f7fe f9c3 	bl	80060e0 <_malloc_r>
 8007d5a:	4606      	mov	r6, r0
 8007d5c:	b928      	cbnz	r0, 8007d6a <_calloc_r+0x1e>
 8007d5e:	2600      	movs	r6, #0
 8007d60:	4630      	mov	r0, r6
 8007d62:	bd70      	pop	{r4, r5, r6, pc}
 8007d64:	220c      	movs	r2, #12
 8007d66:	6002      	str	r2, [r0, #0]
 8007d68:	e7f9      	b.n	8007d5e <_calloc_r+0x12>
 8007d6a:	462a      	mov	r2, r5
 8007d6c:	4621      	mov	r1, r4
 8007d6e:	f7fd fa70 	bl	8005252 <memset>
 8007d72:	e7f5      	b.n	8007d60 <_calloc_r+0x14>

08007d74 <rshift>:
 8007d74:	6903      	ldr	r3, [r0, #16]
 8007d76:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007d7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d7e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007d82:	f100 0414 	add.w	r4, r0, #20
 8007d86:	dd45      	ble.n	8007e14 <rshift+0xa0>
 8007d88:	f011 011f 	ands.w	r1, r1, #31
 8007d8c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007d90:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007d94:	d10c      	bne.n	8007db0 <rshift+0x3c>
 8007d96:	f100 0710 	add.w	r7, r0, #16
 8007d9a:	4629      	mov	r1, r5
 8007d9c:	42b1      	cmp	r1, r6
 8007d9e:	d334      	bcc.n	8007e0a <rshift+0x96>
 8007da0:	1a9b      	subs	r3, r3, r2
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	1eea      	subs	r2, r5, #3
 8007da6:	4296      	cmp	r6, r2
 8007da8:	bf38      	it	cc
 8007daa:	2300      	movcc	r3, #0
 8007dac:	4423      	add	r3, r4
 8007dae:	e015      	b.n	8007ddc <rshift+0x68>
 8007db0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007db4:	f1c1 0820 	rsb	r8, r1, #32
 8007db8:	40cf      	lsrs	r7, r1
 8007dba:	f105 0e04 	add.w	lr, r5, #4
 8007dbe:	46a1      	mov	r9, r4
 8007dc0:	4576      	cmp	r6, lr
 8007dc2:	46f4      	mov	ip, lr
 8007dc4:	d815      	bhi.n	8007df2 <rshift+0x7e>
 8007dc6:	1a9a      	subs	r2, r3, r2
 8007dc8:	0092      	lsls	r2, r2, #2
 8007dca:	3a04      	subs	r2, #4
 8007dcc:	3501      	adds	r5, #1
 8007dce:	42ae      	cmp	r6, r5
 8007dd0:	bf38      	it	cc
 8007dd2:	2200      	movcc	r2, #0
 8007dd4:	18a3      	adds	r3, r4, r2
 8007dd6:	50a7      	str	r7, [r4, r2]
 8007dd8:	b107      	cbz	r7, 8007ddc <rshift+0x68>
 8007dda:	3304      	adds	r3, #4
 8007ddc:	1b1a      	subs	r2, r3, r4
 8007dde:	42a3      	cmp	r3, r4
 8007de0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007de4:	bf08      	it	eq
 8007de6:	2300      	moveq	r3, #0
 8007de8:	6102      	str	r2, [r0, #16]
 8007dea:	bf08      	it	eq
 8007dec:	6143      	streq	r3, [r0, #20]
 8007dee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007df2:	f8dc c000 	ldr.w	ip, [ip]
 8007df6:	fa0c fc08 	lsl.w	ip, ip, r8
 8007dfa:	ea4c 0707 	orr.w	r7, ip, r7
 8007dfe:	f849 7b04 	str.w	r7, [r9], #4
 8007e02:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007e06:	40cf      	lsrs	r7, r1
 8007e08:	e7da      	b.n	8007dc0 <rshift+0x4c>
 8007e0a:	f851 cb04 	ldr.w	ip, [r1], #4
 8007e0e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007e12:	e7c3      	b.n	8007d9c <rshift+0x28>
 8007e14:	4623      	mov	r3, r4
 8007e16:	e7e1      	b.n	8007ddc <rshift+0x68>

08007e18 <__hexdig_fun>:
 8007e18:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007e1c:	2b09      	cmp	r3, #9
 8007e1e:	d802      	bhi.n	8007e26 <__hexdig_fun+0xe>
 8007e20:	3820      	subs	r0, #32
 8007e22:	b2c0      	uxtb	r0, r0
 8007e24:	4770      	bx	lr
 8007e26:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007e2a:	2b05      	cmp	r3, #5
 8007e2c:	d801      	bhi.n	8007e32 <__hexdig_fun+0x1a>
 8007e2e:	3847      	subs	r0, #71	@ 0x47
 8007e30:	e7f7      	b.n	8007e22 <__hexdig_fun+0xa>
 8007e32:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007e36:	2b05      	cmp	r3, #5
 8007e38:	d801      	bhi.n	8007e3e <__hexdig_fun+0x26>
 8007e3a:	3827      	subs	r0, #39	@ 0x27
 8007e3c:	e7f1      	b.n	8007e22 <__hexdig_fun+0xa>
 8007e3e:	2000      	movs	r0, #0
 8007e40:	4770      	bx	lr
	...

08007e44 <__gethex>:
 8007e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e48:	b085      	sub	sp, #20
 8007e4a:	468a      	mov	sl, r1
 8007e4c:	9302      	str	r3, [sp, #8]
 8007e4e:	680b      	ldr	r3, [r1, #0]
 8007e50:	9001      	str	r0, [sp, #4]
 8007e52:	4690      	mov	r8, r2
 8007e54:	1c9c      	adds	r4, r3, #2
 8007e56:	46a1      	mov	r9, r4
 8007e58:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007e5c:	2830      	cmp	r0, #48	@ 0x30
 8007e5e:	d0fa      	beq.n	8007e56 <__gethex+0x12>
 8007e60:	eba9 0303 	sub.w	r3, r9, r3
 8007e64:	f1a3 0b02 	sub.w	fp, r3, #2
 8007e68:	f7ff ffd6 	bl	8007e18 <__hexdig_fun>
 8007e6c:	4605      	mov	r5, r0
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	d168      	bne.n	8007f44 <__gethex+0x100>
 8007e72:	49a0      	ldr	r1, [pc, #640]	@ (80080f4 <__gethex+0x2b0>)
 8007e74:	2201      	movs	r2, #1
 8007e76:	4648      	mov	r0, r9
 8007e78:	f7ff ff12 	bl	8007ca0 <strncmp>
 8007e7c:	4607      	mov	r7, r0
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	d167      	bne.n	8007f52 <__gethex+0x10e>
 8007e82:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007e86:	4626      	mov	r6, r4
 8007e88:	f7ff ffc6 	bl	8007e18 <__hexdig_fun>
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	d062      	beq.n	8007f56 <__gethex+0x112>
 8007e90:	4623      	mov	r3, r4
 8007e92:	7818      	ldrb	r0, [r3, #0]
 8007e94:	2830      	cmp	r0, #48	@ 0x30
 8007e96:	4699      	mov	r9, r3
 8007e98:	f103 0301 	add.w	r3, r3, #1
 8007e9c:	d0f9      	beq.n	8007e92 <__gethex+0x4e>
 8007e9e:	f7ff ffbb 	bl	8007e18 <__hexdig_fun>
 8007ea2:	fab0 f580 	clz	r5, r0
 8007ea6:	096d      	lsrs	r5, r5, #5
 8007ea8:	f04f 0b01 	mov.w	fp, #1
 8007eac:	464a      	mov	r2, r9
 8007eae:	4616      	mov	r6, r2
 8007eb0:	3201      	adds	r2, #1
 8007eb2:	7830      	ldrb	r0, [r6, #0]
 8007eb4:	f7ff ffb0 	bl	8007e18 <__hexdig_fun>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	d1f8      	bne.n	8007eae <__gethex+0x6a>
 8007ebc:	498d      	ldr	r1, [pc, #564]	@ (80080f4 <__gethex+0x2b0>)
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	4630      	mov	r0, r6
 8007ec2:	f7ff feed 	bl	8007ca0 <strncmp>
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	d13f      	bne.n	8007f4a <__gethex+0x106>
 8007eca:	b944      	cbnz	r4, 8007ede <__gethex+0x9a>
 8007ecc:	1c74      	adds	r4, r6, #1
 8007ece:	4622      	mov	r2, r4
 8007ed0:	4616      	mov	r6, r2
 8007ed2:	3201      	adds	r2, #1
 8007ed4:	7830      	ldrb	r0, [r6, #0]
 8007ed6:	f7ff ff9f 	bl	8007e18 <__hexdig_fun>
 8007eda:	2800      	cmp	r0, #0
 8007edc:	d1f8      	bne.n	8007ed0 <__gethex+0x8c>
 8007ede:	1ba4      	subs	r4, r4, r6
 8007ee0:	00a7      	lsls	r7, r4, #2
 8007ee2:	7833      	ldrb	r3, [r6, #0]
 8007ee4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007ee8:	2b50      	cmp	r3, #80	@ 0x50
 8007eea:	d13e      	bne.n	8007f6a <__gethex+0x126>
 8007eec:	7873      	ldrb	r3, [r6, #1]
 8007eee:	2b2b      	cmp	r3, #43	@ 0x2b
 8007ef0:	d033      	beq.n	8007f5a <__gethex+0x116>
 8007ef2:	2b2d      	cmp	r3, #45	@ 0x2d
 8007ef4:	d034      	beq.n	8007f60 <__gethex+0x11c>
 8007ef6:	1c71      	adds	r1, r6, #1
 8007ef8:	2400      	movs	r4, #0
 8007efa:	7808      	ldrb	r0, [r1, #0]
 8007efc:	f7ff ff8c 	bl	8007e18 <__hexdig_fun>
 8007f00:	1e43      	subs	r3, r0, #1
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	2b18      	cmp	r3, #24
 8007f06:	d830      	bhi.n	8007f6a <__gethex+0x126>
 8007f08:	f1a0 0210 	sub.w	r2, r0, #16
 8007f0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007f10:	f7ff ff82 	bl	8007e18 <__hexdig_fun>
 8007f14:	f100 3cff 	add.w	ip, r0, #4294967295
 8007f18:	fa5f fc8c 	uxtb.w	ip, ip
 8007f1c:	f1bc 0f18 	cmp.w	ip, #24
 8007f20:	f04f 030a 	mov.w	r3, #10
 8007f24:	d91e      	bls.n	8007f64 <__gethex+0x120>
 8007f26:	b104      	cbz	r4, 8007f2a <__gethex+0xe6>
 8007f28:	4252      	negs	r2, r2
 8007f2a:	4417      	add	r7, r2
 8007f2c:	f8ca 1000 	str.w	r1, [sl]
 8007f30:	b1ed      	cbz	r5, 8007f6e <__gethex+0x12a>
 8007f32:	f1bb 0f00 	cmp.w	fp, #0
 8007f36:	bf0c      	ite	eq
 8007f38:	2506      	moveq	r5, #6
 8007f3a:	2500      	movne	r5, #0
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	b005      	add	sp, #20
 8007f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f44:	2500      	movs	r5, #0
 8007f46:	462c      	mov	r4, r5
 8007f48:	e7b0      	b.n	8007eac <__gethex+0x68>
 8007f4a:	2c00      	cmp	r4, #0
 8007f4c:	d1c7      	bne.n	8007ede <__gethex+0x9a>
 8007f4e:	4627      	mov	r7, r4
 8007f50:	e7c7      	b.n	8007ee2 <__gethex+0x9e>
 8007f52:	464e      	mov	r6, r9
 8007f54:	462f      	mov	r7, r5
 8007f56:	2501      	movs	r5, #1
 8007f58:	e7c3      	b.n	8007ee2 <__gethex+0x9e>
 8007f5a:	2400      	movs	r4, #0
 8007f5c:	1cb1      	adds	r1, r6, #2
 8007f5e:	e7cc      	b.n	8007efa <__gethex+0xb6>
 8007f60:	2401      	movs	r4, #1
 8007f62:	e7fb      	b.n	8007f5c <__gethex+0x118>
 8007f64:	fb03 0002 	mla	r0, r3, r2, r0
 8007f68:	e7ce      	b.n	8007f08 <__gethex+0xc4>
 8007f6a:	4631      	mov	r1, r6
 8007f6c:	e7de      	b.n	8007f2c <__gethex+0xe8>
 8007f6e:	eba6 0309 	sub.w	r3, r6, r9
 8007f72:	3b01      	subs	r3, #1
 8007f74:	4629      	mov	r1, r5
 8007f76:	2b07      	cmp	r3, #7
 8007f78:	dc0a      	bgt.n	8007f90 <__gethex+0x14c>
 8007f7a:	9801      	ldr	r0, [sp, #4]
 8007f7c:	f7fe f93c 	bl	80061f8 <_Balloc>
 8007f80:	4604      	mov	r4, r0
 8007f82:	b940      	cbnz	r0, 8007f96 <__gethex+0x152>
 8007f84:	4b5c      	ldr	r3, [pc, #368]	@ (80080f8 <__gethex+0x2b4>)
 8007f86:	4602      	mov	r2, r0
 8007f88:	21e4      	movs	r1, #228	@ 0xe4
 8007f8a:	485c      	ldr	r0, [pc, #368]	@ (80080fc <__gethex+0x2b8>)
 8007f8c:	f7ff fec0 	bl	8007d10 <__assert_func>
 8007f90:	3101      	adds	r1, #1
 8007f92:	105b      	asrs	r3, r3, #1
 8007f94:	e7ef      	b.n	8007f76 <__gethex+0x132>
 8007f96:	f100 0a14 	add.w	sl, r0, #20
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	4655      	mov	r5, sl
 8007f9e:	469b      	mov	fp, r3
 8007fa0:	45b1      	cmp	r9, r6
 8007fa2:	d337      	bcc.n	8008014 <__gethex+0x1d0>
 8007fa4:	f845 bb04 	str.w	fp, [r5], #4
 8007fa8:	eba5 050a 	sub.w	r5, r5, sl
 8007fac:	10ad      	asrs	r5, r5, #2
 8007fae:	6125      	str	r5, [r4, #16]
 8007fb0:	4658      	mov	r0, fp
 8007fb2:	f7fe fa13 	bl	80063dc <__hi0bits>
 8007fb6:	016d      	lsls	r5, r5, #5
 8007fb8:	f8d8 6000 	ldr.w	r6, [r8]
 8007fbc:	1a2d      	subs	r5, r5, r0
 8007fbe:	42b5      	cmp	r5, r6
 8007fc0:	dd54      	ble.n	800806c <__gethex+0x228>
 8007fc2:	1bad      	subs	r5, r5, r6
 8007fc4:	4629      	mov	r1, r5
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f7fe fda7 	bl	8006b1a <__any_on>
 8007fcc:	4681      	mov	r9, r0
 8007fce:	b178      	cbz	r0, 8007ff0 <__gethex+0x1ac>
 8007fd0:	1e6b      	subs	r3, r5, #1
 8007fd2:	1159      	asrs	r1, r3, #5
 8007fd4:	f003 021f 	and.w	r2, r3, #31
 8007fd8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007fdc:	f04f 0901 	mov.w	r9, #1
 8007fe0:	fa09 f202 	lsl.w	r2, r9, r2
 8007fe4:	420a      	tst	r2, r1
 8007fe6:	d003      	beq.n	8007ff0 <__gethex+0x1ac>
 8007fe8:	454b      	cmp	r3, r9
 8007fea:	dc36      	bgt.n	800805a <__gethex+0x216>
 8007fec:	f04f 0902 	mov.w	r9, #2
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	f7ff febe 	bl	8007d74 <rshift>
 8007ff8:	442f      	add	r7, r5
 8007ffa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ffe:	42bb      	cmp	r3, r7
 8008000:	da42      	bge.n	8008088 <__gethex+0x244>
 8008002:	9801      	ldr	r0, [sp, #4]
 8008004:	4621      	mov	r1, r4
 8008006:	f7fe f937 	bl	8006278 <_Bfree>
 800800a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800800c:	2300      	movs	r3, #0
 800800e:	6013      	str	r3, [r2, #0]
 8008010:	25a3      	movs	r5, #163	@ 0xa3
 8008012:	e793      	b.n	8007f3c <__gethex+0xf8>
 8008014:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008018:	2a2e      	cmp	r2, #46	@ 0x2e
 800801a:	d012      	beq.n	8008042 <__gethex+0x1fe>
 800801c:	2b20      	cmp	r3, #32
 800801e:	d104      	bne.n	800802a <__gethex+0x1e6>
 8008020:	f845 bb04 	str.w	fp, [r5], #4
 8008024:	f04f 0b00 	mov.w	fp, #0
 8008028:	465b      	mov	r3, fp
 800802a:	7830      	ldrb	r0, [r6, #0]
 800802c:	9303      	str	r3, [sp, #12]
 800802e:	f7ff fef3 	bl	8007e18 <__hexdig_fun>
 8008032:	9b03      	ldr	r3, [sp, #12]
 8008034:	f000 000f 	and.w	r0, r0, #15
 8008038:	4098      	lsls	r0, r3
 800803a:	ea4b 0b00 	orr.w	fp, fp, r0
 800803e:	3304      	adds	r3, #4
 8008040:	e7ae      	b.n	8007fa0 <__gethex+0x15c>
 8008042:	45b1      	cmp	r9, r6
 8008044:	d8ea      	bhi.n	800801c <__gethex+0x1d8>
 8008046:	492b      	ldr	r1, [pc, #172]	@ (80080f4 <__gethex+0x2b0>)
 8008048:	9303      	str	r3, [sp, #12]
 800804a:	2201      	movs	r2, #1
 800804c:	4630      	mov	r0, r6
 800804e:	f7ff fe27 	bl	8007ca0 <strncmp>
 8008052:	9b03      	ldr	r3, [sp, #12]
 8008054:	2800      	cmp	r0, #0
 8008056:	d1e1      	bne.n	800801c <__gethex+0x1d8>
 8008058:	e7a2      	b.n	8007fa0 <__gethex+0x15c>
 800805a:	1ea9      	subs	r1, r5, #2
 800805c:	4620      	mov	r0, r4
 800805e:	f7fe fd5c 	bl	8006b1a <__any_on>
 8008062:	2800      	cmp	r0, #0
 8008064:	d0c2      	beq.n	8007fec <__gethex+0x1a8>
 8008066:	f04f 0903 	mov.w	r9, #3
 800806a:	e7c1      	b.n	8007ff0 <__gethex+0x1ac>
 800806c:	da09      	bge.n	8008082 <__gethex+0x23e>
 800806e:	1b75      	subs	r5, r6, r5
 8008070:	4621      	mov	r1, r4
 8008072:	9801      	ldr	r0, [sp, #4]
 8008074:	462a      	mov	r2, r5
 8008076:	f7fe fb17 	bl	80066a8 <__lshift>
 800807a:	1b7f      	subs	r7, r7, r5
 800807c:	4604      	mov	r4, r0
 800807e:	f100 0a14 	add.w	sl, r0, #20
 8008082:	f04f 0900 	mov.w	r9, #0
 8008086:	e7b8      	b.n	8007ffa <__gethex+0x1b6>
 8008088:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800808c:	42bd      	cmp	r5, r7
 800808e:	dd6f      	ble.n	8008170 <__gethex+0x32c>
 8008090:	1bed      	subs	r5, r5, r7
 8008092:	42ae      	cmp	r6, r5
 8008094:	dc34      	bgt.n	8008100 <__gethex+0x2bc>
 8008096:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800809a:	2b02      	cmp	r3, #2
 800809c:	d022      	beq.n	80080e4 <__gethex+0x2a0>
 800809e:	2b03      	cmp	r3, #3
 80080a0:	d024      	beq.n	80080ec <__gethex+0x2a8>
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d115      	bne.n	80080d2 <__gethex+0x28e>
 80080a6:	42ae      	cmp	r6, r5
 80080a8:	d113      	bne.n	80080d2 <__gethex+0x28e>
 80080aa:	2e01      	cmp	r6, #1
 80080ac:	d10b      	bne.n	80080c6 <__gethex+0x282>
 80080ae:	9a02      	ldr	r2, [sp, #8]
 80080b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80080b4:	6013      	str	r3, [r2, #0]
 80080b6:	2301      	movs	r3, #1
 80080b8:	6123      	str	r3, [r4, #16]
 80080ba:	f8ca 3000 	str.w	r3, [sl]
 80080be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080c0:	2562      	movs	r5, #98	@ 0x62
 80080c2:	601c      	str	r4, [r3, #0]
 80080c4:	e73a      	b.n	8007f3c <__gethex+0xf8>
 80080c6:	1e71      	subs	r1, r6, #1
 80080c8:	4620      	mov	r0, r4
 80080ca:	f7fe fd26 	bl	8006b1a <__any_on>
 80080ce:	2800      	cmp	r0, #0
 80080d0:	d1ed      	bne.n	80080ae <__gethex+0x26a>
 80080d2:	9801      	ldr	r0, [sp, #4]
 80080d4:	4621      	mov	r1, r4
 80080d6:	f7fe f8cf 	bl	8006278 <_Bfree>
 80080da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080dc:	2300      	movs	r3, #0
 80080de:	6013      	str	r3, [r2, #0]
 80080e0:	2550      	movs	r5, #80	@ 0x50
 80080e2:	e72b      	b.n	8007f3c <__gethex+0xf8>
 80080e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d1f3      	bne.n	80080d2 <__gethex+0x28e>
 80080ea:	e7e0      	b.n	80080ae <__gethex+0x26a>
 80080ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d1dd      	bne.n	80080ae <__gethex+0x26a>
 80080f2:	e7ee      	b.n	80080d2 <__gethex+0x28e>
 80080f4:	08008c88 	.word	0x08008c88
 80080f8:	08008b1d 	.word	0x08008b1d
 80080fc:	08008e36 	.word	0x08008e36
 8008100:	1e6f      	subs	r7, r5, #1
 8008102:	f1b9 0f00 	cmp.w	r9, #0
 8008106:	d130      	bne.n	800816a <__gethex+0x326>
 8008108:	b127      	cbz	r7, 8008114 <__gethex+0x2d0>
 800810a:	4639      	mov	r1, r7
 800810c:	4620      	mov	r0, r4
 800810e:	f7fe fd04 	bl	8006b1a <__any_on>
 8008112:	4681      	mov	r9, r0
 8008114:	117a      	asrs	r2, r7, #5
 8008116:	2301      	movs	r3, #1
 8008118:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800811c:	f007 071f 	and.w	r7, r7, #31
 8008120:	40bb      	lsls	r3, r7
 8008122:	4213      	tst	r3, r2
 8008124:	4629      	mov	r1, r5
 8008126:	4620      	mov	r0, r4
 8008128:	bf18      	it	ne
 800812a:	f049 0902 	orrne.w	r9, r9, #2
 800812e:	f7ff fe21 	bl	8007d74 <rshift>
 8008132:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008136:	1b76      	subs	r6, r6, r5
 8008138:	2502      	movs	r5, #2
 800813a:	f1b9 0f00 	cmp.w	r9, #0
 800813e:	d047      	beq.n	80081d0 <__gethex+0x38c>
 8008140:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008144:	2b02      	cmp	r3, #2
 8008146:	d015      	beq.n	8008174 <__gethex+0x330>
 8008148:	2b03      	cmp	r3, #3
 800814a:	d017      	beq.n	800817c <__gethex+0x338>
 800814c:	2b01      	cmp	r3, #1
 800814e:	d109      	bne.n	8008164 <__gethex+0x320>
 8008150:	f019 0f02 	tst.w	r9, #2
 8008154:	d006      	beq.n	8008164 <__gethex+0x320>
 8008156:	f8da 3000 	ldr.w	r3, [sl]
 800815a:	ea49 0903 	orr.w	r9, r9, r3
 800815e:	f019 0f01 	tst.w	r9, #1
 8008162:	d10e      	bne.n	8008182 <__gethex+0x33e>
 8008164:	f045 0510 	orr.w	r5, r5, #16
 8008168:	e032      	b.n	80081d0 <__gethex+0x38c>
 800816a:	f04f 0901 	mov.w	r9, #1
 800816e:	e7d1      	b.n	8008114 <__gethex+0x2d0>
 8008170:	2501      	movs	r5, #1
 8008172:	e7e2      	b.n	800813a <__gethex+0x2f6>
 8008174:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008176:	f1c3 0301 	rsb	r3, r3, #1
 800817a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800817c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800817e:	2b00      	cmp	r3, #0
 8008180:	d0f0      	beq.n	8008164 <__gethex+0x320>
 8008182:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008186:	f104 0314 	add.w	r3, r4, #20
 800818a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800818e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008192:	f04f 0c00 	mov.w	ip, #0
 8008196:	4618      	mov	r0, r3
 8008198:	f853 2b04 	ldr.w	r2, [r3], #4
 800819c:	f1b2 3fff 	cmp.w	r2, #4294967295
 80081a0:	d01b      	beq.n	80081da <__gethex+0x396>
 80081a2:	3201      	adds	r2, #1
 80081a4:	6002      	str	r2, [r0, #0]
 80081a6:	2d02      	cmp	r5, #2
 80081a8:	f104 0314 	add.w	r3, r4, #20
 80081ac:	d13c      	bne.n	8008228 <__gethex+0x3e4>
 80081ae:	f8d8 2000 	ldr.w	r2, [r8]
 80081b2:	3a01      	subs	r2, #1
 80081b4:	42b2      	cmp	r2, r6
 80081b6:	d109      	bne.n	80081cc <__gethex+0x388>
 80081b8:	1171      	asrs	r1, r6, #5
 80081ba:	2201      	movs	r2, #1
 80081bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80081c0:	f006 061f 	and.w	r6, r6, #31
 80081c4:	fa02 f606 	lsl.w	r6, r2, r6
 80081c8:	421e      	tst	r6, r3
 80081ca:	d13a      	bne.n	8008242 <__gethex+0x3fe>
 80081cc:	f045 0520 	orr.w	r5, r5, #32
 80081d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081d2:	601c      	str	r4, [r3, #0]
 80081d4:	9b02      	ldr	r3, [sp, #8]
 80081d6:	601f      	str	r7, [r3, #0]
 80081d8:	e6b0      	b.n	8007f3c <__gethex+0xf8>
 80081da:	4299      	cmp	r1, r3
 80081dc:	f843 cc04 	str.w	ip, [r3, #-4]
 80081e0:	d8d9      	bhi.n	8008196 <__gethex+0x352>
 80081e2:	68a3      	ldr	r3, [r4, #8]
 80081e4:	459b      	cmp	fp, r3
 80081e6:	db17      	blt.n	8008218 <__gethex+0x3d4>
 80081e8:	6861      	ldr	r1, [r4, #4]
 80081ea:	9801      	ldr	r0, [sp, #4]
 80081ec:	3101      	adds	r1, #1
 80081ee:	f7fe f803 	bl	80061f8 <_Balloc>
 80081f2:	4681      	mov	r9, r0
 80081f4:	b918      	cbnz	r0, 80081fe <__gethex+0x3ba>
 80081f6:	4b1a      	ldr	r3, [pc, #104]	@ (8008260 <__gethex+0x41c>)
 80081f8:	4602      	mov	r2, r0
 80081fa:	2184      	movs	r1, #132	@ 0x84
 80081fc:	e6c5      	b.n	8007f8a <__gethex+0x146>
 80081fe:	6922      	ldr	r2, [r4, #16]
 8008200:	3202      	adds	r2, #2
 8008202:	f104 010c 	add.w	r1, r4, #12
 8008206:	0092      	lsls	r2, r2, #2
 8008208:	300c      	adds	r0, #12
 800820a:	f7ff fd6b 	bl	8007ce4 <memcpy>
 800820e:	4621      	mov	r1, r4
 8008210:	9801      	ldr	r0, [sp, #4]
 8008212:	f7fe f831 	bl	8006278 <_Bfree>
 8008216:	464c      	mov	r4, r9
 8008218:	6923      	ldr	r3, [r4, #16]
 800821a:	1c5a      	adds	r2, r3, #1
 800821c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008220:	6122      	str	r2, [r4, #16]
 8008222:	2201      	movs	r2, #1
 8008224:	615a      	str	r2, [r3, #20]
 8008226:	e7be      	b.n	80081a6 <__gethex+0x362>
 8008228:	6922      	ldr	r2, [r4, #16]
 800822a:	455a      	cmp	r2, fp
 800822c:	dd0b      	ble.n	8008246 <__gethex+0x402>
 800822e:	2101      	movs	r1, #1
 8008230:	4620      	mov	r0, r4
 8008232:	f7ff fd9f 	bl	8007d74 <rshift>
 8008236:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800823a:	3701      	adds	r7, #1
 800823c:	42bb      	cmp	r3, r7
 800823e:	f6ff aee0 	blt.w	8008002 <__gethex+0x1be>
 8008242:	2501      	movs	r5, #1
 8008244:	e7c2      	b.n	80081cc <__gethex+0x388>
 8008246:	f016 061f 	ands.w	r6, r6, #31
 800824a:	d0fa      	beq.n	8008242 <__gethex+0x3fe>
 800824c:	4453      	add	r3, sl
 800824e:	f1c6 0620 	rsb	r6, r6, #32
 8008252:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008256:	f7fe f8c1 	bl	80063dc <__hi0bits>
 800825a:	42b0      	cmp	r0, r6
 800825c:	dbe7      	blt.n	800822e <__gethex+0x3ea>
 800825e:	e7f0      	b.n	8008242 <__gethex+0x3fe>
 8008260:	08008b1d 	.word	0x08008b1d

08008264 <L_shift>:
 8008264:	f1c2 0208 	rsb	r2, r2, #8
 8008268:	0092      	lsls	r2, r2, #2
 800826a:	b570      	push	{r4, r5, r6, lr}
 800826c:	f1c2 0620 	rsb	r6, r2, #32
 8008270:	6843      	ldr	r3, [r0, #4]
 8008272:	6804      	ldr	r4, [r0, #0]
 8008274:	fa03 f506 	lsl.w	r5, r3, r6
 8008278:	432c      	orrs	r4, r5
 800827a:	40d3      	lsrs	r3, r2
 800827c:	6004      	str	r4, [r0, #0]
 800827e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008282:	4288      	cmp	r0, r1
 8008284:	d3f4      	bcc.n	8008270 <L_shift+0xc>
 8008286:	bd70      	pop	{r4, r5, r6, pc}

08008288 <__match>:
 8008288:	b530      	push	{r4, r5, lr}
 800828a:	6803      	ldr	r3, [r0, #0]
 800828c:	3301      	adds	r3, #1
 800828e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008292:	b914      	cbnz	r4, 800829a <__match+0x12>
 8008294:	6003      	str	r3, [r0, #0]
 8008296:	2001      	movs	r0, #1
 8008298:	bd30      	pop	{r4, r5, pc}
 800829a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800829e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80082a2:	2d19      	cmp	r5, #25
 80082a4:	bf98      	it	ls
 80082a6:	3220      	addls	r2, #32
 80082a8:	42a2      	cmp	r2, r4
 80082aa:	d0f0      	beq.n	800828e <__match+0x6>
 80082ac:	2000      	movs	r0, #0
 80082ae:	e7f3      	b.n	8008298 <__match+0x10>

080082b0 <__hexnan>:
 80082b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b4:	680b      	ldr	r3, [r1, #0]
 80082b6:	6801      	ldr	r1, [r0, #0]
 80082b8:	115e      	asrs	r6, r3, #5
 80082ba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80082be:	f013 031f 	ands.w	r3, r3, #31
 80082c2:	b087      	sub	sp, #28
 80082c4:	bf18      	it	ne
 80082c6:	3604      	addne	r6, #4
 80082c8:	2500      	movs	r5, #0
 80082ca:	1f37      	subs	r7, r6, #4
 80082cc:	4682      	mov	sl, r0
 80082ce:	4690      	mov	r8, r2
 80082d0:	9301      	str	r3, [sp, #4]
 80082d2:	f846 5c04 	str.w	r5, [r6, #-4]
 80082d6:	46b9      	mov	r9, r7
 80082d8:	463c      	mov	r4, r7
 80082da:	9502      	str	r5, [sp, #8]
 80082dc:	46ab      	mov	fp, r5
 80082de:	784a      	ldrb	r2, [r1, #1]
 80082e0:	1c4b      	adds	r3, r1, #1
 80082e2:	9303      	str	r3, [sp, #12]
 80082e4:	b342      	cbz	r2, 8008338 <__hexnan+0x88>
 80082e6:	4610      	mov	r0, r2
 80082e8:	9105      	str	r1, [sp, #20]
 80082ea:	9204      	str	r2, [sp, #16]
 80082ec:	f7ff fd94 	bl	8007e18 <__hexdig_fun>
 80082f0:	2800      	cmp	r0, #0
 80082f2:	d151      	bne.n	8008398 <__hexnan+0xe8>
 80082f4:	9a04      	ldr	r2, [sp, #16]
 80082f6:	9905      	ldr	r1, [sp, #20]
 80082f8:	2a20      	cmp	r2, #32
 80082fa:	d818      	bhi.n	800832e <__hexnan+0x7e>
 80082fc:	9b02      	ldr	r3, [sp, #8]
 80082fe:	459b      	cmp	fp, r3
 8008300:	dd13      	ble.n	800832a <__hexnan+0x7a>
 8008302:	454c      	cmp	r4, r9
 8008304:	d206      	bcs.n	8008314 <__hexnan+0x64>
 8008306:	2d07      	cmp	r5, #7
 8008308:	dc04      	bgt.n	8008314 <__hexnan+0x64>
 800830a:	462a      	mov	r2, r5
 800830c:	4649      	mov	r1, r9
 800830e:	4620      	mov	r0, r4
 8008310:	f7ff ffa8 	bl	8008264 <L_shift>
 8008314:	4544      	cmp	r4, r8
 8008316:	d952      	bls.n	80083be <__hexnan+0x10e>
 8008318:	2300      	movs	r3, #0
 800831a:	f1a4 0904 	sub.w	r9, r4, #4
 800831e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008322:	f8cd b008 	str.w	fp, [sp, #8]
 8008326:	464c      	mov	r4, r9
 8008328:	461d      	mov	r5, r3
 800832a:	9903      	ldr	r1, [sp, #12]
 800832c:	e7d7      	b.n	80082de <__hexnan+0x2e>
 800832e:	2a29      	cmp	r2, #41	@ 0x29
 8008330:	d157      	bne.n	80083e2 <__hexnan+0x132>
 8008332:	3102      	adds	r1, #2
 8008334:	f8ca 1000 	str.w	r1, [sl]
 8008338:	f1bb 0f00 	cmp.w	fp, #0
 800833c:	d051      	beq.n	80083e2 <__hexnan+0x132>
 800833e:	454c      	cmp	r4, r9
 8008340:	d206      	bcs.n	8008350 <__hexnan+0xa0>
 8008342:	2d07      	cmp	r5, #7
 8008344:	dc04      	bgt.n	8008350 <__hexnan+0xa0>
 8008346:	462a      	mov	r2, r5
 8008348:	4649      	mov	r1, r9
 800834a:	4620      	mov	r0, r4
 800834c:	f7ff ff8a 	bl	8008264 <L_shift>
 8008350:	4544      	cmp	r4, r8
 8008352:	d936      	bls.n	80083c2 <__hexnan+0x112>
 8008354:	f1a8 0204 	sub.w	r2, r8, #4
 8008358:	4623      	mov	r3, r4
 800835a:	f853 1b04 	ldr.w	r1, [r3], #4
 800835e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008362:	429f      	cmp	r7, r3
 8008364:	d2f9      	bcs.n	800835a <__hexnan+0xaa>
 8008366:	1b3b      	subs	r3, r7, r4
 8008368:	f023 0303 	bic.w	r3, r3, #3
 800836c:	3304      	adds	r3, #4
 800836e:	3401      	adds	r4, #1
 8008370:	3e03      	subs	r6, #3
 8008372:	42b4      	cmp	r4, r6
 8008374:	bf88      	it	hi
 8008376:	2304      	movhi	r3, #4
 8008378:	4443      	add	r3, r8
 800837a:	2200      	movs	r2, #0
 800837c:	f843 2b04 	str.w	r2, [r3], #4
 8008380:	429f      	cmp	r7, r3
 8008382:	d2fb      	bcs.n	800837c <__hexnan+0xcc>
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	b91b      	cbnz	r3, 8008390 <__hexnan+0xe0>
 8008388:	4547      	cmp	r7, r8
 800838a:	d128      	bne.n	80083de <__hexnan+0x12e>
 800838c:	2301      	movs	r3, #1
 800838e:	603b      	str	r3, [r7, #0]
 8008390:	2005      	movs	r0, #5
 8008392:	b007      	add	sp, #28
 8008394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008398:	3501      	adds	r5, #1
 800839a:	2d08      	cmp	r5, #8
 800839c:	f10b 0b01 	add.w	fp, fp, #1
 80083a0:	dd06      	ble.n	80083b0 <__hexnan+0x100>
 80083a2:	4544      	cmp	r4, r8
 80083a4:	d9c1      	bls.n	800832a <__hexnan+0x7a>
 80083a6:	2300      	movs	r3, #0
 80083a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80083ac:	2501      	movs	r5, #1
 80083ae:	3c04      	subs	r4, #4
 80083b0:	6822      	ldr	r2, [r4, #0]
 80083b2:	f000 000f 	and.w	r0, r0, #15
 80083b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80083ba:	6020      	str	r0, [r4, #0]
 80083bc:	e7b5      	b.n	800832a <__hexnan+0x7a>
 80083be:	2508      	movs	r5, #8
 80083c0:	e7b3      	b.n	800832a <__hexnan+0x7a>
 80083c2:	9b01      	ldr	r3, [sp, #4]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d0dd      	beq.n	8008384 <__hexnan+0xd4>
 80083c8:	f1c3 0320 	rsb	r3, r3, #32
 80083cc:	f04f 32ff 	mov.w	r2, #4294967295
 80083d0:	40da      	lsrs	r2, r3
 80083d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80083d6:	4013      	ands	r3, r2
 80083d8:	f846 3c04 	str.w	r3, [r6, #-4]
 80083dc:	e7d2      	b.n	8008384 <__hexnan+0xd4>
 80083de:	3f04      	subs	r7, #4
 80083e0:	e7d0      	b.n	8008384 <__hexnan+0xd4>
 80083e2:	2004      	movs	r0, #4
 80083e4:	e7d5      	b.n	8008392 <__hexnan+0xe2>

080083e6 <__ascii_mbtowc>:
 80083e6:	b082      	sub	sp, #8
 80083e8:	b901      	cbnz	r1, 80083ec <__ascii_mbtowc+0x6>
 80083ea:	a901      	add	r1, sp, #4
 80083ec:	b142      	cbz	r2, 8008400 <__ascii_mbtowc+0x1a>
 80083ee:	b14b      	cbz	r3, 8008404 <__ascii_mbtowc+0x1e>
 80083f0:	7813      	ldrb	r3, [r2, #0]
 80083f2:	600b      	str	r3, [r1, #0]
 80083f4:	7812      	ldrb	r2, [r2, #0]
 80083f6:	1e10      	subs	r0, r2, #0
 80083f8:	bf18      	it	ne
 80083fa:	2001      	movne	r0, #1
 80083fc:	b002      	add	sp, #8
 80083fe:	4770      	bx	lr
 8008400:	4610      	mov	r0, r2
 8008402:	e7fb      	b.n	80083fc <__ascii_mbtowc+0x16>
 8008404:	f06f 0001 	mvn.w	r0, #1
 8008408:	e7f8      	b.n	80083fc <__ascii_mbtowc+0x16>

0800840a <_realloc_r>:
 800840a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800840e:	4680      	mov	r8, r0
 8008410:	4615      	mov	r5, r2
 8008412:	460c      	mov	r4, r1
 8008414:	b921      	cbnz	r1, 8008420 <_realloc_r+0x16>
 8008416:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800841a:	4611      	mov	r1, r2
 800841c:	f7fd be60 	b.w	80060e0 <_malloc_r>
 8008420:	b92a      	cbnz	r2, 800842e <_realloc_r+0x24>
 8008422:	f7fd fde9 	bl	8005ff8 <_free_r>
 8008426:	2400      	movs	r4, #0
 8008428:	4620      	mov	r0, r4
 800842a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800842e:	f000 f840 	bl	80084b2 <_malloc_usable_size_r>
 8008432:	4285      	cmp	r5, r0
 8008434:	4606      	mov	r6, r0
 8008436:	d802      	bhi.n	800843e <_realloc_r+0x34>
 8008438:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800843c:	d8f4      	bhi.n	8008428 <_realloc_r+0x1e>
 800843e:	4629      	mov	r1, r5
 8008440:	4640      	mov	r0, r8
 8008442:	f7fd fe4d 	bl	80060e0 <_malloc_r>
 8008446:	4607      	mov	r7, r0
 8008448:	2800      	cmp	r0, #0
 800844a:	d0ec      	beq.n	8008426 <_realloc_r+0x1c>
 800844c:	42b5      	cmp	r5, r6
 800844e:	462a      	mov	r2, r5
 8008450:	4621      	mov	r1, r4
 8008452:	bf28      	it	cs
 8008454:	4632      	movcs	r2, r6
 8008456:	f7ff fc45 	bl	8007ce4 <memcpy>
 800845a:	4621      	mov	r1, r4
 800845c:	4640      	mov	r0, r8
 800845e:	f7fd fdcb 	bl	8005ff8 <_free_r>
 8008462:	463c      	mov	r4, r7
 8008464:	e7e0      	b.n	8008428 <_realloc_r+0x1e>

08008466 <__ascii_wctomb>:
 8008466:	4603      	mov	r3, r0
 8008468:	4608      	mov	r0, r1
 800846a:	b141      	cbz	r1, 800847e <__ascii_wctomb+0x18>
 800846c:	2aff      	cmp	r2, #255	@ 0xff
 800846e:	d904      	bls.n	800847a <__ascii_wctomb+0x14>
 8008470:	228a      	movs	r2, #138	@ 0x8a
 8008472:	601a      	str	r2, [r3, #0]
 8008474:	f04f 30ff 	mov.w	r0, #4294967295
 8008478:	4770      	bx	lr
 800847a:	700a      	strb	r2, [r1, #0]
 800847c:	2001      	movs	r0, #1
 800847e:	4770      	bx	lr

08008480 <fiprintf>:
 8008480:	b40e      	push	{r1, r2, r3}
 8008482:	b503      	push	{r0, r1, lr}
 8008484:	4601      	mov	r1, r0
 8008486:	ab03      	add	r3, sp, #12
 8008488:	4805      	ldr	r0, [pc, #20]	@ (80084a0 <fiprintf+0x20>)
 800848a:	f853 2b04 	ldr.w	r2, [r3], #4
 800848e:	6800      	ldr	r0, [r0, #0]
 8008490:	9301      	str	r3, [sp, #4]
 8008492:	f000 f83f 	bl	8008514 <_vfiprintf_r>
 8008496:	b002      	add	sp, #8
 8008498:	f85d eb04 	ldr.w	lr, [sp], #4
 800849c:	b003      	add	sp, #12
 800849e:	4770      	bx	lr
 80084a0:	20000018 	.word	0x20000018

080084a4 <abort>:
 80084a4:	b508      	push	{r3, lr}
 80084a6:	2006      	movs	r0, #6
 80084a8:	f000 fa08 	bl	80088bc <raise>
 80084ac:	2001      	movs	r0, #1
 80084ae:	f7f9 f833 	bl	8001518 <_exit>

080084b2 <_malloc_usable_size_r>:
 80084b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084b6:	1f18      	subs	r0, r3, #4
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	bfbc      	itt	lt
 80084bc:	580b      	ldrlt	r3, [r1, r0]
 80084be:	18c0      	addlt	r0, r0, r3
 80084c0:	4770      	bx	lr

080084c2 <__sfputc_r>:
 80084c2:	6893      	ldr	r3, [r2, #8]
 80084c4:	3b01      	subs	r3, #1
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	b410      	push	{r4}
 80084ca:	6093      	str	r3, [r2, #8]
 80084cc:	da08      	bge.n	80084e0 <__sfputc_r+0x1e>
 80084ce:	6994      	ldr	r4, [r2, #24]
 80084d0:	42a3      	cmp	r3, r4
 80084d2:	db01      	blt.n	80084d8 <__sfputc_r+0x16>
 80084d4:	290a      	cmp	r1, #10
 80084d6:	d103      	bne.n	80084e0 <__sfputc_r+0x1e>
 80084d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084dc:	f000 b932 	b.w	8008744 <__swbuf_r>
 80084e0:	6813      	ldr	r3, [r2, #0]
 80084e2:	1c58      	adds	r0, r3, #1
 80084e4:	6010      	str	r0, [r2, #0]
 80084e6:	7019      	strb	r1, [r3, #0]
 80084e8:	4608      	mov	r0, r1
 80084ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084ee:	4770      	bx	lr

080084f0 <__sfputs_r>:
 80084f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f2:	4606      	mov	r6, r0
 80084f4:	460f      	mov	r7, r1
 80084f6:	4614      	mov	r4, r2
 80084f8:	18d5      	adds	r5, r2, r3
 80084fa:	42ac      	cmp	r4, r5
 80084fc:	d101      	bne.n	8008502 <__sfputs_r+0x12>
 80084fe:	2000      	movs	r0, #0
 8008500:	e007      	b.n	8008512 <__sfputs_r+0x22>
 8008502:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008506:	463a      	mov	r2, r7
 8008508:	4630      	mov	r0, r6
 800850a:	f7ff ffda 	bl	80084c2 <__sfputc_r>
 800850e:	1c43      	adds	r3, r0, #1
 8008510:	d1f3      	bne.n	80084fa <__sfputs_r+0xa>
 8008512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008514 <_vfiprintf_r>:
 8008514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008518:	460d      	mov	r5, r1
 800851a:	b09d      	sub	sp, #116	@ 0x74
 800851c:	4614      	mov	r4, r2
 800851e:	4698      	mov	r8, r3
 8008520:	4606      	mov	r6, r0
 8008522:	b118      	cbz	r0, 800852c <_vfiprintf_r+0x18>
 8008524:	6a03      	ldr	r3, [r0, #32]
 8008526:	b90b      	cbnz	r3, 800852c <_vfiprintf_r+0x18>
 8008528:	f7fc fdfa 	bl	8005120 <__sinit>
 800852c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800852e:	07d9      	lsls	r1, r3, #31
 8008530:	d405      	bmi.n	800853e <_vfiprintf_r+0x2a>
 8008532:	89ab      	ldrh	r3, [r5, #12]
 8008534:	059a      	lsls	r2, r3, #22
 8008536:	d402      	bmi.n	800853e <_vfiprintf_r+0x2a>
 8008538:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800853a:	f7fc ff08 	bl	800534e <__retarget_lock_acquire_recursive>
 800853e:	89ab      	ldrh	r3, [r5, #12]
 8008540:	071b      	lsls	r3, r3, #28
 8008542:	d501      	bpl.n	8008548 <_vfiprintf_r+0x34>
 8008544:	692b      	ldr	r3, [r5, #16]
 8008546:	b99b      	cbnz	r3, 8008570 <_vfiprintf_r+0x5c>
 8008548:	4629      	mov	r1, r5
 800854a:	4630      	mov	r0, r6
 800854c:	f000 f938 	bl	80087c0 <__swsetup_r>
 8008550:	b170      	cbz	r0, 8008570 <_vfiprintf_r+0x5c>
 8008552:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008554:	07dc      	lsls	r4, r3, #31
 8008556:	d504      	bpl.n	8008562 <_vfiprintf_r+0x4e>
 8008558:	f04f 30ff 	mov.w	r0, #4294967295
 800855c:	b01d      	add	sp, #116	@ 0x74
 800855e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008562:	89ab      	ldrh	r3, [r5, #12]
 8008564:	0598      	lsls	r0, r3, #22
 8008566:	d4f7      	bmi.n	8008558 <_vfiprintf_r+0x44>
 8008568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800856a:	f7fc fef1 	bl	8005350 <__retarget_lock_release_recursive>
 800856e:	e7f3      	b.n	8008558 <_vfiprintf_r+0x44>
 8008570:	2300      	movs	r3, #0
 8008572:	9309      	str	r3, [sp, #36]	@ 0x24
 8008574:	2320      	movs	r3, #32
 8008576:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800857a:	f8cd 800c 	str.w	r8, [sp, #12]
 800857e:	2330      	movs	r3, #48	@ 0x30
 8008580:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008730 <_vfiprintf_r+0x21c>
 8008584:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008588:	f04f 0901 	mov.w	r9, #1
 800858c:	4623      	mov	r3, r4
 800858e:	469a      	mov	sl, r3
 8008590:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008594:	b10a      	cbz	r2, 800859a <_vfiprintf_r+0x86>
 8008596:	2a25      	cmp	r2, #37	@ 0x25
 8008598:	d1f9      	bne.n	800858e <_vfiprintf_r+0x7a>
 800859a:	ebba 0b04 	subs.w	fp, sl, r4
 800859e:	d00b      	beq.n	80085b8 <_vfiprintf_r+0xa4>
 80085a0:	465b      	mov	r3, fp
 80085a2:	4622      	mov	r2, r4
 80085a4:	4629      	mov	r1, r5
 80085a6:	4630      	mov	r0, r6
 80085a8:	f7ff ffa2 	bl	80084f0 <__sfputs_r>
 80085ac:	3001      	adds	r0, #1
 80085ae:	f000 80a7 	beq.w	8008700 <_vfiprintf_r+0x1ec>
 80085b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085b4:	445a      	add	r2, fp
 80085b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80085b8:	f89a 3000 	ldrb.w	r3, [sl]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f000 809f 	beq.w	8008700 <_vfiprintf_r+0x1ec>
 80085c2:	2300      	movs	r3, #0
 80085c4:	f04f 32ff 	mov.w	r2, #4294967295
 80085c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085cc:	f10a 0a01 	add.w	sl, sl, #1
 80085d0:	9304      	str	r3, [sp, #16]
 80085d2:	9307      	str	r3, [sp, #28]
 80085d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80085da:	4654      	mov	r4, sl
 80085dc:	2205      	movs	r2, #5
 80085de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085e2:	4853      	ldr	r0, [pc, #332]	@ (8008730 <_vfiprintf_r+0x21c>)
 80085e4:	f7f7 fe1c 	bl	8000220 <memchr>
 80085e8:	9a04      	ldr	r2, [sp, #16]
 80085ea:	b9d8      	cbnz	r0, 8008624 <_vfiprintf_r+0x110>
 80085ec:	06d1      	lsls	r1, r2, #27
 80085ee:	bf44      	itt	mi
 80085f0:	2320      	movmi	r3, #32
 80085f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085f6:	0713      	lsls	r3, r2, #28
 80085f8:	bf44      	itt	mi
 80085fa:	232b      	movmi	r3, #43	@ 0x2b
 80085fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008600:	f89a 3000 	ldrb.w	r3, [sl]
 8008604:	2b2a      	cmp	r3, #42	@ 0x2a
 8008606:	d015      	beq.n	8008634 <_vfiprintf_r+0x120>
 8008608:	9a07      	ldr	r2, [sp, #28]
 800860a:	4654      	mov	r4, sl
 800860c:	2000      	movs	r0, #0
 800860e:	f04f 0c0a 	mov.w	ip, #10
 8008612:	4621      	mov	r1, r4
 8008614:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008618:	3b30      	subs	r3, #48	@ 0x30
 800861a:	2b09      	cmp	r3, #9
 800861c:	d94b      	bls.n	80086b6 <_vfiprintf_r+0x1a2>
 800861e:	b1b0      	cbz	r0, 800864e <_vfiprintf_r+0x13a>
 8008620:	9207      	str	r2, [sp, #28]
 8008622:	e014      	b.n	800864e <_vfiprintf_r+0x13a>
 8008624:	eba0 0308 	sub.w	r3, r0, r8
 8008628:	fa09 f303 	lsl.w	r3, r9, r3
 800862c:	4313      	orrs	r3, r2
 800862e:	9304      	str	r3, [sp, #16]
 8008630:	46a2      	mov	sl, r4
 8008632:	e7d2      	b.n	80085da <_vfiprintf_r+0xc6>
 8008634:	9b03      	ldr	r3, [sp, #12]
 8008636:	1d19      	adds	r1, r3, #4
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	9103      	str	r1, [sp, #12]
 800863c:	2b00      	cmp	r3, #0
 800863e:	bfbb      	ittet	lt
 8008640:	425b      	neglt	r3, r3
 8008642:	f042 0202 	orrlt.w	r2, r2, #2
 8008646:	9307      	strge	r3, [sp, #28]
 8008648:	9307      	strlt	r3, [sp, #28]
 800864a:	bfb8      	it	lt
 800864c:	9204      	strlt	r2, [sp, #16]
 800864e:	7823      	ldrb	r3, [r4, #0]
 8008650:	2b2e      	cmp	r3, #46	@ 0x2e
 8008652:	d10a      	bne.n	800866a <_vfiprintf_r+0x156>
 8008654:	7863      	ldrb	r3, [r4, #1]
 8008656:	2b2a      	cmp	r3, #42	@ 0x2a
 8008658:	d132      	bne.n	80086c0 <_vfiprintf_r+0x1ac>
 800865a:	9b03      	ldr	r3, [sp, #12]
 800865c:	1d1a      	adds	r2, r3, #4
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	9203      	str	r2, [sp, #12]
 8008662:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008666:	3402      	adds	r4, #2
 8008668:	9305      	str	r3, [sp, #20]
 800866a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008740 <_vfiprintf_r+0x22c>
 800866e:	7821      	ldrb	r1, [r4, #0]
 8008670:	2203      	movs	r2, #3
 8008672:	4650      	mov	r0, sl
 8008674:	f7f7 fdd4 	bl	8000220 <memchr>
 8008678:	b138      	cbz	r0, 800868a <_vfiprintf_r+0x176>
 800867a:	9b04      	ldr	r3, [sp, #16]
 800867c:	eba0 000a 	sub.w	r0, r0, sl
 8008680:	2240      	movs	r2, #64	@ 0x40
 8008682:	4082      	lsls	r2, r0
 8008684:	4313      	orrs	r3, r2
 8008686:	3401      	adds	r4, #1
 8008688:	9304      	str	r3, [sp, #16]
 800868a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800868e:	4829      	ldr	r0, [pc, #164]	@ (8008734 <_vfiprintf_r+0x220>)
 8008690:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008694:	2206      	movs	r2, #6
 8008696:	f7f7 fdc3 	bl	8000220 <memchr>
 800869a:	2800      	cmp	r0, #0
 800869c:	d03f      	beq.n	800871e <_vfiprintf_r+0x20a>
 800869e:	4b26      	ldr	r3, [pc, #152]	@ (8008738 <_vfiprintf_r+0x224>)
 80086a0:	bb1b      	cbnz	r3, 80086ea <_vfiprintf_r+0x1d6>
 80086a2:	9b03      	ldr	r3, [sp, #12]
 80086a4:	3307      	adds	r3, #7
 80086a6:	f023 0307 	bic.w	r3, r3, #7
 80086aa:	3308      	adds	r3, #8
 80086ac:	9303      	str	r3, [sp, #12]
 80086ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086b0:	443b      	add	r3, r7
 80086b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80086b4:	e76a      	b.n	800858c <_vfiprintf_r+0x78>
 80086b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80086ba:	460c      	mov	r4, r1
 80086bc:	2001      	movs	r0, #1
 80086be:	e7a8      	b.n	8008612 <_vfiprintf_r+0xfe>
 80086c0:	2300      	movs	r3, #0
 80086c2:	3401      	adds	r4, #1
 80086c4:	9305      	str	r3, [sp, #20]
 80086c6:	4619      	mov	r1, r3
 80086c8:	f04f 0c0a 	mov.w	ip, #10
 80086cc:	4620      	mov	r0, r4
 80086ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086d2:	3a30      	subs	r2, #48	@ 0x30
 80086d4:	2a09      	cmp	r2, #9
 80086d6:	d903      	bls.n	80086e0 <_vfiprintf_r+0x1cc>
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d0c6      	beq.n	800866a <_vfiprintf_r+0x156>
 80086dc:	9105      	str	r1, [sp, #20]
 80086de:	e7c4      	b.n	800866a <_vfiprintf_r+0x156>
 80086e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80086e4:	4604      	mov	r4, r0
 80086e6:	2301      	movs	r3, #1
 80086e8:	e7f0      	b.n	80086cc <_vfiprintf_r+0x1b8>
 80086ea:	ab03      	add	r3, sp, #12
 80086ec:	9300      	str	r3, [sp, #0]
 80086ee:	462a      	mov	r2, r5
 80086f0:	4b12      	ldr	r3, [pc, #72]	@ (800873c <_vfiprintf_r+0x228>)
 80086f2:	a904      	add	r1, sp, #16
 80086f4:	4630      	mov	r0, r6
 80086f6:	f7fb febb 	bl	8004470 <_printf_float>
 80086fa:	4607      	mov	r7, r0
 80086fc:	1c78      	adds	r0, r7, #1
 80086fe:	d1d6      	bne.n	80086ae <_vfiprintf_r+0x19a>
 8008700:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008702:	07d9      	lsls	r1, r3, #31
 8008704:	d405      	bmi.n	8008712 <_vfiprintf_r+0x1fe>
 8008706:	89ab      	ldrh	r3, [r5, #12]
 8008708:	059a      	lsls	r2, r3, #22
 800870a:	d402      	bmi.n	8008712 <_vfiprintf_r+0x1fe>
 800870c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800870e:	f7fc fe1f 	bl	8005350 <__retarget_lock_release_recursive>
 8008712:	89ab      	ldrh	r3, [r5, #12]
 8008714:	065b      	lsls	r3, r3, #25
 8008716:	f53f af1f 	bmi.w	8008558 <_vfiprintf_r+0x44>
 800871a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800871c:	e71e      	b.n	800855c <_vfiprintf_r+0x48>
 800871e:	ab03      	add	r3, sp, #12
 8008720:	9300      	str	r3, [sp, #0]
 8008722:	462a      	mov	r2, r5
 8008724:	4b05      	ldr	r3, [pc, #20]	@ (800873c <_vfiprintf_r+0x228>)
 8008726:	a904      	add	r1, sp, #16
 8008728:	4630      	mov	r0, r6
 800872a:	f7fc f939 	bl	80049a0 <_printf_i>
 800872e:	e7e4      	b.n	80086fa <_vfiprintf_r+0x1e6>
 8008730:	08008de1 	.word	0x08008de1
 8008734:	08008deb 	.word	0x08008deb
 8008738:	08004471 	.word	0x08004471
 800873c:	080084f1 	.word	0x080084f1
 8008740:	08008de7 	.word	0x08008de7

08008744 <__swbuf_r>:
 8008744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008746:	460e      	mov	r6, r1
 8008748:	4614      	mov	r4, r2
 800874a:	4605      	mov	r5, r0
 800874c:	b118      	cbz	r0, 8008756 <__swbuf_r+0x12>
 800874e:	6a03      	ldr	r3, [r0, #32]
 8008750:	b90b      	cbnz	r3, 8008756 <__swbuf_r+0x12>
 8008752:	f7fc fce5 	bl	8005120 <__sinit>
 8008756:	69a3      	ldr	r3, [r4, #24]
 8008758:	60a3      	str	r3, [r4, #8]
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	071a      	lsls	r2, r3, #28
 800875e:	d501      	bpl.n	8008764 <__swbuf_r+0x20>
 8008760:	6923      	ldr	r3, [r4, #16]
 8008762:	b943      	cbnz	r3, 8008776 <__swbuf_r+0x32>
 8008764:	4621      	mov	r1, r4
 8008766:	4628      	mov	r0, r5
 8008768:	f000 f82a 	bl	80087c0 <__swsetup_r>
 800876c:	b118      	cbz	r0, 8008776 <__swbuf_r+0x32>
 800876e:	f04f 37ff 	mov.w	r7, #4294967295
 8008772:	4638      	mov	r0, r7
 8008774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008776:	6823      	ldr	r3, [r4, #0]
 8008778:	6922      	ldr	r2, [r4, #16]
 800877a:	1a98      	subs	r0, r3, r2
 800877c:	6963      	ldr	r3, [r4, #20]
 800877e:	b2f6      	uxtb	r6, r6
 8008780:	4283      	cmp	r3, r0
 8008782:	4637      	mov	r7, r6
 8008784:	dc05      	bgt.n	8008792 <__swbuf_r+0x4e>
 8008786:	4621      	mov	r1, r4
 8008788:	4628      	mov	r0, r5
 800878a:	f7ff fa47 	bl	8007c1c <_fflush_r>
 800878e:	2800      	cmp	r0, #0
 8008790:	d1ed      	bne.n	800876e <__swbuf_r+0x2a>
 8008792:	68a3      	ldr	r3, [r4, #8]
 8008794:	3b01      	subs	r3, #1
 8008796:	60a3      	str	r3, [r4, #8]
 8008798:	6823      	ldr	r3, [r4, #0]
 800879a:	1c5a      	adds	r2, r3, #1
 800879c:	6022      	str	r2, [r4, #0]
 800879e:	701e      	strb	r6, [r3, #0]
 80087a0:	6962      	ldr	r2, [r4, #20]
 80087a2:	1c43      	adds	r3, r0, #1
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d004      	beq.n	80087b2 <__swbuf_r+0x6e>
 80087a8:	89a3      	ldrh	r3, [r4, #12]
 80087aa:	07db      	lsls	r3, r3, #31
 80087ac:	d5e1      	bpl.n	8008772 <__swbuf_r+0x2e>
 80087ae:	2e0a      	cmp	r6, #10
 80087b0:	d1df      	bne.n	8008772 <__swbuf_r+0x2e>
 80087b2:	4621      	mov	r1, r4
 80087b4:	4628      	mov	r0, r5
 80087b6:	f7ff fa31 	bl	8007c1c <_fflush_r>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	d0d9      	beq.n	8008772 <__swbuf_r+0x2e>
 80087be:	e7d6      	b.n	800876e <__swbuf_r+0x2a>

080087c0 <__swsetup_r>:
 80087c0:	b538      	push	{r3, r4, r5, lr}
 80087c2:	4b29      	ldr	r3, [pc, #164]	@ (8008868 <__swsetup_r+0xa8>)
 80087c4:	4605      	mov	r5, r0
 80087c6:	6818      	ldr	r0, [r3, #0]
 80087c8:	460c      	mov	r4, r1
 80087ca:	b118      	cbz	r0, 80087d4 <__swsetup_r+0x14>
 80087cc:	6a03      	ldr	r3, [r0, #32]
 80087ce:	b90b      	cbnz	r3, 80087d4 <__swsetup_r+0x14>
 80087d0:	f7fc fca6 	bl	8005120 <__sinit>
 80087d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087d8:	0719      	lsls	r1, r3, #28
 80087da:	d422      	bmi.n	8008822 <__swsetup_r+0x62>
 80087dc:	06da      	lsls	r2, r3, #27
 80087de:	d407      	bmi.n	80087f0 <__swsetup_r+0x30>
 80087e0:	2209      	movs	r2, #9
 80087e2:	602a      	str	r2, [r5, #0]
 80087e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087e8:	81a3      	strh	r3, [r4, #12]
 80087ea:	f04f 30ff 	mov.w	r0, #4294967295
 80087ee:	e033      	b.n	8008858 <__swsetup_r+0x98>
 80087f0:	0758      	lsls	r0, r3, #29
 80087f2:	d512      	bpl.n	800881a <__swsetup_r+0x5a>
 80087f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087f6:	b141      	cbz	r1, 800880a <__swsetup_r+0x4a>
 80087f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087fc:	4299      	cmp	r1, r3
 80087fe:	d002      	beq.n	8008806 <__swsetup_r+0x46>
 8008800:	4628      	mov	r0, r5
 8008802:	f7fd fbf9 	bl	8005ff8 <_free_r>
 8008806:	2300      	movs	r3, #0
 8008808:	6363      	str	r3, [r4, #52]	@ 0x34
 800880a:	89a3      	ldrh	r3, [r4, #12]
 800880c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008810:	81a3      	strh	r3, [r4, #12]
 8008812:	2300      	movs	r3, #0
 8008814:	6063      	str	r3, [r4, #4]
 8008816:	6923      	ldr	r3, [r4, #16]
 8008818:	6023      	str	r3, [r4, #0]
 800881a:	89a3      	ldrh	r3, [r4, #12]
 800881c:	f043 0308 	orr.w	r3, r3, #8
 8008820:	81a3      	strh	r3, [r4, #12]
 8008822:	6923      	ldr	r3, [r4, #16]
 8008824:	b94b      	cbnz	r3, 800883a <__swsetup_r+0x7a>
 8008826:	89a3      	ldrh	r3, [r4, #12]
 8008828:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800882c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008830:	d003      	beq.n	800883a <__swsetup_r+0x7a>
 8008832:	4621      	mov	r1, r4
 8008834:	4628      	mov	r0, r5
 8008836:	f000 f883 	bl	8008940 <__smakebuf_r>
 800883a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800883e:	f013 0201 	ands.w	r2, r3, #1
 8008842:	d00a      	beq.n	800885a <__swsetup_r+0x9a>
 8008844:	2200      	movs	r2, #0
 8008846:	60a2      	str	r2, [r4, #8]
 8008848:	6962      	ldr	r2, [r4, #20]
 800884a:	4252      	negs	r2, r2
 800884c:	61a2      	str	r2, [r4, #24]
 800884e:	6922      	ldr	r2, [r4, #16]
 8008850:	b942      	cbnz	r2, 8008864 <__swsetup_r+0xa4>
 8008852:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008856:	d1c5      	bne.n	80087e4 <__swsetup_r+0x24>
 8008858:	bd38      	pop	{r3, r4, r5, pc}
 800885a:	0799      	lsls	r1, r3, #30
 800885c:	bf58      	it	pl
 800885e:	6962      	ldrpl	r2, [r4, #20]
 8008860:	60a2      	str	r2, [r4, #8]
 8008862:	e7f4      	b.n	800884e <__swsetup_r+0x8e>
 8008864:	2000      	movs	r0, #0
 8008866:	e7f7      	b.n	8008858 <__swsetup_r+0x98>
 8008868:	20000018 	.word	0x20000018

0800886c <_raise_r>:
 800886c:	291f      	cmp	r1, #31
 800886e:	b538      	push	{r3, r4, r5, lr}
 8008870:	4605      	mov	r5, r0
 8008872:	460c      	mov	r4, r1
 8008874:	d904      	bls.n	8008880 <_raise_r+0x14>
 8008876:	2316      	movs	r3, #22
 8008878:	6003      	str	r3, [r0, #0]
 800887a:	f04f 30ff 	mov.w	r0, #4294967295
 800887e:	bd38      	pop	{r3, r4, r5, pc}
 8008880:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008882:	b112      	cbz	r2, 800888a <_raise_r+0x1e>
 8008884:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008888:	b94b      	cbnz	r3, 800889e <_raise_r+0x32>
 800888a:	4628      	mov	r0, r5
 800888c:	f000 f830 	bl	80088f0 <_getpid_r>
 8008890:	4622      	mov	r2, r4
 8008892:	4601      	mov	r1, r0
 8008894:	4628      	mov	r0, r5
 8008896:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800889a:	f000 b817 	b.w	80088cc <_kill_r>
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d00a      	beq.n	80088b8 <_raise_r+0x4c>
 80088a2:	1c59      	adds	r1, r3, #1
 80088a4:	d103      	bne.n	80088ae <_raise_r+0x42>
 80088a6:	2316      	movs	r3, #22
 80088a8:	6003      	str	r3, [r0, #0]
 80088aa:	2001      	movs	r0, #1
 80088ac:	e7e7      	b.n	800887e <_raise_r+0x12>
 80088ae:	2100      	movs	r1, #0
 80088b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80088b4:	4620      	mov	r0, r4
 80088b6:	4798      	blx	r3
 80088b8:	2000      	movs	r0, #0
 80088ba:	e7e0      	b.n	800887e <_raise_r+0x12>

080088bc <raise>:
 80088bc:	4b02      	ldr	r3, [pc, #8]	@ (80088c8 <raise+0xc>)
 80088be:	4601      	mov	r1, r0
 80088c0:	6818      	ldr	r0, [r3, #0]
 80088c2:	f7ff bfd3 	b.w	800886c <_raise_r>
 80088c6:	bf00      	nop
 80088c8:	20000018 	.word	0x20000018

080088cc <_kill_r>:
 80088cc:	b538      	push	{r3, r4, r5, lr}
 80088ce:	4d07      	ldr	r5, [pc, #28]	@ (80088ec <_kill_r+0x20>)
 80088d0:	2300      	movs	r3, #0
 80088d2:	4604      	mov	r4, r0
 80088d4:	4608      	mov	r0, r1
 80088d6:	4611      	mov	r1, r2
 80088d8:	602b      	str	r3, [r5, #0]
 80088da:	f7f8 fe0d 	bl	80014f8 <_kill>
 80088de:	1c43      	adds	r3, r0, #1
 80088e0:	d102      	bne.n	80088e8 <_kill_r+0x1c>
 80088e2:	682b      	ldr	r3, [r5, #0]
 80088e4:	b103      	cbz	r3, 80088e8 <_kill_r+0x1c>
 80088e6:	6023      	str	r3, [r4, #0]
 80088e8:	bd38      	pop	{r3, r4, r5, pc}
 80088ea:	bf00      	nop
 80088ec:	20000454 	.word	0x20000454

080088f0 <_getpid_r>:
 80088f0:	f7f8 bdfa 	b.w	80014e8 <_getpid>

080088f4 <__swhatbuf_r>:
 80088f4:	b570      	push	{r4, r5, r6, lr}
 80088f6:	460c      	mov	r4, r1
 80088f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088fc:	2900      	cmp	r1, #0
 80088fe:	b096      	sub	sp, #88	@ 0x58
 8008900:	4615      	mov	r5, r2
 8008902:	461e      	mov	r6, r3
 8008904:	da0d      	bge.n	8008922 <__swhatbuf_r+0x2e>
 8008906:	89a3      	ldrh	r3, [r4, #12]
 8008908:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800890c:	f04f 0100 	mov.w	r1, #0
 8008910:	bf14      	ite	ne
 8008912:	2340      	movne	r3, #64	@ 0x40
 8008914:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008918:	2000      	movs	r0, #0
 800891a:	6031      	str	r1, [r6, #0]
 800891c:	602b      	str	r3, [r5, #0]
 800891e:	b016      	add	sp, #88	@ 0x58
 8008920:	bd70      	pop	{r4, r5, r6, pc}
 8008922:	466a      	mov	r2, sp
 8008924:	f000 f848 	bl	80089b8 <_fstat_r>
 8008928:	2800      	cmp	r0, #0
 800892a:	dbec      	blt.n	8008906 <__swhatbuf_r+0x12>
 800892c:	9901      	ldr	r1, [sp, #4]
 800892e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008932:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008936:	4259      	negs	r1, r3
 8008938:	4159      	adcs	r1, r3
 800893a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800893e:	e7eb      	b.n	8008918 <__swhatbuf_r+0x24>

08008940 <__smakebuf_r>:
 8008940:	898b      	ldrh	r3, [r1, #12]
 8008942:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008944:	079d      	lsls	r5, r3, #30
 8008946:	4606      	mov	r6, r0
 8008948:	460c      	mov	r4, r1
 800894a:	d507      	bpl.n	800895c <__smakebuf_r+0x1c>
 800894c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008950:	6023      	str	r3, [r4, #0]
 8008952:	6123      	str	r3, [r4, #16]
 8008954:	2301      	movs	r3, #1
 8008956:	6163      	str	r3, [r4, #20]
 8008958:	b003      	add	sp, #12
 800895a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800895c:	ab01      	add	r3, sp, #4
 800895e:	466a      	mov	r2, sp
 8008960:	f7ff ffc8 	bl	80088f4 <__swhatbuf_r>
 8008964:	9f00      	ldr	r7, [sp, #0]
 8008966:	4605      	mov	r5, r0
 8008968:	4639      	mov	r1, r7
 800896a:	4630      	mov	r0, r6
 800896c:	f7fd fbb8 	bl	80060e0 <_malloc_r>
 8008970:	b948      	cbnz	r0, 8008986 <__smakebuf_r+0x46>
 8008972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008976:	059a      	lsls	r2, r3, #22
 8008978:	d4ee      	bmi.n	8008958 <__smakebuf_r+0x18>
 800897a:	f023 0303 	bic.w	r3, r3, #3
 800897e:	f043 0302 	orr.w	r3, r3, #2
 8008982:	81a3      	strh	r3, [r4, #12]
 8008984:	e7e2      	b.n	800894c <__smakebuf_r+0xc>
 8008986:	89a3      	ldrh	r3, [r4, #12]
 8008988:	6020      	str	r0, [r4, #0]
 800898a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800898e:	81a3      	strh	r3, [r4, #12]
 8008990:	9b01      	ldr	r3, [sp, #4]
 8008992:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008996:	b15b      	cbz	r3, 80089b0 <__smakebuf_r+0x70>
 8008998:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800899c:	4630      	mov	r0, r6
 800899e:	f000 f81d 	bl	80089dc <_isatty_r>
 80089a2:	b128      	cbz	r0, 80089b0 <__smakebuf_r+0x70>
 80089a4:	89a3      	ldrh	r3, [r4, #12]
 80089a6:	f023 0303 	bic.w	r3, r3, #3
 80089aa:	f043 0301 	orr.w	r3, r3, #1
 80089ae:	81a3      	strh	r3, [r4, #12]
 80089b0:	89a3      	ldrh	r3, [r4, #12]
 80089b2:	431d      	orrs	r5, r3
 80089b4:	81a5      	strh	r5, [r4, #12]
 80089b6:	e7cf      	b.n	8008958 <__smakebuf_r+0x18>

080089b8 <_fstat_r>:
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	4d07      	ldr	r5, [pc, #28]	@ (80089d8 <_fstat_r+0x20>)
 80089bc:	2300      	movs	r3, #0
 80089be:	4604      	mov	r4, r0
 80089c0:	4608      	mov	r0, r1
 80089c2:	4611      	mov	r1, r2
 80089c4:	602b      	str	r3, [r5, #0]
 80089c6:	f7f8 fdf7 	bl	80015b8 <_fstat>
 80089ca:	1c43      	adds	r3, r0, #1
 80089cc:	d102      	bne.n	80089d4 <_fstat_r+0x1c>
 80089ce:	682b      	ldr	r3, [r5, #0]
 80089d0:	b103      	cbz	r3, 80089d4 <_fstat_r+0x1c>
 80089d2:	6023      	str	r3, [r4, #0]
 80089d4:	bd38      	pop	{r3, r4, r5, pc}
 80089d6:	bf00      	nop
 80089d8:	20000454 	.word	0x20000454

080089dc <_isatty_r>:
 80089dc:	b538      	push	{r3, r4, r5, lr}
 80089de:	4d06      	ldr	r5, [pc, #24]	@ (80089f8 <_isatty_r+0x1c>)
 80089e0:	2300      	movs	r3, #0
 80089e2:	4604      	mov	r4, r0
 80089e4:	4608      	mov	r0, r1
 80089e6:	602b      	str	r3, [r5, #0]
 80089e8:	f7f8 fdf6 	bl	80015d8 <_isatty>
 80089ec:	1c43      	adds	r3, r0, #1
 80089ee:	d102      	bne.n	80089f6 <_isatty_r+0x1a>
 80089f0:	682b      	ldr	r3, [r5, #0]
 80089f2:	b103      	cbz	r3, 80089f6 <_isatty_r+0x1a>
 80089f4:	6023      	str	r3, [r4, #0]
 80089f6:	bd38      	pop	{r3, r4, r5, pc}
 80089f8:	20000454 	.word	0x20000454

080089fc <_init>:
 80089fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089fe:	bf00      	nop
 8008a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a02:	bc08      	pop	{r3}
 8008a04:	469e      	mov	lr, r3
 8008a06:	4770      	bx	lr

08008a08 <_fini>:
 8008a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a0a:	bf00      	nop
 8008a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a0e:	bc08      	pop	{r3}
 8008a10:	469e      	mov	lr, r3
 8008a12:	4770      	bx	lr
