// Seed: 3329919836
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout tri1 id_1;
  initial assume (id_1);
  assign id_1 = -1;
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire   id_0,
    input  supply0 id_1,
    output supply0 id_2
);
  assign id_0 = id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout logic [7:0] id_15;
  inout supply1 id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  nor primCall (id_2, id_15, id_3, id_9, id_1, id_10, id_5, id_4, id_11, id_14);
  output wire id_8;
  output logic [7:0] id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_12
  );
  assign id_14 = -1;
  assign id_8  = 1;
  wire id_16;
  ;
  specify
    (posedge id_17 => (id_18 +: id_9)) = (id_11 == id_5[-1], id_5);
  endspecify
endmodule
