`timescale 1ns / 1ps

module RF(
    input clk, 
    input rst_ni,
    input we,
    input [31:0] data_in,
    input [4:0] addr1_r, addr2_r, addr3_w,
    output reg [31:0] data_out_1, data_out_2
    );
    
    reg [31:0] reg_file [0:31];
    
    integer i = 0;
    
    always @(*) begin
        if (!rst_ni) begin
            data_out_1 = 0;
            data_out_2 = 0;
        end else begin
            data_out_1 = reg_file[addr1_r];
            data_out_2 = reg_file[addr2_r];
        end
    end

    
    always @(negedge clk) begin 
        if(!rst_ni) begin
            for (i = 0 ; i < 32 ; i = i + 1) begin
                reg_file[i] <= 32'b0;
            end            
        end else begin
            if (we && addr3_w != 32'd0) begin
                reg_file[addr3_w] <= data_in;
            end
        end
    end
    
    
endmodule


module extend (
    input [31:0] Instr, //12 bit imm
    input reset_ni,
    input [2:0] imm_src,
    output reg [31:0] Imm_Ext //sign extended imm
    
);
    always @(*) begin
        if (!reset_ni) begin
            Imm_Ext = 0;
        end else begin
            if (imm_src == 3'd0) begin
                Imm_Ext = {{20{Instr[31]}}, Instr[31:20]};
            end else if (imm_src == 3'b001) begin
                Imm_Ext = {{20{Instr[31]}}, Instr[31:25], Instr[11:7]};
            end else if (imm_src == 3'b010) begin
                Imm_Ext = {{20{Instr[31]}}, Instr[7], Instr[30:25], Instr[11:8], 1'b0};
            end else if (imm_src == 3'b011) begin
                Imm_Ext = {{12{Instr[31]}}, Instr[19:12], Instr[20], Instr[30:21], 1'b0};
            end else if (imm_src == 3'b100 || imm_src == 3'b101 ) begin
                Imm_Ext = ({Instr[31:12], 12'd0});
            end else begin
                Imm_Ext = 32'd0;
            end
        end
    end
//    assign Imm_Ext= (imm_src == 3'b000) ? {{20{Instr[31]}}, Instr[31:20]}: // ı type
//                    (imm_src == 3'b001) ? {{20{Instr[31]}}, Instr[31:25], Instr[11:7]}:  //s typr
//                    (imm_src == 3'b010) ? {{20{Instr[31]}}, Instr[7], Instr[30:25], Instr[11:8], 1'b0}: //b type
//                    (imm_src == 3'b011) ? {{12{Instr[31]}}, Instr[19:12], Instr[20], Instr[30:21], 1'b0}: ////j typ //21 olabilir
//                    (imm_src == 3'b100 || 3'b101) ? ({Instr[31:12], 12'd0}) : 
//                    32'd0; //auipc
endmodule
