// Seed: 2070277776
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    output id_8
    , id_9
);
  initial begin
    id_0 = 1;
    id_8 <= id_3 == id_5;
  end
  assign id_8 = 1'd0;
  type_16 id_10 (
      id_3,
      1
  );
endmodule
