# Week 4

## STA Example Test run

```OpenSTA```

![11](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/d81cb47c-ee9d-4b86-bd13-28d88388b69f)

``` 'tcl' file - Configuration ```

![tcl_file](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/49e99aa4-f079-453e-8557-3be677fab7a5)

``` Test OpenSTA - Example ```

![3](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/da3ed21a-2990-4e44-b9f5-b0dbaf3403b8)

 ## Timing Analysis with Multiple Process Corners (UART Synth -specific to SKY130)

 ``` 'tcl' file - configuration ```
 
![6](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/24260f71-cb1a-4a7b-96c7-c721be76fa36)

``` STA execution for sky130 lib - ss - sky130_fd_sc_hd__slow.lib ```

![7](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/77c52138-d112-415c-9edf-3d9dae6d72c5)

``` STA execution for sky130 lib - tt - sky130_fd_sc_hd__typical.lib ```

![8](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/b1292794-72b5-4dd8-bcab-ca87fcaa7fcd)

``` STA execution for sky130 lib - ff - sky130_fd_sc_hd__fast.lib ```

![9](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c800b3a8-fe7b-4f03-af92-afb4eea8f16f)
 


