****************************************
Report : qor
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 13 18:32:15 2020
****************************************

Report timing status: Processing group FEEDTHROUGH (total endpoints 1)...100% done.
Report timing status: Processing group REGIN (total endpoints 1)...100% done.
Report timing status: Processing group REGOUT (total endpoints 1)...100% done.
Report timing status: Processing group core_clk (total endpoints 1)...100% done.
  Timing Path Group 'FEEDTHROUGH' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           22
  Critical Path Length:                   4.774
  Critical Path Slack:                    2.126
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGIN' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           25
  Critical Path Length:                   5.261
  Critical Path Slack:                    1.936
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGOUT' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           60
  Critical Path Length:                   6.981
  Critical Path Slack:                   -0.081
  Total Negative Slack:                  -0.160
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'core_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           58
  Critical Path Length:                   9.584
  Critical Path Slack:                   -2.365
  Total Negative Slack:               -1207.249
  No. of Violating Paths:                   847
  ---------------------------------------------

Report timing status: Processing group FEEDTHROUGH (total endpoints 1)...100% done.
Report timing status: Processing group REGIN (total endpoints 1)...100% done.
Report timing status: Processing group REGOUT (total endpoints 1)...100% done.
Report timing status: Processing group core_clk (total endpoints 1)...100% done.
  Timing Path Group 'FEEDTHROUGH' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.194
  Critical Path Slack:                    0.294
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGIN' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.179
  Critical Path Slack:                   -0.208
  Total Negative Slack:                 -36.209
  No. of Violating Paths:                   549
  ---------------------------------------------

  Timing Path Group 'REGOUT' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.581
  Critical Path Slack:                    0.681
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'core_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.483
  Critical Path Slack:                    0.088
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                  539
  Hierarchical Port Count:                85147
  Leaf Cell Count:                        74543
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:             156551.156
  Total cell area:                  2499304.000
  Design Area:                      2655855.250
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           249690
  max_capacitance Count:                     24
  min_capacitance Count:                    689
  max_transition Count:                      45
  max_capacitance Cost:                -111.135
  min_capacitance Cost:                 -68.898
  max_transition Cost:                   -0.762
  Total DRC Cost:                      -180.794
  ---------------------------------------------

1
