
ThreadXOs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007204  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  0800743c  0800743c  0000843c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007570  08007570  00008570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007578  08007578  00008578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800757c  0800757c  0000857c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  20000000  08007580  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000dd8  20000010  08007590  00009010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000de8  08007590  00009de8  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016437  00000000  00000000  00009046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003b90  00000000  00000000  0001f47d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000e48  00000000  00000000  00023010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000a43  00000000  00000000  00023e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034f1d  00000000  00000000  0002489b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000176f4  00000000  00000000  000597b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014210d  00000000  00000000  00070eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b2fb9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003228  00000000  00000000  001b2ffc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000101  00000000  00000000  001b6224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000010 	.word	0x20000010
 8000254:	00000000 	.word	0x00000000
 8000258:	08007424 	.word	0x08007424

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000014 	.word	0x20000014
 8000274:	08007424 	.word	0x08007424

08000278 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000278:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 800027a:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800027e:	4918      	ldr	r1, [pc, #96]	@ (80002e0 <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 8000280:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000284:	4817      	ldr	r0, [pc, #92]	@ (80002e4 <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 8000286:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 8000288:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 800028c:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 800028e:	4816      	ldr	r0, [pc, #88]	@ (80002e8 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 8000290:	4913      	ldr	r1, [pc, #76]	@ (80002e0 <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 8000292:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 8000294:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000296:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800029a:	f649 413f 	movw	r1, #39999	@ 0x9c3f
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 800029e:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 80002a0:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 80002a4:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002a6:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002aa:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002ae:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002b2:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002b6:	490d      	ldr	r1, [pc, #52]	@ (80002ec <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002b8:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002c0:	f7ff bffe 	b.w	80002c0 <__tx_BadHandler>

080002c4 <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c4:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002c6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002ca:	4770      	bx	lr

080002cc <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002cc:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002ce:	f000 f895 	bl	80003fc <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002d2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002d6:	4770      	bx	lr

080002d8 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002d8:	f7ff bffe 	b.w	80002d8 <__tx_NMIHandler>

080002dc <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002dc:	f7ff bffe 	b.w	80002dc <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002e0:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002e4:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002e8:	200007dc 	.word	0x200007dc
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002ec:	40ff0000 	.word	0x40ff0000

080002f0 <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 80002f0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002f4:	4a2d      	ldr	r2, [pc, #180]	@ (80003ac <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002f6:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002f8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002fc:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000300:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000304:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000306:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800030a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800030e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000312:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000316:	f3bf 8f6f 	isb	sy

0800031a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800031a:	e7fe      	b.n	800031a <__tx_wait_here>

0800031c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800031c:	4824      	ldr	r0, [pc, #144]	@ (80003b0 <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800031e:	4a25      	ldr	r2, [pc, #148]	@ (80003b4 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 8000320:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000326:	b191      	cbz	r1, 800034e <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000328:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800032a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800032e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000332:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000336:	d101      	bne.n	800033c <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000338:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

0800033c <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800033c:	4c1e      	ldr	r4, [pc, #120]	@ (80003b8 <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800033e:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 8000342:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 8000346:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 8000348:	b10d      	cbz	r5, 800034e <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 800034a:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 800034c:	6023      	str	r3, [r4, #0]

0800034e <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800034e:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000350:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000352:	b1d1      	cbz	r1, 800038a <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000354:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000356:	b662      	cpsie	i

08000358 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000358:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035a:	4c17      	ldr	r4, [pc, #92]	@ (80003b8 <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800035c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800035e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000362:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000364:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 8000366:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 800036a:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 800036e:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 8000372:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000376:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 800037a:	d101      	bne.n	8000380 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 800037c:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000380 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000380:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000384:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 8000388:	4770      	bx	lr

0800038a <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800038a:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 800038c:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 800038e:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000390:	b909      	cbnz	r1, 8000396 <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000392:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 8000394:	e7f9      	b.n	800038a <__tx_ts_wait>

08000396 <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 8000396:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 800039a:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 800039e:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003a2:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80003a4:	e7d8      	b.n	8000358 <__tx_ts_restore>
 80003a6:	bf00      	nop

080003a8 <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003a8:	4770      	bx	lr
 80003aa:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003ac:	20000878 	.word	0x20000878
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003b0:	200007e0 	.word	0x200007e0
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003b4:	200007e4 	.word	0x200007e4
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003b8:	20000de4 	.word	0x20000de4

080003bc <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003bc:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003be:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003c2:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003c6:	f06f 0343 	mvn.w	r3, #67	@ 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003ca:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003cc:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003d0:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003d2:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003d4:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003d6:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003d8:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003da:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003dc:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003de:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003e0:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003e2:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003e6:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003e8:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003ea:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 80003ee:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 80003f0:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 80003f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 80003f6:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 80003f8:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 80003fa:	4770      	bx	lr

080003fc <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003fc:	4922      	ldr	r1, [pc, #136]	@ (8000488 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003fe:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000400:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000404:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000406:	4b21      	ldr	r3, [pc, #132]	@ (800048c <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 8000408:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800040a:	b13a      	cbz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 800040c:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000410:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000412:	b91a      	cbnz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000414:	4b1e      	ldr	r3, [pc, #120]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 8000416:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800041a:	6018      	str	r0, [r3, #0]

0800041c <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 800041c:	491d      	ldr	r1, [pc, #116]	@ (8000494 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 800041e:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000420:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000422:	b122      	cbz	r2, 800042e <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000424:	4b1c      	ldr	r3, [pc, #112]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 8000426:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800042a:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 800042c:	e008      	b.n	8000440 <__tx_timer_done>

0800042e <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 800042e:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000432:	4b1a      	ldr	r3, [pc, #104]	@ (800049c <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000434:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 8000436:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 8000438:	d101      	bne.n	800043e <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 800043c:	6818      	ldr	r0, [r3, #0]

0800043e <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 800043e:	6008      	str	r0, [r1, #0]

08000440 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000440:	4b13      	ldr	r3, [pc, #76]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000442:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000444:	b912      	cbnz	r2, 800044c <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 8000446:	4914      	ldr	r1, [pc, #80]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000448:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800044a:	b1c8      	cbz	r0, 8000480 <__tx_timer_nothing_expired>

0800044c <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 800044c:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 800044e:	4912      	ldr	r1, [pc, #72]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000450:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 8000452:	b108      	cbz	r0, 8000458 <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000454:	f006 fbf2 	bl	8006c3c <_tx_timer_expiration_process>

08000458 <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 8000458:	4b0d      	ldr	r3, [pc, #52]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 800045a:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 800045c:	b172      	cbz	r2, 800047c <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 800045e:	f006 fb5f 	bl	8006b20 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000462:	4810      	ldr	r0, [pc, #64]	@ (80004a4 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000464:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 8000466:	b949      	cbnz	r1, 800047c <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000468:	480f      	ldr	r0, [pc, #60]	@ (80004a8 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 800046a:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800046c:	4a0f      	ldr	r2, [pc, #60]	@ (80004ac <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 800046e:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000470:	480f      	ldr	r0, [pc, #60]	@ (80004b0 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 8000476:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 8000478:	d000      	beq.n	800047c <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 800047a:	6002      	str	r2, [r0, #0]

0800047c <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 800047c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000480 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000480:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000484:	4770      	bx	lr
 8000486:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000488:	20000884 	.word	0x20000884
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800048c:	20000de4 	.word	0x20000de4
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000490:	20000888 	.word	0x20000888
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000494:	20000914 	.word	0x20000914
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000498:	20000918 	.word	0x20000918
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 800049c:	20000910 	.word	0x20000910
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004a0:	2000090c 	.word	0x2000090c
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004a4:	20000878 	.word	0x20000878
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004a8:	200007e0 	.word	0x200007e0
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004ac:	200007e4 	.word	0x200007e4
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004b0:	e000ed04 	.word	0xe000ed04

080004b4 <__aeabi_uldivmod>:
 80004b4:	b953      	cbnz	r3, 80004cc <__aeabi_uldivmod+0x18>
 80004b6:	b94a      	cbnz	r2, 80004cc <__aeabi_uldivmod+0x18>
 80004b8:	2900      	cmp	r1, #0
 80004ba:	bf08      	it	eq
 80004bc:	2800      	cmpeq	r0, #0
 80004be:	bf1c      	itt	ne
 80004c0:	f04f 31ff 	movne.w	r1, #4294967295
 80004c4:	f04f 30ff 	movne.w	r0, #4294967295
 80004c8:	f000 b9b0 	b.w	800082c <__aeabi_idiv0>
 80004cc:	f1ad 0c08 	sub.w	ip, sp, #8
 80004d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004d4:	f000 f806 	bl	80004e4 <__udivmoddi4>
 80004d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004e0:	b004      	add	sp, #16
 80004e2:	4770      	bx	lr

080004e4 <__udivmoddi4>:
 80004e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004e8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80004ea:	4688      	mov	r8, r1
 80004ec:	4604      	mov	r4, r0
 80004ee:	468e      	mov	lr, r1
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d14a      	bne.n	800058a <__udivmoddi4+0xa6>
 80004f4:	428a      	cmp	r2, r1
 80004f6:	4617      	mov	r7, r2
 80004f8:	d95f      	bls.n	80005ba <__udivmoddi4+0xd6>
 80004fa:	fab2 f682 	clz	r6, r2
 80004fe:	b14e      	cbz	r6, 8000514 <__udivmoddi4+0x30>
 8000500:	f1c6 0320 	rsb	r3, r6, #32
 8000504:	fa01 fe06 	lsl.w	lr, r1, r6
 8000508:	40b7      	lsls	r7, r6
 800050a:	40b4      	lsls	r4, r6
 800050c:	fa20 f303 	lsr.w	r3, r0, r3
 8000510:	ea43 0e0e 	orr.w	lr, r3, lr
 8000514:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000518:	fa1f fc87 	uxth.w	ip, r7
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	fbbe f1f8 	udiv	r1, lr, r8
 8000522:	fb08 ee11 	mls	lr, r8, r1, lr
 8000526:	fb01 f20c 	mul.w	r2, r1, ip
 800052a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800052e:	429a      	cmp	r2, r3
 8000530:	d907      	bls.n	8000542 <__udivmoddi4+0x5e>
 8000532:	18fb      	adds	r3, r7, r3
 8000534:	f101 30ff 	add.w	r0, r1, #4294967295
 8000538:	d202      	bcs.n	8000540 <__udivmoddi4+0x5c>
 800053a:	429a      	cmp	r2, r3
 800053c:	f200 8154 	bhi.w	80007e8 <__udivmoddi4+0x304>
 8000540:	4601      	mov	r1, r0
 8000542:	1a9b      	subs	r3, r3, r2
 8000544:	b2a2      	uxth	r2, r4
 8000546:	fbb3 f0f8 	udiv	r0, r3, r8
 800054a:	fb08 3310 	mls	r3, r8, r0, r3
 800054e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000552:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000556:	4594      	cmp	ip, r2
 8000558:	d90b      	bls.n	8000572 <__udivmoddi4+0x8e>
 800055a:	18ba      	adds	r2, r7, r2
 800055c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000560:	bf2c      	ite	cs
 8000562:	2401      	movcs	r4, #1
 8000564:	2400      	movcc	r4, #0
 8000566:	4594      	cmp	ip, r2
 8000568:	d902      	bls.n	8000570 <__udivmoddi4+0x8c>
 800056a:	2c00      	cmp	r4, #0
 800056c:	f000 813f 	beq.w	80007ee <__udivmoddi4+0x30a>
 8000570:	4618      	mov	r0, r3
 8000572:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000576:	eba2 020c 	sub.w	r2, r2, ip
 800057a:	2100      	movs	r1, #0
 800057c:	b11d      	cbz	r5, 8000586 <__udivmoddi4+0xa2>
 800057e:	40f2      	lsrs	r2, r6
 8000580:	2300      	movs	r3, #0
 8000582:	e9c5 2300 	strd	r2, r3, [r5]
 8000586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800058a:	428b      	cmp	r3, r1
 800058c:	d905      	bls.n	800059a <__udivmoddi4+0xb6>
 800058e:	b10d      	cbz	r5, 8000594 <__udivmoddi4+0xb0>
 8000590:	e9c5 0100 	strd	r0, r1, [r5]
 8000594:	2100      	movs	r1, #0
 8000596:	4608      	mov	r0, r1
 8000598:	e7f5      	b.n	8000586 <__udivmoddi4+0xa2>
 800059a:	fab3 f183 	clz	r1, r3
 800059e:	2900      	cmp	r1, #0
 80005a0:	d14e      	bne.n	8000640 <__udivmoddi4+0x15c>
 80005a2:	4543      	cmp	r3, r8
 80005a4:	f0c0 8112 	bcc.w	80007cc <__udivmoddi4+0x2e8>
 80005a8:	4282      	cmp	r2, r0
 80005aa:	f240 810f 	bls.w	80007cc <__udivmoddi4+0x2e8>
 80005ae:	4608      	mov	r0, r1
 80005b0:	2d00      	cmp	r5, #0
 80005b2:	d0e8      	beq.n	8000586 <__udivmoddi4+0xa2>
 80005b4:	e9c5 4e00 	strd	r4, lr, [r5]
 80005b8:	e7e5      	b.n	8000586 <__udivmoddi4+0xa2>
 80005ba:	2a00      	cmp	r2, #0
 80005bc:	f000 80ac 	beq.w	8000718 <__udivmoddi4+0x234>
 80005c0:	fab2 f682 	clz	r6, r2
 80005c4:	2e00      	cmp	r6, #0
 80005c6:	f040 80bb 	bne.w	8000740 <__udivmoddi4+0x25c>
 80005ca:	1a8b      	subs	r3, r1, r2
 80005cc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80005d0:	b2bc      	uxth	r4, r7
 80005d2:	2101      	movs	r1, #1
 80005d4:	0c02      	lsrs	r2, r0, #16
 80005d6:	b280      	uxth	r0, r0
 80005d8:	fbb3 fcfe 	udiv	ip, r3, lr
 80005dc:	fb0e 331c 	mls	r3, lr, ip, r3
 80005e0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80005e4:	fb04 f20c 	mul.w	r2, r4, ip
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d90e      	bls.n	800060a <__udivmoddi4+0x126>
 80005ec:	18fb      	adds	r3, r7, r3
 80005ee:	f10c 38ff 	add.w	r8, ip, #4294967295
 80005f2:	bf2c      	ite	cs
 80005f4:	f04f 0901 	movcs.w	r9, #1
 80005f8:	f04f 0900 	movcc.w	r9, #0
 80005fc:	429a      	cmp	r2, r3
 80005fe:	d903      	bls.n	8000608 <__udivmoddi4+0x124>
 8000600:	f1b9 0f00 	cmp.w	r9, #0
 8000604:	f000 80ec 	beq.w	80007e0 <__udivmoddi4+0x2fc>
 8000608:	46c4      	mov	ip, r8
 800060a:	1a9b      	subs	r3, r3, r2
 800060c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	fb04 f408 	mul.w	r4, r4, r8
 8000618:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 800061c:	4294      	cmp	r4, r2
 800061e:	d90b      	bls.n	8000638 <__udivmoddi4+0x154>
 8000620:	18ba      	adds	r2, r7, r2
 8000622:	f108 33ff 	add.w	r3, r8, #4294967295
 8000626:	bf2c      	ite	cs
 8000628:	2001      	movcs	r0, #1
 800062a:	2000      	movcc	r0, #0
 800062c:	4294      	cmp	r4, r2
 800062e:	d902      	bls.n	8000636 <__udivmoddi4+0x152>
 8000630:	2800      	cmp	r0, #0
 8000632:	f000 80d1 	beq.w	80007d8 <__udivmoddi4+0x2f4>
 8000636:	4698      	mov	r8, r3
 8000638:	1b12      	subs	r2, r2, r4
 800063a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 800063e:	e79d      	b.n	800057c <__udivmoddi4+0x98>
 8000640:	f1c1 0620 	rsb	r6, r1, #32
 8000644:	408b      	lsls	r3, r1
 8000646:	fa08 f401 	lsl.w	r4, r8, r1
 800064a:	fa00 f901 	lsl.w	r9, r0, r1
 800064e:	fa22 f706 	lsr.w	r7, r2, r6
 8000652:	fa28 f806 	lsr.w	r8, r8, r6
 8000656:	408a      	lsls	r2, r1
 8000658:	431f      	orrs	r7, r3
 800065a:	fa20 f306 	lsr.w	r3, r0, r6
 800065e:	0c38      	lsrs	r0, r7, #16
 8000660:	4323      	orrs	r3, r4
 8000662:	fa1f fc87 	uxth.w	ip, r7
 8000666:	0c1c      	lsrs	r4, r3, #16
 8000668:	fbb8 fef0 	udiv	lr, r8, r0
 800066c:	fb00 881e 	mls	r8, r0, lr, r8
 8000670:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000674:	fb0e f80c 	mul.w	r8, lr, ip
 8000678:	45a0      	cmp	r8, r4
 800067a:	d90e      	bls.n	800069a <__udivmoddi4+0x1b6>
 800067c:	193c      	adds	r4, r7, r4
 800067e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000682:	bf2c      	ite	cs
 8000684:	f04f 0b01 	movcs.w	fp, #1
 8000688:	f04f 0b00 	movcc.w	fp, #0
 800068c:	45a0      	cmp	r8, r4
 800068e:	d903      	bls.n	8000698 <__udivmoddi4+0x1b4>
 8000690:	f1bb 0f00 	cmp.w	fp, #0
 8000694:	f000 80b8 	beq.w	8000808 <__udivmoddi4+0x324>
 8000698:	46d6      	mov	lr, sl
 800069a:	eba4 0408 	sub.w	r4, r4, r8
 800069e:	fa1f f883 	uxth.w	r8, r3
 80006a2:	fbb4 f3f0 	udiv	r3, r4, r0
 80006a6:	fb00 4413 	mls	r4, r0, r3, r4
 80006aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80006ae:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80006b2:	45a4      	cmp	ip, r4
 80006b4:	d90e      	bls.n	80006d4 <__udivmoddi4+0x1f0>
 80006b6:	193c      	adds	r4, r7, r4
 80006b8:	f103 30ff 	add.w	r0, r3, #4294967295
 80006bc:	bf2c      	ite	cs
 80006be:	f04f 0801 	movcs.w	r8, #1
 80006c2:	f04f 0800 	movcc.w	r8, #0
 80006c6:	45a4      	cmp	ip, r4
 80006c8:	d903      	bls.n	80006d2 <__udivmoddi4+0x1ee>
 80006ca:	f1b8 0f00 	cmp.w	r8, #0
 80006ce:	f000 809f 	beq.w	8000810 <__udivmoddi4+0x32c>
 80006d2:	4603      	mov	r3, r0
 80006d4:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80006d8:	eba4 040c 	sub.w	r4, r4, ip
 80006dc:	fba0 ec02 	umull	lr, ip, r0, r2
 80006e0:	4564      	cmp	r4, ip
 80006e2:	4673      	mov	r3, lr
 80006e4:	46e0      	mov	r8, ip
 80006e6:	d302      	bcc.n	80006ee <__udivmoddi4+0x20a>
 80006e8:	d107      	bne.n	80006fa <__udivmoddi4+0x216>
 80006ea:	45f1      	cmp	r9, lr
 80006ec:	d205      	bcs.n	80006fa <__udivmoddi4+0x216>
 80006ee:	ebbe 0302 	subs.w	r3, lr, r2
 80006f2:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006f6:	3801      	subs	r0, #1
 80006f8:	46e0      	mov	r8, ip
 80006fa:	b15d      	cbz	r5, 8000714 <__udivmoddi4+0x230>
 80006fc:	ebb9 0203 	subs.w	r2, r9, r3
 8000700:	eb64 0408 	sbc.w	r4, r4, r8
 8000704:	fa04 f606 	lsl.w	r6, r4, r6
 8000708:	fa22 f301 	lsr.w	r3, r2, r1
 800070c:	40cc      	lsrs	r4, r1
 800070e:	431e      	orrs	r6, r3
 8000710:	e9c5 6400 	strd	r6, r4, [r5]
 8000714:	2100      	movs	r1, #0
 8000716:	e736      	b.n	8000586 <__udivmoddi4+0xa2>
 8000718:	fbb1 fcf2 	udiv	ip, r1, r2
 800071c:	0c01      	lsrs	r1, r0, #16
 800071e:	4614      	mov	r4, r2
 8000720:	b280      	uxth	r0, r0
 8000722:	4696      	mov	lr, r2
 8000724:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000728:	2620      	movs	r6, #32
 800072a:	4690      	mov	r8, r2
 800072c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000730:	4610      	mov	r0, r2
 8000732:	fbb1 f1f2 	udiv	r1, r1, r2
 8000736:	eba3 0308 	sub.w	r3, r3, r8
 800073a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800073e:	e74b      	b.n	80005d8 <__udivmoddi4+0xf4>
 8000740:	40b7      	lsls	r7, r6
 8000742:	f1c6 0320 	rsb	r3, r6, #32
 8000746:	fa01 f206 	lsl.w	r2, r1, r6
 800074a:	fa21 f803 	lsr.w	r8, r1, r3
 800074e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000752:	fa20 f303 	lsr.w	r3, r0, r3
 8000756:	b2bc      	uxth	r4, r7
 8000758:	40b0      	lsls	r0, r6
 800075a:	4313      	orrs	r3, r2
 800075c:	0c02      	lsrs	r2, r0, #16
 800075e:	0c19      	lsrs	r1, r3, #16
 8000760:	b280      	uxth	r0, r0
 8000762:	fbb8 f9fe 	udiv	r9, r8, lr
 8000766:	fb0e 8819 	mls	r8, lr, r9, r8
 800076a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800076e:	fb09 f804 	mul.w	r8, r9, r4
 8000772:	4588      	cmp	r8, r1
 8000774:	d951      	bls.n	800081a <__udivmoddi4+0x336>
 8000776:	1879      	adds	r1, r7, r1
 8000778:	f109 3cff 	add.w	ip, r9, #4294967295
 800077c:	bf2c      	ite	cs
 800077e:	f04f 0a01 	movcs.w	sl, #1
 8000782:	f04f 0a00 	movcc.w	sl, #0
 8000786:	4588      	cmp	r8, r1
 8000788:	d902      	bls.n	8000790 <__udivmoddi4+0x2ac>
 800078a:	f1ba 0f00 	cmp.w	sl, #0
 800078e:	d031      	beq.n	80007f4 <__udivmoddi4+0x310>
 8000790:	eba1 0108 	sub.w	r1, r1, r8
 8000794:	fbb1 f9fe 	udiv	r9, r1, lr
 8000798:	fb09 f804 	mul.w	r8, r9, r4
 800079c:	fb0e 1119 	mls	r1, lr, r9, r1
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007a6:	4543      	cmp	r3, r8
 80007a8:	d235      	bcs.n	8000816 <__udivmoddi4+0x332>
 80007aa:	18fb      	adds	r3, r7, r3
 80007ac:	f109 31ff 	add.w	r1, r9, #4294967295
 80007b0:	bf2c      	ite	cs
 80007b2:	f04f 0a01 	movcs.w	sl, #1
 80007b6:	f04f 0a00 	movcc.w	sl, #0
 80007ba:	4543      	cmp	r3, r8
 80007bc:	d2bb      	bcs.n	8000736 <__udivmoddi4+0x252>
 80007be:	f1ba 0f00 	cmp.w	sl, #0
 80007c2:	d1b8      	bne.n	8000736 <__udivmoddi4+0x252>
 80007c4:	f1a9 0102 	sub.w	r1, r9, #2
 80007c8:	443b      	add	r3, r7
 80007ca:	e7b4      	b.n	8000736 <__udivmoddi4+0x252>
 80007cc:	1a84      	subs	r4, r0, r2
 80007ce:	eb68 0203 	sbc.w	r2, r8, r3
 80007d2:	2001      	movs	r0, #1
 80007d4:	4696      	mov	lr, r2
 80007d6:	e6eb      	b.n	80005b0 <__udivmoddi4+0xcc>
 80007d8:	443a      	add	r2, r7
 80007da:	f1a8 0802 	sub.w	r8, r8, #2
 80007de:	e72b      	b.n	8000638 <__udivmoddi4+0x154>
 80007e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80007e4:	443b      	add	r3, r7
 80007e6:	e710      	b.n	800060a <__udivmoddi4+0x126>
 80007e8:	3902      	subs	r1, #2
 80007ea:	443b      	add	r3, r7
 80007ec:	e6a9      	b.n	8000542 <__udivmoddi4+0x5e>
 80007ee:	443a      	add	r2, r7
 80007f0:	3802      	subs	r0, #2
 80007f2:	e6be      	b.n	8000572 <__udivmoddi4+0x8e>
 80007f4:	eba7 0808 	sub.w	r8, r7, r8
 80007f8:	f1a9 0c02 	sub.w	ip, r9, #2
 80007fc:	4441      	add	r1, r8
 80007fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000802:	fb09 f804 	mul.w	r8, r9, r4
 8000806:	e7c9      	b.n	800079c <__udivmoddi4+0x2b8>
 8000808:	f1ae 0e02 	sub.w	lr, lr, #2
 800080c:	443c      	add	r4, r7
 800080e:	e744      	b.n	800069a <__udivmoddi4+0x1b6>
 8000810:	3b02      	subs	r3, #2
 8000812:	443c      	add	r4, r7
 8000814:	e75e      	b.n	80006d4 <__udivmoddi4+0x1f0>
 8000816:	4649      	mov	r1, r9
 8000818:	e78d      	b.n	8000736 <__udivmoddi4+0x252>
 800081a:	eba1 0108 	sub.w	r1, r1, r8
 800081e:	46cc      	mov	ip, r9
 8000820:	fbb1 f9fe 	udiv	r9, r1, lr
 8000824:	fb09 f804 	mul.w	r8, r9, r4
 8000828:	e7b8      	b.n	800079c <__udivmoddi4+0x2b8>
 800082a:	bf00      	nop

0800082c <__aeabi_idiv0>:
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop

08000830 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b086      	sub	sp, #24
 8000834:	af02      	add	r7, sp, #8
 8000836:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800083c:	2334      	movs	r3, #52	@ 0x34
 800083e:	9300      	str	r3, [sp, #0]
 8000840:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000844:	4a0b      	ldr	r2, [pc, #44]	@ (8000874 <tx_application_define+0x44>)
 8000846:	490c      	ldr	r1, [pc, #48]	@ (8000878 <tx_application_define+0x48>)
 8000848:	480c      	ldr	r0, [pc, #48]	@ (800087c <tx_application_define+0x4c>)
 800084a:	f006 fc2d 	bl	80070a8 <_txe_byte_pool_create>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d10a      	bne.n	800086a <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000854:	4b09      	ldr	r3, [pc, #36]	@ (800087c <tx_application_define+0x4c>)
 8000856:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000858:	68b8      	ldr	r0, [r7, #8]
 800085a:	f000 f811 	bl	8000880 <App_ThreadX_Init>
 800085e:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000866:	bf00      	nop
 8000868:	e7fd      	b.n	8000866 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 800086a:	bf00      	nop
 800086c:	3710      	adds	r7, #16
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	2000002c 	.word	0x2000002c
 8000878:	0800743c 	.word	0x0800743c
 800087c:	2000042c 	.word	0x2000042c

08000880 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08c      	sub	sp, #48	@ 0x30
 8000884:	af08      	add	r7, sp, #32
 8000886:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000888:	2300      	movs	r3, #0
 800088a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */
  /* USER CODE BEGIN App_ThreadX_Init */
  // Create LED thread
  tx_thread_create(&led_thread, "LED Thread",
 800088c:	23b0      	movs	r3, #176	@ 0xb0
 800088e:	9306      	str	r3, [sp, #24]
 8000890:	2301      	movs	r3, #1
 8000892:	9305      	str	r3, [sp, #20]
 8000894:	2300      	movs	r3, #0
 8000896:	9304      	str	r3, [sp, #16]
 8000898:	2301      	movs	r3, #1
 800089a:	9303      	str	r3, [sp, #12]
 800089c:	2301      	movs	r3, #1
 800089e:	9302      	str	r3, [sp, #8]
 80008a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008a4:	9301      	str	r3, [sp, #4]
 80008a6:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <App_ThreadX_Init+0x40>)
 80008a8:	9300      	str	r3, [sp, #0]
 80008aa:	2300      	movs	r3, #0
 80008ac:	4a05      	ldr	r2, [pc, #20]	@ (80008c4 <App_ThreadX_Init+0x44>)
 80008ae:	4906      	ldr	r1, [pc, #24]	@ (80008c8 <App_ThreadX_Init+0x48>)
 80008b0:	4806      	ldr	r0, [pc, #24]	@ (80008cc <App_ThreadX_Init+0x4c>)
 80008b2:	f006 fc99 	bl	80071e8 <_txe_thread_create>
                   led_thread_entry, 0,
                   led_stack, sizeof(led_stack),
                   1, 1, TX_NO_TIME_SLICE, TX_AUTO_START);
  /* USER CODE END App_ThreadX_Init */

  return ret;
 80008b6:	68fb      	ldr	r3, [r7, #12]
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3710      	adds	r7, #16
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20000510 	.word	0x20000510
 80008c4:	080008dd 	.word	0x080008dd
 80008c8:	08007450 	.word	0x08007450
 80008cc:	20000460 	.word	0x20000460

080008d0 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Before_Kernel_Start */

  /* USER CODE END Before_Kernel_Start */

  tx_kernel_enter();
 80008d4:	f005 fcaa 	bl	800622c <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN Kernel_Start_Error */
  /* USER CODE END Kernel_Start_Error */
}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}

080008dc <led_thread_entry>:

/* USER CODE BEGIN 1 */
void led_thread_entry(ULONG thread_input)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
    // Enable GPIOB clock
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e4:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <led_thread_entry+0x64>)
 80008e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008ea:	4a15      	ldr	r2, [pc, #84]	@ (8000940 <led_thread_entry+0x64>)
 80008ec:	f043 0302 	orr.w	r3, r3, #2
 80008f0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008f4:	4b12      	ldr	r3, [pc, #72]	@ (8000940 <led_thread_entry+0x64>)
 80008f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]

    // Configure PB0 as output (green LED)
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000902:	f107 030c 	add.w	r3, r7, #12
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000912:	2301      	movs	r3, #1
 8000914:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000916:	2301      	movs	r3, #1
 8000918:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	2300      	movs	r3, #0
 8000920:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000922:	f107 030c 	add.w	r3, r7, #12
 8000926:	4619      	mov	r1, r3
 8000928:	4806      	ldr	r0, [pc, #24]	@ (8000944 <led_thread_entry+0x68>)
 800092a:	f000 fc1f 	bl	800116c <HAL_GPIO_Init>

    while (1)
    {
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); // Toggle LED
 800092e:	2101      	movs	r1, #1
 8000930:	4804      	ldr	r0, [pc, #16]	@ (8000944 <led_thread_entry+0x68>)
 8000932:	f000 fdfb 	bl	800152c <HAL_GPIO_TogglePin>
        tx_thread_sleep(50); // Sleep 50 ticks (~50ms if tick = 1ms)
 8000936:	2032      	movs	r0, #50	@ 0x32
 8000938:	f005 fe20 	bl	800657c <_tx_thread_sleep>
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); // Toggle LED
 800093c:	bf00      	nop
 800093e:	e7f6      	b.n	800092e <led_thread_entry+0x52>
 8000940:	46020c00 	.word	0x46020c00
 8000944:	42020400 	.word	0x42020400

08000948 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800094c:	f000 f9f4 	bl	8000d38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000950:	f000 f853 	bl	80009fa <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000954:	f000 f808 	bl	8000968 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000958:	f000 f8aa 	bl	8000ab0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800095c:	f000 f85c 	bl	8000a18 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000960:	f7ff ffb6 	bl	80008d0 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <main+0x1c>

08000968 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b09e      	sub	sp, #120	@ 0x78
 800096c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800096e:	f107 0318 	add.w	r3, r7, #24
 8000972:	2260      	movs	r2, #96	@ 0x60
 8000974:	2100      	movs	r1, #0
 8000976:	4618      	mov	r0, r3
 8000978:	f006 fd28 	bl	80073cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800097c:	463b      	mov	r3, r7
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	605a      	str	r2, [r3, #4]
 8000984:	609a      	str	r2, [r3, #8]
 8000986:	60da      	str	r2, [r3, #12]
 8000988:	611a      	str	r2, [r3, #16]
 800098a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 800098c:	2000      	movs	r0, #0
 800098e:	f000 fde7 	bl	8001560 <HAL_PWREx_ControlVoltageScaling>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000998:	f000 f8c8 	bl	8000b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800099c:	2310      	movs	r3, #16
 800099e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009a0:	2301      	movs	r3, #1
 80009a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80009a4:	2310      	movs	r3, #16
 80009a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80009a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009ae:	2300      	movs	r3, #0
 80009b0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b2:	f107 0318 	add.w	r3, r7, #24
 80009b6:	4618      	mov	r0, r3
 80009b8:	f000 febe 	bl	8001738 <HAL_RCC_OscConfig>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80009c2:	f000 f8b3 	bl	8000b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c6:	231f      	movs	r3, #31
 80009c8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009ca:	2300      	movs	r3, #0
 80009cc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ce:	2300      	movs	r3, #0
 80009d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009d2:	2300      	movs	r3, #0
 80009d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009d6:	2300      	movs	r3, #0
 80009d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80009da:	2300      	movs	r3, #0
 80009dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009de:	463b      	mov	r3, r7
 80009e0:	2100      	movs	r1, #0
 80009e2:	4618      	mov	r0, r3
 80009e4:	f001 fd84 	bl	80024f0 <HAL_RCC_ClockConfig>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80009ee:	f000 f89d 	bl	8000b2c <Error_Handler>
  }
}
 80009f2:	bf00      	nop
 80009f4:	3778      	adds	r7, #120	@ 0x78
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}

080009fa <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 80009fe:	f000 fe8b 	bl	8001718 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000a02:	2002      	movs	r0, #2
 8000a04:	f000 fe38 	bl	8001678 <HAL_PWREx_ConfigSupply>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8000a0e:	f000 f88d 	bl	8000b2c <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a1c:	4b22      	ldr	r3, [pc, #136]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a1e:	4a23      	ldr	r2, [pc, #140]	@ (8000aac <MX_USART1_UART_Init+0x94>)
 8000a20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a22:	4b21      	ldr	r3, [pc, #132]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a30:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a36:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a3e:	220c      	movs	r2, #12
 8000a40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a42:	4b19      	ldr	r3, [pc, #100]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a48:	4b17      	ldr	r3, [pc, #92]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a4e:	4b16      	ldr	r3, [pc, #88]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a54:	4b14      	ldr	r3, [pc, #80]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a5a:	4b13      	ldr	r3, [pc, #76]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a60:	4811      	ldr	r0, [pc, #68]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a62:	f004 fdf5 	bl	8005650 <HAL_UART_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a6c:	f000 f85e 	bl	8000b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a70:	2100      	movs	r1, #0
 8000a72:	480d      	ldr	r0, [pc, #52]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a74:	f005 fa36 	bl	8005ee4 <HAL_UARTEx_SetTxFifoThreshold>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a7e:	f000 f855 	bl	8000b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a82:	2100      	movs	r1, #0
 8000a84:	4808      	ldr	r0, [pc, #32]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a86:	f005 fa6b 	bl	8005f60 <HAL_UARTEx_SetRxFifoThreshold>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a90:	f000 f84c 	bl	8000b2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a94:	4804      	ldr	r0, [pc, #16]	@ (8000aa8 <MX_USART1_UART_Init+0x90>)
 8000a96:	f005 f9ec 	bl	8005e72 <HAL_UARTEx_DisableFifoMode>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000aa0:	f000 f844 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20000710 	.word	0x20000710
 8000aac:	40013800 	.word	0x40013800

08000ab0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b088      	sub	sp, #32
 8000ab4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab6:	f107 030c 	add.w	r3, r7, #12
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
 8000ac4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ac6:	4b17      	ldr	r3, [pc, #92]	@ (8000b24 <MX_GPIO_Init+0x74>)
 8000ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000acc:	4a15      	ldr	r2, [pc, #84]	@ (8000b24 <MX_GPIO_Init+0x74>)
 8000ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ad2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ad6:	4b13      	ldr	r3, [pc, #76]	@ (8000b24 <MX_GPIO_Init+0x74>)
 8000ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ae0:	60bb      	str	r3, [r7, #8]
 8000ae2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <MX_GPIO_Init+0x74>)
 8000ae6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000aea:	4a0e      	ldr	r2, [pc, #56]	@ (8000b24 <MX_GPIO_Init+0x74>)
 8000aec:	f043 0302 	orr.w	r3, r3, #2
 8000af0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000af4:	4b0b      	ldr	r3, [pc, #44]	@ (8000b24 <MX_GPIO_Init+0x74>)
 8000af6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000afa:	f003 0302 	and.w	r3, r3, #2
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b02:	2301      	movs	r3, #1
 8000b04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0e:	f107 030c 	add.w	r3, r7, #12
 8000b12:	4619      	mov	r1, r3
 8000b14:	4804      	ldr	r0, [pc, #16]	@ (8000b28 <MX_GPIO_Init+0x78>)
 8000b16:	f000 fb29 	bl	800116c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3720      	adds	r7, #32
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	46020c00 	.word	0x46020c00
 8000b28:	42020400 	.word	0x42020400

08000b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b30:	b672      	cpsid	i
}
 8000b32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <Error_Handler+0x8>

08000b38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <HAL_MspInit+0x30>)
 8000b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b44:	4a08      	ldr	r2, [pc, #32]	@ (8000b68 <HAL_MspInit+0x30>)
 8000b46:	f043 0304 	orr.w	r3, r3, #4
 8000b4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000b4e:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <HAL_MspInit+0x30>)
 8000b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b54:	f003 0304 	and.w	r3, r3, #4
 8000b58:	607b      	str	r3, [r7, #4]
 8000b5a:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000b5c:	f000 fddc 	bl	8001718 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b60:	bf00      	nop
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	46020c00 	.word	0x46020c00

08000b6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b0bc      	sub	sp, #240	@ 0xf0
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b74:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	22c8      	movs	r2, #200	@ 0xc8
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f006 fc1d 	bl	80073cc <memset>
  if(huart->Instance==USART1)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a26      	ldr	r2, [pc, #152]	@ (8000c30 <HAL_UART_MspInit+0xc4>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d145      	bne.n	8000c28 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b9c:	f04f 0201 	mov.w	r2, #1
 8000ba0:	f04f 0300 	mov.w	r3, #0
 8000ba4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f002 f86d 	bl	8002c90 <HAL_RCCEx_PeriphCLKConfig>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000bbc:	f7ff ffb6 	bl	8000b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c34 <HAL_UART_MspInit+0xc8>)
 8000bc2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000bc6:	4a1b      	ldr	r2, [pc, #108]	@ (8000c34 <HAL_UART_MspInit+0xc8>)
 8000bc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bcc:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000bd0:	4b18      	ldr	r3, [pc, #96]	@ (8000c34 <HAL_UART_MspInit+0xc8>)
 8000bd2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000bd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bde:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <HAL_UART_MspInit+0xc8>)
 8000be0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000be4:	4a13      	ldr	r2, [pc, #76]	@ (8000c34 <HAL_UART_MspInit+0xc8>)
 8000be6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bee:	4b11      	ldr	r3, [pc, #68]	@ (8000c34 <HAL_UART_MspInit+0xc8>)
 8000bf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PG9     ------> USART1_TX
    PG10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bfc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2300      	movs	r3, #0
 8000c12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c16:	2307      	movs	r3, #7
 8000c18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c1c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c20:	4619      	mov	r1, r3
 8000c22:	4805      	ldr	r0, [pc, #20]	@ (8000c38 <HAL_UART_MspInit+0xcc>)
 8000c24:	f000 faa2 	bl	800116c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c28:	bf00      	nop
 8000c2a:	37f0      	adds	r7, #240	@ 0xf0
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40013800 	.word	0x40013800
 8000c34:	46020c00 	.word	0x46020c00
 8000c38:	42021800 	.word	0x42021800

08000c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c40:	bf00      	nop
 8000c42:	e7fd      	b.n	8000c40 <NMI_Handler+0x4>

08000c44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <HardFault_Handler+0x4>

08000c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <MemManage_Handler+0x4>

08000c54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <BusFault_Handler+0x4>

08000c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c60:	bf00      	nop
 8000c62:	e7fd      	b.n	8000c60 <UsageFault_Handler+0x4>

08000c64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
	...

08000c74 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c78:	4b18      	ldr	r3, [pc, #96]	@ (8000cdc <SystemInit+0x68>)
 8000c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c7e:	4a17      	ldr	r2, [pc, #92]	@ (8000cdc <SystemInit+0x68>)
 8000c80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8000c88:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <SystemInit+0x6c>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000c8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ce0 <SystemInit+0x6c>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000c94:	4b12      	ldr	r3, [pc, #72]	@ (8000ce0 <SystemInit+0x6c>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8000c9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <SystemInit+0x6c>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8000ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce0 <SystemInit+0x6c>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ce0 <SystemInit+0x6c>)
 8000ca6:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8000caa:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8000cae:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8000cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce0 <SystemInit+0x6c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <SystemInit+0x6c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a09      	ldr	r2, [pc, #36]	@ (8000ce0 <SystemInit+0x6c>)
 8000cbc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cc0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000cc2:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <SystemInit+0x6c>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000cc8:	4b04      	ldr	r3, [pc, #16]	@ (8000cdc <SystemInit+0x68>)
 8000cca:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000cce:	609a      	str	r2, [r3, #8]
  #endif
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	e000ed00 	.word	0xe000ed00
 8000ce0:	46020c00 	.word	0x46020c00

08000ce4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000ce4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d1c <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ce8:	f7ff ffc4 	bl	8000c74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000cec:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000cee:	e003      	b.n	8000cf8 <LoopCopyDataInit>

08000cf0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000cf2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000cf4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000cf6:	3104      	adds	r1, #4

08000cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000cf8:	480a      	ldr	r0, [pc, #40]	@ (8000d24 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000d28 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000cfc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000cfe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000d00:	d3f6      	bcc.n	8000cf0 <CopyDataInit>
	ldr	r2, =_sbss
 8000d02:	4a0a      	ldr	r2, [pc, #40]	@ (8000d2c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000d04:	e002      	b.n	8000d0c <LoopFillZerobss>

08000d06 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000d06:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000d08:	f842 3b04 	str.w	r3, [r2], #4

08000d0c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000d0c:	4b08      	ldr	r3, [pc, #32]	@ (8000d30 <LoopForever+0x16>)
	cmp	r2, r3
 8000d0e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000d10:	d3f9      	bcc.n	8000d06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d12:	f006 fb63 	bl	80073dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d16:	f7ff fe17 	bl	8000948 <main>

08000d1a <LoopForever>:

LoopForever:
    b LoopForever
 8000d1a:	e7fe      	b.n	8000d1a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000d1c:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8000d20:	08007580 	.word	0x08007580
	ldr	r0, =_sdata
 8000d24:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000d28:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8000d2c:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8000d30:	20000de8 	.word	0x20000de8

08000d34 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d34:	e7fe      	b.n	8000d34 <ADC1_IRQHandler>
	...

08000d38 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d3c:	4b12      	ldr	r3, [pc, #72]	@ (8000d88 <HAL_Init+0x50>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a11      	ldr	r2, [pc, #68]	@ (8000d88 <HAL_Init+0x50>)
 8000d42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d48:	2003      	movs	r0, #3
 8000d4a:	f000 f936 	bl	8000fba <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000d4e:	f001 fdc1 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8000d52:	4602      	mov	r2, r0
 8000d54:	4b0d      	ldr	r3, [pc, #52]	@ (8000d8c <HAL_Init+0x54>)
 8000d56:	6a1b      	ldr	r3, [r3, #32]
 8000d58:	f003 030f 	and.w	r3, r3, #15
 8000d5c:	490c      	ldr	r1, [pc, #48]	@ (8000d90 <HAL_Init+0x58>)
 8000d5e:	5ccb      	ldrb	r3, [r1, r3]
 8000d60:	fa22 f303 	lsr.w	r3, r2, r3
 8000d64:	4a0b      	ldr	r2, [pc, #44]	@ (8000d94 <HAL_Init+0x5c>)
 8000d66:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d68:	2004      	movs	r0, #4
 8000d6a:	f000 f96d 	bl	8001048 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d6e:	200e      	movs	r0, #14
 8000d70:	f000 f812 	bl	8000d98 <HAL_InitTick>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e002      	b.n	8000d84 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000d7e:	f7ff fedb 	bl	8000b38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d82:	2300      	movs	r3, #0
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40022000 	.word	0x40022000
 8000d8c:	46020c00 	.word	0x46020c00
 8000d90:	08007470 	.word	0x08007470
 8000d94:	20000000 	.word	0x20000000

08000d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000da4:	4b33      	ldr	r3, [pc, #204]	@ (8000e74 <HAL_InitTick+0xdc>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d101      	bne.n	8000db0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000dac:	2301      	movs	r3, #1
 8000dae:	e05c      	b.n	8000e6a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000db0:	4b31      	ldr	r3, [pc, #196]	@ (8000e78 <HAL_InitTick+0xe0>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 0304 	and.w	r3, r3, #4
 8000db8:	2b04      	cmp	r3, #4
 8000dba:	d10c      	bne.n	8000dd6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000dbc:	4b2f      	ldr	r3, [pc, #188]	@ (8000e7c <HAL_InitTick+0xe4>)
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	4b2c      	ldr	r3, [pc, #176]	@ (8000e74 <HAL_InitTick+0xdc>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	e037      	b.n	8000e46 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000dd6:	f000 f98f 	bl	80010f8 <HAL_SYSTICK_GetCLKSourceConfig>
 8000dda:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d023      	beq.n	8000e2a <HAL_InitTick+0x92>
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	2b02      	cmp	r3, #2
 8000de6:	d82d      	bhi.n	8000e44 <HAL_InitTick+0xac>
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d003      	beq.n	8000df6 <HAL_InitTick+0x5e>
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d00d      	beq.n	8000e10 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000df4:	e026      	b.n	8000e44 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000df6:	4b21      	ldr	r3, [pc, #132]	@ (8000e7c <HAL_InitTick+0xe4>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8000e74 <HAL_InitTick+0xdc>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	4619      	mov	r1, r3
 8000e00:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000e04:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e0c:	60fb      	str	r3, [r7, #12]
        break;
 8000e0e:	e01a      	b.n	8000e46 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000e10:	4b18      	ldr	r3, [pc, #96]	@ (8000e74 <HAL_InitTick+0xdc>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	461a      	mov	r2, r3
 8000e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e1e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e26:	60fb      	str	r3, [r7, #12]
        break;
 8000e28:	e00d      	b.n	8000e46 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000e2a:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <HAL_InitTick+0xdc>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e34:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e38:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e40:	60fb      	str	r3, [r7, #12]
        break;
 8000e42:	e000      	b.n	8000e46 <HAL_InitTick+0xae>
        break;
 8000e44:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000e46:	68f8      	ldr	r0, [r7, #12]
 8000e48:	f000 f8dc 	bl	8001004 <HAL_SYSTICK_Config>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e009      	b.n	8000e6a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e56:	2200      	movs	r2, #0
 8000e58:	6879      	ldr	r1, [r7, #4]
 8000e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8000e5e:	f000 f8b7 	bl	8000fd0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000e62:	4a07      	ldr	r2, [pc, #28]	@ (8000e80 <HAL_InitTick+0xe8>)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000e68:	2300      	movs	r3, #0
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000008 	.word	0x20000008
 8000e78:	e000e010 	.word	0xe000e010
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	20000004 	.word	0x20000004

08000e84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  return uwTick;
 8000e88:	4b03      	ldr	r3, [pc, #12]	@ (8000e98 <HAL_GetTick+0x14>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	200007a4 	.word	0x200007a4

08000e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ece:	4a04      	ldr	r2, [pc, #16]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	60d3      	str	r3, [r2, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee8:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <__NVIC_GetPriorityGrouping+0x18>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	f003 0307 	and.w	r3, r3, #7
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	6039      	str	r1, [r7, #0]
 8000f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	db0a      	blt.n	8000f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	b2da      	uxtb	r2, r3
 8000f18:	490c      	ldr	r1, [pc, #48]	@ (8000f4c <__NVIC_SetPriority+0x4c>)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	0112      	lsls	r2, r2, #4
 8000f20:	b2d2      	uxtb	r2, r2
 8000f22:	440b      	add	r3, r1
 8000f24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f28:	e00a      	b.n	8000f40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	4908      	ldr	r1, [pc, #32]	@ (8000f50 <__NVIC_SetPriority+0x50>)
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	f003 030f 	and.w	r3, r3, #15
 8000f36:	3b04      	subs	r3, #4
 8000f38:	0112      	lsls	r2, r2, #4
 8000f3a:	b2d2      	uxtb	r2, r2
 8000f3c:	440b      	add	r3, r1
 8000f3e:	761a      	strb	r2, [r3, #24]
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	e000e100 	.word	0xe000e100
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b089      	sub	sp, #36	@ 0x24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	f1c3 0307 	rsb	r3, r3, #7
 8000f6e:	2b04      	cmp	r3, #4
 8000f70:	bf28      	it	cs
 8000f72:	2304      	movcs	r3, #4
 8000f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	3304      	adds	r3, #4
 8000f7a:	2b06      	cmp	r3, #6
 8000f7c:	d902      	bls.n	8000f84 <NVIC_EncodePriority+0x30>
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	3b03      	subs	r3, #3
 8000f82:	e000      	b.n	8000f86 <NVIC_EncodePriority+0x32>
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f88:	f04f 32ff 	mov.w	r2, #4294967295
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	43da      	mvns	r2, r3
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	401a      	ands	r2, r3
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa6:	43d9      	mvns	r1, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fac:	4313      	orrs	r3, r2
         );
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3724      	adds	r7, #36	@ 0x24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f7ff ff6a 	bl	8000e9c <__NVIC_SetPriorityGrouping>
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
 8000fdc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fde:	f7ff ff81 	bl	8000ee4 <__NVIC_GetPriorityGrouping>
 8000fe2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fe4:	687a      	ldr	r2, [r7, #4]
 8000fe6:	68b9      	ldr	r1, [r7, #8]
 8000fe8:	6978      	ldr	r0, [r7, #20]
 8000fea:	f7ff ffb3 	bl	8000f54 <NVIC_EncodePriority>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff4:	4611      	mov	r1, r2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff ff82 	bl	8000f00 <__NVIC_SetPriority>
}
 8000ffc:	bf00      	nop
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3b01      	subs	r3, #1
 8001010:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001014:	d301      	bcc.n	800101a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001016:	2301      	movs	r3, #1
 8001018:	e00d      	b.n	8001036 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800101a:	4a0a      	ldr	r2, [pc, #40]	@ (8001044 <HAL_SYSTICK_Config+0x40>)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3b01      	subs	r3, #1
 8001020:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001022:	4b08      	ldr	r3, [pc, #32]	@ (8001044 <HAL_SYSTICK_Config+0x40>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <HAL_SYSTICK_Config+0x40>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a05      	ldr	r2, [pc, #20]	@ (8001044 <HAL_SYSTICK_Config+0x40>)
 800102e:	f043 0303 	orr.w	r3, r3, #3
 8001032:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	e000e010 	.word	0xe000e010

08001048 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b04      	cmp	r3, #4
 8001054:	d844      	bhi.n	80010e0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001056:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105c:	0800107f 	.word	0x0800107f
 8001060:	0800109d 	.word	0x0800109d
 8001064:	080010bf 	.word	0x080010bf
 8001068:	080010e1 	.word	0x080010e1
 800106c:	08001071 	.word	0x08001071
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001070:	4b1f      	ldr	r3, [pc, #124]	@ (80010f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a1e      	ldr	r2, [pc, #120]	@ (80010f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001076:	f043 0304 	orr.w	r3, r3, #4
 800107a:	6013      	str	r3, [r2, #0]
      break;
 800107c:	e031      	b.n	80010e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800107e:	4b1c      	ldr	r3, [pc, #112]	@ (80010f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a1b      	ldr	r2, [pc, #108]	@ (80010f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001084:	f023 0304 	bic.w	r3, r3, #4
 8001088:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800108a:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800108c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001090:	4a18      	ldr	r2, [pc, #96]	@ (80010f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001092:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001096:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800109a:	e022      	b.n	80010e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800109c:	4b14      	ldr	r3, [pc, #80]	@ (80010f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a13      	ldr	r2, [pc, #76]	@ (80010f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010a2:	f023 0304 	bic.w	r3, r3, #4
 80010a6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80010a8:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ae:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80010b2:	4a10      	ldr	r2, [pc, #64]	@ (80010f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80010bc:	e011      	b.n	80010e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80010be:	4b0c      	ldr	r3, [pc, #48]	@ (80010f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a0b      	ldr	r2, [pc, #44]	@ (80010f0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010c4:	f023 0304 	bic.w	r3, r3, #4
 80010c8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80010ca:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80010d4:	4a07      	ldr	r2, [pc, #28]	@ (80010f4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80010da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80010de:	e000      	b.n	80010e2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80010e0:	bf00      	nop
  }
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	e000e010 	.word	0xe000e010
 80010f4:	46020c00 	.word	0x46020c00

080010f8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80010fe:	4b19      	ldr	r3, [pc, #100]	@ (8001164 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0304 	and.w	r3, r3, #4
 8001106:	2b00      	cmp	r3, #0
 8001108:	d002      	beq.n	8001110 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800110a:	2304      	movs	r3, #4
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	e021      	b.n	8001154 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8001110:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8001112:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001116:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800111a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001122:	d011      	beq.n	8001148 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800112a:	d810      	bhi.n	800114e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d004      	beq.n	800113c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001138:	d003      	beq.n	8001142 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800113a:	e008      	b.n	800114e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800113c:	2300      	movs	r3, #0
 800113e:	607b      	str	r3, [r7, #4]
        break;
 8001140:	e008      	b.n	8001154 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001142:	2301      	movs	r3, #1
 8001144:	607b      	str	r3, [r7, #4]
        break;
 8001146:	e005      	b.n	8001154 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001148:	2302      	movs	r3, #2
 800114a:	607b      	str	r3, [r7, #4]
        break;
 800114c:	e002      	b.n	8001154 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800114e:	2300      	movs	r3, #0
 8001150:	607b      	str	r3, [r7, #4]
        break;
 8001152:	bf00      	nop
    }
  }
  return systick_source;
 8001154:	687b      	ldr	r3, [r7, #4]
}
 8001156:	4618      	mov	r0, r3
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	e000e010 	.word	0xe000e010
 8001168:	46020c00 	.word	0x46020c00

0800116c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800116c:	b480      	push	{r7}
 800116e:	b089      	sub	sp, #36	@ 0x24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800117e:	e1c2      	b.n	8001506 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	2101      	movs	r1, #1
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	fa01 f303 	lsl.w	r3, r1, r3
 800118c:	4013      	ands	r3, r2
 800118e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2b00      	cmp	r3, #0
 8001198:	f000 81b2 	beq.w	8001500 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4a55      	ldr	r2, [pc, #340]	@ (80012f4 <HAL_GPIO_Init+0x188>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d15d      	bne.n	8001260 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80011aa:	2201      	movs	r2, #1
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43db      	mvns	r3, r3
 80011b4:	69fa      	ldr	r2, [r7, #28]
 80011b6:	4013      	ands	r3, r2
 80011b8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f003 0201 	and.w	r2, r3, #1
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	69fa      	ldr	r2, [r7, #28]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69fa      	ldr	r2, [r7, #28]
 80011d2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80011d4:	4a48      	ldr	r2, [pc, #288]	@ (80012f8 <HAL_GPIO_Init+0x18c>)
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80011dc:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80011de:	4a46      	ldr	r2, [pc, #280]	@ (80012f8 <HAL_GPIO_Init+0x18c>)
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	4413      	add	r3, r2
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	08da      	lsrs	r2, r3, #3
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	3208      	adds	r2, #8
 80011f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011f6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	f003 0307 	and.w	r3, r3, #7
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	220f      	movs	r2, #15
 8001202:	fa02 f303 	lsl.w	r3, r2, r3
 8001206:	43db      	mvns	r3, r3
 8001208:	69fa      	ldr	r2, [r7, #28]
 800120a:	4013      	ands	r3, r2
 800120c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	f003 0307 	and.w	r3, r3, #7
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	220b      	movs	r2, #11
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	69fa      	ldr	r2, [r7, #28]
 800121e:	4313      	orrs	r3, r2
 8001220:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	08da      	lsrs	r2, r3, #3
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	3208      	adds	r2, #8
 800122a:	69f9      	ldr	r1, [r7, #28]
 800122c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	2203      	movs	r2, #3
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	43db      	mvns	r3, r3
 8001242:	69fa      	ldr	r2, [r7, #28]
 8001244:	4013      	ands	r3, r2
 8001246:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	2202      	movs	r2, #2
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	69fa      	ldr	r2, [r7, #28]
 8001254:	4313      	orrs	r3, r2
 8001256:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	69fa      	ldr	r2, [r7, #28]
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	e067      	b.n	8001330 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	2b02      	cmp	r3, #2
 8001266:	d003      	beq.n	8001270 <HAL_GPIO_Init+0x104>
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	2b12      	cmp	r3, #18
 800126e:	d145      	bne.n	80012fc <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	08da      	lsrs	r2, r3, #3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	3208      	adds	r2, #8
 8001278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800127c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	f003 0307 	and.w	r3, r3, #7
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	220f      	movs	r2, #15
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	69fa      	ldr	r2, [r7, #28]
 8001290:	4013      	ands	r3, r2
 8001292:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	691b      	ldr	r3, [r3, #16]
 8001298:	f003 020f 	and.w	r2, r3, #15
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	f003 0307 	and.w	r3, r3, #7
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	69fa      	ldr	r2, [r7, #28]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	08da      	lsrs	r2, r3, #3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	3208      	adds	r2, #8
 80012b6:	69f9      	ldr	r1, [r7, #28]
 80012b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	2203      	movs	r2, #3
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	43db      	mvns	r3, r3
 80012ce:	69fa      	ldr	r2, [r7, #28]
 80012d0:	4013      	ands	r3, r2
 80012d2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f003 0203 	and.w	r2, r3, #3
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	69fa      	ldr	r2, [r7, #28]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	69fa      	ldr	r2, [r7, #28]
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	e01e      	b.n	8001330 <HAL_GPIO_Init+0x1c4>
 80012f2:	bf00      	nop
 80012f4:	46020000 	.word	0x46020000
 80012f8:	080074c8 	.word	0x080074c8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	2203      	movs	r2, #3
 8001308:	fa02 f303 	lsl.w	r3, r2, r3
 800130c:	43db      	mvns	r3, r3
 800130e:	69fa      	ldr	r2, [r7, #28]
 8001310:	4013      	ands	r3, r2
 8001312:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f003 0203 	and.w	r2, r3, #3
 800131c:	69bb      	ldr	r3, [r7, #24]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	fa02 f303 	lsl.w	r3, r2, r3
 8001324:	69fa      	ldr	r2, [r7, #28]
 8001326:	4313      	orrs	r3, r2
 8001328:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	69fa      	ldr	r2, [r7, #28]
 800132e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b01      	cmp	r3, #1
 8001336:	d00b      	beq.n	8001350 <HAL_GPIO_Init+0x1e4>
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b02      	cmp	r3, #2
 800133e:	d007      	beq.n	8001350 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001344:	2b11      	cmp	r3, #17
 8001346:	d003      	beq.n	8001350 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	2b12      	cmp	r3, #18
 800134e:	d130      	bne.n	80013b2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	2203      	movs	r2, #3
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	43db      	mvns	r3, r3
 8001362:	69fa      	ldr	r2, [r7, #28]
 8001364:	4013      	ands	r3, r2
 8001366:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	69fa      	ldr	r2, [r7, #28]
 8001376:	4313      	orrs	r3, r2
 8001378:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	69fa      	ldr	r2, [r7, #28]
 800137e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001386:	2201      	movs	r2, #1
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43db      	mvns	r3, r3
 8001390:	69fa      	ldr	r2, [r7, #28]
 8001392:	4013      	ands	r3, r2
 8001394:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	091b      	lsrs	r3, r3, #4
 800139c:	f003 0201 	and.w	r2, r3, #1
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	69fa      	ldr	r2, [r7, #28]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	69fa      	ldr	r2, [r7, #28]
 80013b0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	d107      	bne.n	80013ca <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80013be:	2b03      	cmp	r3, #3
 80013c0:	d11b      	bne.n	80013fa <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d017      	beq.n	80013fa <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	2203      	movs	r2, #3
 80013d6:	fa02 f303 	lsl.w	r3, r2, r3
 80013da:	43db      	mvns	r3, r3
 80013dc:	69fa      	ldr	r2, [r7, #28]
 80013de:	4013      	ands	r3, r2
 80013e0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	689a      	ldr	r2, [r3, #8]
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	69fa      	ldr	r2, [r7, #28]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	69fa      	ldr	r2, [r7, #28]
 80013f8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d07c      	beq.n	8001500 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001406:	4a47      	ldr	r2, [pc, #284]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	089b      	lsrs	r3, r3, #2
 800140c:	3318      	adds	r3, #24
 800140e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001412:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	00db      	lsls	r3, r3, #3
 800141c:	220f      	movs	r2, #15
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	43db      	mvns	r3, r3
 8001424:	69fa      	ldr	r2, [r7, #28]
 8001426:	4013      	ands	r3, r2
 8001428:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	0a9a      	lsrs	r2, r3, #10
 800142e:	4b3e      	ldr	r3, [pc, #248]	@ (8001528 <HAL_GPIO_Init+0x3bc>)
 8001430:	4013      	ands	r3, r2
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	f002 0203 	and.w	r2, r2, #3
 8001438:	00d2      	lsls	r2, r2, #3
 800143a:	4093      	lsls	r3, r2
 800143c:	69fa      	ldr	r2, [r7, #28]
 800143e:	4313      	orrs	r3, r2
 8001440:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001442:	4938      	ldr	r1, [pc, #224]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	089b      	lsrs	r3, r3, #2
 8001448:	3318      	adds	r3, #24
 800144a:	69fa      	ldr	r2, [r7, #28]
 800144c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001450:	4b34      	ldr	r3, [pc, #208]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	43db      	mvns	r3, r3
 800145a:	69fa      	ldr	r2, [r7, #28]
 800145c:	4013      	ands	r3, r2
 800145e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 800146c:	69fa      	ldr	r2, [r7, #28]
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4313      	orrs	r3, r2
 8001472:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8001474:	4a2b      	ldr	r2, [pc, #172]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800147a:	4b2a      	ldr	r3, [pc, #168]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	43db      	mvns	r3, r3
 8001484:	69fa      	ldr	r2, [r7, #28]
 8001486:	4013      	ands	r3, r2
 8001488:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8001496:	69fa      	ldr	r2, [r7, #28]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4313      	orrs	r3, r2
 800149c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800149e:	4a21      	ldr	r2, [pc, #132]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80014a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 80014a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80014aa:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	43db      	mvns	r3, r3
 80014b0:	69fa      	ldr	r2, [r7, #28]
 80014b2:	4013      	ands	r3, r2
 80014b4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 80014c2:	69fa      	ldr	r2, [r7, #28]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80014ca:	4a16      	ldr	r2, [pc, #88]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80014d2:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 80014d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014d8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	43db      	mvns	r3, r3
 80014de:	69fa      	ldr	r2, [r7, #28]
 80014e0:	4013      	ands	r3, r2
 80014e2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d003      	beq.n	80014f8 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 80014f0:	69fa      	ldr	r2, [r7, #28]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80014f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001524 <HAL_GPIO_Init+0x3b8>)
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	3301      	adds	r3, #1
 8001504:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	fa22 f303 	lsr.w	r3, r2, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	f47f ae35 	bne.w	8001180 <HAL_GPIO_Init+0x14>
  }
}
 8001516:	bf00      	nop
 8001518:	bf00      	nop
 800151a:	3724      	adds	r7, #36	@ 0x24
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	46022000 	.word	0x46022000
 8001528:	002f7f7f 	.word	0x002f7f7f

0800152c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	695b      	ldr	r3, [r3, #20]
 800153c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800153e:	887a      	ldrh	r2, [r7, #2]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4013      	ands	r3, r2
 8001544:	041a      	lsls	r2, r3, #16
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	43d9      	mvns	r1, r3
 800154a:	887b      	ldrh	r3, [r7, #2]
 800154c:	400b      	ands	r3, r1
 800154e:	431a      	orrs	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	619a      	str	r2, [r3, #24]
}
 8001554:	bf00      	nop
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8001568:	4b39      	ldr	r3, [pc, #228]	@ (8001650 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800156a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800156c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001570:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	429a      	cmp	r2, r3
 8001578:	d10b      	bne.n	8001592 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001580:	d905      	bls.n	800158e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001582:	4b33      	ldr	r3, [pc, #204]	@ (8001650 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	4a32      	ldr	r2, [pc, #200]	@ (8001650 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001588:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800158c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800158e:	2300      	movs	r3, #0
 8001590:	e057      	b.n	8001642 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001598:	d90a      	bls.n	80015b0 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800159a:	4b2d      	ldr	r3, [pc, #180]	@ (8001650 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	4a2a      	ldr	r2, [pc, #168]	@ (8001650 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80015a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015ac:	60d3      	str	r3, [r2, #12]
 80015ae:	e007      	b.n	80015c0 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80015b0:	4b27      	ldr	r3, [pc, #156]	@ (8001650 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80015b8:	4925      	ldr	r1, [pc, #148]	@ (8001650 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4313      	orrs	r3, r2
 80015be:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80015c0:	4b24      	ldr	r3, [pc, #144]	@ (8001654 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a24      	ldr	r2, [pc, #144]	@ (8001658 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80015c6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ca:	099b      	lsrs	r3, r3, #6
 80015cc:	2232      	movs	r2, #50	@ 0x32
 80015ce:	fb02 f303 	mul.w	r3, r2, r3
 80015d2:	4a21      	ldr	r2, [pc, #132]	@ (8001658 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80015d4:	fba2 2303 	umull	r2, r3, r2, r3
 80015d8:	099b      	lsrs	r3, r3, #6
 80015da:	3301      	adds	r3, #1
 80015dc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80015de:	e002      	b.n	80015e6 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80015e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d102      	bne.n	80015f8 <HAL_PWREx_ControlVoltageScaling+0x98>
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1f3      	bne.n	80015e0 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d01b      	beq.n	8001636 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80015fe:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a15      	ldr	r2, [pc, #84]	@ (8001658 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001604:	fba2 2303 	umull	r2, r3, r2, r3
 8001608:	099b      	lsrs	r3, r3, #6
 800160a:	2232      	movs	r2, #50	@ 0x32
 800160c:	fb02 f303 	mul.w	r3, r2, r3
 8001610:	4a11      	ldr	r2, [pc, #68]	@ (8001658 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001612:	fba2 2303 	umull	r2, r3, r2, r3
 8001616:	099b      	lsrs	r3, r3, #6
 8001618:	3301      	adds	r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800161c:	e002      	b.n	8001624 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	3b01      	subs	r3, #1
 8001622:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001624:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001628:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f3      	bne.n	800161e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d101      	bne.n	8001640 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e000      	b.n	8001642 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	46020800 	.word	0x46020800
 8001654:	20000000 	.word	0x20000000
 8001658:	10624dd3 	.word	0x10624dd3

0800165c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8001660:	4b04      	ldr	r3, [pc, #16]	@ (8001674 <HAL_PWREx_GetVoltageRange+0x18>)
 8001662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001664:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	46020800 	.word	0x46020800

08001678 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <HAL_PWREx_ConfigSupply+0x94>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a22      	ldr	r2, [pc, #136]	@ (8001710 <HAL_PWREx_ConfigSupply+0x98>)
 8001686:	fba2 2303 	umull	r2, r3, r2, r3
 800168a:	099b      	lsrs	r3, r3, #6
 800168c:	2232      	movs	r2, #50	@ 0x32
 800168e:	fb02 f303 	mul.w	r3, r2, r3
 8001692:	4a1f      	ldr	r2, [pc, #124]	@ (8001710 <HAL_PWREx_ConfigSupply+0x98>)
 8001694:	fba2 2303 	umull	r2, r3, r2, r3
 8001698:	099b      	lsrs	r3, r3, #6
 800169a:	3301      	adds	r3, #1
 800169c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d113      	bne.n	80016cc <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80016a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001714 <HAL_PWREx_ConfigSupply+0x9c>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	4a1a      	ldr	r2, [pc, #104]	@ (8001714 <HAL_PWREx_ConfigSupply+0x9c>)
 80016aa:	f023 0302 	bic.w	r3, r3, #2
 80016ae:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80016b0:	e002      	b.n	80016b8 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	3b01      	subs	r3, #1
 80016b6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80016b8:	4b16      	ldr	r3, [pc, #88]	@ (8001714 <HAL_PWREx_ConfigSupply+0x9c>)
 80016ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d116      	bne.n	80016f2 <HAL_PWREx_ConfigSupply+0x7a>
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d1f3      	bne.n	80016b2 <HAL_PWREx_ConfigSupply+0x3a>
 80016ca:	e012      	b.n	80016f2 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80016cc:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <HAL_PWREx_ConfigSupply+0x9c>)
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	4a10      	ldr	r2, [pc, #64]	@ (8001714 <HAL_PWREx_ConfigSupply+0x9c>)
 80016d2:	f043 0302 	orr.w	r3, r3, #2
 80016d6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80016d8:	e002      	b.n	80016e0 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	3b01      	subs	r3, #1
 80016de:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <HAL_PWREx_ConfigSupply+0x9c>)
 80016e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d102      	bne.n	80016f2 <HAL_PWREx_ConfigSupply+0x7a>
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1f3      	bne.n	80016da <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e000      	b.n	80016fe <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	20000000 	.word	0x20000000
 8001710:	10624dd3 	.word	0x10624dd3
 8001714:	46020800 	.word	0x46020800

08001718 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 800171c:	4b05      	ldr	r3, [pc, #20]	@ (8001734 <HAL_PWREx_EnableVddIO2+0x1c>)
 800171e:	691b      	ldr	r3, [r3, #16]
 8001720:	4a04      	ldr	r2, [pc, #16]	@ (8001734 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001722:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001726:	6113      	str	r3, [r2, #16]
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	46020800 	.word	0x46020800

08001738 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08e      	sub	sp, #56	@ 0x38
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8001740:	2300      	movs	r3, #0
 8001742:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d102      	bne.n	8001752 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	f000 bec8 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001752:	4b99      	ldr	r3, [pc, #612]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	f003 030c 	and.w	r3, r3, #12
 800175a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800175c:	4b96      	ldr	r3, [pc, #600]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 800175e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001760:	f003 0303 	and.w	r3, r3, #3
 8001764:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0310 	and.w	r3, r3, #16
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 816c 	beq.w	8001a4c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001776:	2b00      	cmp	r3, #0
 8001778:	d007      	beq.n	800178a <HAL_RCC_OscConfig+0x52>
 800177a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800177c:	2b0c      	cmp	r3, #12
 800177e:	f040 80de 	bne.w	800193e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001784:	2b01      	cmp	r3, #1
 8001786:	f040 80da 	bne.w	800193e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d102      	bne.n	8001798 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	f000 bea5 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800179c:	4b86      	ldr	r3, [pc, #536]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d004      	beq.n	80017b2 <HAL_RCC_OscConfig+0x7a>
 80017a8:	4b83      	ldr	r3, [pc, #524]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80017b0:	e005      	b.n	80017be <HAL_RCC_OscConfig+0x86>
 80017b2:	4b81      	ldr	r3, [pc, #516]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80017b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017b8:	041b      	lsls	r3, r3, #16
 80017ba:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80017be:	4293      	cmp	r3, r2
 80017c0:	d255      	bcs.n	800186e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80017c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d10a      	bne.n	80017de <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017cc:	4618      	mov	r0, r3
 80017ce:	f001 f9d9 	bl	8002b84 <RCC_SetFlashLatencyFromMSIRange>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d002      	beq.n	80017de <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	f000 be82 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80017de:	4b76      	ldr	r3, [pc, #472]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	4a75      	ldr	r2, [pc, #468]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80017e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80017e8:	6093      	str	r3, [r2, #8]
 80017ea:	4b73      	ldr	r3, [pc, #460]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f6:	4970      	ldr	r1, [pc, #448]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001800:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001804:	d309      	bcc.n	800181a <HAL_RCC_OscConfig+0xe2>
 8001806:	4b6c      	ldr	r3, [pc, #432]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	f023 021f 	bic.w	r2, r3, #31
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a1b      	ldr	r3, [r3, #32]
 8001812:	4969      	ldr	r1, [pc, #420]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001814:	4313      	orrs	r3, r2
 8001816:	60cb      	str	r3, [r1, #12]
 8001818:	e07e      	b.n	8001918 <HAL_RCC_OscConfig+0x1e0>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800181e:	2b00      	cmp	r3, #0
 8001820:	da0a      	bge.n	8001838 <HAL_RCC_OscConfig+0x100>
 8001822:	4b65      	ldr	r3, [pc, #404]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a1b      	ldr	r3, [r3, #32]
 800182e:	015b      	lsls	r3, r3, #5
 8001830:	4961      	ldr	r1, [pc, #388]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001832:	4313      	orrs	r3, r2
 8001834:	60cb      	str	r3, [r1, #12]
 8001836:	e06f      	b.n	8001918 <HAL_RCC_OscConfig+0x1e0>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800183c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001840:	d30a      	bcc.n	8001858 <HAL_RCC_OscConfig+0x120>
 8001842:	4b5d      	ldr	r3, [pc, #372]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a1b      	ldr	r3, [r3, #32]
 800184e:	029b      	lsls	r3, r3, #10
 8001850:	4959      	ldr	r1, [pc, #356]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001852:	4313      	orrs	r3, r2
 8001854:	60cb      	str	r3, [r1, #12]
 8001856:	e05f      	b.n	8001918 <HAL_RCC_OscConfig+0x1e0>
 8001858:	4b57      	ldr	r3, [pc, #348]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a1b      	ldr	r3, [r3, #32]
 8001864:	03db      	lsls	r3, r3, #15
 8001866:	4954      	ldr	r1, [pc, #336]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001868:	4313      	orrs	r3, r2
 800186a:	60cb      	str	r3, [r1, #12]
 800186c:	e054      	b.n	8001918 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800186e:	4b52      	ldr	r3, [pc, #328]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	4a51      	ldr	r2, [pc, #324]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001874:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001878:	6093      	str	r3, [r2, #8]
 800187a:	4b4f      	ldr	r3, [pc, #316]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001886:	494c      	ldr	r1, [pc, #304]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001888:	4313      	orrs	r3, r2
 800188a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001890:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001894:	d309      	bcc.n	80018aa <HAL_RCC_OscConfig+0x172>
 8001896:	4b48      	ldr	r3, [pc, #288]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	f023 021f 	bic.w	r2, r3, #31
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a1b      	ldr	r3, [r3, #32]
 80018a2:	4945      	ldr	r1, [pc, #276]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	60cb      	str	r3, [r1, #12]
 80018a8:	e028      	b.n	80018fc <HAL_RCC_OscConfig+0x1c4>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	da0a      	bge.n	80018c8 <HAL_RCC_OscConfig+0x190>
 80018b2:	4b41      	ldr	r3, [pc, #260]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80018b4:	68db      	ldr	r3, [r3, #12]
 80018b6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a1b      	ldr	r3, [r3, #32]
 80018be:	015b      	lsls	r3, r3, #5
 80018c0:	493d      	ldr	r1, [pc, #244]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	60cb      	str	r3, [r1, #12]
 80018c6:	e019      	b.n	80018fc <HAL_RCC_OscConfig+0x1c4>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018d0:	d30a      	bcc.n	80018e8 <HAL_RCC_OscConfig+0x1b0>
 80018d2:	4b39      	ldr	r3, [pc, #228]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6a1b      	ldr	r3, [r3, #32]
 80018de:	029b      	lsls	r3, r3, #10
 80018e0:	4935      	ldr	r1, [pc, #212]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80018e2:	4313      	orrs	r3, r2
 80018e4:	60cb      	str	r3, [r1, #12]
 80018e6:	e009      	b.n	80018fc <HAL_RCC_OscConfig+0x1c4>
 80018e8:	4b33      	ldr	r3, [pc, #204]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	03db      	lsls	r3, r3, #15
 80018f6:	4930      	ldr	r1, [pc, #192]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80018f8:	4313      	orrs	r3, r2
 80018fa:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80018fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d10a      	bne.n	8001918 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001906:	4618      	mov	r0, r3
 8001908:	f001 f93c 	bl	8002b84 <RCC_SetFlashLatencyFromMSIRange>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d002      	beq.n	8001918 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	f000 bde5 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8001918:	f001 f8de 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800191c:	4b27      	ldr	r3, [pc, #156]	@ (80019bc <HAL_RCC_OscConfig+0x284>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fa39 	bl	8000d98 <HAL_InitTick>
 8001926:	4603      	mov	r3, r0
 8001928:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 800192c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001930:	2b00      	cmp	r3, #0
 8001932:	f000 808a 	beq.w	8001a4a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8001936:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800193a:	f000 bdd2 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d066      	beq.n	8001a14 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8001946:	4b1c      	ldr	r3, [pc, #112]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a1b      	ldr	r2, [pc, #108]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001952:	f7ff fa97 	bl	8000e84 <HAL_GetTick>
 8001956:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001958:	e009      	b.n	800196e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800195a:	f7ff fa93 	bl	8000e84 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d902      	bls.n	800196e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	f000 bdba 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800196e:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0ef      	beq.n	800195a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	4a0e      	ldr	r2, [pc, #56]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001980:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001984:	6093      	str	r3, [r2, #8]
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001992:	4909      	ldr	r1, [pc, #36]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 8001994:	4313      	orrs	r3, r2
 8001996:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800199c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80019a0:	d30e      	bcc.n	80019c0 <HAL_RCC_OscConfig+0x288>
 80019a2:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	f023 021f 	bic.w	r2, r3, #31
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	4902      	ldr	r1, [pc, #8]	@ (80019b8 <HAL_RCC_OscConfig+0x280>)
 80019b0:	4313      	orrs	r3, r2
 80019b2:	60cb      	str	r3, [r1, #12]
 80019b4:	e04a      	b.n	8001a4c <HAL_RCC_OscConfig+0x314>
 80019b6:	bf00      	nop
 80019b8:	46020c00 	.word	0x46020c00
 80019bc:	20000004 	.word	0x20000004
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	da0a      	bge.n	80019de <HAL_RCC_OscConfig+0x2a6>
 80019c8:	4b98      	ldr	r3, [pc, #608]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a1b      	ldr	r3, [r3, #32]
 80019d4:	015b      	lsls	r3, r3, #5
 80019d6:	4995      	ldr	r1, [pc, #596]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 80019d8:	4313      	orrs	r3, r2
 80019da:	60cb      	str	r3, [r1, #12]
 80019dc:	e036      	b.n	8001a4c <HAL_RCC_OscConfig+0x314>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019e6:	d30a      	bcc.n	80019fe <HAL_RCC_OscConfig+0x2c6>
 80019e8:	4b90      	ldr	r3, [pc, #576]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	029b      	lsls	r3, r3, #10
 80019f6:	498d      	ldr	r1, [pc, #564]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 80019f8:	4313      	orrs	r3, r2
 80019fa:	60cb      	str	r3, [r1, #12]
 80019fc:	e026      	b.n	8001a4c <HAL_RCC_OscConfig+0x314>
 80019fe:	4b8b      	ldr	r3, [pc, #556]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	03db      	lsls	r3, r3, #15
 8001a0c:	4987      	ldr	r1, [pc, #540]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	60cb      	str	r3, [r1, #12]
 8001a12:	e01b      	b.n	8001a4c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8001a14:	4b85      	ldr	r3, [pc, #532]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a84      	ldr	r2, [pc, #528]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001a1a:	f023 0301 	bic.w	r3, r3, #1
 8001a1e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001a20:	f7ff fa30 	bl	8000e84 <HAL_GetTick>
 8001a24:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001a26:	e009      	b.n	8001a3c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a28:	f7ff fa2c 	bl	8000e84 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d902      	bls.n	8001a3c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	f000 bd53 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001a3c:	4b7b      	ldr	r3, [pc, #492]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0304 	and.w	r3, r3, #4
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1ef      	bne.n	8001a28 <HAL_RCC_OscConfig+0x2f0>
 8001a48:	e000      	b.n	8001a4c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001a4a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f000 808b 	beq.w	8001b70 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	d005      	beq.n	8001a6c <HAL_RCC_OscConfig+0x334>
 8001a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a62:	2b0c      	cmp	r3, #12
 8001a64:	d109      	bne.n	8001a7a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a68:	2b03      	cmp	r3, #3
 8001a6a:	d106      	bne.n	8001a7a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d17d      	bne.n	8001b70 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	f000 bd34 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a82:	d106      	bne.n	8001a92 <HAL_RCC_OscConfig+0x35a>
 8001a84:	4b69      	ldr	r3, [pc, #420]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a68      	ldr	r2, [pc, #416]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a8e:	6013      	str	r3, [r2, #0]
 8001a90:	e041      	b.n	8001b16 <HAL_RCC_OscConfig+0x3de>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a9a:	d112      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x38a>
 8001a9c:	4b63      	ldr	r3, [pc, #396]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a62      	ldr	r2, [pc, #392]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001aa2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aa6:	6013      	str	r3, [r2, #0]
 8001aa8:	4b60      	ldr	r3, [pc, #384]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a5f      	ldr	r2, [pc, #380]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001aae:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001ab2:	6013      	str	r3, [r2, #0]
 8001ab4:	4b5d      	ldr	r3, [pc, #372]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a5c      	ldr	r2, [pc, #368]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001aba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001abe:	6013      	str	r3, [r2, #0]
 8001ac0:	e029      	b.n	8001b16 <HAL_RCC_OscConfig+0x3de>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001aca:	d112      	bne.n	8001af2 <HAL_RCC_OscConfig+0x3ba>
 8001acc:	4b57      	ldr	r3, [pc, #348]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a56      	ldr	r2, [pc, #344]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001ad2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ad6:	6013      	str	r3, [r2, #0]
 8001ad8:	4b54      	ldr	r3, [pc, #336]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a53      	ldr	r2, [pc, #332]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001ade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	4b51      	ldr	r3, [pc, #324]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a50      	ldr	r2, [pc, #320]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001aea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aee:	6013      	str	r3, [r2, #0]
 8001af0:	e011      	b.n	8001b16 <HAL_RCC_OscConfig+0x3de>
 8001af2:	4b4e      	ldr	r3, [pc, #312]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a4d      	ldr	r2, [pc, #308]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001af8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	4b4b      	ldr	r3, [pc, #300]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a4a      	ldr	r2, [pc, #296]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001b04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b08:	6013      	str	r3, [r2, #0]
 8001b0a:	4b48      	ldr	r3, [pc, #288]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a47      	ldr	r2, [pc, #284]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001b10:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001b14:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d014      	beq.n	8001b48 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8001b1e:	f7ff f9b1 	bl	8000e84 <HAL_GetTick>
 8001b22:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b24:	e009      	b.n	8001b3a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b26:	f7ff f9ad 	bl	8000e84 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	2b64      	cmp	r3, #100	@ 0x64
 8001b32:	d902      	bls.n	8001b3a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	f000 bcd4 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b3a:	4b3c      	ldr	r3, [pc, #240]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0ef      	beq.n	8001b26 <HAL_RCC_OscConfig+0x3ee>
 8001b46:	e013      	b.n	8001b70 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8001b48:	f7ff f99c 	bl	8000e84 <HAL_GetTick>
 8001b4c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b4e:	e009      	b.n	8001b64 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b50:	f7ff f998 	bl	8000e84 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b64      	cmp	r3, #100	@ 0x64
 8001b5c:	d902      	bls.n	8001b64 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	f000 bcbf 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b64:	4b31      	ldr	r3, [pc, #196]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1ef      	bne.n	8001b50 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d05f      	beq.n	8001c3c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d005      	beq.n	8001b8e <HAL_RCC_OscConfig+0x456>
 8001b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b84:	2b0c      	cmp	r3, #12
 8001b86:	d114      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d111      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d102      	bne.n	8001b9c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	f000 bca3 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001b9c:	4b23      	ldr	r3, [pc, #140]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	041b      	lsls	r3, r3, #16
 8001baa:	4920      	ldr	r1, [pc, #128]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001bb0:	e044      	b.n	8001c3c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d024      	beq.n	8001c04 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8001bba:	4b1c      	ldr	r3, [pc, #112]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001bc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bc4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001bc6:	f7ff f95d 	bl	8000e84 <HAL_GetTick>
 8001bca:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bcc:	e009      	b.n	8001be2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bce:	f7ff f959 	bl	8000e84 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d902      	bls.n	8001be2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	f000 bc80 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001be2:	4b12      	ldr	r3, [pc, #72]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0ef      	beq.n	8001bce <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001bee:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	041b      	lsls	r3, r3, #16
 8001bfc:	490b      	ldr	r1, [pc, #44]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	610b      	str	r3, [r1, #16]
 8001c02:	e01b      	b.n	8001c3c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8001c04:	4b09      	ldr	r3, [pc, #36]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a08      	ldr	r2, [pc, #32]	@ (8001c2c <HAL_RCC_OscConfig+0x4f4>)
 8001c0a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c0e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001c10:	f7ff f938 	bl	8000e84 <HAL_GetTick>
 8001c14:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c16:	e00b      	b.n	8001c30 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c18:	f7ff f934 	bl	8000e84 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d904      	bls.n	8001c30 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	f000 bc5b 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
 8001c2c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c30:	4baf      	ldr	r3, [pc, #700]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1ed      	bne.n	8001c18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0308 	and.w	r3, r3, #8
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f000 80c8 	beq.w	8001dda <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c50:	4ba7      	ldr	r3, [pc, #668]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d111      	bne.n	8001c82 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c5e:	4ba4      	ldr	r3, [pc, #656]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001c60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c64:	4aa2      	ldr	r2, [pc, #648]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001c66:	f043 0304 	orr.w	r3, r3, #4
 8001c6a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001c6e:	4ba0      	ldr	r3, [pc, #640]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001c70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c74:	f003 0304 	and.w	r3, r3, #4
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001c82:	4b9c      	ldr	r3, [pc, #624]	@ (8001ef4 <HAL_RCC_OscConfig+0x7bc>)
 8001c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d119      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001c8e:	4b99      	ldr	r3, [pc, #612]	@ (8001ef4 <HAL_RCC_OscConfig+0x7bc>)
 8001c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c92:	4a98      	ldr	r2, [pc, #608]	@ (8001ef4 <HAL_RCC_OscConfig+0x7bc>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c9a:	f7ff f8f3 	bl	8000e84 <HAL_GetTick>
 8001c9e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001ca0:	e009      	b.n	8001cb6 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ca2:	f7ff f8ef 	bl	8000e84 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d902      	bls.n	8001cb6 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	f000 bc16 	b.w	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001cb6:	4b8f      	ldr	r3, [pc, #572]	@ (8001ef4 <HAL_RCC_OscConfig+0x7bc>)
 8001cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d0ef      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d05f      	beq.n	8001d8a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8001cca:	4b89      	ldr	r3, [pc, #548]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001ccc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cd0:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	699a      	ldr	r2, [r3, #24]
 8001cd6:	6a3b      	ldr	r3, [r7, #32]
 8001cd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d037      	beq.n	8001d50 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001ce0:	6a3b      	ldr	r3, [r7, #32]
 8001ce2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d006      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8001cea:	6a3b      	ldr	r3, [r7, #32]
 8001cec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e3f4      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8001cf8:	6a3b      	ldr	r3, [r7, #32]
 8001cfa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d01b      	beq.n	8001d3a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8001d02:	4b7b      	ldr	r3, [pc, #492]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d08:	4a79      	ldr	r2, [pc, #484]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d0a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001d0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8001d12:	f7ff f8b7 	bl	8000e84 <HAL_GetTick>
 8001d16:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001d18:	e008      	b.n	8001d2c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d1a:	f7ff f8b3 	bl	8000e84 <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b05      	cmp	r3, #5
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e3da      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001d2c:	4b70      	ldr	r3, [pc, #448]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1ef      	bne.n	8001d1a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8001d3a:	4b6d      	ldr	r3, [pc, #436]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d40:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	4969      	ldr	r1, [pc, #420]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8001d50:	4b67      	ldr	r3, [pc, #412]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d56:	4a66      	ldr	r2, [pc, #408]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001d5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001d60:	f7ff f890 	bl	8000e84 <HAL_GetTick>
 8001d64:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d68:	f7ff f88c 	bl	8000e84 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b05      	cmp	r3, #5
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e3b3      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001d7a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d0ef      	beq.n	8001d68 <HAL_RCC_OscConfig+0x630>
 8001d88:	e01b      	b.n	8001dc2 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8001d8a:	4b59      	ldr	r3, [pc, #356]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d90:	4a57      	ldr	r2, [pc, #348]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001d92:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001d96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001d9a:	f7ff f873 	bl	8000e84 <HAL_GetTick>
 8001d9e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001da0:	e008      	b.n	8001db4 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da2:	f7ff f86f 	bl	8000e84 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	2b05      	cmp	r3, #5
 8001dae:	d901      	bls.n	8001db4 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e396      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001db4:	4b4e      	ldr	r3, [pc, #312]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001db6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1ef      	bne.n	8001da2 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dc2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d107      	bne.n	8001dda <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dca:	4b49      	ldr	r3, [pc, #292]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dd0:	4a47      	ldr	r2, [pc, #284]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001dd2:	f023 0304 	bic.w	r3, r3, #4
 8001dd6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0304 	and.w	r3, r3, #4
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 8111 	beq.w	800200a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8001de8:	2300      	movs	r3, #0
 8001dea:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dee:	4b40      	ldr	r3, [pc, #256]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001df0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001df4:	f003 0304 	and.w	r3, r3, #4
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d111      	bne.n	8001e20 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dfc:	4b3c      	ldr	r3, [pc, #240]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e02:	4a3b      	ldr	r2, [pc, #236]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001e04:	f043 0304 	orr.w	r3, r3, #4
 8001e08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001e0c:	4b38      	ldr	r3, [pc, #224]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001e0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e12:	f003 0304 	and.w	r3, r3, #4
 8001e16:	613b      	str	r3, [r7, #16]
 8001e18:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001e20:	4b34      	ldr	r3, [pc, #208]	@ (8001ef4 <HAL_RCC_OscConfig+0x7bc>)
 8001e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d118      	bne.n	8001e5e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001e2c:	4b31      	ldr	r3, [pc, #196]	@ (8001ef4 <HAL_RCC_OscConfig+0x7bc>)
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e30:	4a30      	ldr	r2, [pc, #192]	@ (8001ef4 <HAL_RCC_OscConfig+0x7bc>)
 8001e32:	f043 0301 	orr.w	r3, r3, #1
 8001e36:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e38:	f7ff f824 	bl	8000e84 <HAL_GetTick>
 8001e3c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001e3e:	e008      	b.n	8001e52 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e40:	f7ff f820 	bl	8000e84 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e347      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001e52:	4b28      	ldr	r3, [pc, #160]	@ (8001ef4 <HAL_RCC_OscConfig+0x7bc>)
 8001e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0f0      	beq.n	8001e40 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d01f      	beq.n	8001eaa <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f003 0304 	and.w	r3, r3, #4
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d010      	beq.n	8001e98 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e76:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001e78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e7c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001e7e:	f043 0304 	orr.w	r3, r3, #4
 8001e82:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001e88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e8c:	4a18      	ldr	r2, [pc, #96]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e96:	e018      	b.n	8001eca <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e98:	4b15      	ldr	r3, [pc, #84]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001e9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e9e:	4a14      	ldr	r2, [pc, #80]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ea8:	e00f      	b.n	8001eca <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001eaa:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001eac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001eb0:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001eb2:	f023 0301 	bic.w	r3, r3, #1
 8001eb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001eba:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001ebc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ec0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ef0 <HAL_RCC_OscConfig+0x7b8>)
 8001ec2:	f023 0304 	bic.w	r3, r3, #4
 8001ec6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d057      	beq.n	8001f82 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8001ed2:	f7fe ffd7 	bl	8000e84 <HAL_GetTick>
 8001ed6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ed8:	e00e      	b.n	8001ef8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eda:	f7fe ffd3 	bl	8000e84 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d905      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e2f8      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
 8001ef0:	46020c00 	.word	0x46020c00
 8001ef4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ef8:	4b9c      	ldr	r3, [pc, #624]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001efa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d0e9      	beq.n	8001eda <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d01b      	beq.n	8001f4a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001f12:	4b96      	ldr	r3, [pc, #600]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001f14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f18:	4a94      	ldr	r2, [pc, #592]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001f1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001f22:	e00a      	b.n	8001f3a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f24:	f7fe ffae 	bl	8000e84 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e2d3      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001f3a:	4b8c      	ldr	r3, [pc, #560]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001f3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d0ed      	beq.n	8001f24 <HAL_RCC_OscConfig+0x7ec>
 8001f48:	e053      	b.n	8001ff2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001f4a:	4b88      	ldr	r3, [pc, #544]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001f4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f50:	4a86      	ldr	r2, [pc, #536]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001f52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f5a:	e00a      	b.n	8001f72 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f5c:	f7fe ff92 	bl	8000e84 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e2b7      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001f72:	4b7e      	ldr	r3, [pc, #504]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001f74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1ed      	bne.n	8001f5c <HAL_RCC_OscConfig+0x824>
 8001f80:	e037      	b.n	8001ff2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8001f82:	f7fe ff7f 	bl	8000e84 <HAL_GetTick>
 8001f86:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f88:	e00a      	b.n	8001fa0 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f8a:	f7fe ff7b 	bl	8000e84 <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e2a0      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fa0:	4b72      	ldr	r3, [pc, #456]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001fa2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1ed      	bne.n	8001f8a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001fae:	4b6f      	ldr	r3, [pc, #444]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001fb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01a      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001fbc:	4b6b      	ldr	r3, [pc, #428]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001fbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fc2:	4a6a      	ldr	r2, [pc, #424]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001fc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001fc8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001fcc:	e00a      	b.n	8001fe4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fce:	f7fe ff59 	bl	8000e84 <HAL_GetTick>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d901      	bls.n	8001fe4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e27e      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001fe4:	4b61      	ldr	r3, [pc, #388]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001fe6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1ed      	bne.n	8001fce <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ff2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d107      	bne.n	800200a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ffa:	4b5c      	ldr	r3, [pc, #368]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8001ffc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002000:	4a5a      	ldr	r2, [pc, #360]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002002:	f023 0304 	bic.w	r3, r3, #4
 8002006:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0320 	and.w	r3, r3, #32
 8002012:	2b00      	cmp	r3, #0
 8002014:	d036      	beq.n	8002084 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800201a:	2b00      	cmp	r3, #0
 800201c:	d019      	beq.n	8002052 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800201e:	4b53      	ldr	r3, [pc, #332]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a52      	ldr	r2, [pc, #328]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002024:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002028:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800202a:	f7fe ff2b 	bl	8000e84 <HAL_GetTick>
 800202e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002030:	e008      	b.n	8002044 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002032:	f7fe ff27 	bl	8000e84 <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d901      	bls.n	8002044 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e24e      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002044:	4b49      	ldr	r3, [pc, #292]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d0f0      	beq.n	8002032 <HAL_RCC_OscConfig+0x8fa>
 8002050:	e018      	b.n	8002084 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8002052:	4b46      	ldr	r3, [pc, #280]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a45      	ldr	r2, [pc, #276]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002058:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800205c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800205e:	f7fe ff11 	bl	8000e84 <HAL_GetTick>
 8002062:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002066:	f7fe ff0d 	bl	8000e84 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e234      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002078:	4b3c      	ldr	r3, [pc, #240]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1f0      	bne.n	8002066 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800208c:	2b00      	cmp	r3, #0
 800208e:	d036      	beq.n	80020fe <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002094:	2b00      	cmp	r3, #0
 8002096:	d019      	beq.n	80020cc <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8002098:	4b34      	ldr	r3, [pc, #208]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a33      	ldr	r2, [pc, #204]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 800209e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020a2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80020a4:	f7fe feee 	bl	8000e84 <HAL_GetTick>
 80020a8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80020ac:	f7fe feea 	bl	8000e84 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e211      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80020be:	4b2b      	ldr	r3, [pc, #172]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d0f0      	beq.n	80020ac <HAL_RCC_OscConfig+0x974>
 80020ca:	e018      	b.n	80020fe <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80020cc:	4b27      	ldr	r3, [pc, #156]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a26      	ldr	r2, [pc, #152]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 80020d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020d6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80020d8:	f7fe fed4 	bl	8000e84 <HAL_GetTick>
 80020dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80020e0:	f7fe fed0 	bl	8000e84 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e1f7      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80020f2:	4b1e      	ldr	r3, [pc, #120]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1f0      	bne.n	80020e0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002106:	2b00      	cmp	r3, #0
 8002108:	d07f      	beq.n	800220a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800210e:	2b00      	cmp	r3, #0
 8002110:	d062      	beq.n	80021d8 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8002112:	4b16      	ldr	r3, [pc, #88]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	4a15      	ldr	r2, [pc, #84]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002118:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800211c:	6093      	str	r3, [r2, #8]
 800211e:	4b13      	ldr	r3, [pc, #76]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212a:	4910      	ldr	r1, [pc, #64]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 800212c:	4313      	orrs	r3, r2
 800212e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002134:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002138:	d309      	bcc.n	800214e <HAL_RCC_OscConfig+0xa16>
 800213a:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	f023 021f 	bic.w	r2, r3, #31
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	4909      	ldr	r1, [pc, #36]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002148:	4313      	orrs	r3, r2
 800214a:	60cb      	str	r3, [r1, #12]
 800214c:	e02a      	b.n	80021a4 <HAL_RCC_OscConfig+0xa6c>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002152:	2b00      	cmp	r3, #0
 8002154:	da0c      	bge.n	8002170 <HAL_RCC_OscConfig+0xa38>
 8002156:	4b05      	ldr	r3, [pc, #20]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	015b      	lsls	r3, r3, #5
 8002164:	4901      	ldr	r1, [pc, #4]	@ (800216c <HAL_RCC_OscConfig+0xa34>)
 8002166:	4313      	orrs	r3, r2
 8002168:	60cb      	str	r3, [r1, #12]
 800216a:	e01b      	b.n	80021a4 <HAL_RCC_OscConfig+0xa6c>
 800216c:	46020c00 	.word	0x46020c00
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002178:	d30a      	bcc.n	8002190 <HAL_RCC_OscConfig+0xa58>
 800217a:	4ba1      	ldr	r3, [pc, #644]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	029b      	lsls	r3, r3, #10
 8002188:	499d      	ldr	r1, [pc, #628]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800218a:	4313      	orrs	r3, r2
 800218c:	60cb      	str	r3, [r1, #12]
 800218e:	e009      	b.n	80021a4 <HAL_RCC_OscConfig+0xa6c>
 8002190:	4b9b      	ldr	r3, [pc, #620]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	03db      	lsls	r3, r3, #15
 800219e:	4998      	ldr	r1, [pc, #608]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80021a4:	4b96      	ldr	r3, [pc, #600]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a95      	ldr	r2, [pc, #596]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80021aa:	f043 0310 	orr.w	r3, r3, #16
 80021ae:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80021b0:	f7fe fe68 	bl	8000e84 <HAL_GetTick>
 80021b4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80021b8:	f7fe fe64 	bl	8000e84 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e18b      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80021ca:	4b8d      	ldr	r3, [pc, #564]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0320 	and.w	r3, r3, #32
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d0f0      	beq.n	80021b8 <HAL_RCC_OscConfig+0xa80>
 80021d6:	e018      	b.n	800220a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80021d8:	4b89      	ldr	r3, [pc, #548]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a88      	ldr	r2, [pc, #544]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80021de:	f023 0310 	bic.w	r3, r3, #16
 80021e2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80021e4:	f7fe fe4e 	bl	8000e84 <HAL_GetTick>
 80021e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80021ea:	e008      	b.n	80021fe <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80021ec:	f7fe fe4a 	bl	8000e84 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d901      	bls.n	80021fe <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e171      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80021fe:	4b80      	ldr	r3, [pc, #512]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0320 	and.w	r3, r3, #32
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f0      	bne.n	80021ec <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800220e:	2b00      	cmp	r3, #0
 8002210:	f000 8166 	beq.w	80024e0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8002214:	2300      	movs	r3, #0
 8002216:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800221a:	4b79      	ldr	r3, [pc, #484]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	f003 030c 	and.w	r3, r3, #12
 8002222:	2b0c      	cmp	r3, #12
 8002224:	f000 80f2 	beq.w	800240c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800222c:	2b02      	cmp	r3, #2
 800222e:	f040 80c5 	bne.w	80023bc <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002232:	4b73      	ldr	r3, [pc, #460]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a72      	ldr	r2, [pc, #456]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002238:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800223c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800223e:	f7fe fe21 	bl	8000e84 <HAL_GetTick>
 8002242:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002244:	e008      	b.n	8002258 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002246:	f7fe fe1d 	bl	8000e84 <HAL_GetTick>
 800224a:	4602      	mov	r2, r0
 800224c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e144      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002258:	4b69      	ldr	r3, [pc, #420]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1f0      	bne.n	8002246 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002264:	4b66      	ldr	r3, [pc, #408]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002266:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800226a:	f003 0304 	and.w	r3, r3, #4
 800226e:	2b00      	cmp	r3, #0
 8002270:	d111      	bne.n	8002296 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8002272:	4b63      	ldr	r3, [pc, #396]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002274:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002278:	4a61      	ldr	r2, [pc, #388]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800227a:	f043 0304 	orr.w	r3, r3, #4
 800227e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002282:	4b5f      	ldr	r3, [pc, #380]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002284:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002288:	f003 0304 	and.w	r3, r3, #4
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8002290:	2301      	movs	r3, #1
 8002292:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8002296:	4b5b      	ldr	r3, [pc, #364]	@ (8002404 <HAL_RCC_OscConfig+0xccc>)
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800229e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80022a2:	d102      	bne.n	80022aa <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80022a4:	2301      	movs	r3, #1
 80022a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80022aa:	4b56      	ldr	r3, [pc, #344]	@ (8002404 <HAL_RCC_OscConfig+0xccc>)
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	4a55      	ldr	r2, [pc, #340]	@ (8002404 <HAL_RCC_OscConfig+0xccc>)
 80022b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022b4:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80022b6:	4b52      	ldr	r3, [pc, #328]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80022b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022be:	f023 0303 	bic.w	r3, r3, #3
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80022ca:	3a01      	subs	r2, #1
 80022cc:	0212      	lsls	r2, r2, #8
 80022ce:	4311      	orrs	r1, r2
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80022d4:	430a      	orrs	r2, r1
 80022d6:	494a      	ldr	r1, [pc, #296]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	628b      	str	r3, [r1, #40]	@ 0x28
 80022dc:	4b48      	ldr	r3, [pc, #288]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80022de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022e0:	4b49      	ldr	r3, [pc, #292]	@ (8002408 <HAL_RCC_OscConfig+0xcd0>)
 80022e2:	4013      	ands	r3, r2
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80022e8:	3a01      	subs	r2, #1
 80022ea:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80022f2:	3a01      	subs	r2, #1
 80022f4:	0252      	lsls	r2, r2, #9
 80022f6:	b292      	uxth	r2, r2
 80022f8:	4311      	orrs	r1, r2
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022fe:	3a01      	subs	r2, #1
 8002300:	0412      	lsls	r2, r2, #16
 8002302:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002306:	4311      	orrs	r1, r2
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800230c:	3a01      	subs	r2, #1
 800230e:	0612      	lsls	r2, r2, #24
 8002310:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002314:	430a      	orrs	r2, r1
 8002316:	493a      	ldr	r1, [pc, #232]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002318:	4313      	orrs	r3, r2
 800231a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800231c:	4b38      	ldr	r3, [pc, #224]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800231e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002320:	4a37      	ldr	r2, [pc, #220]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002322:	f023 0310 	bic.w	r3, r3, #16
 8002326:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232c:	4a34      	ldr	r2, [pc, #208]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002332:	4b33      	ldr	r3, [pc, #204]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002336:	4a32      	ldr	r2, [pc, #200]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002338:	f043 0310 	orr.w	r3, r3, #16
 800233c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800233e:	4b30      	ldr	r3, [pc, #192]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002342:	f023 020c 	bic.w	r2, r3, #12
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234a:	492d      	ldr	r1, [pc, #180]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800234c:	4313      	orrs	r3, r2
 800234e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8002350:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002354:	2b01      	cmp	r3, #1
 8002356:	d105      	bne.n	8002364 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002358:	4b2a      	ldr	r3, [pc, #168]	@ (8002404 <HAL_RCC_OscConfig+0xccc>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	4a29      	ldr	r2, [pc, #164]	@ (8002404 <HAL_RCC_OscConfig+0xccc>)
 800235e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002362:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8002364:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002368:	2b01      	cmp	r3, #1
 800236a:	d107      	bne.n	800237c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 800236c:	4b24      	ldr	r3, [pc, #144]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800236e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002372:	4a23      	ldr	r2, [pc, #140]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002374:	f023 0304 	bic.w	r3, r3, #4
 8002378:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800237c:	4b20      	ldr	r3, [pc, #128]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a1f      	ldr	r2, [pc, #124]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 8002382:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002386:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002388:	f7fe fd7c 	bl	8000e84 <HAL_GetTick>
 800238c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002390:	f7fe fd78 	bl	8000e84 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e09f      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80023a2:	4b17      	ldr	r3, [pc, #92]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80023ae:	4b14      	ldr	r3, [pc, #80]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80023b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b2:	4a13      	ldr	r2, [pc, #76]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80023b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023b8:	6293      	str	r3, [r2, #40]	@ 0x28
 80023ba:	e091      	b.n	80024e0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80023bc:	4b10      	ldr	r3, [pc, #64]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a0f      	ldr	r2, [pc, #60]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80023c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023c6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80023c8:	f7fe fd5c 	bl	8000e84 <HAL_GetTick>
 80023cc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d0:	f7fe fd58 	bl	8000e84 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e07f      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80023e2:	4b07      	ldr	r3, [pc, #28]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f0      	bne.n	80023d0 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80023ee:	4b04      	ldr	r3, [pc, #16]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80023f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f2:	4a03      	ldr	r2, [pc, #12]	@ (8002400 <HAL_RCC_OscConfig+0xcc8>)
 80023f4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80023f8:	f023 0303 	bic.w	r3, r3, #3
 80023fc:	6293      	str	r3, [r2, #40]	@ 0x28
 80023fe:	e06f      	b.n	80024e0 <HAL_RCC_OscConfig+0xda8>
 8002400:	46020c00 	.word	0x46020c00
 8002404:	46020800 	.word	0x46020800
 8002408:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800240c:	4b37      	ldr	r3, [pc, #220]	@ (80024ec <HAL_RCC_OscConfig+0xdb4>)
 800240e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002410:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002412:	4b36      	ldr	r3, [pc, #216]	@ (80024ec <HAL_RCC_OscConfig+0xdb4>)
 8002414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002416:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800241c:	2b01      	cmp	r3, #1
 800241e:	d039      	beq.n	8002494 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	f003 0203 	and.w	r2, r3, #3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800242a:	429a      	cmp	r2, r3
 800242c:	d132      	bne.n	8002494 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	0a1b      	lsrs	r3, r3, #8
 8002432:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800243c:	429a      	cmp	r2, r3
 800243e:	d129      	bne.n	8002494 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800244a:	429a      	cmp	r2, r3
 800244c:	d122      	bne.n	8002494 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002458:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800245a:	429a      	cmp	r2, r3
 800245c:	d11a      	bne.n	8002494 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	0a5b      	lsrs	r3, r3, #9
 8002462:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800246c:	429a      	cmp	r2, r3
 800246e:	d111      	bne.n	8002494 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	0c1b      	lsrs	r3, r3, #16
 8002474:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800247c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800247e:	429a      	cmp	r2, r3
 8002480:	d108      	bne.n	8002494 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	0e1b      	lsrs	r3, r3, #24
 8002486:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002490:	429a      	cmp	r2, r3
 8002492:	d001      	beq.n	8002498 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e024      	b.n	80024e2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002498:	4b14      	ldr	r3, [pc, #80]	@ (80024ec <HAL_RCC_OscConfig+0xdb4>)
 800249a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800249c:	08db      	lsrs	r3, r3, #3
 800249e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d01a      	beq.n	80024e0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80024aa:	4b10      	ldr	r3, [pc, #64]	@ (80024ec <HAL_RCC_OscConfig+0xdb4>)
 80024ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ae:	4a0f      	ldr	r2, [pc, #60]	@ (80024ec <HAL_RCC_OscConfig+0xdb4>)
 80024b0:	f023 0310 	bic.w	r3, r3, #16
 80024b4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b6:	f7fe fce5 	bl	8000e84 <HAL_GetTick>
 80024ba:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80024bc:	bf00      	nop
 80024be:	f7fe fce1 	bl	8000e84 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d0f9      	beq.n	80024be <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ce:	4a07      	ldr	r2, [pc, #28]	@ (80024ec <HAL_RCC_OscConfig+0xdb4>)
 80024d0:	00db      	lsls	r3, r3, #3
 80024d2:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80024d4:	4b05      	ldr	r3, [pc, #20]	@ (80024ec <HAL_RCC_OscConfig+0xdb4>)
 80024d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d8:	4a04      	ldr	r2, [pc, #16]	@ (80024ec <HAL_RCC_OscConfig+0xdb4>)
 80024da:	f043 0310 	orr.w	r3, r3, #16
 80024de:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3738      	adds	r7, #56	@ 0x38
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	46020c00 	.word	0x46020c00

080024f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d101      	bne.n	8002504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e1d9      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002504:	4b9b      	ldr	r3, [pc, #620]	@ (8002774 <HAL_RCC_ClockConfig+0x284>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 030f 	and.w	r3, r3, #15
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d910      	bls.n	8002534 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002512:	4b98      	ldr	r3, [pc, #608]	@ (8002774 <HAL_RCC_ClockConfig+0x284>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f023 020f 	bic.w	r2, r3, #15
 800251a:	4996      	ldr	r1, [pc, #600]	@ (8002774 <HAL_RCC_ClockConfig+0x284>)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	4313      	orrs	r3, r2
 8002520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b94      	ldr	r3, [pc, #592]	@ (8002774 <HAL_RCC_ClockConfig+0x284>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d001      	beq.n	8002534 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e1c1      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0310 	and.w	r3, r3, #16
 800253c:	2b00      	cmp	r3, #0
 800253e:	d010      	beq.n	8002562 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	695a      	ldr	r2, [r3, #20]
 8002544:	4b8c      	ldr	r3, [pc, #560]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 8002546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002548:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800254c:	429a      	cmp	r2, r3
 800254e:	d908      	bls.n	8002562 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8002550:	4b89      	ldr	r3, [pc, #548]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 8002552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002554:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	4986      	ldr	r1, [pc, #536]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 800255e:	4313      	orrs	r3, r2
 8002560:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d012      	beq.n	8002594 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	691a      	ldr	r2, [r3, #16]
 8002572:	4b81      	ldr	r3, [pc, #516]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	091b      	lsrs	r3, r3, #4
 8002578:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800257c:	429a      	cmp	r2, r3
 800257e:	d909      	bls.n	8002594 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002580:	4b7d      	ldr	r3, [pc, #500]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	691b      	ldr	r3, [r3, #16]
 800258c:	011b      	lsls	r3, r3, #4
 800258e:	497a      	ldr	r1, [pc, #488]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 8002590:	4313      	orrs	r3, r2
 8002592:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0304 	and.w	r3, r3, #4
 800259c:	2b00      	cmp	r3, #0
 800259e:	d010      	beq.n	80025c2 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68da      	ldr	r2, [r3, #12]
 80025a4:	4b74      	ldr	r3, [pc, #464]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d908      	bls.n	80025c2 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80025b0:	4b71      	ldr	r3, [pc, #452]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	496e      	ldr	r1, [pc, #440]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d010      	beq.n	80025f0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	4b69      	ldr	r3, [pc, #420]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	429a      	cmp	r2, r3
 80025dc:	d908      	bls.n	80025f0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80025de:	4b66      	ldr	r3, [pc, #408]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	f023 020f 	bic.w	r2, r3, #15
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	4963      	ldr	r1, [pc, #396]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f000 80d2 	beq.w	80027a2 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80025fe:	2300      	movs	r3, #0
 8002600:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b03      	cmp	r3, #3
 8002608:	d143      	bne.n	8002692 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800260a:	4b5b      	ldr	r3, [pc, #364]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 800260c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	d110      	bne.n	800263a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002618:	4b57      	ldr	r3, [pc, #348]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 800261a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800261e:	4a56      	ldr	r2, [pc, #344]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 8002620:	f043 0304 	orr.w	r3, r3, #4
 8002624:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002628:	4b53      	ldr	r3, [pc, #332]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 800262a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800262e:	f003 0304 	and.w	r3, r3, #4
 8002632:	60bb      	str	r3, [r7, #8]
 8002634:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8002636:	2301      	movs	r3, #1
 8002638:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800263a:	f7fe fc23 	bl	8000e84 <HAL_GetTick>
 800263e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8002640:	4b4e      	ldr	r3, [pc, #312]	@ (800277c <HAL_RCC_ClockConfig+0x28c>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d00f      	beq.n	800266c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800264c:	e008      	b.n	8002660 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800264e:	f7fe fc19 	bl	8000e84 <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d901      	bls.n	8002660 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e12b      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8002660:	4b46      	ldr	r3, [pc, #280]	@ (800277c <HAL_RCC_ClockConfig+0x28c>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d0f0      	beq.n	800264e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800266c:	7dfb      	ldrb	r3, [r7, #23]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d107      	bne.n	8002682 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002672:	4b41      	ldr	r3, [pc, #260]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 8002674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002678:	4a3f      	ldr	r2, [pc, #252]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 800267a:	f023 0304 	bic.w	r3, r3, #4
 800267e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002682:	4b3d      	ldr	r3, [pc, #244]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d121      	bne.n	80026d2 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e112      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b02      	cmp	r3, #2
 8002698:	d107      	bne.n	80026aa <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800269a:	4b37      	ldr	r3, [pc, #220]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d115      	bne.n	80026d2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e106      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d107      	bne.n	80026c2 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80026b2:	4b31      	ldr	r3, [pc, #196]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0304 	and.w	r3, r3, #4
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d109      	bne.n	80026d2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e0fa      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e0f2      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80026d2:	4b29      	ldr	r3, [pc, #164]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	f023 0203 	bic.w	r2, r3, #3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4926      	ldr	r1, [pc, #152]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80026e4:	f7fe fbce 	bl	8000e84 <HAL_GetTick>
 80026e8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b03      	cmp	r3, #3
 80026f0:	d112      	bne.n	8002718 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026f2:	e00a      	b.n	800270a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026f4:	f7fe fbc6 	bl	8000e84 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002702:	4293      	cmp	r3, r2
 8002704:	d901      	bls.n	800270a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e0d6      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800270a:	4b1b      	ldr	r3, [pc, #108]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f003 030c 	and.w	r3, r3, #12
 8002712:	2b0c      	cmp	r3, #12
 8002714:	d1ee      	bne.n	80026f4 <HAL_RCC_ClockConfig+0x204>
 8002716:	e044      	b.n	80027a2 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	2b02      	cmp	r3, #2
 800271e:	d112      	bne.n	8002746 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002720:	e00a      	b.n	8002738 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002722:	f7fe fbaf 	bl	8000e84 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002730:	4293      	cmp	r3, r2
 8002732:	d901      	bls.n	8002738 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e0bf      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002738:	4b0f      	ldr	r3, [pc, #60]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	f003 030c 	and.w	r3, r3, #12
 8002740:	2b08      	cmp	r3, #8
 8002742:	d1ee      	bne.n	8002722 <HAL_RCC_ClockConfig+0x232>
 8002744:	e02d      	b.n	80027a2 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d123      	bne.n	8002796 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800274e:	e00a      	b.n	8002766 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002750:	f7fe fb98 	bl	8000e84 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800275e:	4293      	cmp	r3, r2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e0a8      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002766:	4b04      	ldr	r3, [pc, #16]	@ (8002778 <HAL_RCC_ClockConfig+0x288>)
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	f003 030c 	and.w	r3, r3, #12
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1ee      	bne.n	8002750 <HAL_RCC_ClockConfig+0x260>
 8002772:	e016      	b.n	80027a2 <HAL_RCC_ClockConfig+0x2b2>
 8002774:	40022000 	.word	0x40022000
 8002778:	46020c00 	.word	0x46020c00
 800277c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002780:	f7fe fb80 	bl	8000e84 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e090      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002796:	4b4a      	ldr	r3, [pc, #296]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	f003 030c 	and.w	r3, r3, #12
 800279e:	2b04      	cmp	r3, #4
 80027a0:	d1ee      	bne.n	8002780 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d010      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	689a      	ldr	r2, [r3, #8]
 80027b2:	4b43      	ldr	r3, [pc, #268]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	f003 030f 	and.w	r3, r3, #15
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d208      	bcs.n	80027d0 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80027be:	4b40      	ldr	r3, [pc, #256]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	f023 020f 	bic.w	r2, r3, #15
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	493d      	ldr	r1, [pc, #244]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027d0:	4b3c      	ldr	r3, [pc, #240]	@ (80028c4 <HAL_RCC_ClockConfig+0x3d4>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 030f 	and.w	r3, r3, #15
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d210      	bcs.n	8002800 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027de:	4b39      	ldr	r3, [pc, #228]	@ (80028c4 <HAL_RCC_ClockConfig+0x3d4>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f023 020f 	bic.w	r2, r3, #15
 80027e6:	4937      	ldr	r1, [pc, #220]	@ (80028c4 <HAL_RCC_ClockConfig+0x3d4>)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ee:	4b35      	ldr	r3, [pc, #212]	@ (80028c4 <HAL_RCC_ClockConfig+0x3d4>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d001      	beq.n	8002800 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e05b      	b.n	80028b8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b00      	cmp	r3, #0
 800280a:	d010      	beq.n	800282e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	68da      	ldr	r2, [r3, #12]
 8002810:	4b2b      	ldr	r3, [pc, #172]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002818:	429a      	cmp	r2, r3
 800281a:	d208      	bcs.n	800282e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800281c:	4b28      	ldr	r3, [pc, #160]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 800281e:	6a1b      	ldr	r3, [r3, #32]
 8002820:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	4925      	ldr	r1, [pc, #148]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 800282a:	4313      	orrs	r3, r2
 800282c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0308 	and.w	r3, r3, #8
 8002836:	2b00      	cmp	r3, #0
 8002838:	d012      	beq.n	8002860 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	691a      	ldr	r2, [r3, #16]
 800283e:	4b20      	ldr	r3, [pc, #128]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	091b      	lsrs	r3, r3, #4
 8002844:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002848:	429a      	cmp	r2, r3
 800284a:	d209      	bcs.n	8002860 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800284c:	4b1c      	ldr	r3, [pc, #112]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 800284e:	6a1b      	ldr	r3, [r3, #32]
 8002850:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	011b      	lsls	r3, r3, #4
 800285a:	4919      	ldr	r1, [pc, #100]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 800285c:	4313      	orrs	r3, r2
 800285e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0310 	and.w	r3, r3, #16
 8002868:	2b00      	cmp	r3, #0
 800286a:	d010      	beq.n	800288e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	695a      	ldr	r2, [r3, #20]
 8002870:	4b13      	ldr	r3, [pc, #76]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 8002872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002874:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002878:	429a      	cmp	r2, r3
 800287a:	d208      	bcs.n	800288e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800287c:	4b10      	ldr	r3, [pc, #64]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 800287e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002880:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	490d      	ldr	r1, [pc, #52]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 800288a:	4313      	orrs	r3, r2
 800288c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800288e:	f000 f821 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8002892:	4602      	mov	r2, r0
 8002894:	4b0a      	ldr	r3, [pc, #40]	@ (80028c0 <HAL_RCC_ClockConfig+0x3d0>)
 8002896:	6a1b      	ldr	r3, [r3, #32]
 8002898:	f003 030f 	and.w	r3, r3, #15
 800289c:	490a      	ldr	r1, [pc, #40]	@ (80028c8 <HAL_RCC_ClockConfig+0x3d8>)
 800289e:	5ccb      	ldrb	r3, [r1, r3]
 80028a0:	fa22 f303 	lsr.w	r3, r2, r3
 80028a4:	4a09      	ldr	r2, [pc, #36]	@ (80028cc <HAL_RCC_ClockConfig+0x3dc>)
 80028a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028a8:	4b09      	ldr	r3, [pc, #36]	@ (80028d0 <HAL_RCC_ClockConfig+0x3e0>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7fe fa73 	bl	8000d98 <HAL_InitTick>
 80028b2:	4603      	mov	r3, r0
 80028b4:	73fb      	strb	r3, [r7, #15]

  return status;
 80028b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	46020c00 	.word	0x46020c00
 80028c4:	40022000 	.word	0x40022000
 80028c8:	08007470 	.word	0x08007470
 80028cc:	20000000 	.word	0x20000000
 80028d0:	20000004 	.word	0x20000004

080028d4 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b08b      	sub	sp, #44	@ 0x2c
 80028d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80028da:	2300      	movs	r3, #0
 80028dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80028de:	2300      	movs	r3, #0
 80028e0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028e2:	4b78      	ldr	r3, [pc, #480]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	f003 030c 	and.w	r3, r3, #12
 80028ea:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028ec:	4b75      	ldr	r3, [pc, #468]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80028ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f0:	f003 0303 	and.w	r3, r3, #3
 80028f4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_RCC_GetSysClockFreq+0x34>
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	2b0c      	cmp	r3, #12
 8002900:	d121      	bne.n	8002946 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d11e      	bne.n	8002946 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8002908:	4b6e      	ldr	r3, [pc, #440]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d107      	bne.n	8002924 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8002914:	4b6b      	ldr	r3, [pc, #428]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002916:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800291a:	0b1b      	lsrs	r3, r3, #12
 800291c:	f003 030f 	and.w	r3, r3, #15
 8002920:	627b      	str	r3, [r7, #36]	@ 0x24
 8002922:	e005      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8002924:	4b67      	ldr	r3, [pc, #412]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	0f1b      	lsrs	r3, r3, #28
 800292a:	f003 030f 	and.w	r3, r3, #15
 800292e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002930:	4a65      	ldr	r2, [pc, #404]	@ (8002ac8 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002938:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d110      	bne.n	8002962 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002942:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002944:	e00d      	b.n	8002962 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002946:	4b5f      	ldr	r3, [pc, #380]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	f003 030c 	and.w	r3, r3, #12
 800294e:	2b04      	cmp	r3, #4
 8002950:	d102      	bne.n	8002958 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002952:	4b5e      	ldr	r3, [pc, #376]	@ (8002acc <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002954:	623b      	str	r3, [r7, #32]
 8002956:	e004      	b.n	8002962 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	2b08      	cmp	r3, #8
 800295c:	d101      	bne.n	8002962 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800295e:	4b5b      	ldr	r3, [pc, #364]	@ (8002acc <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002960:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	2b0c      	cmp	r3, #12
 8002966:	f040 80a5 	bne.w	8002ab4 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800296a:	4b56      	ldr	r3, [pc, #344]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800296c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296e:	f003 0303 	and.w	r3, r3, #3
 8002972:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002974:	4b53      	ldr	r3, [pc, #332]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002978:	0a1b      	lsrs	r3, r3, #8
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	3301      	adds	r3, #1
 8002980:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002982:	4b50      	ldr	r3, [pc, #320]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002986:	091b      	lsrs	r3, r3, #4
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800298e:	4b4d      	ldr	r3, [pc, #308]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002992:	08db      	lsrs	r3, r3, #3
 8002994:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002998:	68ba      	ldr	r2, [r7, #8]
 800299a:	fb02 f303 	mul.w	r3, r2, r3
 800299e:	ee07 3a90 	vmov	s15, r3
 80029a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029a6:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d003      	beq.n	80029b8 <HAL_RCC_GetSysClockFreq+0xe4>
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	2b03      	cmp	r3, #3
 80029b4:	d022      	beq.n	80029fc <HAL_RCC_GetSysClockFreq+0x128>
 80029b6:	e043      	b.n	8002a40 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	ee07 3a90 	vmov	s15, r3
 80029be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029c2:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8002ad0 <HAL_RCC_GetSysClockFreq+0x1fc>
 80029c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029ca:	4b3e      	ldr	r3, [pc, #248]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80029cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029d2:	ee07 3a90 	vmov	s15, r3
 80029d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80029da:	ed97 6a01 	vldr	s12, [r7, #4]
 80029de:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8002ad4 <HAL_RCC_GetSysClockFreq+0x200>
 80029e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80029ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80029fa:	e046      	b.n	8002a8a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	ee07 3a90 	vmov	s15, r3
 8002a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a06:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8002ad0 <HAL_RCC_GetSysClockFreq+0x1fc>
 8002a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a16:	ee07 3a90 	vmov	s15, r3
 8002a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002a1e:	ed97 6a01 	vldr	s12, [r7, #4]
 8002a22:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8002ad4 <HAL_RCC_GetSysClockFreq+0x200>
 8002a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002a2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002a3e:	e024      	b.n	8002a8a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a42:	ee07 3a90 	vmov	s15, r3
 8002a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	ee07 3a90 	vmov	s15, r3
 8002a50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a58:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a60:	ee07 3a90 	vmov	s15, r3
 8002a64:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002a68:	ed97 6a01 	vldr	s12, [r7, #4]
 8002a6c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8002ad4 <HAL_RCC_GetSysClockFreq+0x200>
 8002a70:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a74:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002a78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a84:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002a88:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8002a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a8e:	0e1b      	lsrs	r3, r3, #24
 8002a90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a94:	3301      	adds	r3, #1
 8002a96:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	ee07 3a90 	vmov	s15, r3
 8002a9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002aa2:	edd7 6a07 	vldr	s13, [r7, #28]
 8002aa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002aae:	ee17 3a90 	vmov	r3, s15
 8002ab2:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8002ab4:	6a3b      	ldr	r3, [r7, #32]
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	372c      	adds	r7, #44	@ 0x2c
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	46020c00 	.word	0x46020c00
 8002ac8:	08007488 	.word	0x08007488
 8002acc:	00f42400 	.word	0x00f42400
 8002ad0:	4b742400 	.word	0x4b742400
 8002ad4:	46000000 	.word	0x46000000

08002ad8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002adc:	f7ff fefa 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b07      	ldr	r3, [pc, #28]	@ (8002b00 <HAL_RCC_GetHCLKFreq+0x28>)
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	f003 030f 	and.w	r3, r3, #15
 8002aea:	4906      	ldr	r1, [pc, #24]	@ (8002b04 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002aec:	5ccb      	ldrb	r3, [r1, r3]
 8002aee:	fa22 f303 	lsr.w	r3, r2, r3
 8002af2:	4a05      	ldr	r2, [pc, #20]	@ (8002b08 <HAL_RCC_GetHCLKFreq+0x30>)
 8002af4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8002af6:	4b04      	ldr	r3, [pc, #16]	@ (8002b08 <HAL_RCC_GetHCLKFreq+0x30>)
 8002af8:	681b      	ldr	r3, [r3, #0]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	46020c00 	.word	0x46020c00
 8002b04:	08007470 	.word	0x08007470
 8002b08:	20000000 	.word	0x20000000

08002b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8002b10:	f7ff ffe2 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 8002b14:	4602      	mov	r2, r0
 8002b16:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	091b      	lsrs	r3, r3, #4
 8002b1c:	f003 0307 	and.w	r3, r3, #7
 8002b20:	4903      	ldr	r1, [pc, #12]	@ (8002b30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b22:	5ccb      	ldrb	r3, [r1, r3]
 8002b24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	46020c00 	.word	0x46020c00
 8002b30:	08007480 	.word	0x08007480

08002b34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8002b38:	f7ff ffce 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	4b05      	ldr	r3, [pc, #20]	@ (8002b54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	0a1b      	lsrs	r3, r3, #8
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	4903      	ldr	r1, [pc, #12]	@ (8002b58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b4a:	5ccb      	ldrb	r3, [r1, r3]
 8002b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	46020c00 	.word	0x46020c00
 8002b58:	08007480 	.word	0x08007480

08002b5c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8002b60:	f7ff ffba 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 8002b64:	4602      	mov	r2, r0
 8002b66:	4b05      	ldr	r3, [pc, #20]	@ (8002b7c <HAL_RCC_GetPCLK3Freq+0x20>)
 8002b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6a:	091b      	lsrs	r3, r3, #4
 8002b6c:	f003 0307 	and.w	r3, r3, #7
 8002b70:	4903      	ldr	r1, [pc, #12]	@ (8002b80 <HAL_RCC_GetPCLK3Freq+0x24>)
 8002b72:	5ccb      	ldrb	r3, [r1, r3]
 8002b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	46020c00 	.word	0x46020c00
 8002b80:	08007480 	.word	0x08007480

08002b84 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b8c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c88 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b92:	f003 0304 	and.w	r3, r3, #4
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d003      	beq.n	8002ba2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b9a:	f7fe fd5f 	bl	800165c <HAL_PWREx_GetVoltageRange>
 8002b9e:	6178      	str	r0, [r7, #20]
 8002ba0:	e019      	b.n	8002bd6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ba2:	4b39      	ldr	r3, [pc, #228]	@ (8002c88 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002ba4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ba8:	4a37      	ldr	r2, [pc, #220]	@ (8002c88 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002baa:	f043 0304 	orr.w	r3, r3, #4
 8002bae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002bb2:	4b35      	ldr	r3, [pc, #212]	@ (8002c88 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002bb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002bc0:	f7fe fd4c 	bl	800165c <HAL_PWREx_GetVoltageRange>
 8002bc4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002bc6:	4b30      	ldr	r3, [pc, #192]	@ (8002c88 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002bc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bcc:	4a2e      	ldr	r2, [pc, #184]	@ (8002c88 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002bce:	f023 0304 	bic.w	r3, r3, #4
 8002bd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002bdc:	d003      	beq.n	8002be6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002be4:	d109      	bne.n	8002bfa <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002bec:	d202      	bcs.n	8002bf4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8002bee:	2301      	movs	r3, #1
 8002bf0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002bf2:	e033      	b.n	8002c5c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002bf8:	e030      	b.n	8002c5c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c00:	d208      	bcs.n	8002c14 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c08:	d102      	bne.n	8002c10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	613b      	str	r3, [r7, #16]
 8002c0e:	e025      	b.n	8002c5c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e035      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c1a:	d90f      	bls.n	8002c3c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d109      	bne.n	8002c36 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002c28:	d902      	bls.n	8002c30 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	613b      	str	r3, [r7, #16]
 8002c2e:	e015      	b.n	8002c5c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8002c30:	2301      	movs	r3, #1
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	e012      	b.n	8002c5c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8002c36:	2300      	movs	r3, #0
 8002c38:	613b      	str	r3, [r7, #16]
 8002c3a:	e00f      	b.n	8002c5c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c42:	d109      	bne.n	8002c58 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c4a:	d102      	bne.n	8002c52 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	613b      	str	r3, [r7, #16]
 8002c50:	e004      	b.n	8002c5c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8002c52:	2302      	movs	r3, #2
 8002c54:	613b      	str	r3, [r7, #16]
 8002c56:	e001      	b.n	8002c5c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8002c58:	2301      	movs	r3, #1
 8002c5a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c8c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f023 020f 	bic.w	r2, r3, #15
 8002c64:	4909      	ldr	r1, [pc, #36]	@ (8002c8c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002c6c:	4b07      	ldr	r3, [pc, #28]	@ (8002c8c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 030f 	and.w	r3, r3, #15
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d001      	beq.n	8002c7e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	46020c00 	.word	0x46020c00
 8002c8c:	40022000 	.word	0x40022000

08002c90 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002c90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c94:	b0ba      	sub	sp, #232	@ 0xe8
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ca8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb0:	f002 0401 	and.w	r4, r2, #1
 8002cb4:	2500      	movs	r5, #0
 8002cb6:	ea54 0305 	orrs.w	r3, r4, r5
 8002cba:	d00b      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002cbc:	4bcb      	ldr	r3, [pc, #812]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002cbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cc2:	f023 0103 	bic.w	r1, r3, #3
 8002cc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ccc:	4ac7      	ldr	r2, [pc, #796]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002cce:	430b      	orrs	r3, r1
 8002cd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002cd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cdc:	f002 0802 	and.w	r8, r2, #2
 8002ce0:	f04f 0900 	mov.w	r9, #0
 8002ce4:	ea58 0309 	orrs.w	r3, r8, r9
 8002ce8:	d00b      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002cea:	4bc0      	ldr	r3, [pc, #768]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cf0:	f023 010c 	bic.w	r1, r3, #12
 8002cf4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cfa:	4abc      	ldr	r2, [pc, #752]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002cfc:	430b      	orrs	r3, r1
 8002cfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0a:	f002 0a04 	and.w	sl, r2, #4
 8002d0e:	f04f 0b00 	mov.w	fp, #0
 8002d12:	ea5a 030b 	orrs.w	r3, sl, fp
 8002d16:	d00b      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002d18:	4bb4      	ldr	r3, [pc, #720]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d1e:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002d22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d28:	4ab0      	ldr	r2, [pc, #704]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002d2a:	430b      	orrs	r3, r1
 8002d2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d38:	f002 0308 	and.w	r3, r2, #8
 8002d3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d40:	2300      	movs	r3, #0
 8002d42:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002d46:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	d00b      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002d50:	4ba6      	ldr	r3, [pc, #664]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d56:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d60:	4aa2      	ldr	r2, [pc, #648]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002d62:	430b      	orrs	r3, r1
 8002d64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d70:	f002 0310 	and.w	r3, r2, #16
 8002d74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d78:	2300      	movs	r3, #0
 8002d7a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002d7e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002d82:	460b      	mov	r3, r1
 8002d84:	4313      	orrs	r3, r2
 8002d86:	d00b      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002d88:	4b98      	ldr	r3, [pc, #608]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002d8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d8e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002d92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d98:	4a94      	ldr	r2, [pc, #592]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002d9a:	430b      	orrs	r3, r1
 8002d9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002da0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da8:	f002 0320 	and.w	r3, r2, #32
 8002dac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002db0:	2300      	movs	r3, #0
 8002db2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002db6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002dba:	460b      	mov	r3, r1
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	d00b      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002dc0:	4b8a      	ldr	r3, [pc, #552]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002dc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dc6:	f023 0107 	bic.w	r1, r3, #7
 8002dca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002dd0:	4a86      	ldr	r2, [pc, #536]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002dd2:	430b      	orrs	r3, r1
 8002dd4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dd8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8002de4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002de8:	2300      	movs	r3, #0
 8002dea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002dee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002df2:	460b      	mov	r3, r1
 8002df4:	4313      	orrs	r3, r2
 8002df6:	d00b      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002df8:	4b7c      	ldr	r3, [pc, #496]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dfe:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8002e02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e08:	4a78      	ldr	r2, [pc, #480]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e0a:	430b      	orrs	r3, r1
 8002e0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e18:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002e1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e20:	2300      	movs	r3, #0
 8002e22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002e26:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	d00b      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002e30:	4b6e      	ldr	r3, [pc, #440]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e40:	4a6a      	ldr	r2, [pc, #424]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e42:	430b      	orrs	r3, r1
 8002e44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e50:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8002e54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002e5e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8002e62:	460b      	mov	r3, r1
 8002e64:	4313      	orrs	r3, r2
 8002e66:	d00b      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8002e68:	4b60      	ldr	r3, [pc, #384]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e78:	4a5c      	ldr	r2, [pc, #368]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002e7a:	430b      	orrs	r3, r1
 8002e7c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002e80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e88:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002e8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002e90:	2300      	movs	r3, #0
 8002e92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002e96:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	d00b      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8002ea0:	4b52      	ldr	r3, [pc, #328]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ea6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8002eaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eb0:	4a4e      	ldr	r2, [pc, #312]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002eb2:	430b      	orrs	r3, r1
 8002eb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002eb8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8002ec4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002ec8:	2300      	movs	r3, #0
 8002eca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002ece:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	d00b      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002ed8:	4b44      	ldr	r3, [pc, #272]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002eda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ede:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8002ee2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ee6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ee8:	4a40      	ldr	r2, [pc, #256]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002eea:	430b      	orrs	r3, r1
 8002eec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ef0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002efc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f00:	2300      	movs	r3, #0
 8002f02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002f06:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	d00b      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8002f10:	4b36      	ldr	r3, [pc, #216]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f16:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8002f1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f20:	4a32      	ldr	r2, [pc, #200]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f22:	430b      	orrs	r3, r1
 8002f24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8002f28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f30:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002f34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f38:	2300      	movs	r3, #0
 8002f3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f3e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8002f42:	460b      	mov	r3, r1
 8002f44:	4313      	orrs	r3, r2
 8002f46:	d00c      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8002f48:	4b28      	ldr	r3, [pc, #160]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002f4e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002f52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f5a:	4a24      	ldr	r2, [pc, #144]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002f5c:	430b      	orrs	r3, r1
 8002f5e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002f6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f70:	2300      	movs	r3, #0
 8002f72:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f74:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002f78:	460b      	mov	r3, r1
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	d04f      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8002f7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f86:	2b80      	cmp	r3, #128	@ 0x80
 8002f88:	d02d      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8002f8a:	2b80      	cmp	r3, #128	@ 0x80
 8002f8c:	d827      	bhi.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002f8e:	2b60      	cmp	r3, #96	@ 0x60
 8002f90:	d02e      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002f92:	2b60      	cmp	r3, #96	@ 0x60
 8002f94:	d823      	bhi.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002f96:	2b40      	cmp	r3, #64	@ 0x40
 8002f98:	d006      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8002f9a:	2b40      	cmp	r3, #64	@ 0x40
 8002f9c:	d81f      	bhi.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d009      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x326>
 8002fa2:	2b20      	cmp	r3, #32
 8002fa4:	d011      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8002fa6:	e01a      	b.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002fa8:	4b10      	ldr	r3, [pc, #64]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fac:	4a0f      	ldr	r2, [pc, #60]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002fae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002fb4:	e01d      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002fb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fba:	3308      	adds	r3, #8
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f002 fa17 	bl	80053f0 <RCCEx_PLL2_Config>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002fc8:	e013      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002fca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fce:	332c      	adds	r3, #44	@ 0x2c
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f002 faa5 	bl	8005520 <RCCEx_PLL3_Config>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002fdc:	e009      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002fe4:	e005      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 8002fe6:	bf00      	nop
 8002fe8:	e003      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8002fea:	bf00      	nop
 8002fec:	46020c00 	.word	0x46020c00
        break;
 8002ff0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ff2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10d      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8002ffa:	4bb6      	ldr	r3, [pc, #728]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8002ffc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003000:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8003004:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800300c:	4ab1      	ldr	r2, [pc, #708]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800300e:	430b      	orrs	r3, r1
 8003010:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003014:	e003      	b.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003016:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800301a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800301e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003026:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800302a:	673b      	str	r3, [r7, #112]	@ 0x70
 800302c:	2300      	movs	r3, #0
 800302e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003030:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003034:	460b      	mov	r3, r1
 8003036:	4313      	orrs	r3, r2
 8003038:	d053      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800303a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800303e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003046:	d033      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003048:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800304c:	d82c      	bhi.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800304e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003052:	d02f      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8003054:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003058:	d826      	bhi.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800305a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800305e:	d008      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8003060:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003064:	d820      	bhi.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00a      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 800306a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800306e:	d011      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8003070:	e01a      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003072:	4b98      	ldr	r3, [pc, #608]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003076:	4a97      	ldr	r2, [pc, #604]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800307c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800307e:	e01a      	b.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003080:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003084:	3308      	adds	r3, #8
 8003086:	4618      	mov	r0, r3
 8003088:	f002 f9b2 	bl	80053f0 <RCCEx_PLL2_Config>
 800308c:	4603      	mov	r3, r0
 800308e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003092:	e010      	b.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003094:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003098:	332c      	adds	r3, #44	@ 0x2c
 800309a:	4618      	mov	r0, r3
 800309c:	f002 fa40 	bl	8005520 <RCCEx_PLL3_Config>
 80030a0:	4603      	mov	r3, r0
 80030a2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80030a6:	e006      	b.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80030ae:	e002      	b.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80030b0:	bf00      	nop
 80030b2:	e000      	b.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80030b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030b6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10d      	bne.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80030be:	4b85      	ldr	r3, [pc, #532]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80030c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030c4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80030c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030d0:	4a80      	ldr	r2, [pc, #512]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80030d2:	430b      	orrs	r3, r1
 80030d4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80030d8:	e003      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030da:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80030de:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80030e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ea:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80030ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 80030f0:	2300      	movs	r3, #0
 80030f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80030f4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80030f8:	460b      	mov	r3, r1
 80030fa:	4313      	orrs	r3, r2
 80030fc:	d046      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80030fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003102:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003106:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800310a:	d028      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800310c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003110:	d821      	bhi.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8003112:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003116:	d022      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8003118:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800311c:	d81b      	bhi.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800311e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003122:	d01c      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8003124:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003128:	d815      	bhi.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800312a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800312e:	d008      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8003130:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003134:	d80f      	bhi.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8003136:	2b00      	cmp	r3, #0
 8003138:	d011      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800313a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800313e:	d00e      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8003140:	e009      	b.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003142:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003146:	3308      	adds	r3, #8
 8003148:	4618      	mov	r0, r3
 800314a:	f002 f951 	bl	80053f0 <RCCEx_PLL2_Config>
 800314e:	4603      	mov	r3, r0
 8003150:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003154:	e004      	b.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800315c:	e000      	b.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 800315e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003160:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10d      	bne.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003168:	4b5a      	ldr	r3, [pc, #360]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800316a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800316e:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003172:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003176:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800317a:	4a56      	ldr	r2, [pc, #344]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800317c:	430b      	orrs	r3, r1
 800317e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003182:	e003      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003184:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003188:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800318c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003194:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003198:	663b      	str	r3, [r7, #96]	@ 0x60
 800319a:	2300      	movs	r3, #0
 800319c:	667b      	str	r3, [r7, #100]	@ 0x64
 800319e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80031a2:	460b      	mov	r3, r1
 80031a4:	4313      	orrs	r3, r2
 80031a6:	d03f      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80031a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b0:	2b04      	cmp	r3, #4
 80031b2:	d81e      	bhi.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x562>
 80031b4:	a201      	add	r2, pc, #4	@ (adr r2, 80031bc <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 80031b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ba:	bf00      	nop
 80031bc:	080031fb 	.word	0x080031fb
 80031c0:	080031d1 	.word	0x080031d1
 80031c4:	080031df 	.word	0x080031df
 80031c8:	080031fb 	.word	0x080031fb
 80031cc:	080031fb 	.word	0x080031fb
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80031d0:	4b40      	ldr	r3, [pc, #256]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80031d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d4:	4a3f      	ldr	r2, [pc, #252]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80031d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031da:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80031dc:	e00e      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80031de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031e2:	332c      	adds	r3, #44	@ 0x2c
 80031e4:	4618      	mov	r0, r3
 80031e6:	f002 f99b 	bl	8005520 <RCCEx_PLL3_Config>
 80031ea:	4603      	mov	r3, r0
 80031ec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80031f0:	e004      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80031f8:	e000      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 80031fa:	bf00      	nop
    }
    if (ret == HAL_OK)
 80031fc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10d      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8003204:	4b33      	ldr	r3, [pc, #204]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003206:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800320a:	f023 0107 	bic.w	r1, r3, #7
 800320e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003216:	4a2f      	ldr	r2, [pc, #188]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003218:	430b      	orrs	r3, r1
 800321a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800321e:	e003      	b.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003220:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003224:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8003228:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800322c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003230:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003234:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003236:	2300      	movs	r3, #0
 8003238:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800323a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800323e:	460b      	mov	r3, r1
 8003240:	4313      	orrs	r3, r2
 8003242:	d04d      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8003244:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003248:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800324c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003250:	d028      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8003252:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003256:	d821      	bhi.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8003258:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800325c:	d024      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x618>
 800325e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003262:	d81b      	bhi.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8003264:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003268:	d00e      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 800326a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800326e:	d815      	bhi.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8003270:	2b00      	cmp	r3, #0
 8003272:	d01b      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8003274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003278:	d110      	bne.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800327a:	4b16      	ldr	r3, [pc, #88]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800327c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800327e:	4a15      	ldr	r2, [pc, #84]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8003280:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003284:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003286:	e012      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003288:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800328c:	332c      	adds	r3, #44	@ 0x2c
 800328e:	4618      	mov	r0, r3
 8003290:	f002 f946 	bl	8005520 <RCCEx_PLL3_Config>
 8003294:	4603      	mov	r3, r0
 8003296:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800329a:	e008      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80032a2:	e004      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80032a4:	bf00      	nop
 80032a6:	e002      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80032a8:	bf00      	nop
 80032aa:	e000      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80032ac:	bf00      	nop
    }
    if (ret == HAL_OK)
 80032ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d110      	bne.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80032b6:	4b07      	ldr	r3, [pc, #28]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80032b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80032bc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80032c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032c8:	4a02      	ldr	r2, [pc, #8]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80032ca:	430b      	orrs	r3, r1
 80032cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80032d0:	e006      	b.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80032d2:	bf00      	nop
 80032d4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032d8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80032dc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e8:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80032ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80032ee:	2300      	movs	r3, #0
 80032f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80032f2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80032f6:	460b      	mov	r3, r1
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f000 80b5 	beq.w	8003468 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032fe:	2300      	movs	r3, #0
 8003300:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003304:	4b9d      	ldr	r3, [pc, #628]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003306:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800330a:	f003 0304 	and.w	r3, r3, #4
 800330e:	2b00      	cmp	r3, #0
 8003310:	d113      	bne.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003312:	4b9a      	ldr	r3, [pc, #616]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003314:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003318:	4a98      	ldr	r2, [pc, #608]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800331a:	f043 0304 	orr.w	r3, r3, #4
 800331e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003322:	4b96      	ldr	r3, [pc, #600]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003324:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003330:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 8003334:	2301      	movs	r3, #1
 8003336:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800333a:	4b91      	ldr	r3, [pc, #580]	@ (8003580 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800333c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800333e:	4a90      	ldr	r2, [pc, #576]	@ (8003580 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8003340:	f043 0301 	orr.w	r3, r3, #1
 8003344:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003346:	f7fd fd9d 	bl	8000e84 <HAL_GetTick>
 800334a:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800334e:	e00b      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003350:	f7fd fd98 	bl	8000e84 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d903      	bls.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003366:	e005      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003368:	4b85      	ldr	r3, [pc, #532]	@ (8003580 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800336a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b00      	cmp	r3, #0
 8003372:	d0ed      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8003374:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003378:	2b00      	cmp	r3, #0
 800337a:	d165      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800337c:	4b7f      	ldr	r3, [pc, #508]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800337e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003386:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800338a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800338e:	2b00      	cmp	r3, #0
 8003390:	d023      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8003392:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003396:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800339a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800339e:	4293      	cmp	r3, r2
 80033a0:	d01b      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033a2:	4b76      	ldr	r3, [pc, #472]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80033a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033b0:	4b72      	ldr	r3, [pc, #456]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80033b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033b6:	4a71      	ldr	r2, [pc, #452]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80033b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033c0:	4b6e      	ldr	r3, [pc, #440]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80033c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033c6:	4a6d      	ldr	r2, [pc, #436]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80033c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033d0:	4a6a      	ldr	r2, [pc, #424]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80033d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d019      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e6:	f7fd fd4d 	bl	8000e84 <HAL_GetTick>
 80033ea:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033ee:	e00d      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033f0:	f7fd fd48 	bl	8000e84 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80033fa:	1ad2      	subs	r2, r2, r3
 80033fc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003400:	429a      	cmp	r2, r3
 8003402:	d903      	bls.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 800340a:	e006      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800340c:	4b5b      	ldr	r3, [pc, #364]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800340e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0ea      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 800341a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10d      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003422:	4b56      	ldr	r3, [pc, #344]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003424:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003428:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800342c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003430:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003434:	4a51      	ldr	r2, [pc, #324]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003436:	430b      	orrs	r3, r1
 8003438:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800343c:	e008      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800343e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003442:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8003446:	e003      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003448:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800344c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003450:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8003454:	2b01      	cmp	r3, #1
 8003456:	d107      	bne.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003458:	4b48      	ldr	r3, [pc, #288]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800345a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800345e:	4a47      	ldr	r2, [pc, #284]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003460:	f023 0304 	bic.w	r3, r3, #4
 8003464:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8003468:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800346c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003470:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003474:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003476:	2300      	movs	r3, #0
 8003478:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800347a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800347e:	460b      	mov	r3, r1
 8003480:	4313      	orrs	r3, r2
 8003482:	d042      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8003484:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003488:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800348c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003490:	d022      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8003492:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003496:	d81b      	bhi.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8003498:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800349c:	d011      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x832>
 800349e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034a2:	d815      	bhi.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x840>
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d019      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x84c>
 80034a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034ac:	d110      	bne.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80034ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034b2:	3308      	adds	r3, #8
 80034b4:	4618      	mov	r0, r3
 80034b6:	f001 ff9b 	bl	80053f0 <RCCEx_PLL2_Config>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80034c0:	e00d      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034c2:	4b2e      	ldr	r3, [pc, #184]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80034c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c6:	4a2d      	ldr	r2, [pc, #180]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80034c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034cc:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80034ce:	e006      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80034d6:	e002      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 80034d8:	bf00      	nop
 80034da:	e000      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 80034dc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80034de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d10d      	bne.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80034e6:	4b25      	ldr	r3, [pc, #148]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80034e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034ec:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80034f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80034f8:	4a20      	ldr	r2, [pc, #128]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80034fa:	430b      	orrs	r3, r1
 80034fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003500:	e003      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003502:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003506:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800350a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800350e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003512:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003516:	643b      	str	r3, [r7, #64]	@ 0x40
 8003518:	2300      	movs	r3, #0
 800351a:	647b      	str	r3, [r7, #68]	@ 0x44
 800351c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003520:	460b      	mov	r3, r1
 8003522:	4313      	orrs	r3, r2
 8003524:	d032      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003526:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800352a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800352e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003532:	d00b      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003534:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003538:	d804      	bhi.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800353a:	2b00      	cmp	r3, #0
 800353c:	d008      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800353e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003542:	d007      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800354a:	e004      	b.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800354c:	bf00      	nop
 800354e:	e002      	b.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8003550:	bf00      	nop
 8003552:	e000      	b.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8003554:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003556:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d112      	bne.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800355e:	4b07      	ldr	r3, [pc, #28]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003560:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003564:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003568:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800356c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003570:	4a02      	ldr	r2, [pc, #8]	@ (800357c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003572:	430b      	orrs	r3, r1
 8003574:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003578:	e008      	b.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800357a:	bf00      	nop
 800357c:	46020c00 	.word	0x46020c00
 8003580:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003584:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003588:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 800358c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003594:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003598:	63bb      	str	r3, [r7, #56]	@ 0x38
 800359a:	2300      	movs	r3, #0
 800359c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800359e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80035a2:	460b      	mov	r3, r1
 80035a4:	4313      	orrs	r3, r2
 80035a6:	d00c      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 80035a8:	4b98      	ldr	r3, [pc, #608]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80035aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80035ae:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 80035b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035ba:	4a94      	ldr	r2, [pc, #592]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80035bc:	430b      	orrs	r3, r1
 80035be:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80035c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ca:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80035ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80035d0:	2300      	movs	r3, #0
 80035d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80035d4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80035d8:	460b      	mov	r3, r1
 80035da:	4313      	orrs	r3, r2
 80035dc:	d019      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80035de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035ea:	d105      	bne.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80035ec:	4b87      	ldr	r3, [pc, #540]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80035ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f0:	4a86      	ldr	r2, [pc, #536]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80035f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035f6:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80035f8:	4b84      	ldr	r3, [pc, #528]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80035fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80035fe:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003602:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003606:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800360a:	4a80      	ldr	r2, [pc, #512]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800360c:	430b      	orrs	r3, r1
 800360e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003612:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800361e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003620:	2300      	movs	r3, #0
 8003622:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003624:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003628:	460b      	mov	r3, r1
 800362a:	4313      	orrs	r3, r2
 800362c:	d00c      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800362e:	4b77      	ldr	r3, [pc, #476]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8003630:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003634:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003638:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800363c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003640:	4972      	ldr	r1, [pc, #456]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003648:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800364c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003650:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003654:	623b      	str	r3, [r7, #32]
 8003656:	2300      	movs	r3, #0
 8003658:	627b      	str	r3, [r7, #36]	@ 0x24
 800365a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800365e:	460b      	mov	r3, r1
 8003660:	4313      	orrs	r3, r2
 8003662:	d00c      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003664:	4b69      	ldr	r3, [pc, #420]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8003666:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800366a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800366e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003672:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003676:	4965      	ldr	r1, [pc, #404]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8003678:	4313      	orrs	r3, r2
 800367a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800367e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003686:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800368a:	61bb      	str	r3, [r7, #24]
 800368c:	2300      	movs	r3, #0
 800368e:	61fb      	str	r3, [r7, #28]
 8003690:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003694:	460b      	mov	r3, r1
 8003696:	4313      	orrs	r3, r2
 8003698:	d00c      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800369a:	4b5c      	ldr	r3, [pc, #368]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800369c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80036a0:	f023 0218 	bic.w	r2, r3, #24
 80036a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036a8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80036ac:	4957      	ldr	r1, [pc, #348]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80036b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036bc:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80036c0:	613b      	str	r3, [r7, #16]
 80036c2:	2300      	movs	r3, #0
 80036c4:	617b      	str	r3, [r7, #20]
 80036c6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80036ca:	460b      	mov	r3, r1
 80036cc:	4313      	orrs	r3, r2
 80036ce:	d032      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80036d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80036d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036dc:	d105      	bne.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036de:	4b4b      	ldr	r3, [pc, #300]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80036e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e2:	4a4a      	ldr	r2, [pc, #296]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80036e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036e8:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80036ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80036f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036f6:	d108      	bne.n	800370a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036fc:	3308      	adds	r3, #8
 80036fe:	4618      	mov	r0, r3
 8003700:	f001 fe76 	bl	80053f0 <RCCEx_PLL2_Config>
 8003704:	4603      	mov	r3, r0
 8003706:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 800370a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10d      	bne.n	800372e <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8003712:	4b3e      	ldr	r3, [pc, #248]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8003714:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003718:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800371c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003720:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003724:	4939      	ldr	r1, [pc, #228]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8003726:	4313      	orrs	r3, r2
 8003728:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800372c:	e003      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800372e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003732:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8003736:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800373a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373e:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003742:	60bb      	str	r3, [r7, #8]
 8003744:	2300      	movs	r3, #0
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800374c:	460b      	mov	r3, r1
 800374e:	4313      	orrs	r3, r2
 8003750:	d03a      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8003752:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003756:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800375a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800375e:	d00e      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8003760:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003764:	d815      	bhi.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8003766:	2b00      	cmp	r3, #0
 8003768:	d017      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800376a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800376e:	d110      	bne.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003770:	4b26      	ldr	r3, [pc, #152]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8003772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003774:	4a25      	ldr	r2, [pc, #148]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8003776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800377a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800377c:	e00e      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800377e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003782:	3308      	adds	r3, #8
 8003784:	4618      	mov	r0, r3
 8003786:	f001 fe33 	bl	80053f0 <RCCEx_PLL2_Config>
 800378a:	4603      	mov	r3, r0
 800378c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8003790:	e004      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003798:	e000      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 800379a:	bf00      	nop
    }
    if (ret == HAL_OK)
 800379c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10d      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80037a4:	4b19      	ldr	r3, [pc, #100]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80037a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037aa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80037ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037b6:	4915      	ldr	r1, [pc, #84]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80037be:	e003      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80037c4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80037c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80037d4:	603b      	str	r3, [r7, #0]
 80037d6:	2300      	movs	r3, #0
 80037d8:	607b      	str	r3, [r7, #4]
 80037da:	e9d7 1200 	ldrd	r1, r2, [r7]
 80037de:	460b      	mov	r3, r1
 80037e0:	4313      	orrs	r3, r2
 80037e2:	d00c      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80037e4:	4b09      	ldr	r3, [pc, #36]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80037e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80037ea:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80037ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037f6:	4905      	ldr	r1, [pc, #20]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80037fe:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8003802:	4618      	mov	r0, r3
 8003804:	37e8      	adds	r7, #232	@ 0xe8
 8003806:	46bd      	mov	sp, r7
 8003808:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800380c:	46020c00 	.word	0x46020c00

08003810 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8003810:	b480      	push	{r7}
 8003812:	b089      	sub	sp, #36	@ 0x24
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003818:	4ba6      	ldr	r3, [pc, #664]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800381a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800381c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003820:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003822:	4ba4      	ldr	r3, [pc, #656]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003826:	f003 0303 	and.w	r3, r3, #3
 800382a:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800382c:	4ba1      	ldr	r3, [pc, #644]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800382e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003830:	0a1b      	lsrs	r3, r3, #8
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	3301      	adds	r3, #1
 8003838:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800383a:	4b9e      	ldr	r3, [pc, #632]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800383c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800383e:	091b      	lsrs	r3, r3, #4
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003846:	4b9b      	ldr	r3, [pc, #620]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800384a:	08db      	lsrs	r3, r3, #3
 800384c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	fb02 f303 	mul.w	r3, r2, r3
 8003856:	ee07 3a90 	vmov	s15, r3
 800385a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800385e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	2b03      	cmp	r3, #3
 8003866:	d062      	beq.n	800392e <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	2b03      	cmp	r3, #3
 800386c:	f200 8081 	bhi.w	8003972 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d024      	beq.n	80038c0 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	2b02      	cmp	r3, #2
 800387a:	d17a      	bne.n	8003972 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	ee07 3a90 	vmov	s15, r3
 8003882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003886:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8003ab8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800388a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800388e:	4b89      	ldr	r3, [pc, #548]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003896:	ee07 3a90 	vmov	s15, r3
 800389a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800389e:	ed97 6a02 	vldr	s12, [r7, #8]
 80038a2:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8003abc <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80038a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80038aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80038ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80038b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80038be:	e08f      	b.n	80039e0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80038c0:	4b7c      	ldr	r3, [pc, #496]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d005      	beq.n	80038d8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80038cc:	4b79      	ldr	r3, [pc, #484]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	0f1b      	lsrs	r3, r3, #28
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	e006      	b.n	80038e6 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 80038d8:	4b76      	ldr	r3, [pc, #472]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80038da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038de:	041b      	lsls	r3, r3, #16
 80038e0:	0f1b      	lsrs	r3, r3, #28
 80038e2:	f003 030f 	and.w	r3, r3, #15
 80038e6:	4a76      	ldr	r2, [pc, #472]	@ (8003ac0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80038e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ec:	ee07 3a90 	vmov	s15, r3
 80038f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	ee07 3a90 	vmov	s15, r3
 80038fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	ee07 3a90 	vmov	s15, r3
 8003908:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800390c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003910:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8003abc <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003914:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003918:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800391c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003920:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003924:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003928:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800392c:	e058      	b.n	80039e0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	ee07 3a90 	vmov	s15, r3
 8003934:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003938:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003ab8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800393c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003940:	4b5c      	ldr	r3, [pc, #368]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003944:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003948:	ee07 3a90 	vmov	s15, r3
 800394c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003950:	ed97 6a02 	vldr	s12, [r7, #8]
 8003954:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8003abc <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003958:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800395c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003960:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003964:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800396c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003970:	e036      	b.n	80039e0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003972:	4b50      	ldr	r3, [pc, #320]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d005      	beq.n	800398a <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800397e:	4b4d      	ldr	r3, [pc, #308]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	0f1b      	lsrs	r3, r3, #28
 8003984:	f003 030f 	and.w	r3, r3, #15
 8003988:	e006      	b.n	8003998 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800398a:	4b4a      	ldr	r3, [pc, #296]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800398c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003990:	041b      	lsls	r3, r3, #16
 8003992:	0f1b      	lsrs	r3, r3, #28
 8003994:	f003 030f 	and.w	r3, r3, #15
 8003998:	4a49      	ldr	r2, [pc, #292]	@ (8003ac0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800399a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800399e:	ee07 3a90 	vmov	s15, r3
 80039a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	ee07 3a90 	vmov	s15, r3
 80039ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	ee07 3a90 	vmov	s15, r3
 80039ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039be:	ed97 6a02 	vldr	s12, [r7, #8]
 80039c2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003abc <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80039c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80039d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80039de:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80039e0:	4b34      	ldr	r3, [pc, #208]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80039e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d017      	beq.n	8003a1c <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80039ec:	4b31      	ldr	r3, [pc, #196]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80039ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f0:	0a5b      	lsrs	r3, r3, #9
 80039f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039f6:	ee07 3a90 	vmov	s15, r3
 80039fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80039fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a02:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003a06:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a12:	ee17 2a90 	vmov	r2, s15
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	e002      	b.n	8003a22 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8003a22:	4b24      	ldr	r3, [pc, #144]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d017      	beq.n	8003a5e <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003a2e:	4b21      	ldr	r3, [pc, #132]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a32:	0c1b      	lsrs	r3, r3, #16
 8003a34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a38:	ee07 3a90 	vmov	s15, r3
 8003a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8003a40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a44:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003a48:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a54:	ee17 2a90 	vmov	r2, s15
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	605a      	str	r2, [r3, #4]
 8003a5c:	e002      	b.n	8003a64 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003a64:	4b13      	ldr	r3, [pc, #76]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d017      	beq.n	8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003a70:	4b10      	ldr	r3, [pc, #64]	@ (8003ab4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003a72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a74:	0e1b      	lsrs	r3, r3, #24
 8003a76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a7a:	ee07 3a90 	vmov	s15, r3
 8003a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8003a82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a86:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003a8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a96:	ee17 2a90 	vmov	r2, s15
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8003a9e:	e002      	b.n	8003aa6 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	609a      	str	r2, [r3, #8]
}
 8003aa6:	bf00      	nop
 8003aa8:	3724      	adds	r7, #36	@ 0x24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	46020c00 	.word	0x46020c00
 8003ab8:	4b742400 	.word	0x4b742400
 8003abc:	46000000 	.word	0x46000000
 8003ac0:	08007488 	.word	0x08007488

08003ac4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b089      	sub	sp, #36	@ 0x24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003acc:	4ba6      	ldr	r3, [pc, #664]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad4:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8003ad6:	4ba4      	ldr	r3, [pc, #656]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ada:	f003 0303 	and.w	r3, r3, #3
 8003ade:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8003ae0:	4ba1      	ldr	r3, [pc, #644]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae4:	0a1b      	lsrs	r3, r3, #8
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	3301      	adds	r3, #1
 8003aec:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8003aee:	4b9e      	ldr	r3, [pc, #632]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af2:	091b      	lsrs	r3, r3, #4
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003afa:	4b9b      	ldr	r3, [pc, #620]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afe:	08db      	lsrs	r3, r3, #3
 8003b00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	fb02 f303 	mul.w	r3, r2, r3
 8003b0a:	ee07 3a90 	vmov	s15, r3
 8003b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b12:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d062      	beq.n	8003be2 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	f200 8081 	bhi.w	8003c26 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d024      	beq.n	8003b74 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d17a      	bne.n	8003c26 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	ee07 3a90 	vmov	s15, r3
 8003b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b3a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8003d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8003b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b42:	4b89      	ldr	r3, [pc, #548]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b4a:	ee07 3a90 	vmov	s15, r3
 8003b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b52:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b56:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8003d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b6e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003b72:	e08f      	b.n	8003c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8003b74:	4b7c      	ldr	r3, [pc, #496]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d005      	beq.n	8003b8c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8003b80:	4b79      	ldr	r3, [pc, #484]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	0f1b      	lsrs	r3, r3, #28
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	e006      	b.n	8003b9a <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8003b8c:	4b76      	ldr	r3, [pc, #472]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003b8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003b92:	041b      	lsls	r3, r3, #16
 8003b94:	0f1b      	lsrs	r3, r3, #28
 8003b96:	f003 030f 	and.w	r3, r3, #15
 8003b9a:	4a76      	ldr	r2, [pc, #472]	@ (8003d74 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8003b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba0:	ee07 3a90 	vmov	s15, r3
 8003ba4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	ee07 3a90 	vmov	s15, r3
 8003bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	ee07 3a90 	vmov	s15, r3
 8003bbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bc0:	ed97 6a02 	vldr	s12, [r7, #8]
 8003bc4:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8003d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003bc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bcc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bd0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8003bd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bdc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003be0:	e058      	b.n	8003c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	ee07 3a90 	vmov	s15, r3
 8003be8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bec:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8003bf0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bf4:	4b5c      	ldr	r3, [pc, #368]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bfc:	ee07 3a90 	vmov	s15, r3
 8003c00:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c04:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c08:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8003d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003c0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003c10:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c14:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c18:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003c1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c20:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c24:	e036      	b.n	8003c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8003c26:	4b50      	ldr	r3, [pc, #320]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d005      	beq.n	8003c3e <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8003c32:	4b4d      	ldr	r3, [pc, #308]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	0f1b      	lsrs	r3, r3, #28
 8003c38:	f003 030f 	and.w	r3, r3, #15
 8003c3c:	e006      	b.n	8003c4c <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8003c3e:	4b4a      	ldr	r3, [pc, #296]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003c44:	041b      	lsls	r3, r3, #16
 8003c46:	0f1b      	lsrs	r3, r3, #28
 8003c48:	f003 030f 	and.w	r3, r3, #15
 8003c4c:	4a49      	ldr	r2, [pc, #292]	@ (8003d74 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8003c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c52:	ee07 3a90 	vmov	s15, r3
 8003c56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	ee07 3a90 	vmov	s15, r3
 8003c60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	ee07 3a90 	vmov	s15, r3
 8003c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c72:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c76:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003c7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8003c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c8e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c92:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8003c94:	4b34      	ldr	r3, [pc, #208]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d017      	beq.n	8003cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003ca0:	4b31      	ldr	r3, [pc, #196]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca4:	0a5b      	lsrs	r3, r3, #9
 8003ca6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003caa:	ee07 3a90 	vmov	s15, r3
 8003cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8003cb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003cb6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003cba:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cc6:	ee17 2a90 	vmov	r2, s15
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e002      	b.n	8003cd6 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8003cd6:	4b24      	ldr	r3, [pc, #144]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d017      	beq.n	8003d12 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003ce2:	4b21      	ldr	r3, [pc, #132]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce6:	0c1b      	lsrs	r3, r3, #16
 8003ce8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cec:	ee07 3a90 	vmov	s15, r3
 8003cf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8003cf4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003cf8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003cfc:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d08:	ee17 2a90 	vmov	r2, s15
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	605a      	str	r2, [r3, #4]
 8003d10:	e002      	b.n	8003d18 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8003d18:	4b13      	ldr	r3, [pc, #76]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d017      	beq.n	8003d54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003d24:	4b10      	ldr	r3, [pc, #64]	@ (8003d68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d28:	0e1b      	lsrs	r3, r3, #24
 8003d2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d2e:	ee07 3a90 	vmov	s15, r3
 8003d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8003d36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d3a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003d3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d4a:	ee17 2a90 	vmov	r2, s15
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003d52:	e002      	b.n	8003d5a <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	609a      	str	r2, [r3, #8]
}
 8003d5a:	bf00      	nop
 8003d5c:	3724      	adds	r7, #36	@ 0x24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	46020c00 	.word	0x46020c00
 8003d6c:	4b742400 	.word	0x4b742400
 8003d70:	46000000 	.word	0x46000000
 8003d74:	08007488 	.word	0x08007488

08003d78 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b089      	sub	sp, #36	@ 0x24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8003d80:	4ba6      	ldr	r3, [pc, #664]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d88:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8003d8a:	4ba4      	ldr	r3, [pc, #656]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8e:	f003 0303 	and.w	r3, r3, #3
 8003d92:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8003d94:	4ba1      	ldr	r3, [pc, #644]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d98:	0a1b      	lsrs	r3, r3, #8
 8003d9a:	f003 030f 	and.w	r3, r3, #15
 8003d9e:	3301      	adds	r3, #1
 8003da0:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8003da2:	4b9e      	ldr	r3, [pc, #632]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da6:	091b      	lsrs	r3, r3, #4
 8003da8:	f003 0301 	and.w	r3, r3, #1
 8003dac:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8003dae:	4b9b      	ldr	r3, [pc, #620]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003db2:	08db      	lsrs	r3, r3, #3
 8003db4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	fb02 f303 	mul.w	r3, r2, r3
 8003dbe:	ee07 3a90 	vmov	s15, r3
 8003dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dc6:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	2b03      	cmp	r3, #3
 8003dce:	d062      	beq.n	8003e96 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	f200 8081 	bhi.w	8003eda <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d024      	beq.n	8003e28 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d17a      	bne.n	8003eda <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	ee07 3a90 	vmov	s15, r3
 8003dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dee:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004020 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8003df2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003df6:	4b89      	ldr	r3, [pc, #548]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dfe:	ee07 3a90 	vmov	s15, r3
 8003e02:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e06:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e0a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004024 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8003e0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003e12:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e22:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8003e26:	e08f      	b.n	8003f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003e28:	4b7c      	ldr	r3, [pc, #496]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d005      	beq.n	8003e40 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8003e34:	4b79      	ldr	r3, [pc, #484]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	0f1b      	lsrs	r3, r3, #28
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	e006      	b.n	8003e4e <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8003e40:	4b76      	ldr	r3, [pc, #472]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003e42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e46:	041b      	lsls	r3, r3, #16
 8003e48:	0f1b      	lsrs	r3, r3, #28
 8003e4a:	f003 030f 	and.w	r3, r3, #15
 8003e4e:	4a76      	ldr	r2, [pc, #472]	@ (8004028 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8003e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e54:	ee07 3a90 	vmov	s15, r3
 8003e58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	ee07 3a90 	vmov	s15, r3
 8003e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	ee07 3a90 	vmov	s15, r3
 8003e70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e74:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e78:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004024 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8003e7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e88:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003e8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e90:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003e94:	e058      	b.n	8003f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	ee07 3a90 	vmov	s15, r3
 8003e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ea0:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004020 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8003ea4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ea8:	4b5c      	ldr	r3, [pc, #368]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eb0:	ee07 3a90 	vmov	s15, r3
 8003eb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003eb8:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ebc:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004024 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8003ec0:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003ec4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ec8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ecc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ed4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003ed8:	e036      	b.n	8003f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003eda:	4b50      	ldr	r3, [pc, #320]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d005      	beq.n	8003ef2 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8003ee6:	4b4d      	ldr	r3, [pc, #308]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	0f1b      	lsrs	r3, r3, #28
 8003eec:	f003 030f 	and.w	r3, r3, #15
 8003ef0:	e006      	b.n	8003f00 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8003ef2:	4b4a      	ldr	r3, [pc, #296]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003ef4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ef8:	041b      	lsls	r3, r3, #16
 8003efa:	0f1b      	lsrs	r3, r3, #28
 8003efc:	f003 030f 	and.w	r3, r3, #15
 8003f00:	4a49      	ldr	r2, [pc, #292]	@ (8004028 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8003f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	ee07 3a90 	vmov	s15, r3
 8003f14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	ee07 3a90 	vmov	s15, r3
 8003f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f26:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f2a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004024 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8003f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f42:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003f46:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8003f48:	4b34      	ldr	r3, [pc, #208]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d017      	beq.n	8003f84 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003f54:	4b31      	ldr	r3, [pc, #196]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f58:	0a5b      	lsrs	r3, r3, #9
 8003f5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f5e:	ee07 3a90 	vmov	s15, r3
 8003f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8003f66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f6a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003f6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f7a:	ee17 2a90 	vmov	r2, s15
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	e002      	b.n	8003f8a <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8003f8a:	4b24      	ldr	r3, [pc, #144]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d017      	beq.n	8003fc6 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003f96:	4b21      	ldr	r3, [pc, #132]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f9a:	0c1b      	lsrs	r3, r3, #16
 8003f9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fa0:	ee07 3a90 	vmov	s15, r3
 8003fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8003fa8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003fac:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003fb0:	edd7 6a07 	vldr	s13, [r7, #28]
 8003fb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fbc:	ee17 2a90 	vmov	r2, s15
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	605a      	str	r2, [r3, #4]
 8003fc4:	e002      	b.n	8003fcc <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8003fcc:	4b13      	ldr	r3, [pc, #76]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d017      	beq.n	8004008 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003fd8:	4b10      	ldr	r3, [pc, #64]	@ (800401c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fdc:	0e1b      	lsrs	r3, r3, #24
 8003fde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fe2:	ee07 3a90 	vmov	s15, r3
 8003fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8003fea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003fee:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003ff2:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ff6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ffa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ffe:	ee17 2a90 	vmov	r2, s15
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004006:	e002      	b.n	800400e <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	609a      	str	r2, [r3, #8]
}
 800400e:	bf00      	nop
 8004010:	3724      	adds	r7, #36	@ 0x24
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	46020c00 	.word	0x46020c00
 8004020:	4b742400 	.word	0x4b742400
 8004024:	46000000 	.word	0x46000000
 8004028:	08007488 	.word	0x08007488

0800402c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b08e      	sub	sp, #56	@ 0x38
 8004030:	af00      	add	r7, sp, #0
 8004032:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004036:	e9d7 2300 	ldrd	r2, r3, [r7]
 800403a:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800403e:	430b      	orrs	r3, r1
 8004040:	d145      	bne.n	80040ce <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004042:	4ba7      	ldr	r3, [pc, #668]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004044:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004048:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800404c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800404e:	4ba4      	ldr	r3, [pc, #656]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004050:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b02      	cmp	r3, #2
 800405a:	d108      	bne.n	800406e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800405c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800405e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004062:	d104      	bne.n	800406e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004064:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004068:	637b      	str	r3, [r7, #52]	@ 0x34
 800406a:	f001 b9b3 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800406e:	4b9c      	ldr	r3, [pc, #624]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004070:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004074:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004078:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800407c:	d114      	bne.n	80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800407e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004084:	d110      	bne.n	80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004086:	4b96      	ldr	r3, [pc, #600]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004088:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800408c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004090:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004094:	d103      	bne.n	800409e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8004096:	23fa      	movs	r3, #250	@ 0xfa
 8004098:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800409a:	f001 b99b 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800409e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80040a2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80040a4:	f001 b996 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80040a8:	4b8d      	ldr	r3, [pc, #564]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040b4:	d107      	bne.n	80040c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80040b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040bc:	d103      	bne.n	80040c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80040be:	4b89      	ldr	r3, [pc, #548]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80040c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80040c2:	f001 b987 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80040ca:	f001 b983 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80040ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040d2:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80040d6:	430b      	orrs	r3, r1
 80040d8:	d151      	bne.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80040da:	4b81      	ldr	r3, [pc, #516]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80040dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80040e0:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80040e4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80040e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040e8:	2b80      	cmp	r3, #128	@ 0x80
 80040ea:	d035      	beq.n	8004158 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80040ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ee:	2b80      	cmp	r3, #128	@ 0x80
 80040f0:	d841      	bhi.n	8004176 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80040f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f4:	2b60      	cmp	r3, #96	@ 0x60
 80040f6:	d02a      	beq.n	800414e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80040f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fa:	2b60      	cmp	r3, #96	@ 0x60
 80040fc:	d83b      	bhi.n	8004176 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80040fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004100:	2b40      	cmp	r3, #64	@ 0x40
 8004102:	d009      	beq.n	8004118 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8004104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004106:	2b40      	cmp	r3, #64	@ 0x40
 8004108:	d835      	bhi.n	8004176 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800410a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00c      	beq.n	800412a <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8004110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004112:	2b20      	cmp	r3, #32
 8004114:	d012      	beq.n	800413c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004116:	e02e      	b.n	8004176 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800411c:	4618      	mov	r0, r3
 800411e:	f7ff fb77 	bl	8003810 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004124:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004126:	f001 b955 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800412a:	f107 0318 	add.w	r3, r7, #24
 800412e:	4618      	mov	r0, r3
 8004130:	f7ff fcc8 	bl	8003ac4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004138:	f001 b94c 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800413c:	f107 030c 	add.w	r3, r7, #12
 8004140:	4618      	mov	r0, r3
 8004142:	f7ff fe19 	bl	8003d78 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800414a:	f001 b943 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800414e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004152:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004154:	f001 b93e 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004158:	4b61      	ldr	r3, [pc, #388]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004164:	d103      	bne.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8004166:	4b60      	ldr	r3, [pc, #384]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8004168:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800416a:	f001 b933 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800416e:	2300      	movs	r3, #0
 8004170:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004172:	f001 b92f 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 8004176:	2300      	movs	r3, #0
 8004178:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800417a:	f001 b92b 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800417e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004182:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004186:	430b      	orrs	r3, r1
 8004188:	d158      	bne.n	800423c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800418a:	4b55      	ldr	r3, [pc, #340]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800418c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004190:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004194:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004198:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800419c:	d03b      	beq.n	8004216 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800419e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041a4:	d846      	bhi.n	8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80041a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041ac:	d02e      	beq.n	800420c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80041ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041b4:	d83e      	bhi.n	8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80041b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041bc:	d00b      	beq.n	80041d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80041be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041c4:	d836      	bhi.n	8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80041c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d00d      	beq.n	80041e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80041cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041d2:	d012      	beq.n	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80041d4:	e02e      	b.n	8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80041d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff fb18 	bl	8003810 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80041e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041e4:	f001 b8f6 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80041e8:	f107 0318 	add.w	r3, r7, #24
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7ff fc69 	bl	8003ac4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041f6:	f001 b8ed 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80041fa:	f107 030c 	add.w	r3, r7, #12
 80041fe:	4618      	mov	r0, r3
 8004200:	f7ff fdba 	bl	8003d78 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004208:	f001 b8e4 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800420c:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004210:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004212:	f001 b8df 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004216:	4b32      	ldr	r3, [pc, #200]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800421e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004222:	d103      	bne.n	800422c <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8004224:	4b30      	ldr	r3, [pc, #192]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8004226:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004228:	f001 b8d4 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800422c:	2300      	movs	r3, #0
 800422e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004230:	f001 b8d0 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004238:	f001 b8cc 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800423c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004240:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004244:	430b      	orrs	r3, r1
 8004246:	d126      	bne.n	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8004248:	4b25      	ldr	r3, [pc, #148]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800424a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800424e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004252:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8004254:	4b22      	ldr	r3, [pc, #136]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800425c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004260:	d106      	bne.n	8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8004262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004264:	2b00      	cmp	r3, #0
 8004266:	d103      	bne.n	8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8004268:	4b1f      	ldr	r3, [pc, #124]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800426a:	637b      	str	r3, [r7, #52]	@ 0x34
 800426c:	f001 b8b2 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8004270:	4b1b      	ldr	r3, [pc, #108]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004278:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800427c:	d107      	bne.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800427e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004280:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004284:	d103      	bne.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8004286:	4b19      	ldr	r3, [pc, #100]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004288:	637b      	str	r3, [r7, #52]	@ 0x34
 800428a:	f001 b8a3 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800428e:	2300      	movs	r3, #0
 8004290:	637b      	str	r3, [r7, #52]	@ 0x34
 8004292:	f001 b89f 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8004296:	e9d7 2300 	ldrd	r2, r3, [r7]
 800429a:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800429e:	430b      	orrs	r3, r1
 80042a0:	d16e      	bne.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80042a2:	4b0f      	ldr	r3, [pc, #60]	@ (80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80042a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042a8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80042ac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80042ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80042b4:	d03d      	beq.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80042b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80042bc:	d85c      	bhi.n	8004378 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80042be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042c4:	d014      	beq.n	80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80042c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042cc:	d854      	bhi.n	8004378 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80042ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d01f      	beq.n	8004314 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80042d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042da:	d012      	beq.n	8004302 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80042dc:	e04c      	b.n	8004378 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80042de:	bf00      	nop
 80042e0:	46020c00 	.word	0x46020c00
 80042e4:	0007a120 	.word	0x0007a120
 80042e8:	00f42400 	.word	0x00f42400
 80042ec:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80042f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7ff fa8b 	bl	8003810 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80042fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80042fe:	f001 b869 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004302:	f107 0318 	add.w	r3, r7, #24
 8004306:	4618      	mov	r0, r3
 8004308:	f7ff fbdc 	bl	8003ac4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004310:	f001 b860 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8004314:	4ba7      	ldr	r3, [pc, #668]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800431c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004320:	d103      	bne.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 8004322:	4ba5      	ldr	r3, [pc, #660]	@ (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004324:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004326:	f001 b855 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800432a:	2300      	movs	r3, #0
 800432c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800432e:	f001 b851 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004332:	4ba0      	ldr	r3, [pc, #640]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0320 	and.w	r3, r3, #32
 800433a:	2b20      	cmp	r3, #32
 800433c:	d118      	bne.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800433e:	4b9d      	ldr	r3, [pc, #628]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d005      	beq.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800434a:	4b9a      	ldr	r3, [pc, #616]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	0e1b      	lsrs	r3, r3, #24
 8004350:	f003 030f 	and.w	r3, r3, #15
 8004354:	e006      	b.n	8004364 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8004356:	4b97      	ldr	r3, [pc, #604]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004358:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800435c:	041b      	lsls	r3, r3, #16
 800435e:	0e1b      	lsrs	r3, r3, #24
 8004360:	f003 030f 	and.w	r3, r3, #15
 8004364:	4a95      	ldr	r2, [pc, #596]	@ (80045bc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8004366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800436a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800436c:	f001 b832 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8004370:	2300      	movs	r3, #0
 8004372:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004374:	f001 b82e 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8004378:	2300      	movs	r3, #0
 800437a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800437c:	f001 b82a 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004380:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004384:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8004388:	430b      	orrs	r3, r1
 800438a:	d17f      	bne.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800438c:	4b89      	ldr	r3, [pc, #548]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800438e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004392:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004396:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8004398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439a:	2b00      	cmp	r3, #0
 800439c:	d165      	bne.n	800446a <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800439e:	4b85      	ldr	r3, [pc, #532]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80043a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043a4:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80043a8:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 80043aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ac:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80043b0:	d034      	beq.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 80043b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80043b8:	d853      	bhi.n	8004462 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80043ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043c0:	d00b      	beq.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 80043c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043c8:	d84b      	bhi.n	8004462 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80043ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d016      	beq.n	80043fe <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 80043d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043d6:	d009      	beq.n	80043ec <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80043d8:	e043      	b.n	8004462 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80043da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff fa16 	bl	8003810 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80043e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80043e8:	f000 bff4 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80043ec:	f107 0318 	add.w	r3, r7, #24
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff fb67 	bl	8003ac4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80043fa:	f000 bfeb 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80043fe:	4b6d      	ldr	r3, [pc, #436]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004406:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800440a:	d103      	bne.n	8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 800440c:	4b6a      	ldr	r3, [pc, #424]	@ (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800440e:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8004410:	f000 bfe0 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004418:	f000 bfdc 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800441c:	4b65      	ldr	r3, [pc, #404]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0320 	and.w	r3, r3, #32
 8004424:	2b20      	cmp	r3, #32
 8004426:	d118      	bne.n	800445a <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004428:	4b62      	ldr	r3, [pc, #392]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8004434:	4b5f      	ldr	r3, [pc, #380]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	0e1b      	lsrs	r3, r3, #24
 800443a:	f003 030f 	and.w	r3, r3, #15
 800443e:	e006      	b.n	800444e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8004440:	4b5c      	ldr	r3, [pc, #368]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004442:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004446:	041b      	lsls	r3, r3, #16
 8004448:	0e1b      	lsrs	r3, r3, #24
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	4a5b      	ldr	r2, [pc, #364]	@ (80045bc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8004450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004454:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8004456:	f000 bfbd 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800445e:	f000 bfb9 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 8004462:	2300      	movs	r3, #0
 8004464:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004466:	f000 bfb5 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800446a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004470:	d108      	bne.n	8004484 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004472:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004476:	4618      	mov	r0, r3
 8004478:	f7ff f9ca 	bl	8003810 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800447c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004480:	f000 bfa8 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 8004484:	2300      	movs	r3, #0
 8004486:	637b      	str	r3, [r7, #52]	@ 0x34
 8004488:	f000 bfa4 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800448c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004490:	1e51      	subs	r1, r2, #1
 8004492:	430b      	orrs	r3, r1
 8004494:	d136      	bne.n	8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004496:	4b47      	ldr	r3, [pc, #284]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004498:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800449c:	f003 0303 	and.w	r3, r3, #3
 80044a0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80044a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d104      	bne.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 80044a8:	f7fe fb44 	bl	8002b34 <HAL_RCC_GetPCLK2Freq>
 80044ac:	6378      	str	r0, [r7, #52]	@ 0x34
 80044ae:	f000 bf91 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80044b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d104      	bne.n	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80044b8:	f7fe fa0c 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 80044bc:	6378      	str	r0, [r7, #52]	@ 0x34
 80044be:	f000 bf89 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80044c2:	4b3c      	ldr	r3, [pc, #240]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ce:	d106      	bne.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 80044d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d103      	bne.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 80044d6:	4b3a      	ldr	r3, [pc, #232]	@ (80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80044d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80044da:	f000 bf7b 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80044de:	4b35      	ldr	r3, [pc, #212]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80044e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d107      	bne.n	80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80044ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ee:	2b03      	cmp	r3, #3
 80044f0:	d104      	bne.n	80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 80044f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80044f8:	f000 bf6c 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004500:	f000 bf68 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8004504:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004508:	1e91      	subs	r1, r2, #2
 800450a:	430b      	orrs	r3, r1
 800450c:	d136      	bne.n	800457c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800450e:	4b29      	ldr	r3, [pc, #164]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004510:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004514:	f003 030c 	and.w	r3, r3, #12
 8004518:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800451a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800451c:	2b00      	cmp	r3, #0
 800451e:	d104      	bne.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004520:	f7fe faf4 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 8004524:	6378      	str	r0, [r7, #52]	@ 0x34
 8004526:	f000 bf55 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800452a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452c:	2b04      	cmp	r3, #4
 800452e:	d104      	bne.n	800453a <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004530:	f7fe f9d0 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8004534:	6378      	str	r0, [r7, #52]	@ 0x34
 8004536:	f000 bf4d 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800453a:	4b1e      	ldr	r3, [pc, #120]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004542:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004546:	d106      	bne.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8004548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454a:	2b08      	cmp	r3, #8
 800454c:	d103      	bne.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 800454e:	4b1c      	ldr	r3, [pc, #112]	@ (80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004550:	637b      	str	r3, [r7, #52]	@ 0x34
 8004552:	f000 bf3f 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004556:	4b17      	ldr	r3, [pc, #92]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004558:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b02      	cmp	r3, #2
 8004562:	d107      	bne.n	8004574 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8004564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004566:	2b0c      	cmp	r3, #12
 8004568:	d104      	bne.n	8004574 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 800456a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800456e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004570:	f000 bf30 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	637b      	str	r3, [r7, #52]	@ 0x34
 8004578:	f000 bf2c 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800457c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004580:	1f11      	subs	r1, r2, #4
 8004582:	430b      	orrs	r3, r1
 8004584:	d13f      	bne.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004586:	4b0b      	ldr	r3, [pc, #44]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800458c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004590:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004594:	2b00      	cmp	r3, #0
 8004596:	d104      	bne.n	80045a2 <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004598:	f7fe fab8 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 800459c:	6378      	str	r0, [r7, #52]	@ 0x34
 800459e:	f000 bf19 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80045a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a4:	2b10      	cmp	r3, #16
 80045a6:	d10d      	bne.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80045a8:	f7fe f994 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 80045ac:	6378      	str	r0, [r7, #52]	@ 0x34
 80045ae:	f000 bf11 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80045b2:	bf00      	nop
 80045b4:	46020c00 	.word	0x46020c00
 80045b8:	02dc6c00 	.word	0x02dc6c00
 80045bc:	08007488 	.word	0x08007488
 80045c0:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80045c4:	4ba6      	ldr	r3, [pc, #664]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045d0:	d106      	bne.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 80045d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d4:	2b20      	cmp	r3, #32
 80045d6:	d103      	bne.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 80045d8:	4ba2      	ldr	r3, [pc, #648]	@ (8004864 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80045da:	637b      	str	r3, [r7, #52]	@ 0x34
 80045dc:	f000 befa 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80045e0:	4b9f      	ldr	r3, [pc, #636]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80045e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d107      	bne.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80045ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f0:	2b30      	cmp	r3, #48	@ 0x30
 80045f2:	d104      	bne.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 80045f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80045fa:	f000 beeb 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80045fe:	2300      	movs	r3, #0
 8004600:	637b      	str	r3, [r7, #52]	@ 0x34
 8004602:	f000 bee7 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8004606:	e9d7 2300 	ldrd	r2, r3, [r7]
 800460a:	f1a2 0108 	sub.w	r1, r2, #8
 800460e:	430b      	orrs	r3, r1
 8004610:	d136      	bne.n	8004680 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004612:	4b93      	ldr	r3, [pc, #588]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004614:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004618:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800461c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800461e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004620:	2b00      	cmp	r3, #0
 8004622:	d104      	bne.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004624:	f7fe fa72 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 8004628:	6378      	str	r0, [r7, #52]	@ 0x34
 800462a:	f000 bed3 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800462e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004630:	2b40      	cmp	r3, #64	@ 0x40
 8004632:	d104      	bne.n	800463e <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004634:	f7fe f94e 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8004638:	6378      	str	r0, [r7, #52]	@ 0x34
 800463a:	f000 becb 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800463e:	4b88      	ldr	r3, [pc, #544]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800464a:	d106      	bne.n	800465a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 800464c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800464e:	2b80      	cmp	r3, #128	@ 0x80
 8004650:	d103      	bne.n	800465a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 8004652:	4b84      	ldr	r3, [pc, #528]	@ (8004864 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8004654:	637b      	str	r3, [r7, #52]	@ 0x34
 8004656:	f000 bebd 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800465a:	4b81      	ldr	r3, [pc, #516]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800465c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b02      	cmp	r3, #2
 8004666:	d107      	bne.n	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8004668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800466a:	2bc0      	cmp	r3, #192	@ 0xc0
 800466c:	d104      	bne.n	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 800466e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004672:	637b      	str	r3, [r7, #52]	@ 0x34
 8004674:	f000 beae 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8004678:	2300      	movs	r3, #0
 800467a:	637b      	str	r3, [r7, #52]	@ 0x34
 800467c:	f000 beaa 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8004680:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004684:	f1a2 0110 	sub.w	r1, r2, #16
 8004688:	430b      	orrs	r3, r1
 800468a:	d139      	bne.n	8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800468c:	4b74      	ldr	r3, [pc, #464]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800468e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004692:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004696:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8004698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800469a:	2b00      	cmp	r3, #0
 800469c:	d104      	bne.n	80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800469e:	f7fe fa35 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 80046a2:	6378      	str	r0, [r7, #52]	@ 0x34
 80046a4:	f000 be96 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80046a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ae:	d104      	bne.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80046b0:	f7fe f910 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 80046b4:	6378      	str	r0, [r7, #52]	@ 0x34
 80046b6:	f000 be8d 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80046ba:	4b69      	ldr	r3, [pc, #420]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c6:	d107      	bne.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 80046c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ce:	d103      	bne.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 80046d0:	4b64      	ldr	r3, [pc, #400]	@ (8004864 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80046d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80046d4:	f000 be7e 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80046d8:	4b61      	ldr	r3, [pc, #388]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80046da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d108      	bne.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 80046e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046ec:	d104      	bne.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 80046ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80046f4:	f000 be6e 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80046f8:	2300      	movs	r3, #0
 80046fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80046fc:	f000 be6a 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8004700:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004704:	f1a2 0120 	sub.w	r1, r2, #32
 8004708:	430b      	orrs	r3, r1
 800470a:	d158      	bne.n	80047be <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800470c:	4b54      	ldr	r3, [pc, #336]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800470e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004712:	f003 0307 	and.w	r3, r3, #7
 8004716:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471a:	2b00      	cmp	r3, #0
 800471c:	d104      	bne.n	8004728 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 800471e:	f7fe fa1d 	bl	8002b5c <HAL_RCC_GetPCLK3Freq>
 8004722:	6378      	str	r0, [r7, #52]	@ 0x34
 8004724:	f000 be56 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8004728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472a:	2b01      	cmp	r3, #1
 800472c:	d104      	bne.n	8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800472e:	f7fe f8d1 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8004732:	6378      	str	r0, [r7, #52]	@ 0x34
 8004734:	f000 be4e 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004738:	4b49      	ldr	r3, [pc, #292]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004740:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004744:	d106      	bne.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8004746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004748:	2b02      	cmp	r3, #2
 800474a:	d103      	bne.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 800474c:	4b45      	ldr	r3, [pc, #276]	@ (8004864 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800474e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004750:	f000 be40 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004754:	4b42      	ldr	r3, [pc, #264]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004756:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800475a:	f003 0302 	and.w	r3, r3, #2
 800475e:	2b02      	cmp	r3, #2
 8004760:	d107      	bne.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8004762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004764:	2b03      	cmp	r3, #3
 8004766:	d104      	bne.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 8004768:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800476c:	637b      	str	r3, [r7, #52]	@ 0x34
 800476e:	f000 be31 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8004772:	4b3b      	ldr	r3, [pc, #236]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0320 	and.w	r3, r3, #32
 800477a:	2b20      	cmp	r3, #32
 800477c:	d11b      	bne.n	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800477e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004780:	2b04      	cmp	r3, #4
 8004782:	d118      	bne.n	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004784:	4b36      	ldr	r3, [pc, #216]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d005      	beq.n	800479c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8004790:	4b33      	ldr	r3, [pc, #204]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	0e1b      	lsrs	r3, r3, #24
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	e006      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 800479c:	4b30      	ldr	r3, [pc, #192]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800479e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80047a2:	041b      	lsls	r3, r3, #16
 80047a4:	0e1b      	lsrs	r3, r3, #24
 80047a6:	f003 030f 	and.w	r3, r3, #15
 80047aa:	4a2f      	ldr	r2, [pc, #188]	@ (8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80047ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80047b2:	f000 be0f 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80047b6:	2300      	movs	r3, #0
 80047b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80047ba:	f000 be0b 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80047be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047c2:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80047c6:	430b      	orrs	r3, r1
 80047c8:	d172      	bne.n	80048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80047ca:	4b25      	ldr	r3, [pc, #148]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80047cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047d0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80047d4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80047d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047dc:	d104      	bne.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80047de:	f7fe f879 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 80047e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80047e4:	f000 bdf6 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80047e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ee:	d108      	bne.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80047f0:	f107 0318 	add.w	r3, r7, #24
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff f965 	bl	8003ac4 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80047fa:	6a3b      	ldr	r3, [r7, #32]
 80047fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80047fe:	f000 bde9 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8004802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004804:	2b00      	cmp	r3, #0
 8004806:	d104      	bne.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8004808:	f7fe f966 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 800480c:	6378      	str	r0, [r7, #52]	@ 0x34
 800480e:	f000 bde1 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8004812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004814:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004818:	d128      	bne.n	800486c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800481a:	4b11      	ldr	r3, [pc, #68]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0320 	and.w	r3, r3, #32
 8004822:	2b20      	cmp	r3, #32
 8004824:	d118      	bne.n	8004858 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004826:	4b0e      	ldr	r3, [pc, #56]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d005      	beq.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004832:	4b0b      	ldr	r3, [pc, #44]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	0e1b      	lsrs	r3, r3, #24
 8004838:	f003 030f 	and.w	r3, r3, #15
 800483c:	e006      	b.n	800484c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800483e:	4b08      	ldr	r3, [pc, #32]	@ (8004860 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8004840:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004844:	041b      	lsls	r3, r3, #16
 8004846:	0e1b      	lsrs	r3, r3, #24
 8004848:	f003 030f 	and.w	r3, r3, #15
 800484c:	4a06      	ldr	r2, [pc, #24]	@ (8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800484e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004852:	637b      	str	r3, [r7, #52]	@ 0x34
 8004854:	f000 bdbe 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	637b      	str	r3, [r7, #52]	@ 0x34
 800485c:	f000 bdba 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8004860:	46020c00 	.word	0x46020c00
 8004864:	00f42400 	.word	0x00f42400
 8004868:	08007488 	.word	0x08007488
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800486c:	4baf      	ldr	r3, [pc, #700]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004874:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004878:	d107      	bne.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 800487a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004880:	d103      	bne.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 8004882:	4bab      	ldr	r3, [pc, #684]	@ (8004b30 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8004884:	637b      	str	r3, [r7, #52]	@ 0x34
 8004886:	f000 bda5 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800488a:	4ba8      	ldr	r3, [pc, #672]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004896:	d107      	bne.n	80048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8004898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800489a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800489e:	d103      	bne.n	80048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 80048a0:	4ba3      	ldr	r3, [pc, #652]	@ (8004b30 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 80048a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80048a4:	f000 bd96 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80048a8:	2300      	movs	r3, #0
 80048aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80048ac:	f000 bd92 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80048b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048b4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80048b8:	430b      	orrs	r3, r1
 80048ba:	d158      	bne.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80048bc:	4b9b      	ldr	r3, [pc, #620]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80048be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80048c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	d84b      	bhi.n	8004966 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 80048ce:	a201      	add	r2, pc, #4	@ (adr r2, 80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80048d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d4:	0800490d 	.word	0x0800490d
 80048d8:	080048e9 	.word	0x080048e9
 80048dc:	080048fb 	.word	0x080048fb
 80048e0:	08004917 	.word	0x08004917
 80048e4:	08004921 	.word	0x08004921
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80048e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7fe ff8f 	bl	8003810 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80048f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048f6:	f000 bd6d 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80048fa:	f107 030c 	add.w	r3, r7, #12
 80048fe:	4618      	mov	r0, r3
 8004900:	f7ff fa3a 	bl	8003d78 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004908:	f000 bd64 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800490c:	f7fe f8e4 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 8004910:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004912:	f000 bd5f 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004916:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800491a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800491c:	f000 bd5a 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004920:	4b82      	ldr	r3, [pc, #520]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0320 	and.w	r3, r3, #32
 8004928:	2b20      	cmp	r3, #32
 800492a:	d118      	bne.n	800495e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800492c:	4b7f      	ldr	r3, [pc, #508]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d005      	beq.n	8004944 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8004938:	4b7c      	ldr	r3, [pc, #496]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	0e1b      	lsrs	r3, r3, #24
 800493e:	f003 030f 	and.w	r3, r3, #15
 8004942:	e006      	b.n	8004952 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 8004944:	4b79      	ldr	r3, [pc, #484]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004946:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800494a:	041b      	lsls	r3, r3, #16
 800494c:	0e1b      	lsrs	r3, r3, #24
 800494e:	f003 030f 	and.w	r3, r3, #15
 8004952:	4a78      	ldr	r2, [pc, #480]	@ (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8004954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004958:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800495a:	f000 bd3b 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800495e:	2300      	movs	r3, #0
 8004960:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004962:	f000 bd37 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800496a:	f000 bd33 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800496e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004972:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004976:	430b      	orrs	r3, r1
 8004978:	d167      	bne.n	8004a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800497a:	4b6c      	ldr	r3, [pc, #432]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800497c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004980:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004984:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004988:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800498c:	d036      	beq.n	80049fc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800498e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004990:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004994:	d855      	bhi.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8004996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004998:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800499c:	d029      	beq.n	80049f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 800499e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80049a4:	d84d      	bhi.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80049a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049ac:	d013      	beq.n	80049d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 80049ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049b4:	d845      	bhi.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80049b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d015      	beq.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 80049bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049c2:	d13e      	bne.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80049c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7fe ff21 	bl	8003810 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80049ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049d2:	f000 bcff 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80049d6:	f107 030c 	add.w	r3, r7, #12
 80049da:	4618      	mov	r0, r3
 80049dc:	f7ff f9cc 	bl	8003d78 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049e4:	f000 bcf6 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80049e8:	f7fe f876 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 80049ec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80049ee:	f000 bcf1 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80049f2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80049f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049f8:	f000 bcec 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80049fc:	4b4b      	ldr	r3, [pc, #300]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0320 	and.w	r3, r3, #32
 8004a04:	2b20      	cmp	r3, #32
 8004a06:	d118      	bne.n	8004a3a <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004a08:	4b48      	ldr	r3, [pc, #288]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d005      	beq.n	8004a20 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 8004a14:	4b45      	ldr	r3, [pc, #276]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	0e1b      	lsrs	r3, r3, #24
 8004a1a:	f003 030f 	and.w	r3, r3, #15
 8004a1e:	e006      	b.n	8004a2e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8004a20:	4b42      	ldr	r3, [pc, #264]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004a22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004a26:	041b      	lsls	r3, r3, #16
 8004a28:	0e1b      	lsrs	r3, r3, #24
 8004a2a:	f003 030f 	and.w	r3, r3, #15
 8004a2e:	4a41      	ldr	r2, [pc, #260]	@ (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8004a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a34:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004a36:	f000 bccd 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a3e:	f000 bcc9 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8004a42:	2300      	movs	r3, #0
 8004a44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a46:	f000 bcc5 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8004a4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a4e:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8004a52:	430b      	orrs	r3, r1
 8004a54:	d14c      	bne.n	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004a56:	4b35      	ldr	r3, [pc, #212]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a60:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d104      	bne.n	8004a72 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004a68:	f7fe f850 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 8004a6c:	6378      	str	r0, [r7, #52]	@ 0x34
 8004a6e:	f000 bcb1 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8004a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a78:	d104      	bne.n	8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004a7a:	f7fd ff2b 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8004a7e:	6378      	str	r0, [r7, #52]	@ 0x34
 8004a80:	f000 bca8 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004a84:	4b29      	ldr	r3, [pc, #164]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a90:	d107      	bne.n	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8004a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a98:	d103      	bne.n	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 8004a9a:	4b25      	ldr	r3, [pc, #148]	@ (8004b30 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8004a9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a9e:	f000 bc99 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8004aa2:	4b22      	ldr	r3, [pc, #136]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0320 	and.w	r3, r3, #32
 8004aaa:	2b20      	cmp	r3, #32
 8004aac:	d11c      	bne.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8004aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ab4:	d118      	bne.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d005      	beq.n	8004ace <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8004ac2:	4b1a      	ldr	r3, [pc, #104]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	0e1b      	lsrs	r3, r3, #24
 8004ac8:	f003 030f 	and.w	r3, r3, #15
 8004acc:	e006      	b.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8004ace:	4b17      	ldr	r3, [pc, #92]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004ad0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ad4:	041b      	lsls	r3, r3, #16
 8004ad6:	0e1b      	lsrs	r3, r3, #24
 8004ad8:	f003 030f 	and.w	r3, r3, #15
 8004adc:	4a15      	ldr	r2, [pc, #84]	@ (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8004ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ae2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ae4:	f000 bc76 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8004aec:	f000 bc72 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8004af0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004af4:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8004af8:	430b      	orrs	r3, r1
 8004afa:	d153      	bne.n	8004ba4 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004afc:	4b0b      	ldr	r3, [pc, #44]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b02:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004b06:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d104      	bne.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004b0e:	f7fd fffd 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 8004b12:	6378      	str	r0, [r7, #52]	@ 0x34
 8004b14:	f000 bc5e 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8004b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b1e:	d10b      	bne.n	8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004b20:	f7fd fed8 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8004b24:	6378      	str	r0, [r7, #52]	@ 0x34
 8004b26:	f000 bc55 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8004b2a:	bf00      	nop
 8004b2c:	46020c00 	.word	0x46020c00
 8004b30:	00f42400 	.word	0x00f42400
 8004b34:	08007488 	.word	0x08007488
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004b38:	4ba1      	ldr	r3, [pc, #644]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b44:	d107      	bne.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 8004b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b4c:	d103      	bne.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 8004b4e:	4b9d      	ldr	r3, [pc, #628]	@ (8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8004b50:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b52:	f000 bc3f 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8004b56:	4b9a      	ldr	r3, [pc, #616]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0320 	and.w	r3, r3, #32
 8004b5e:	2b20      	cmp	r3, #32
 8004b60:	d11c      	bne.n	8004b9c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 8004b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b64:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b68:	d118      	bne.n	8004b9c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004b6a:	4b95      	ldr	r3, [pc, #596]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d005      	beq.n	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 8004b76:	4b92      	ldr	r3, [pc, #584]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	0e1b      	lsrs	r3, r3, #24
 8004b7c:	f003 030f 	and.w	r3, r3, #15
 8004b80:	e006      	b.n	8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8004b82:	4b8f      	ldr	r3, [pc, #572]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004b84:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b88:	041b      	lsls	r3, r3, #16
 8004b8a:	0e1b      	lsrs	r3, r3, #24
 8004b8c:	f003 030f 	and.w	r3, r3, #15
 8004b90:	4a8d      	ldr	r2, [pc, #564]	@ (8004dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8004b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b96:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b98:	f000 bc1c 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ba0:	f000 bc18 	b.w	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8004ba4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ba8:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8004bac:	430b      	orrs	r3, r1
 8004bae:	d151      	bne.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004bb0:	4b83      	ldr	r3, [pc, #524]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004bb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bb6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004bba:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bc0:	d024      	beq.n	8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 8004bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc4:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bc6:	d842      	bhi.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8004bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bca:	2b80      	cmp	r3, #128	@ 0x80
 8004bcc:	d00d      	beq.n	8004bea <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 8004bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd0:	2b80      	cmp	r3, #128	@ 0x80
 8004bd2:	d83c      	bhi.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8004bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 8004bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bdc:	2b40      	cmp	r3, #64	@ 0x40
 8004bde:	d011      	beq.n	8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 8004be0:	e035      	b.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8004be2:	f7fd ffbb 	bl	8002b5c <HAL_RCC_GetPCLK3Freq>
 8004be6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004be8:	e3f4      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004bea:	4b75      	ldr	r3, [pc, #468]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bf6:	d102      	bne.n	8004bfe <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 8004bf8:	4b72      	ldr	r3, [pc, #456]	@ (8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8004bfa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004bfc:	e3ea      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c02:	e3e7      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8004c04:	f7fd fe66 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8004c08:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004c0a:	e3e3      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004c0c:	4b6c      	ldr	r3, [pc, #432]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0320 	and.w	r3, r3, #32
 8004c14:	2b20      	cmp	r3, #32
 8004c16:	d117      	bne.n	8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004c18:	4b69      	ldr	r3, [pc, #420]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d005      	beq.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 8004c24:	4b66      	ldr	r3, [pc, #408]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	0e1b      	lsrs	r3, r3, #24
 8004c2a:	f003 030f 	and.w	r3, r3, #15
 8004c2e:	e006      	b.n	8004c3e <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8004c30:	4b63      	ldr	r3, [pc, #396]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004c32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004c36:	041b      	lsls	r3, r3, #16
 8004c38:	0e1b      	lsrs	r3, r3, #24
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	4a62      	ldr	r2, [pc, #392]	@ (8004dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8004c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c44:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004c46:	e3c5      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c4c:	e3c2      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c52:	e3bf      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8004c54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c58:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8004c5c:	430b      	orrs	r3, r1
 8004c5e:	d147      	bne.n	8004cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8004c60:	4b57      	ldr	r3, [pc, #348]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004c62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c66:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004c6a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8004c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d103      	bne.n	8004c7a <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004c72:	f7fd ff4b 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 8004c76:	6378      	str	r0, [r7, #52]	@ 0x34
 8004c78:	e3ac      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8004c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c80:	d103      	bne.n	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004c82:	f7fd fe27 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8004c86:	6378      	str	r0, [r7, #52]	@ 0x34
 8004c88:	e3a4      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8004c8a:	4b4d      	ldr	r3, [pc, #308]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c96:	d106      	bne.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8004c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c9e:	d102      	bne.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 8004ca0:	4b48      	ldr	r3, [pc, #288]	@ (8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8004ca2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ca4:	e396      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8004ca6:	4b46      	ldr	r3, [pc, #280]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0320 	and.w	r3, r3, #32
 8004cae:	2b20      	cmp	r3, #32
 8004cb0:	d11b      	bne.n	8004cea <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 8004cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004cb8:	d117      	bne.n	8004cea <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004cba:	4b41      	ldr	r3, [pc, #260]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d005      	beq.n	8004cd2 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8004cc6:	4b3e      	ldr	r3, [pc, #248]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	0e1b      	lsrs	r3, r3, #24
 8004ccc:	f003 030f 	and.w	r3, r3, #15
 8004cd0:	e006      	b.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 8004cd2:	4b3b      	ldr	r3, [pc, #236]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004cd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004cd8:	041b      	lsls	r3, r3, #16
 8004cda:	0e1b      	lsrs	r3, r3, #24
 8004cdc:	f003 030f 	and.w	r3, r3, #15
 8004ce0:	4a39      	ldr	r2, [pc, #228]	@ (8004dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8004ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ce8:	e374      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cee:	e371      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8004cf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cf4:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8004cf8:	430b      	orrs	r3, r1
 8004cfa:	d16a      	bne.n	8004dd2 <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8004cfc:	4b30      	ldr	r3, [pc, #192]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004cfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d06:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8004d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d120      	bne.n	8004d50 <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004d0e:	4b2c      	ldr	r3, [pc, #176]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0320 	and.w	r3, r3, #32
 8004d16:	2b20      	cmp	r3, #32
 8004d18:	d117      	bne.n	8004d4a <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004d1a:	4b29      	ldr	r3, [pc, #164]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d005      	beq.n	8004d32 <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 8004d26:	4b26      	ldr	r3, [pc, #152]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	0e1b      	lsrs	r3, r3, #24
 8004d2c:	f003 030f 	and.w	r3, r3, #15
 8004d30:	e006      	b.n	8004d40 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8004d32:	4b23      	ldr	r3, [pc, #140]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004d34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004d38:	041b      	lsls	r3, r3, #16
 8004d3a:	0e1b      	lsrs	r3, r3, #24
 8004d3c:	f003 030f 	and.w	r3, r3, #15
 8004d40:	4a21      	ldr	r2, [pc, #132]	@ (8004dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8004d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d46:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d48:	e344      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d4e:	e341      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8004d50:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004d52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d5e:	d112      	bne.n	8004d86 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8004d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d66:	d10e      	bne.n	8004d86 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004d68:	4b15      	ldr	r3, [pc, #84]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004d6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d76:	d102      	bne.n	8004d7e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 8004d78:	23fa      	movs	r3, #250	@ 0xfa
 8004d7a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004d7c:	e32a      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8004d7e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004d82:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004d84:	e326      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8004d86:	4b0e      	ldr	r3, [pc, #56]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d92:	d106      	bne.n	8004da2 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 8004d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d9a:	d102      	bne.n	8004da2 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 8004d9c:	4b09      	ldr	r3, [pc, #36]	@ (8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8004d9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004da0:	e318      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8004da2:	4b07      	ldr	r3, [pc, #28]	@ (8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8004da4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d10d      	bne.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 8004db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004db6:	d109      	bne.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 8004db8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dbe:	e309      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8004dc0:	46020c00 	.word	0x46020c00
 8004dc4:	00f42400 	.word	0x00f42400
 8004dc8:	08007488 	.word	0x08007488
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dd0:	e300      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8004dd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dd6:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8004dda:	430b      	orrs	r3, r1
 8004ddc:	d164      	bne.n	8004ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004dde:	4ba2      	ldr	r3, [pc, #648]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004de0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004de4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004de8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8004dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d120      	bne.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004df0:	4b9d      	ldr	r3, [pc, #628]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0320 	and.w	r3, r3, #32
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d117      	bne.n	8004e2c <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004dfc:	4b9a      	ldr	r3, [pc, #616]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d005      	beq.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8004e08:	4b97      	ldr	r3, [pc, #604]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	0e1b      	lsrs	r3, r3, #24
 8004e0e:	f003 030f 	and.w	r3, r3, #15
 8004e12:	e006      	b.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 8004e14:	4b94      	ldr	r3, [pc, #592]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004e16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e1a:	041b      	lsls	r3, r3, #16
 8004e1c:	0e1b      	lsrs	r3, r3, #24
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	4a92      	ldr	r2, [pc, #584]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8004e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e28:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e2a:	e2d3      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e30:	e2d0      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8004e32:	4b8d      	ldr	r3, [pc, #564]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004e34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e40:	d112      	bne.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 8004e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e48:	d10e      	bne.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004e4a:	4b87      	ldr	r3, [pc, #540]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004e4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e58:	d102      	bne.n	8004e60 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 8004e5a:	23fa      	movs	r3, #250	@ 0xfa
 8004e5c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004e5e:	e2b9      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8004e60:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004e64:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004e66:	e2b5      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8004e68:	4b7f      	ldr	r3, [pc, #508]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e74:	d106      	bne.n	8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 8004e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e7c:	d102      	bne.n	8004e84 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 8004e7e:	4b7c      	ldr	r3, [pc, #496]	@ (8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8004e80:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e82:	e2a7      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8004e84:	4b78      	ldr	r3, [pc, #480]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004e86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d107      	bne.n	8004ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 8004e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e98:	d103      	bne.n	8004ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 8004e9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ea0:	e298      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ea6:	e295      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8004ea8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004eac:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8004eb0:	430b      	orrs	r3, r1
 8004eb2:	d147      	bne.n	8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004eb4:	4b6c      	ldr	r3, [pc, #432]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004eba:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004ebe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8004ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d103      	bne.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004ec6:	f7fd fe21 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 8004eca:	6378      	str	r0, [r7, #52]	@ 0x34
 8004ecc:	e282      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8004ece:	4b66      	ldr	r3, [pc, #408]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004ed0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ed4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ed8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004edc:	d112      	bne.n	8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 8004ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ee4:	d10e      	bne.n	8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004ee6:	4b60      	ldr	r3, [pc, #384]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004ee8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004eec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ef0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ef4:	d102      	bne.n	8004efc <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 8004ef6:	23fa      	movs	r3, #250	@ 0xfa
 8004ef8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004efa:	e26b      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8004efc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004f00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004f02:	e267      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8004f04:	4b58      	ldr	r3, [pc, #352]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f10:	d106      	bne.n	8004f20 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8004f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f18:	d102      	bne.n	8004f20 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 8004f1a:	4b55      	ldr	r3, [pc, #340]	@ (8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8004f1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f1e:	e259      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8004f20:	4b51      	ldr	r3, [pc, #324]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004f22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f26:	f003 0302 	and.w	r3, r3, #2
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d107      	bne.n	8004f3e <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f30:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f34:	d103      	bne.n	8004f3e <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 8004f36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f3c:	e24a      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f42:	e247      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8004f44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f48:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	d12d      	bne.n	8004fac <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8004f50:	4b45      	ldr	r3, [pc, #276]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f56:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004f5a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8004f5c:	4b42      	ldr	r3, [pc, #264]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f68:	d105      	bne.n	8004f76 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8004f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d102      	bne.n	8004f76 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 8004f70:	4b3f      	ldr	r3, [pc, #252]	@ (8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8004f72:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f74:	e22e      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8004f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f7c:	d107      	bne.n	8004f8e <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7fe fc44 	bl	8003810 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8004f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f8c:	e222      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f94:	d107      	bne.n	8004fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f96:	f107 0318 	add.w	r3, r7, #24
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7fe fd92 	bl	8003ac4 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fa4:	e216      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004faa:	e213      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8004fac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fb0:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8004fb4:	430b      	orrs	r3, r1
 8004fb6:	d15d      	bne.n	8005074 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8004fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004fba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fbe:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004fc2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8004fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004fca:	d028      	beq.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004fd2:	d845      	bhi.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 8004fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fda:	d013      	beq.n	8005004 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 8004fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fe2:	d83d      	bhi.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 8004fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d004      	beq.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 8004fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ff0:	d004      	beq.n	8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 8004ff2:	e035      	b.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8004ff4:	f7fd fd9e 	bl	8002b34 <HAL_RCC_GetPCLK2Freq>
 8004ff8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004ffa:	e1eb      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8004ffc:	f7fd fc6a 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8005000:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005002:	e1e7      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005004:	4b18      	ldr	r3, [pc, #96]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800500c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005010:	d102      	bne.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 8005012:	4b17      	ldr	r3, [pc, #92]	@ (8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8005014:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005016:	e1dd      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800501c:	e1da      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800501e:	4b12      	ldr	r3, [pc, #72]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0320 	and.w	r3, r3, #32
 8005026:	2b20      	cmp	r3, #32
 8005028:	d117      	bne.n	800505a <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800502a:	4b0f      	ldr	r3, [pc, #60]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d005      	beq.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 8005036:	4b0c      	ldr	r3, [pc, #48]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	0e1b      	lsrs	r3, r3, #24
 800503c:	f003 030f 	and.w	r3, r3, #15
 8005040:	e006      	b.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 8005042:	4b09      	ldr	r3, [pc, #36]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005044:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005048:	041b      	lsls	r3, r3, #16
 800504a:	0e1b      	lsrs	r3, r3, #24
 800504c:	f003 030f 	and.w	r3, r3, #15
 8005050:	4a06      	ldr	r2, [pc, #24]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8005052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005056:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005058:	e1bc      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800505e:	e1b9      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8005060:	2300      	movs	r3, #0
 8005062:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005064:	e1b6      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8005066:	bf00      	nop
 8005068:	46020c00 	.word	0x46020c00
 800506c:	08007488 	.word	0x08007488
 8005070:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8005074:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005078:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800507c:	430b      	orrs	r3, r1
 800507e:	d156      	bne.n	800512e <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005080:	4ba5      	ldr	r3, [pc, #660]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005082:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005086:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800508a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800508c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005092:	d028      	beq.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 8005094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005096:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800509a:	d845      	bhi.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 800509c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800509e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050a2:	d013      	beq.n	80050cc <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 80050a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050aa:	d83d      	bhi.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 80050ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d004      	beq.n	80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 80050b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050b8:	d004      	beq.n	80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 80050ba:	e035      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80050bc:	f7fd fd26 	bl	8002b0c <HAL_RCC_GetPCLK1Freq>
 80050c0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80050c2:	e187      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80050c4:	f7fd fc06 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 80050c8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80050ca:	e183      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80050cc:	4b92      	ldr	r3, [pc, #584]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050d8:	d102      	bne.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 80050da:	4b90      	ldr	r3, [pc, #576]	@ (800531c <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 80050dc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80050de:	e179      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80050e0:	2300      	movs	r3, #0
 80050e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80050e4:	e176      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80050e6:	4b8c      	ldr	r3, [pc, #560]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0320 	and.w	r3, r3, #32
 80050ee:	2b20      	cmp	r3, #32
 80050f0:	d117      	bne.n	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80050f2:	4b89      	ldr	r3, [pc, #548]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d005      	beq.n	800510a <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 80050fe:	4b86      	ldr	r3, [pc, #536]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	0e1b      	lsrs	r3, r3, #24
 8005104:	f003 030f 	and.w	r3, r3, #15
 8005108:	e006      	b.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 800510a:	4b83      	ldr	r3, [pc, #524]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800510c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005110:	041b      	lsls	r3, r3, #16
 8005112:	0e1b      	lsrs	r3, r3, #24
 8005114:	f003 030f 	and.w	r3, r3, #15
 8005118:	4a81      	ldr	r2, [pc, #516]	@ (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800511a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800511e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005120:	e158      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005122:	2300      	movs	r3, #0
 8005124:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005126:	e155      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8005128:	2300      	movs	r3, #0
 800512a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800512c:	e152      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800512e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005132:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8005136:	430b      	orrs	r3, r1
 8005138:	d177      	bne.n	800522a <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800513a:	4b77      	ldr	r3, [pc, #476]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800513c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005140:	f003 0318 	and.w	r3, r3, #24
 8005144:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005148:	2b18      	cmp	r3, #24
 800514a:	d86b      	bhi.n	8005224 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 800514c:	a201      	add	r2, pc, #4	@ (adr r2, 8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 800514e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005152:	bf00      	nop
 8005154:	080051b9 	.word	0x080051b9
 8005158:	08005225 	.word	0x08005225
 800515c:	08005225 	.word	0x08005225
 8005160:	08005225 	.word	0x08005225
 8005164:	08005225 	.word	0x08005225
 8005168:	08005225 	.word	0x08005225
 800516c:	08005225 	.word	0x08005225
 8005170:	08005225 	.word	0x08005225
 8005174:	080051c1 	.word	0x080051c1
 8005178:	08005225 	.word	0x08005225
 800517c:	08005225 	.word	0x08005225
 8005180:	08005225 	.word	0x08005225
 8005184:	08005225 	.word	0x08005225
 8005188:	08005225 	.word	0x08005225
 800518c:	08005225 	.word	0x08005225
 8005190:	08005225 	.word	0x08005225
 8005194:	080051c9 	.word	0x080051c9
 8005198:	08005225 	.word	0x08005225
 800519c:	08005225 	.word	0x08005225
 80051a0:	08005225 	.word	0x08005225
 80051a4:	08005225 	.word	0x08005225
 80051a8:	08005225 	.word	0x08005225
 80051ac:	08005225 	.word	0x08005225
 80051b0:	08005225 	.word	0x08005225
 80051b4:	080051e3 	.word	0x080051e3
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80051b8:	f7fd fcd0 	bl	8002b5c <HAL_RCC_GetPCLK3Freq>
 80051bc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80051be:	e109      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80051c0:	f7fd fb88 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 80051c4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80051c6:	e105      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80051c8:	4b53      	ldr	r3, [pc, #332]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051d4:	d102      	bne.n	80051dc <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 80051d6:	4b51      	ldr	r3, [pc, #324]	@ (800531c <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 80051d8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80051da:	e0fb      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80051dc:	2300      	movs	r3, #0
 80051de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80051e0:	e0f8      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80051e2:	4b4d      	ldr	r3, [pc, #308]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0320 	and.w	r3, r3, #32
 80051ea:	2b20      	cmp	r3, #32
 80051ec:	d117      	bne.n	800521e <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80051ee:	4b4a      	ldr	r3, [pc, #296]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d005      	beq.n	8005206 <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 80051fa:	4b47      	ldr	r3, [pc, #284]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	0e1b      	lsrs	r3, r3, #24
 8005200:	f003 030f 	and.w	r3, r3, #15
 8005204:	e006      	b.n	8005214 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8005206:	4b44      	ldr	r3, [pc, #272]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005208:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800520c:	041b      	lsls	r3, r3, #16
 800520e:	0e1b      	lsrs	r3, r3, #24
 8005210:	f003 030f 	and.w	r3, r3, #15
 8005214:	4a42      	ldr	r2, [pc, #264]	@ (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8005216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800521a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800521c:	e0da      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800521e:	2300      	movs	r3, #0
 8005220:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005222:	e0d7      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8005224:	2300      	movs	r3, #0
 8005226:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005228:	e0d4      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800522a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800522e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8005232:	430b      	orrs	r3, r1
 8005234:	d155      	bne.n	80052e2 <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8005236:	4b38      	ldr	r3, [pc, #224]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8005238:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800523c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005240:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005244:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005248:	d013      	beq.n	8005272 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 800524a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800524c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005250:	d844      	bhi.n	80052dc <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8005252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005254:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005258:	d013      	beq.n	8005282 <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 800525a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005260:	d83c      	bhi.n	80052dc <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8005262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005264:	2b00      	cmp	r3, #0
 8005266:	d014      	beq.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8005268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800526e:	d014      	beq.n	800529a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8005270:	e034      	b.n	80052dc <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005272:	f107 0318 	add.w	r3, r7, #24
 8005276:	4618      	mov	r0, r3
 8005278:	f7fe fc24 	bl	8003ac4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005280:	e0a8      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005282:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005286:	4618      	mov	r0, r3
 8005288:	f7fe fac2 	bl	8003810 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800528c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800528e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005290:	e0a0      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005292:	f7fd fb1f 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8005296:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005298:	e09c      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800529a:	4b1f      	ldr	r3, [pc, #124]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0320 	and.w	r3, r3, #32
 80052a2:	2b20      	cmp	r3, #32
 80052a4:	d117      	bne.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80052a6:	4b1c      	ldr	r3, [pc, #112]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d005      	beq.n	80052be <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 80052b2:	4b19      	ldr	r3, [pc, #100]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	0e1b      	lsrs	r3, r3, #24
 80052b8:	f003 030f 	and.w	r3, r3, #15
 80052bc:	e006      	b.n	80052cc <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 80052be:	4b16      	ldr	r3, [pc, #88]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80052c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052c4:	041b      	lsls	r3, r3, #16
 80052c6:	0e1b      	lsrs	r3, r3, #24
 80052c8:	f003 030f 	and.w	r3, r3, #15
 80052cc:	4a14      	ldr	r2, [pc, #80]	@ (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 80052ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052d2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80052d4:	e07e      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80052da:	e07b      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 80052dc:	2300      	movs	r3, #0
 80052de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80052e0:	e078      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 80052e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052e6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80052ea:	430b      	orrs	r3, r1
 80052ec:	d138      	bne.n	8005360 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80052ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80052f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052f8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80052fa:	4b07      	ldr	r3, [pc, #28]	@ (8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80052fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b02      	cmp	r3, #2
 8005306:	d10d      	bne.n	8005324 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8005308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10a      	bne.n	8005324 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 800530e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005312:	637b      	str	r3, [r7, #52]	@ 0x34
 8005314:	e05e      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8005316:	bf00      	nop
 8005318:	46020c00 	.word	0x46020c00
 800531c:	00f42400 	.word	0x00f42400
 8005320:	08007488 	.word	0x08007488
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8005324:	4b2e      	ldr	r3, [pc, #184]	@ (80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8005326:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800532a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800532e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005332:	d112      	bne.n	800535a <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 8005334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800533a:	d10e      	bne.n	800535a <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800533c:	4b28      	ldr	r3, [pc, #160]	@ (80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800533e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005346:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800534a:	d102      	bne.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 800534c:	23fa      	movs	r3, #250	@ 0xfa
 800534e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005350:	e040      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8005352:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005356:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005358:	e03c      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800535a:	2300      	movs	r3, #0
 800535c:	637b      	str	r3, [r7, #52]	@ 0x34
 800535e:	e039      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8005360:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005364:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005368:	430b      	orrs	r3, r1
 800536a:	d131      	bne.n	80053d0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800536c:	4b1c      	ldr	r3, [pc, #112]	@ (80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800536e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005372:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005376:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8005378:	4b19      	ldr	r3, [pc, #100]	@ (80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005380:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005384:	d105      	bne.n	8005392 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 8005386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005388:	2b00      	cmp	r3, #0
 800538a:	d102      	bne.n	8005392 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 800538c:	4b15      	ldr	r3, [pc, #84]	@ (80053e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 800538e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005390:	e020      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8005392:	4b13      	ldr	r3, [pc, #76]	@ (80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800539a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800539e:	d106      	bne.n	80053ae <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 80053a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053a6:	d102      	bne.n	80053ae <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 80053a8:	4b0f      	ldr	r3, [pc, #60]	@ (80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 80053aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ac:	e012      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80053ae:	4b0c      	ldr	r3, [pc, #48]	@ (80053e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ba:	d106      	bne.n	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 80053bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053c2:	d102      	bne.n	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 80053c4:	4b09      	ldr	r3, [pc, #36]	@ (80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 80053c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80053c8:	e004      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80053ca:	2300      	movs	r3, #0
 80053cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ce:	e001      	b.n	80053d4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80053d0:	2300      	movs	r3, #0
 80053d2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80053d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3738      	adds	r7, #56	@ 0x38
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	46020c00 	.word	0x46020c00
 80053e4:	02dc6c00 	.word	0x02dc6c00
 80053e8:	016e3600 	.word	0x016e3600
 80053ec:	00f42400 	.word	0x00f42400

080053f0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80053f8:	4b47      	ldr	r3, [pc, #284]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a46      	ldr	r2, [pc, #280]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80053fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005402:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005404:	f7fb fd3e 	bl	8000e84 <HAL_GetTick>
 8005408:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800540a:	e008      	b.n	800541e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800540c:	f7fb fd3a 	bl	8000e84 <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	2b02      	cmp	r3, #2
 8005418:	d901      	bls.n	800541e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e077      	b.n	800550e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800541e:	4b3e      	ldr	r3, [pc, #248]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1f0      	bne.n	800540c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800542a:	4b3b      	ldr	r3, [pc, #236]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 800542c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800542e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005432:	f023 0303 	bic.w	r3, r3, #3
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	6811      	ldr	r1, [r2, #0]
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	6852      	ldr	r2, [r2, #4]
 800543e:	3a01      	subs	r2, #1
 8005440:	0212      	lsls	r2, r2, #8
 8005442:	430a      	orrs	r2, r1
 8005444:	4934      	ldr	r1, [pc, #208]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 8005446:	4313      	orrs	r3, r2
 8005448:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800544a:	4b33      	ldr	r3, [pc, #204]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 800544c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800544e:	4b33      	ldr	r3, [pc, #204]	@ (800551c <RCCEx_PLL2_Config+0x12c>)
 8005450:	4013      	ands	r3, r2
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	6892      	ldr	r2, [r2, #8]
 8005456:	3a01      	subs	r2, #1
 8005458:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	68d2      	ldr	r2, [r2, #12]
 8005460:	3a01      	subs	r2, #1
 8005462:	0252      	lsls	r2, r2, #9
 8005464:	b292      	uxth	r2, r2
 8005466:	4311      	orrs	r1, r2
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	6912      	ldr	r2, [r2, #16]
 800546c:	3a01      	subs	r2, #1
 800546e:	0412      	lsls	r2, r2, #16
 8005470:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005474:	4311      	orrs	r1, r2
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	6952      	ldr	r2, [r2, #20]
 800547a:	3a01      	subs	r2, #1
 800547c:	0612      	lsls	r2, r2, #24
 800547e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005482:	430a      	orrs	r2, r1
 8005484:	4924      	ldr	r1, [pc, #144]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 8005486:	4313      	orrs	r3, r2
 8005488:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800548a:	4b23      	ldr	r3, [pc, #140]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 800548c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800548e:	f023 020c 	bic.w	r2, r3, #12
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	4920      	ldr	r1, [pc, #128]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 8005498:	4313      	orrs	r3, r2
 800549a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800549c:	4b1e      	ldr	r3, [pc, #120]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 800549e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	491c      	ldr	r1, [pc, #112]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80054aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80054ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ae:	4a1a      	ldr	r2, [pc, #104]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80054b0:	f023 0310 	bic.w	r3, r3, #16
 80054b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80054b6:	4b18      	ldr	r3, [pc, #96]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80054b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054be:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	69d2      	ldr	r2, [r2, #28]
 80054c6:	00d2      	lsls	r2, r2, #3
 80054c8:	4913      	ldr	r1, [pc, #76]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80054ce:	4b12      	ldr	r3, [pc, #72]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80054d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d2:	4a11      	ldr	r2, [pc, #68]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80054d4:	f043 0310 	orr.w	r3, r3, #16
 80054d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80054da:	4b0f      	ldr	r3, [pc, #60]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a0e      	ldr	r2, [pc, #56]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 80054e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054e4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80054e6:	f7fb fccd 	bl	8000e84 <HAL_GetTick>
 80054ea:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80054ec:	e008      	b.n	8005500 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80054ee:	f7fb fcc9 	bl	8000e84 <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d901      	bls.n	8005500 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e006      	b.n	800550e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005500:	4b05      	ldr	r3, [pc, #20]	@ (8005518 <RCCEx_PLL2_Config+0x128>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0f0      	beq.n	80054ee <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800550c:	2300      	movs	r3, #0

}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	46020c00 	.word	0x46020c00
 800551c:	80800000 	.word	0x80800000

08005520 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8005528:	4b47      	ldr	r3, [pc, #284]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a46      	ldr	r2, [pc, #280]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 800552e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005532:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005534:	f7fb fca6 	bl	8000e84 <HAL_GetTick>
 8005538:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800553a:	e008      	b.n	800554e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800553c:	f7fb fca2 	bl	8000e84 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	2b02      	cmp	r3, #2
 8005548:	d901      	bls.n	800554e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e077      	b.n	800563e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800554e:	4b3e      	ldr	r3, [pc, #248]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1f0      	bne.n	800553c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800555a:	4b3b      	ldr	r3, [pc, #236]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 800555c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005562:	f023 0303 	bic.w	r3, r3, #3
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	6811      	ldr	r1, [r2, #0]
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	6852      	ldr	r2, [r2, #4]
 800556e:	3a01      	subs	r2, #1
 8005570:	0212      	lsls	r2, r2, #8
 8005572:	430a      	orrs	r2, r1
 8005574:	4934      	ldr	r1, [pc, #208]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 8005576:	4313      	orrs	r3, r2
 8005578:	630b      	str	r3, [r1, #48]	@ 0x30
 800557a:	4b33      	ldr	r3, [pc, #204]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 800557c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800557e:	4b33      	ldr	r3, [pc, #204]	@ (800564c <RCCEx_PLL3_Config+0x12c>)
 8005580:	4013      	ands	r3, r2
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	6892      	ldr	r2, [r2, #8]
 8005586:	3a01      	subs	r2, #1
 8005588:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	68d2      	ldr	r2, [r2, #12]
 8005590:	3a01      	subs	r2, #1
 8005592:	0252      	lsls	r2, r2, #9
 8005594:	b292      	uxth	r2, r2
 8005596:	4311      	orrs	r1, r2
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	6912      	ldr	r2, [r2, #16]
 800559c:	3a01      	subs	r2, #1
 800559e:	0412      	lsls	r2, r2, #16
 80055a0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80055a4:	4311      	orrs	r1, r2
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	6952      	ldr	r2, [r2, #20]
 80055aa:	3a01      	subs	r2, #1
 80055ac:	0612      	lsls	r2, r2, #24
 80055ae:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80055b2:	430a      	orrs	r2, r1
 80055b4:	4924      	ldr	r1, [pc, #144]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80055ba:	4b23      	ldr	r3, [pc, #140]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 80055bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055be:	f023 020c 	bic.w	r2, r3, #12
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	4920      	ldr	r1, [pc, #128]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80055cc:	4b1e      	ldr	r3, [pc, #120]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 80055ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	491c      	ldr	r1, [pc, #112]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80055da:	4b1b      	ldr	r3, [pc, #108]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 80055dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055de:	4a1a      	ldr	r2, [pc, #104]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 80055e0:	f023 0310 	bic.w	r3, r3, #16
 80055e4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80055e6:	4b18      	ldr	r3, [pc, #96]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 80055e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055ee:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	69d2      	ldr	r2, [r2, #28]
 80055f6:	00d2      	lsls	r2, r2, #3
 80055f8:	4913      	ldr	r1, [pc, #76]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80055fe:	4b12      	ldr	r3, [pc, #72]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 8005600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005602:	4a11      	ldr	r2, [pc, #68]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 8005604:	f043 0310 	orr.w	r3, r3, #16
 8005608:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800560a:	4b0f      	ldr	r3, [pc, #60]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a0e      	ldr	r2, [pc, #56]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 8005610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005614:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005616:	f7fb fc35 	bl	8000e84 <HAL_GetTick>
 800561a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800561c:	e008      	b.n	8005630 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800561e:	f7fb fc31 	bl	8000e84 <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	2b02      	cmp	r3, #2
 800562a:	d901      	bls.n	8005630 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e006      	b.n	800563e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005630:	4b05      	ldr	r3, [pc, #20]	@ (8005648 <RCCEx_PLL3_Config+0x128>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d0f0      	beq.n	800561e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	46020c00 	.word	0x46020c00
 800564c:	80800000 	.word	0x80800000

08005650 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e042      	b.n	80056e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005668:	2b00      	cmp	r3, #0
 800566a:	d106      	bne.n	800567a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f7fb fa79 	bl	8000b6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2224      	movs	r2, #36	@ 0x24
 800567e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 0201 	bic.w	r2, r2, #1
 8005690:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f9ca 	bl	8005a34 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 f825 	bl	80056f0 <UART_SetConfig>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d101      	bne.n	80056b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e01b      	b.n	80056e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	685a      	ldr	r2, [r3, #4]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689a      	ldr	r2, [r3, #8]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 fa49 	bl	8005b78 <UART_CheckIdleState>
 80056e6:	4603      	mov	r3, r0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3708      	adds	r7, #8
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056f4:	b094      	sub	sp, #80	@ 0x50
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056fa:	2300      	movs	r3, #0
 80056fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8005700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	4b7e      	ldr	r3, [pc, #504]	@ (8005900 <UART_SetConfig+0x210>)
 8005706:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	431a      	orrs	r2, r3
 8005712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	431a      	orrs	r2, r3
 8005718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800571a:	69db      	ldr	r3, [r3, #28]
 800571c:	4313      	orrs	r3, r2
 800571e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4977      	ldr	r1, [pc, #476]	@ (8005904 <UART_SetConfig+0x214>)
 8005728:	4019      	ands	r1, r3
 800572a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005730:	430b      	orrs	r3, r1
 8005732:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800573e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005740:	68d9      	ldr	r1, [r3, #12]
 8005742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	ea40 0301 	orr.w	r3, r0, r1
 800574a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800574c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800574e:	699b      	ldr	r3, [r3, #24]
 8005750:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	4b6a      	ldr	r3, [pc, #424]	@ (8005900 <UART_SetConfig+0x210>)
 8005758:	429a      	cmp	r2, r3
 800575a:	d009      	beq.n	8005770 <UART_SetConfig+0x80>
 800575c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	4b69      	ldr	r3, [pc, #420]	@ (8005908 <UART_SetConfig+0x218>)
 8005762:	429a      	cmp	r2, r3
 8005764:	d004      	beq.n	8005770 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005768:	6a1a      	ldr	r2, [r3, #32]
 800576a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800576c:	4313      	orrs	r3, r2
 800576e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800577a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800577e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005784:	430b      	orrs	r3, r1
 8005786:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800578e:	f023 000f 	bic.w	r0, r3, #15
 8005792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005794:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	ea40 0301 	orr.w	r3, r0, r1
 800579e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	4b59      	ldr	r3, [pc, #356]	@ (800590c <UART_SetConfig+0x21c>)
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d102      	bne.n	80057b0 <UART_SetConfig+0xc0>
 80057aa:	2301      	movs	r3, #1
 80057ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057ae:	e029      	b.n	8005804 <UART_SetConfig+0x114>
 80057b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	4b56      	ldr	r3, [pc, #344]	@ (8005910 <UART_SetConfig+0x220>)
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d102      	bne.n	80057c0 <UART_SetConfig+0xd0>
 80057ba:	2302      	movs	r3, #2
 80057bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057be:	e021      	b.n	8005804 <UART_SetConfig+0x114>
 80057c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	4b53      	ldr	r3, [pc, #332]	@ (8005914 <UART_SetConfig+0x224>)
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d102      	bne.n	80057d0 <UART_SetConfig+0xe0>
 80057ca:	2304      	movs	r3, #4
 80057cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057ce:	e019      	b.n	8005804 <UART_SetConfig+0x114>
 80057d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	4b50      	ldr	r3, [pc, #320]	@ (8005918 <UART_SetConfig+0x228>)
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d102      	bne.n	80057e0 <UART_SetConfig+0xf0>
 80057da:	2308      	movs	r3, #8
 80057dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057de:	e011      	b.n	8005804 <UART_SetConfig+0x114>
 80057e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	4b4d      	ldr	r3, [pc, #308]	@ (800591c <UART_SetConfig+0x22c>)
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d102      	bne.n	80057f0 <UART_SetConfig+0x100>
 80057ea:	2310      	movs	r3, #16
 80057ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057ee:	e009      	b.n	8005804 <UART_SetConfig+0x114>
 80057f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	4b42      	ldr	r3, [pc, #264]	@ (8005900 <UART_SetConfig+0x210>)
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d102      	bne.n	8005800 <UART_SetConfig+0x110>
 80057fa:	2320      	movs	r3, #32
 80057fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057fe:	e001      	b.n	8005804 <UART_SetConfig+0x114>
 8005800:	2300      	movs	r3, #0
 8005802:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	4b3d      	ldr	r3, [pc, #244]	@ (8005900 <UART_SetConfig+0x210>)
 800580a:	429a      	cmp	r2, r3
 800580c:	d005      	beq.n	800581a <UART_SetConfig+0x12a>
 800580e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	4b3d      	ldr	r3, [pc, #244]	@ (8005908 <UART_SetConfig+0x218>)
 8005814:	429a      	cmp	r2, r3
 8005816:	f040 8085 	bne.w	8005924 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800581a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800581c:	2200      	movs	r2, #0
 800581e:	623b      	str	r3, [r7, #32]
 8005820:	627a      	str	r2, [r7, #36]	@ 0x24
 8005822:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005826:	f7fe fc01 	bl	800402c <HAL_RCCEx_GetPeriphCLKFreq>
 800582a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800582c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800582e:	2b00      	cmp	r3, #0
 8005830:	f000 80e8 	beq.w	8005a04 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005838:	4a39      	ldr	r2, [pc, #228]	@ (8005920 <UART_SetConfig+0x230>)
 800583a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800583e:	461a      	mov	r2, r3
 8005840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005842:	fbb3 f3f2 	udiv	r3, r3, r2
 8005846:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800584a:	685a      	ldr	r2, [r3, #4]
 800584c:	4613      	mov	r3, r2
 800584e:	005b      	lsls	r3, r3, #1
 8005850:	4413      	add	r3, r2
 8005852:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005854:	429a      	cmp	r2, r3
 8005856:	d305      	bcc.n	8005864 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800585e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005860:	429a      	cmp	r2, r3
 8005862:	d903      	bls.n	800586c <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800586a:	e048      	b.n	80058fe <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800586c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800586e:	2200      	movs	r2, #0
 8005870:	61bb      	str	r3, [r7, #24]
 8005872:	61fa      	str	r2, [r7, #28]
 8005874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005878:	4a29      	ldr	r2, [pc, #164]	@ (8005920 <UART_SetConfig+0x230>)
 800587a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800587e:	b29b      	uxth	r3, r3
 8005880:	2200      	movs	r2, #0
 8005882:	613b      	str	r3, [r7, #16]
 8005884:	617a      	str	r2, [r7, #20]
 8005886:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800588a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800588e:	f7fa fe11 	bl	80004b4 <__aeabi_uldivmod>
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	4610      	mov	r0, r2
 8005898:	4619      	mov	r1, r3
 800589a:	f04f 0200 	mov.w	r2, #0
 800589e:	f04f 0300 	mov.w	r3, #0
 80058a2:	020b      	lsls	r3, r1, #8
 80058a4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80058a8:	0202      	lsls	r2, r0, #8
 80058aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058ac:	6849      	ldr	r1, [r1, #4]
 80058ae:	0849      	lsrs	r1, r1, #1
 80058b0:	2000      	movs	r0, #0
 80058b2:	460c      	mov	r4, r1
 80058b4:	4605      	mov	r5, r0
 80058b6:	eb12 0804 	adds.w	r8, r2, r4
 80058ba:	eb43 0905 	adc.w	r9, r3, r5
 80058be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	60bb      	str	r3, [r7, #8]
 80058c6:	60fa      	str	r2, [r7, #12]
 80058c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058cc:	4640      	mov	r0, r8
 80058ce:	4649      	mov	r1, r9
 80058d0:	f7fa fdf0 	bl	80004b4 <__aeabi_uldivmod>
 80058d4:	4602      	mov	r2, r0
 80058d6:	460b      	mov	r3, r1
 80058d8:	4613      	mov	r3, r2
 80058da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80058dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058e2:	d308      	bcc.n	80058f6 <UART_SetConfig+0x206>
 80058e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058ea:	d204      	bcs.n	80058f6 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 80058ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058f2:	60da      	str	r2, [r3, #12]
 80058f4:	e003      	b.n	80058fe <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80058fc:	e082      	b.n	8005a04 <UART_SetConfig+0x314>
 80058fe:	e081      	b.n	8005a04 <UART_SetConfig+0x314>
 8005900:	46002400 	.word	0x46002400
 8005904:	cfff69f3 	.word	0xcfff69f3
 8005908:	56002400 	.word	0x56002400
 800590c:	40013800 	.word	0x40013800
 8005910:	40004400 	.word	0x40004400
 8005914:	40004800 	.word	0x40004800
 8005918:	40004c00 	.word	0x40004c00
 800591c:	40005000 	.word	0x40005000
 8005920:	08007548 	.word	0x08007548
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005926:	69db      	ldr	r3, [r3, #28]
 8005928:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800592c:	d13c      	bne.n	80059a8 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800592e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005930:	2200      	movs	r2, #0
 8005932:	603b      	str	r3, [r7, #0]
 8005934:	607a      	str	r2, [r7, #4]
 8005936:	e9d7 0100 	ldrd	r0, r1, [r7]
 800593a:	f7fe fb77 	bl	800402c <HAL_RCCEx_GetPeriphCLKFreq>
 800593e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005940:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005942:	2b00      	cmp	r3, #0
 8005944:	d05e      	beq.n	8005a04 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594a:	4a39      	ldr	r2, [pc, #228]	@ (8005a30 <UART_SetConfig+0x340>)
 800594c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005950:	461a      	mov	r2, r3
 8005952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005954:	fbb3 f3f2 	udiv	r3, r3, r2
 8005958:	005a      	lsls	r2, r3, #1
 800595a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	085b      	lsrs	r3, r3, #1
 8005960:	441a      	add	r2, r3
 8005962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	fbb2 f3f3 	udiv	r3, r2, r3
 800596a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800596c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800596e:	2b0f      	cmp	r3, #15
 8005970:	d916      	bls.n	80059a0 <UART_SetConfig+0x2b0>
 8005972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005978:	d212      	bcs.n	80059a0 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800597a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800597c:	b29b      	uxth	r3, r3
 800597e:	f023 030f 	bic.w	r3, r3, #15
 8005982:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005986:	085b      	lsrs	r3, r3, #1
 8005988:	b29b      	uxth	r3, r3
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	b29a      	uxth	r2, r3
 8005990:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005992:	4313      	orrs	r3, r2
 8005994:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8005996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800599c:	60da      	str	r2, [r3, #12]
 800599e:	e031      	b.n	8005a04 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80059a6:	e02d      	b.n	8005a04 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80059a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059aa:	2200      	movs	r2, #0
 80059ac:	469a      	mov	sl, r3
 80059ae:	4693      	mov	fp, r2
 80059b0:	4650      	mov	r0, sl
 80059b2:	4659      	mov	r1, fp
 80059b4:	f7fe fb3a 	bl	800402c <HAL_RCCEx_GetPeriphCLKFreq>
 80059b8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80059ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d021      	beq.n	8005a04 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c4:	4a1a      	ldr	r2, [pc, #104]	@ (8005a30 <UART_SetConfig+0x340>)
 80059c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059ca:	461a      	mov	r2, r3
 80059cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80059d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	085b      	lsrs	r3, r3, #1
 80059d8:	441a      	add	r2, r3
 80059da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059e6:	2b0f      	cmp	r3, #15
 80059e8:	d909      	bls.n	80059fe <UART_SetConfig+0x30e>
 80059ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059f0:	d205      	bcs.n	80059fe <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f4:	b29a      	uxth	r2, r3
 80059f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	60da      	str	r2, [r3, #12]
 80059fc:	e002      	b.n	8005a04 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a06:	2201      	movs	r2, #1
 8005a08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a16:	2200      	movs	r2, #0
 8005a18:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005a20:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3750      	adds	r7, #80	@ 0x50
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a2e:	bf00      	nop
 8005a30:	08007548 	.word	0x08007548

08005a34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a40:	f003 0308 	and.w	r3, r3, #8
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00a      	beq.n	8005a5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00a      	beq.n	8005a80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a84:	f003 0302 	and.w	r3, r3, #2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00a      	beq.n	8005aa2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa6:	f003 0304 	and.w	r3, r3, #4
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	430a      	orrs	r2, r1
 8005ac2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac8:	f003 0310 	and.w	r3, r3, #16
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00a      	beq.n	8005ae6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aea:	f003 0320 	and.w	r3, r3, #32
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00a      	beq.n	8005b08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	430a      	orrs	r2, r1
 8005b06:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d01a      	beq.n	8005b4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	430a      	orrs	r2, r1
 8005b28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b32:	d10a      	bne.n	8005b4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	430a      	orrs	r2, r1
 8005b48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00a      	beq.n	8005b6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	430a      	orrs	r2, r1
 8005b6a:	605a      	str	r2, [r3, #4]
  }
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b098      	sub	sp, #96	@ 0x60
 8005b7c:	af02      	add	r7, sp, #8
 8005b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b88:	f7fb f97c 	bl	8000e84 <HAL_GetTick>
 8005b8c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0308 	and.w	r3, r3, #8
 8005b98:	2b08      	cmp	r3, #8
 8005b9a:	d12f      	bne.n	8005bfc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b9c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ba0:	9300      	str	r3, [sp, #0]
 8005ba2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f88e 	bl	8005ccc <UART_WaitOnFlagUntilTimeout>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d022      	beq.n	8005bfc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bbe:	e853 3f00 	ldrex	r3, [r3]
 8005bc2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bca:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bd6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bdc:	e841 2300 	strex	r3, r2, [r1]
 8005be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1e6      	bne.n	8005bb6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2220      	movs	r2, #32
 8005bec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e063      	b.n	8005cc4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0304 	and.w	r3, r3, #4
 8005c06:	2b04      	cmp	r3, #4
 8005c08:	d149      	bne.n	8005c9e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c0a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c12:	2200      	movs	r2, #0
 8005c14:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 f857 	bl	8005ccc <UART_WaitOnFlagUntilTimeout>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d03c      	beq.n	8005c9e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2c:	e853 3f00 	ldrex	r3, [r3]
 8005c30:	623b      	str	r3, [r7, #32]
   return(result);
 8005c32:	6a3b      	ldr	r3, [r7, #32]
 8005c34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	461a      	mov	r2, r3
 8005c40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c42:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c44:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c4a:	e841 2300 	strex	r3, r2, [r1]
 8005c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1e6      	bne.n	8005c24 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	3308      	adds	r3, #8
 8005c5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	e853 3f00 	ldrex	r3, [r3]
 8005c64:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f023 0301 	bic.w	r3, r3, #1
 8005c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	3308      	adds	r3, #8
 8005c74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c76:	61fa      	str	r2, [r7, #28]
 8005c78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c7a:	69b9      	ldr	r1, [r7, #24]
 8005c7c:	69fa      	ldr	r2, [r7, #28]
 8005c7e:	e841 2300 	strex	r3, r2, [r1]
 8005c82:	617b      	str	r3, [r7, #20]
   return(result);
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1e5      	bne.n	8005c56 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e012      	b.n	8005cc4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2220      	movs	r2, #32
 8005ca2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2220      	movs	r2, #32
 8005caa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3758      	adds	r7, #88	@ 0x58
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	603b      	str	r3, [r7, #0]
 8005cd8:	4613      	mov	r3, r2
 8005cda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cdc:	e04f      	b.n	8005d7e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce4:	d04b      	beq.n	8005d7e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ce6:	f7fb f8cd 	bl	8000e84 <HAL_GetTick>
 8005cea:	4602      	mov	r2, r0
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	69ba      	ldr	r2, [r7, #24]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d302      	bcc.n	8005cfc <UART_WaitOnFlagUntilTimeout+0x30>
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cfc:	2303      	movs	r3, #3
 8005cfe:	e04e      	b.n	8005d9e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0304 	and.w	r3, r3, #4
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d037      	beq.n	8005d7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	2b80      	cmp	r3, #128	@ 0x80
 8005d12:	d034      	beq.n	8005d7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	2b40      	cmp	r3, #64	@ 0x40
 8005d18:	d031      	beq.n	8005d7e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	69db      	ldr	r3, [r3, #28]
 8005d20:	f003 0308 	and.w	r3, r3, #8
 8005d24:	2b08      	cmp	r3, #8
 8005d26:	d110      	bne.n	8005d4a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2208      	movs	r2, #8
 8005d2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f000 f838 	bl	8005da6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2208      	movs	r2, #8
 8005d3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e029      	b.n	8005d9e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	69db      	ldr	r3, [r3, #28]
 8005d50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d58:	d111      	bne.n	8005d7e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f000 f81e 	bl	8005da6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2220      	movs	r2, #32
 8005d6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e00f      	b.n	8005d9e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	69da      	ldr	r2, [r3, #28]
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	4013      	ands	r3, r2
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	bf0c      	ite	eq
 8005d8e:	2301      	moveq	r3, #1
 8005d90:	2300      	movne	r3, #0
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	461a      	mov	r2, r3
 8005d96:	79fb      	ldrb	r3, [r7, #7]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d0a0      	beq.n	8005cde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005da6:	b480      	push	{r7}
 8005da8:	b095      	sub	sp, #84	@ 0x54
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005db6:	e853 3f00 	ldrex	r3, [r3]
 8005dba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	461a      	mov	r2, r3
 8005dca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005dd2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dd4:	e841 2300 	strex	r3, r2, [r1]
 8005dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1e6      	bne.n	8005dae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	3308      	adds	r3, #8
 8005de6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de8:	6a3b      	ldr	r3, [r7, #32]
 8005dea:	e853 3f00 	ldrex	r3, [r3]
 8005dee:	61fb      	str	r3, [r7, #28]
   return(result);
 8005df0:	69fb      	ldr	r3, [r7, #28]
 8005df2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005df6:	f023 0301 	bic.w	r3, r3, #1
 8005dfa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	3308      	adds	r3, #8
 8005e02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e0c:	e841 2300 	strex	r3, r2, [r1]
 8005e10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1e3      	bne.n	8005de0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d118      	bne.n	8005e52 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	e853 3f00 	ldrex	r3, [r3]
 8005e2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	f023 0310 	bic.w	r3, r3, #16
 8005e34:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e3e:	61bb      	str	r3, [r7, #24]
 8005e40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e42:	6979      	ldr	r1, [r7, #20]
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	e841 2300 	strex	r3, r2, [r1]
 8005e4a:	613b      	str	r3, [r7, #16]
   return(result);
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d1e6      	bne.n	8005e20 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2220      	movs	r2, #32
 8005e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005e66:	bf00      	nop
 8005e68:	3754      	adds	r7, #84	@ 0x54
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b085      	sub	sp, #20
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d101      	bne.n	8005e88 <HAL_UARTEx_DisableFifoMode+0x16>
 8005e84:	2302      	movs	r3, #2
 8005e86:	e027      	b.n	8005ed8 <HAL_UARTEx_DisableFifoMode+0x66>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2224      	movs	r2, #36	@ 0x24
 8005e94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0201 	bic.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005eb6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2220      	movs	r2, #32
 8005eca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3714      	adds	r7, #20
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d101      	bne.n	8005efc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005ef8:	2302      	movs	r3, #2
 8005efa:	e02d      	b.n	8005f58 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2224      	movs	r2, #36	@ 0x24
 8005f08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f022 0201 	bic.w	r2, r2, #1
 8005f22:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	683a      	ldr	r2, [r7, #0]
 8005f34:	430a      	orrs	r2, r1
 8005f36:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 f84f 	bl	8005fdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2220      	movs	r2, #32
 8005f4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3710      	adds	r7, #16
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d101      	bne.n	8005f78 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f74:	2302      	movs	r3, #2
 8005f76:	e02d      	b.n	8005fd4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2224      	movs	r2, #36	@ 0x24
 8005f84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f022 0201 	bic.w	r2, r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 f811 	bl	8005fdc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68fa      	ldr	r2, [r7, #12]
 8005fc0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2220      	movs	r2, #32
 8005fc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3710      	adds	r7, #16
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d108      	bne.n	8005ffe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005ffc:	e031      	b.n	8006062 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005ffe:	2308      	movs	r3, #8
 8006000:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006002:	2308      	movs	r3, #8
 8006004:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	0e5b      	lsrs	r3, r3, #25
 800600e:	b2db      	uxtb	r3, r3
 8006010:	f003 0307 	and.w	r3, r3, #7
 8006014:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	0f5b      	lsrs	r3, r3, #29
 800601e:	b2db      	uxtb	r3, r3
 8006020:	f003 0307 	and.w	r3, r3, #7
 8006024:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006026:	7bbb      	ldrb	r3, [r7, #14]
 8006028:	7b3a      	ldrb	r2, [r7, #12]
 800602a:	4911      	ldr	r1, [pc, #68]	@ (8006070 <UARTEx_SetNbDataToProcess+0x94>)
 800602c:	5c8a      	ldrb	r2, [r1, r2]
 800602e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006032:	7b3a      	ldrb	r2, [r7, #12]
 8006034:	490f      	ldr	r1, [pc, #60]	@ (8006074 <UARTEx_SetNbDataToProcess+0x98>)
 8006036:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006038:	fb93 f3f2 	sdiv	r3, r3, r2
 800603c:	b29a      	uxth	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006044:	7bfb      	ldrb	r3, [r7, #15]
 8006046:	7b7a      	ldrb	r2, [r7, #13]
 8006048:	4909      	ldr	r1, [pc, #36]	@ (8006070 <UARTEx_SetNbDataToProcess+0x94>)
 800604a:	5c8a      	ldrb	r2, [r1, r2]
 800604c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006050:	7b7a      	ldrb	r2, [r7, #13]
 8006052:	4908      	ldr	r1, [pc, #32]	@ (8006074 <UARTEx_SetNbDataToProcess+0x98>)
 8006054:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006056:	fb93 f3f2 	sdiv	r3, r3, r2
 800605a:	b29a      	uxth	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006062:	bf00      	nop
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	08007560 	.word	0x08007560
 8006074:	08007568 	.word	0x08007568

08006078 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b08e      	sub	sp, #56	@ 0x38
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]
 8006084:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8006086:	2234      	movs	r2, #52	@ 0x34
 8006088:	2100      	movs	r1, #0
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f001 f99e 	bl	80073cc <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	f023 0303 	bic.w	r3, r3, #3
 8006096:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	68ba      	ldr	r2, [r7, #8]
 800609c:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	f1a3 0208 	sub.w	r2, r3, #8
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2202      	movs	r2, #2
 80060c4:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 80060ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	4413      	add	r3, r2
 80060d0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80060d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060d4:	3b04      	subs	r3, #4
 80060d6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80060dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 80060e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060e4:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80060e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060e8:	3b04      	subs	r3, #4
 80060ea:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80060ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80060f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80060fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 80060fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006100:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006102:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8006108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800610a:	3304      	adds	r3, #4
 800610c:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800610e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006110:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8006112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006114:	4a1f      	ldr	r2, [pc, #124]	@ (8006194 <_tx_byte_pool_create+0x11c>)
 8006116:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	621a      	str	r2, [r3, #32]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800611e:	f3ef 8310 	mrs	r3, PRIMASK
 8006122:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 8006124:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 8006126:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8006128:	b672      	cpsid	i
#endif
    return(int_posture);
 800612a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800612c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	4a19      	ldr	r2, [pc, #100]	@ (8006198 <_tx_byte_pool_create+0x120>)
 8006132:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8006134:	4b19      	ldr	r3, [pc, #100]	@ (800619c <_tx_byte_pool_create+0x124>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d109      	bne.n	8006150 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800613c:	4a18      	ldr	r2, [pc, #96]	@ (80061a0 <_tx_byte_pool_create+0x128>)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	631a      	str	r2, [r3, #48]	@ 0x30
 800614e:	e011      	b.n	8006174 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8006150:	4b13      	ldr	r3, [pc, #76]	@ (80061a0 <_tx_byte_pool_create+0x128>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8006156:	6a3b      	ldr	r3, [r7, #32]
 8006158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800615a:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	69fa      	ldr	r2, [r7, #28]
 800616c:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6a3a      	ldr	r2, [r7, #32]
 8006172:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8006174:	4b09      	ldr	r3, [pc, #36]	@ (800619c <_tx_byte_pool_create+0x124>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3301      	adds	r3, #1
 800617a:	4a08      	ldr	r2, [pc, #32]	@ (800619c <_tx_byte_pool_create+0x124>)
 800617c:	6013      	str	r3, [r2, #0]
 800617e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006180:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	f383 8810 	msr	PRIMASK, r3
}
 8006188:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	3738      	adds	r7, #56	@ 0x38
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}
 8006194:	ffffeeee 	.word	0xffffeeee
 8006198:	42595445 	.word	0x42595445
 800619c:	200007d4 	.word	0x200007d4
 80061a0:	200007d0 	.word	0x200007d0

080061a4 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 80061a8:	f000 f960 	bl	800646c <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 80061ac:	f000 fd68 	bl	8006c80 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 80061b0:	4b12      	ldr	r3, [pc, #72]	@ (80061fc <_tx_initialize_high_level+0x58>)
 80061b2:	2200      	movs	r2, #0
 80061b4:	601a      	str	r2, [r3, #0]
 80061b6:	4b12      	ldr	r3, [pc, #72]	@ (8006200 <_tx_initialize_high_level+0x5c>)
 80061b8:	2200      	movs	r2, #0
 80061ba:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 80061bc:	4b11      	ldr	r3, [pc, #68]	@ (8006204 <_tx_initialize_high_level+0x60>)
 80061be:	2200      	movs	r2, #0
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	4b11      	ldr	r3, [pc, #68]	@ (8006208 <_tx_initialize_high_level+0x64>)
 80061c4:	2200      	movs	r2, #0
 80061c6:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 80061c8:	4b10      	ldr	r3, [pc, #64]	@ (800620c <_tx_initialize_high_level+0x68>)
 80061ca:	2200      	movs	r2, #0
 80061cc:	601a      	str	r2, [r3, #0]
 80061ce:	4b10      	ldr	r3, [pc, #64]	@ (8006210 <_tx_initialize_high_level+0x6c>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80061d4:	4b0f      	ldr	r3, [pc, #60]	@ (8006214 <_tx_initialize_high_level+0x70>)
 80061d6:	2200      	movs	r2, #0
 80061d8:	601a      	str	r2, [r3, #0]
 80061da:	4b0f      	ldr	r3, [pc, #60]	@ (8006218 <_tx_initialize_high_level+0x74>)
 80061dc:	2200      	movs	r2, #0
 80061de:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80061e0:	4b0e      	ldr	r3, [pc, #56]	@ (800621c <_tx_initialize_high_level+0x78>)
 80061e2:	2200      	movs	r2, #0
 80061e4:	601a      	str	r2, [r3, #0]
 80061e6:	4b0e      	ldr	r3, [pc, #56]	@ (8006220 <_tx_initialize_high_level+0x7c>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 80061ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006224 <_tx_initialize_high_level+0x80>)
 80061ee:	2200      	movs	r2, #0
 80061f0:	601a      	str	r2, [r3, #0]
 80061f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006228 <_tx_initialize_high_level+0x84>)
 80061f4:	2200      	movs	r2, #0
 80061f6:	601a      	str	r2, [r3, #0]
#endif
}
 80061f8:	bf00      	nop
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	200007a8 	.word	0x200007a8
 8006200:	200007ac 	.word	0x200007ac
 8006204:	200007b0 	.word	0x200007b0
 8006208:	200007b4 	.word	0x200007b4
 800620c:	200007b8 	.word	0x200007b8
 8006210:	200007bc 	.word	0x200007bc
 8006214:	200007c8 	.word	0x200007c8
 8006218:	200007cc 	.word	0x200007cc
 800621c:	200007d0 	.word	0x200007d0
 8006220:	200007d4 	.word	0x200007d4
 8006224:	200007c0 	.word	0x200007c0
 8006228:	200007c4 	.word	0x200007c4

0800622c <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8006230:	4b10      	ldr	r3, [pc, #64]	@ (8006274 <_tx_initialize_kernel_enter+0x48>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8006238:	d00c      	beq.n	8006254 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800623a:	4b0e      	ldr	r3, [pc, #56]	@ (8006274 <_tx_initialize_kernel_enter+0x48>)
 800623c:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8006240:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8006242:	f7fa f819 	bl	8000278 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8006246:	f7ff ffad 	bl	80061a4 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800624a:	4b0b      	ldr	r3, [pc, #44]	@ (8006278 <_tx_initialize_kernel_enter+0x4c>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	3301      	adds	r3, #1
 8006250:	4a09      	ldr	r2, [pc, #36]	@ (8006278 <_tx_initialize_kernel_enter+0x4c>)
 8006252:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8006254:	4b07      	ldr	r3, [pc, #28]	@ (8006274 <_tx_initialize_kernel_enter+0x48>)
 8006256:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800625a:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800625c:	4b07      	ldr	r3, [pc, #28]	@ (800627c <_tx_initialize_kernel_enter+0x50>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4618      	mov	r0, r3
 8006262:	f7fa fae5 	bl	8000830 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8006266:	4b03      	ldr	r3, [pc, #12]	@ (8006274 <_tx_initialize_kernel_enter+0x48>)
 8006268:	2200      	movs	r2, #0
 800626a:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800626c:	f7fa f840 	bl	80002f0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8006270:	bf00      	nop
 8006272:	bd80      	pop	{r7, pc}
 8006274:	2000000c 	.word	0x2000000c
 8006278:	20000878 	.word	0x20000878
 800627c:	200007d8 	.word	0x200007d8

08006280 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b092      	sub	sp, #72	@ 0x48
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
 800628c:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800628e:	2300      	movs	r3, #0
 8006290:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8006292:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006294:	21ef      	movs	r1, #239	@ 0xef
 8006296:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8006298:	f001 f898 	bl	80073cc <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800629c:	22b0      	movs	r2, #176	@ 0xb0
 800629e:	2100      	movs	r1, #0
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f001 f893 	bl	80073cc <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	68ba      	ldr	r2, [r7, #8]
 80062aa:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80062bc:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80062c2:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062ce:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80062d6:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80062dc:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2220      	movs	r2, #32
 80062e2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80062e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 80062ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062ec:	3b01      	subs	r3, #1
 80062ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80062f0:	4413      	add	r3, r2
 80062f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80062f8:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 80062fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062fe:	429a      	cmp	r2, r3
 8006300:	d007      	beq.n	8006312 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8006310:	e006      	b.n	8006320 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006316:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800631c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2203      	movs	r2, #3
 8006324:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	4a48      	ldr	r2, [pc, #288]	@ (800644c <_tx_thread_create+0x1cc>)
 800632a:	655a      	str	r2, [r3, #84]	@ 0x54
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8006332:	4947      	ldr	r1, [pc, #284]	@ (8006450 <_tx_thread_create+0x1d0>)
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f7fa f841 	bl	80003bc <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800633a:	f3ef 8310 	mrs	r3, PRIMASK
 800633e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8006340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8006342:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8006344:	b672      	cpsid	i
    return(int_posture);
 8006346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8006348:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4a41      	ldr	r2, [pc, #260]	@ (8006454 <_tx_thread_create+0x1d4>)
 800634e:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8006350:	4b41      	ldr	r3, [pc, #260]	@ (8006458 <_tx_thread_create+0x1d8>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d10b      	bne.n	8006370 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8006358:	4a40      	ldr	r2, [pc, #256]	@ (800645c <_tx_thread_create+0x1dc>)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800636e:	e016      	b.n	800639e <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8006370:	4b3a      	ldr	r3, [pc, #232]	@ (800645c <_tx_thread_create+0x1dc>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 8006376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006378:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800637c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800637e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8006386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006392:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800639a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800639e:	4b2e      	ldr	r3, [pc, #184]	@ (8006458 <_tx_thread_create+0x1d8>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3301      	adds	r3, #1
 80063a4:	4a2c      	ldr	r2, [pc, #176]	@ (8006458 <_tx_thread_create+0x1d8>)
 80063a6:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80063a8:	4b2d      	ldr	r3, [pc, #180]	@ (8006460 <_tx_thread_create+0x1e0>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	3301      	adds	r3, #1
 80063ae:	4a2c      	ldr	r2, [pc, #176]	@ (8006460 <_tx_thread_create+0x1e0>)
 80063b0:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 80063b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d129      	bne.n	800640c <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80063b8:	f3ef 8305 	mrs	r3, IPSR
 80063bc:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 80063be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 80063c0:	4b28      	ldr	r3, [pc, #160]	@ (8006464 <_tx_thread_create+0x1e4>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80063ca:	d30d      	bcc.n	80063e8 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 80063cc:	4b26      	ldr	r3, [pc, #152]	@ (8006468 <_tx_thread_create+0x1e8>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 80063d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d009      	beq.n	80063ec <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 80063d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063dc:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 80063de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80063e6:	e001      	b.n	80063ec <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 80063e8:	2300      	movs	r3, #0
 80063ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80063ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ee:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80063f0:	6a3b      	ldr	r3, [r7, #32]
 80063f2:	f383 8810 	msr	PRIMASK, r3
}
 80063f6:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f000 f979 	bl	80066f0 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 80063fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006400:	2b00      	cmp	r3, #0
 8006402:	d01e      	beq.n	8006442 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8006404:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006406:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006408:	63da      	str	r2, [r3, #60]	@ 0x3c
 800640a:	e01a      	b.n	8006442 <_tx_thread_create+0x1c2>
 800640c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800640e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	f383 8810 	msr	PRIMASK, r3
}
 8006416:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006418:	f3ef 8310 	mrs	r3, PRIMASK
 800641c:	61bb      	str	r3, [r7, #24]
    return(posture);
 800641e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8006420:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006422:	b672      	cpsid	i
    return(int_posture);
 8006424:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8006426:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8006428:	4b0d      	ldr	r3, [pc, #52]	@ (8006460 <_tx_thread_create+0x1e0>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	3b01      	subs	r3, #1
 800642e:	4a0c      	ldr	r2, [pc, #48]	@ (8006460 <_tx_thread_create+0x1e0>)
 8006430:	6013      	str	r3, [r2, #0]
 8006432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006434:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	f383 8810 	msr	PRIMASK, r3
}
 800643c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800643e:	f000 f91d 	bl	800667c <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3748      	adds	r7, #72	@ 0x48
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	08006bc5 	.word	0x08006bc5
 8006450:	080064e5 	.word	0x080064e5
 8006454:	54485244 	.word	0x54485244
 8006458:	200007ec 	.word	0x200007ec
 800645c:	200007e8 	.word	0x200007e8
 8006460:	20000878 	.word	0x20000878
 8006464:	2000000c 	.word	0x2000000c
 8006468:	200007e4 	.word	0x200007e4

0800646c <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8006470:	4b12      	ldr	r3, [pc, #72]	@ (80064bc <_tx_thread_initialize+0x50>)
 8006472:	2200      	movs	r2, #0
 8006474:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8006476:	4b12      	ldr	r3, [pc, #72]	@ (80064c0 <_tx_thread_initialize+0x54>)
 8006478:	2200      	movs	r2, #0
 800647a:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800647c:	4b11      	ldr	r3, [pc, #68]	@ (80064c4 <_tx_thread_initialize+0x58>)
 800647e:	2200      	movs	r2, #0
 8006480:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8006482:	4b11      	ldr	r3, [pc, #68]	@ (80064c8 <_tx_thread_initialize+0x5c>)
 8006484:	2220      	movs	r2, #32
 8006486:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8006488:	2280      	movs	r2, #128	@ 0x80
 800648a:	2100      	movs	r1, #0
 800648c:	480f      	ldr	r0, [pc, #60]	@ (80064cc <_tx_thread_initialize+0x60>)
 800648e:	f000 ff9d 	bl	80073cc <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8006492:	4b0f      	ldr	r3, [pc, #60]	@ (80064d0 <_tx_thread_initialize+0x64>)
 8006494:	2200      	movs	r2, #0
 8006496:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8006498:	4b0e      	ldr	r3, [pc, #56]	@ (80064d4 <_tx_thread_initialize+0x68>)
 800649a:	2200      	movs	r2, #0
 800649c:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800649e:	4b0e      	ldr	r3, [pc, #56]	@ (80064d8 <_tx_thread_initialize+0x6c>)
 80064a0:	2200      	movs	r2, #0
 80064a2:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 80064a4:	4b0d      	ldr	r3, [pc, #52]	@ (80064dc <_tx_thread_initialize+0x70>)
 80064a6:	2200      	movs	r2, #0
 80064a8:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 80064aa:	4b0d      	ldr	r3, [pc, #52]	@ (80064e0 <_tx_thread_initialize+0x74>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 80064b2:	4a0b      	ldr	r2, [pc, #44]	@ (80064e0 <_tx_thread_initialize+0x74>)
 80064b4:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 80064b6:	bf00      	nop
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	200007e0 	.word	0x200007e0
 80064c0:	200007e4 	.word	0x200007e4
 80064c4:	200007f0 	.word	0x200007f0
 80064c8:	200007f4 	.word	0x200007f4
 80064cc:	200007f8 	.word	0x200007f8
 80064d0:	200007e8 	.word	0x200007e8
 80064d4:	200007ec 	.word	0x200007ec
 80064d8:	20000878 	.word	0x20000878
 80064dc:	2000087c 	.word	0x2000087c
 80064e0:	20000880 	.word	0x20000880

080064e4 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b088      	sub	sp, #32
 80064e8:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80064ea:	4b21      	ldr	r3, [pc, #132]	@ (8006570 <_tx_thread_shell_entry+0x8c>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064f4:	69fa      	ldr	r2, [r7, #28]
 80064f6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80064f8:	4610      	mov	r0, r2
 80064fa:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 80064fc:	4b1d      	ldr	r3, [pc, #116]	@ (8006574 <_tx_thread_shell_entry+0x90>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d003      	beq.n	800650c <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8006504:	4b1b      	ldr	r3, [pc, #108]	@ (8006574 <_tx_thread_shell_entry+0x90>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	69f8      	ldr	r0, [r7, #28]
 800650a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800650c:	f3ef 8310 	mrs	r3, PRIMASK
 8006510:	607b      	str	r3, [r7, #4]
    return(posture);
 8006512:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8006514:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006516:	b672      	cpsid	i
    return(int_posture);
 8006518:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800651a:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800651c:	69fb      	ldr	r3, [r7, #28]
 800651e:	2201      	movs	r2, #1
 8006520:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	2201      	movs	r2, #1
 8006526:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	2200      	movs	r2, #0
 800652c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800652e:	4b12      	ldr	r3, [pc, #72]	@ (8006578 <_tx_thread_shell_entry+0x94>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	3301      	adds	r3, #1
 8006534:	4a10      	ldr	r2, [pc, #64]	@ (8006578 <_tx_thread_shell_entry+0x94>)
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	f383 8810 	msr	PRIMASK, r3
}
 8006542:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8006544:	f3ef 8314 	mrs	r3, CONTROL
 8006548:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800654a:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800654c:	617b      	str	r3, [r7, #20]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	f023 0304 	bic.w	r3, r3, #4
 8006554:	617b      	str	r3, [r7, #20]
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f383 8814 	msr	CONTROL, r3
}
 8006560:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8006562:	69f8      	ldr	r0, [r7, #28]
 8006564:	f000 f9c4 	bl	80068f0 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8006568:	bf00      	nop
 800656a:	3720      	adds	r7, #32
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	200007e0 	.word	0x200007e0
 8006574:	2000087c 	.word	0x2000087c
 8006578:	20000878 	.word	0x20000878

0800657c <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b08e      	sub	sp, #56	@ 0x38
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006584:	f3ef 8310 	mrs	r3, PRIMASK
 8006588:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800658a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800658c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800658e:	b672      	cpsid	i
    return(int_posture);
 8006590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8006592:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8006594:	4b35      	ldr	r3, [pc, #212]	@ (800666c <_tx_thread_sleep+0xf0>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800659a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659c:	2b00      	cmp	r3, #0
 800659e:	d108      	bne.n	80065b2 <_tx_thread_sleep+0x36>
 80065a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80065a4:	6a3b      	ldr	r3, [r7, #32]
 80065a6:	f383 8810 	msr	PRIMASK, r3
}
 80065aa:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80065ac:	2313      	movs	r3, #19
 80065ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80065b0:	e056      	b.n	8006660 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80065b2:	f3ef 8305 	mrs	r3, IPSR
 80065b6:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 80065b8:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80065ba:	4b2d      	ldr	r3, [pc, #180]	@ (8006670 <_tx_thread_sleep+0xf4>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4313      	orrs	r3, r2
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d008      	beq.n	80065d6 <_tx_thread_sleep+0x5a>
 80065c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	f383 8810 	msr	PRIMASK, r3
}
 80065ce:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80065d0:	2313      	movs	r3, #19
 80065d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80065d4:	e044      	b.n	8006660 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 80065d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065d8:	4a26      	ldr	r2, [pc, #152]	@ (8006674 <_tx_thread_sleep+0xf8>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d108      	bne.n	80065f0 <_tx_thread_sleep+0x74>
 80065de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f383 8810 	msr	PRIMASK, r3
}
 80065e8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80065ea:	2313      	movs	r3, #19
 80065ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ee:	e037      	b.n	8006660 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d108      	bne.n	8006608 <_tx_thread_sleep+0x8c>
 80065f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	f383 8810 	msr	PRIMASK, r3
}
 8006600:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 8006602:	2300      	movs	r3, #0
 8006604:	637b      	str	r3, [r7, #52]	@ 0x34
 8006606:	e02b      	b.n	8006660 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8006608:	4b1b      	ldr	r3, [pc, #108]	@ (8006678 <_tx_thread_sleep+0xfc>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d008      	beq.n	8006622 <_tx_thread_sleep+0xa6>
 8006610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006612:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f383 8810 	msr	PRIMASK, r3
}
 800661a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800661c:	2313      	movs	r3, #19
 800661e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006620:	e01e      	b.n	8006660 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8006622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006624:	2204      	movs	r2, #4
 8006626:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8006628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800662a:	2201      	movs	r2, #1
 800662c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800662e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006630:	2200      	movs	r2, #0
 8006632:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8006636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800663c:	4b0e      	ldr	r3, [pc, #56]	@ (8006678 <_tx_thread_sleep+0xfc>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	3301      	adds	r3, #1
 8006642:	4a0d      	ldr	r2, [pc, #52]	@ (8006678 <_tx_thread_sleep+0xfc>)
 8006644:	6013      	str	r3, [r2, #0]
 8006646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006648:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	f383 8810 	msr	PRIMASK, r3
}
 8006650:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8006652:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006654:	f000 f94c 	bl	80068f0 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8006658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800665e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 8006660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006662:	4618      	mov	r0, r3
 8006664:	3738      	adds	r7, #56	@ 0x38
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	200007e0 	.word	0x200007e0
 8006670:	2000000c 	.word	0x2000000c
 8006674:	20000928 	.word	0x20000928
 8006678:	20000878 	.word	0x20000878

0800667c <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800667c:	b480      	push	{r7}
 800667e:	b089      	sub	sp, #36	@ 0x24
 8006680:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006682:	4b17      	ldr	r3, [pc, #92]	@ (80066e0 <_tx_thread_system_preempt_check+0x64>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d121      	bne.n	80066d2 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800668e:	4b15      	ldr	r3, [pc, #84]	@ (80066e4 <_tx_thread_system_preempt_check+0x68>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8006694:	4b14      	ldr	r3, [pc, #80]	@ (80066e8 <_tx_thread_system_preempt_check+0x6c>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800669a:	69ba      	ldr	r2, [r7, #24]
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	429a      	cmp	r2, r3
 80066a0:	d017      	beq.n	80066d2 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80066a2:	4b12      	ldr	r3, [pc, #72]	@ (80066ec <_tx_thread_system_preempt_check+0x70>)
 80066a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066a8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80066aa:	f3ef 8305 	mrs	r3, IPSR
 80066ae:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80066b0:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d10c      	bne.n	80066d0 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80066b6:	f3ef 8310 	mrs	r3, PRIMASK
 80066ba:	60fb      	str	r3, [r7, #12]
    return(posture);
 80066bc:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 80066be:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80066c0:	b662      	cpsie	i
}
 80066c2:	bf00      	nop
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f383 8810 	msr	PRIMASK, r3
}
 80066ce:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 80066d0:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 80066d2:	bf00      	nop
 80066d4:	3724      	adds	r7, #36	@ 0x24
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	20000878 	.word	0x20000878
 80066e4:	200007e0 	.word	0x200007e0
 80066e8:	200007e4 	.word	0x200007e4
 80066ec:	e000ed04 	.word	0xe000ed04

080066f0 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b096      	sub	sp, #88	@ 0x58
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80066f8:	f3ef 8310 	mrs	r3, PRIMASK
 80066fc:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 80066fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8006700:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8006702:	b672      	cpsid	i
    return(int_posture);
 8006704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8006706:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800670c:	2b00      	cmp	r3, #0
 800670e:	d005      	beq.n	800671c <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	334c      	adds	r3, #76	@ 0x4c
 8006714:	4618      	mov	r0, r3
 8006716:	f000 fb91 	bl	8006e3c <_tx_timer_system_deactivate>
 800671a:	e002      	b.n	8006722 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8006722:	4b6c      	ldr	r3, [pc, #432]	@ (80068d4 <_tx_thread_system_resume+0x1e4>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	3b01      	subs	r3, #1
 8006728:	4a6a      	ldr	r2, [pc, #424]	@ (80068d4 <_tx_thread_system_resume+0x1e4>)
 800672a:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006730:	2b00      	cmp	r3, #0
 8006732:	f040 8083 	bne.w	800683c <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 8097 	beq.w	800686e <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006744:	2b00      	cmp	r3, #0
 8006746:	d172      	bne.n	800682e <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006752:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8006754:	4a60      	ldr	r2, [pc, #384]	@ (80068d8 <_tx_thread_system_resume+0x1e8>)
 8006756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800675c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800675e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006760:	2b00      	cmp	r3, #0
 8006762:	d154      	bne.n	800680e <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8006764:	495c      	ldr	r1, [pc, #368]	@ (80068d8 <_tx_thread_system_resume+0x1e8>)
 8006766:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800677a:	2201      	movs	r2, #1
 800677c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800677e:	fa02 f303 	lsl.w	r3, r2, r3
 8006782:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8006784:	4b55      	ldr	r3, [pc, #340]	@ (80068dc <_tx_thread_system_resume+0x1ec>)
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800678a:	4313      	orrs	r3, r2
 800678c:	4a53      	ldr	r2, [pc, #332]	@ (80068dc <_tx_thread_system_resume+0x1ec>)
 800678e:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8006790:	4b53      	ldr	r3, [pc, #332]	@ (80068e0 <_tx_thread_system_resume+0x1f0>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006796:	429a      	cmp	r2, r3
 8006798:	d269      	bcs.n	800686e <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800679a:	4a51      	ldr	r2, [pc, #324]	@ (80068e0 <_tx_thread_system_resume+0x1f0>)
 800679c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800679e:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 80067a0:	4b50      	ldr	r3, [pc, #320]	@ (80068e4 <_tx_thread_system_resume+0x1f4>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 80067a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d103      	bne.n	80067b4 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80067ac:	4a4d      	ldr	r2, [pc, #308]	@ (80068e4 <_tx_thread_system_resume+0x1f4>)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6013      	str	r3, [r2, #0]
 80067b2:	e05c      	b.n	800686e <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 80067b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d257      	bcs.n	800686e <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 80067be:	4a49      	ldr	r2, [pc, #292]	@ (80068e4 <_tx_thread_system_resume+0x1f4>)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6013      	str	r3, [r2, #0]
 80067c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80067c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ca:	f383 8810 	msr	PRIMASK, r3
}
 80067ce:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80067d0:	4b40      	ldr	r3, [pc, #256]	@ (80068d4 <_tx_thread_system_resume+0x1e4>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 80067d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d174      	bne.n	80068c6 <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80067dc:	4b42      	ldr	r3, [pc, #264]	@ (80068e8 <_tx_thread_system_resume+0x1f8>)
 80067de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067e2:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80067e4:	f3ef 8305 	mrs	r3, IPSR
 80067e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 80067ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (_tx_ipsr_get() == 0)
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d10c      	bne.n	800680a <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80067f0:	f3ef 8310 	mrs	r3, PRIMASK
 80067f4:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 80067f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 80067f8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80067fa:	b662      	cpsie	i
}
 80067fc:	bf00      	nop
 80067fe:	6a3b      	ldr	r3, [r7, #32]
 8006800:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	f383 8810 	msr	PRIMASK, r3
}
 8006808:	bf00      	nop
}
 800680a:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800680c:	e05b      	b.n	80068c6 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800680e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006812:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8006814:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800681a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006824:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800682a:	621a      	str	r2, [r3, #32]
 800682c:	e01f      	b.n	800686e <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2203      	movs	r2, #3
 8006838:	631a      	str	r2, [r3, #48]	@ 0x30
 800683a:	e018      	b.n	800686e <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006840:	2b01      	cmp	r3, #1
 8006842:	d014      	beq.n	800686e <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006848:	2b02      	cmp	r3, #2
 800684a:	d010      	beq.n	800686e <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006850:	2b00      	cmp	r3, #0
 8006852:	d106      	bne.n	8006862 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006860:	e005      	b.n	800686e <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2203      	movs	r2, #3
 800686c:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800686e:	4b1f      	ldr	r3, [pc, #124]	@ (80068ec <_tx_thread_system_resume+0x1fc>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006874:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006876:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	f383 8810 	msr	PRIMASK, r3
}
 800687e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8006880:	4b18      	ldr	r3, [pc, #96]	@ (80068e4 <_tx_thread_system_resume+0x1f4>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006886:	429a      	cmp	r2, r3
 8006888:	d020      	beq.n	80068cc <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800688a:	4b12      	ldr	r3, [pc, #72]	@ (80068d4 <_tx_thread_system_resume+0x1e4>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8006890:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006892:	2b00      	cmp	r3, #0
 8006894:	d11a      	bne.n	80068cc <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006896:	4b14      	ldr	r3, [pc, #80]	@ (80068e8 <_tx_thread_system_resume+0x1f8>)
 8006898:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800689c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800689e:	f3ef 8305 	mrs	r3, IPSR
 80068a2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80068a4:	697b      	ldr	r3, [r7, #20]
    if (_tx_ipsr_get() == 0)
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10f      	bne.n	80068ca <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80068aa:	f3ef 8310 	mrs	r3, PRIMASK
 80068ae:	613b      	str	r3, [r7, #16]
    return(posture);
 80068b0:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 80068b2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80068b4:	b662      	cpsie	i
}
 80068b6:	bf00      	nop
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	f383 8810 	msr	PRIMASK, r3
}
 80068c2:	bf00      	nop
}
 80068c4:	e001      	b.n	80068ca <_tx_thread_system_resume+0x1da>
                                return;
 80068c6:	bf00      	nop
 80068c8:	e000      	b.n	80068cc <_tx_thread_system_resume+0x1dc>
 80068ca:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 80068cc:	3758      	adds	r7, #88	@ 0x58
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	20000878 	.word	0x20000878
 80068d8:	200007f8 	.word	0x200007f8
 80068dc:	200007f0 	.word	0x200007f0
 80068e0:	200007f4 	.word	0x200007f4
 80068e4:	200007e4 	.word	0x200007e4
 80068e8:	e000ed04 	.word	0xe000ed04
 80068ec:	200007e0 	.word	0x200007e0

080068f0 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b09e      	sub	sp, #120	@ 0x78
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80068f8:	4b81      	ldr	r3, [pc, #516]	@ (8006b00 <_tx_thread_system_suspend+0x210>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80068fe:	f3ef 8310 	mrs	r3, PRIMASK
 8006902:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 8006904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 8006906:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 8006908:	b672      	cpsid	i
    return(int_posture);
 800690a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800690c:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006912:	429a      	cmp	r2, r3
 8006914:	d112      	bne.n	800693c <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800691a:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800691c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800691e:	2b00      	cmp	r3, #0
 8006920:	d008      	beq.n	8006934 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8006922:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006928:	d004      	beq.n	8006934 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	334c      	adds	r3, #76	@ 0x4c
 800692e:	4618      	mov	r0, r3
 8006930:	f000 fa22 	bl	8006d78 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	69db      	ldr	r3, [r3, #28]
 8006938:	4a72      	ldr	r2, [pc, #456]	@ (8006b04 <_tx_thread_system_suspend+0x214>)
 800693a:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800693c:	4b72      	ldr	r3, [pc, #456]	@ (8006b08 <_tx_thread_system_suspend+0x218>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	3b01      	subs	r3, #1
 8006942:	4a71      	ldr	r2, [pc, #452]	@ (8006b08 <_tx_thread_system_suspend+0x218>)
 8006944:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800694a:	2b01      	cmp	r3, #1
 800694c:	f040 80a6 	bne.w	8006a9c <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695a:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a1b      	ldr	r3, [r3, #32]
 8006960:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8006962:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	429a      	cmp	r2, r3
 8006968:	d015      	beq.n	8006996 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800696e:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8006970:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006972:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006974:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8006976:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006978:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800697a:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800697c:	4a63      	ldr	r2, [pc, #396]	@ (8006b0c <_tx_thread_system_suspend+0x21c>)
 800697e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	429a      	cmp	r2, r3
 8006988:	d157      	bne.n	8006a3a <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800698a:	4960      	ldr	r1, [pc, #384]	@ (8006b0c <_tx_thread_system_suspend+0x21c>)
 800698c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800698e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006990:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006994:	e051      	b.n	8006a3a <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8006996:	4a5d      	ldr	r2, [pc, #372]	@ (8006b0c <_tx_thread_system_suspend+0x21c>)
 8006998:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800699a:	2100      	movs	r1, #0
 800699c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 80069a0:	2201      	movs	r2, #1
 80069a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80069a4:	fa02 f303 	lsl.w	r3, r2, r3
 80069a8:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 80069aa:	4b59      	ldr	r3, [pc, #356]	@ (8006b10 <_tx_thread_system_suspend+0x220>)
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069b0:	43db      	mvns	r3, r3
 80069b2:	4013      	ands	r3, r2
 80069b4:	4a56      	ldr	r2, [pc, #344]	@ (8006b10 <_tx_thread_system_suspend+0x220>)
 80069b6:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 80069b8:	2300      	movs	r3, #0
 80069ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 80069bc:	4b54      	ldr	r3, [pc, #336]	@ (8006b10 <_tx_thread_system_suspend+0x220>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 80069c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d12b      	bne.n	8006a20 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80069c8:	4b52      	ldr	r3, [pc, #328]	@ (8006b14 <_tx_thread_system_suspend+0x224>)
 80069ca:	2220      	movs	r2, #32
 80069cc:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80069ce:	4b52      	ldr	r3, [pc, #328]	@ (8006b18 <_tx_thread_system_suspend+0x228>)
 80069d0:	2200      	movs	r2, #0
 80069d2:	601a      	str	r2, [r3, #0]
 80069d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069d6:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80069d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069da:	f383 8810 	msr	PRIMASK, r3
}
 80069de:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80069e0:	4b49      	ldr	r3, [pc, #292]	@ (8006b08 <_tx_thread_system_suspend+0x218>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 80069e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	f040 8081 	bne.w	8006af0 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80069ee:	4b4b      	ldr	r3, [pc, #300]	@ (8006b1c <_tx_thread_system_suspend+0x22c>)
 80069f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069f4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80069f6:	f3ef 8305 	mrs	r3, IPSR
 80069fa:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 80069fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (_tx_ipsr_get() == 0)
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10c      	bne.n	8006a1c <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006a02:	f3ef 8310 	mrs	r3, PRIMASK
 8006a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 8006a08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 8006a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006a0c:	b662      	cpsie	i
}
 8006a0e:	bf00      	nop
 8006a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a12:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a16:	f383 8810 	msr	PRIMASK, r3
}
 8006a1a:	bf00      	nop
}
 8006a1c:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8006a1e:	e067      	b.n	8006af0 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8006a20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a22:	fa93 f3a3 	rbit	r3, r3
 8006a26:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a2a:	fab3 f383 	clz	r3, r3
 8006a2e:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8006a30:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006a32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a34:	4413      	add	r3, r2
 8006a36:	4a37      	ldr	r2, [pc, #220]	@ (8006b14 <_tx_thread_system_suspend+0x224>)
 8006a38:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8006a3a:	4b37      	ldr	r3, [pc, #220]	@ (8006b18 <_tx_thread_system_suspend+0x228>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	687a      	ldr	r2, [r7, #4]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d12b      	bne.n	8006a9c <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8006a44:	4b33      	ldr	r3, [pc, #204]	@ (8006b14 <_tx_thread_system_suspend+0x224>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a30      	ldr	r2, [pc, #192]	@ (8006b0c <_tx_thread_system_suspend+0x21c>)
 8006a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a4e:	4a32      	ldr	r2, [pc, #200]	@ (8006b18 <_tx_thread_system_suspend+0x228>)
 8006a50:	6013      	str	r3, [r2, #0]
 8006a52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a54:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a58:	f383 8810 	msr	PRIMASK, r3
}
 8006a5c:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006a5e:	4b2a      	ldr	r3, [pc, #168]	@ (8006b08 <_tx_thread_system_suspend+0x218>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 8006a64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d144      	bne.n	8006af4 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006a6a:	4b2c      	ldr	r3, [pc, #176]	@ (8006b1c <_tx_thread_system_suspend+0x22c>)
 8006a6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a70:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006a72:	f3ef 8305 	mrs	r3, IPSR
 8006a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 8006a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (_tx_ipsr_get() == 0)
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d10c      	bne.n	8006a98 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006a7e:	f3ef 8310 	mrs	r3, PRIMASK
 8006a82:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8006a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006a88:	b662      	cpsie	i
}
 8006a8a:	bf00      	nop
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	f383 8810 	msr	PRIMASK, r3
}
 8006a96:	bf00      	nop
}
 8006a98:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8006a9a:	e02b      	b.n	8006af4 <_tx_thread_system_suspend+0x204>
 8006a9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a9e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	f383 8810 	msr	PRIMASK, r3
}
 8006aa6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8006aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8006b18 <_tx_thread_system_suspend+0x228>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d022      	beq.n	8006af8 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006ab2:	4b15      	ldr	r3, [pc, #84]	@ (8006b08 <_tx_thread_system_suspend+0x218>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 8006ab8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d11c      	bne.n	8006af8 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006abe:	4b17      	ldr	r3, [pc, #92]	@ (8006b1c <_tx_thread_system_suspend+0x22c>)
 8006ac0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ac4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006ac6:	f3ef 8305 	mrs	r3, IPSR
 8006aca:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8006acc:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10c      	bne.n	8006aec <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006ad2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ad6:	617b      	str	r3, [r7, #20]
    return(posture);
 8006ad8:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8006ada:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006adc:	b662      	cpsie	i
}
 8006ade:	bf00      	nop
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f383 8810 	msr	PRIMASK, r3
}
 8006aea:	bf00      	nop
}
 8006aec:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8006aee:	e003      	b.n	8006af8 <_tx_thread_system_suspend+0x208>
                return;
 8006af0:	bf00      	nop
 8006af2:	e002      	b.n	8006afa <_tx_thread_system_suspend+0x20a>
            return;
 8006af4:	bf00      	nop
 8006af6:	e000      	b.n	8006afa <_tx_thread_system_suspend+0x20a>
    return;
 8006af8:	bf00      	nop
}
 8006afa:	3778      	adds	r7, #120	@ 0x78
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	200007e0 	.word	0x200007e0
 8006b04:	20000de4 	.word	0x20000de4
 8006b08:	20000878 	.word	0x20000878
 8006b0c:	200007f8 	.word	0x200007f8
 8006b10:	200007f0 	.word	0x200007f0
 8006b14:	200007f4 	.word	0x200007f4
 8006b18:	200007e4 	.word	0x200007e4
 8006b1c:	e000ed04 	.word	0xe000ed04

08006b20 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8006b26:	4b21      	ldr	r3, [pc, #132]	@ (8006bac <_tx_thread_time_slice+0x8c>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006b2c:	f3ef 8310 	mrs	r3, PRIMASK
 8006b30:	60fb      	str	r3, [r7, #12]
    return(posture);
 8006b32:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8006b34:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006b36:	b672      	cpsid	i
    return(int_posture);
 8006b38:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8006b3a:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8006b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8006bb0 <_tx_thread_time_slice+0x90>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d024      	beq.n	8006b92 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d120      	bne.n	8006b92 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	69da      	ldr	r2, [r3, #28]
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	4a15      	ldr	r2, [pc, #84]	@ (8006bb4 <_tx_thread_time_slice+0x94>)
 8006b5e:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	6a1b      	ldr	r3, [r3, #32]
 8006b64:	697a      	ldr	r2, [r7, #20]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d013      	beq.n	8006b92 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d10d      	bne.n	8006b92 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b7a:	697a      	ldr	r2, [r7, #20]
 8006b7c:	6a12      	ldr	r2, [r2, #32]
 8006b7e:	490e      	ldr	r1, [pc, #56]	@ (8006bb8 <_tx_thread_time_slice+0x98>)
 8006b80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8006b84:	4b0d      	ldr	r3, [pc, #52]	@ (8006bbc <_tx_thread_time_slice+0x9c>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a0b      	ldr	r2, [pc, #44]	@ (8006bb8 <_tx_thread_time_slice+0x98>)
 8006b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b8e:	4a0c      	ldr	r2, [pc, #48]	@ (8006bc0 <_tx_thread_time_slice+0xa0>)
 8006b90:	6013      	str	r3, [r2, #0]
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f383 8810 	msr	PRIMASK, r3
}
 8006b9c:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8006b9e:	bf00      	nop
 8006ba0:	371c      	adds	r7, #28
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	200007e0 	.word	0x200007e0
 8006bb0:	20000888 	.word	0x20000888
 8006bb4:	20000de4 	.word	0x20000de4
 8006bb8:	200007f8 	.word	0x200007f8
 8006bbc:	200007f4 	.word	0x200007f4
 8006bc0:	200007e4 	.word	0x200007e4

08006bc4 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b08a      	sub	sp, #40	@ 0x28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006bd0:	f3ef 8310 	mrs	r3, PRIMASK
 8006bd4:	617b      	str	r3, [r7, #20]
    return(posture);
 8006bd6:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8006bd8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006bda:	b672      	cpsid	i
    return(int_posture);
 8006bdc:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8006bde:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8006be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006be4:	2b04      	cmp	r3, #4
 8006be6:	d10e      	bne.n	8006c06 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8006be8:	4b13      	ldr	r3, [pc, #76]	@ (8006c38 <_tx_thread_timeout+0x74>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	3301      	adds	r3, #1
 8006bee:	4a12      	ldr	r2, [pc, #72]	@ (8006c38 <_tx_thread_timeout+0x74>)
 8006bf0:	6013      	str	r3, [r2, #0]
 8006bf2:	6a3b      	ldr	r3, [r7, #32]
 8006bf4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f383 8810 	msr	PRIMASK, r3
}
 8006bfc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8006bfe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006c00:	f7ff fd76 	bl	80066f0 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8006c04:	e013      	b.n	8006c2e <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8006c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c0a:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c12:	61bb      	str	r3, [r7, #24]
 8006c14:	6a3b      	ldr	r3, [r7, #32]
 8006c16:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	f383 8810 	msr	PRIMASK, r3
}
 8006c1e:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d003      	beq.n	8006c2e <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	69b9      	ldr	r1, [r7, #24]
 8006c2a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006c2c:	4798      	blx	r3
}
 8006c2e:	bf00      	nop
 8006c30:	3728      	adds	r7, #40	@ 0x28
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	20000878 	.word	0x20000878

08006c3c <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006c42:	f3ef 8310 	mrs	r3, PRIMASK
 8006c46:	607b      	str	r3, [r7, #4]
    return(posture);
 8006c48:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8006c4a:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006c4c:	b672      	cpsid	i
    return(int_posture);
 8006c4e:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8006c50:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8006c52:	4b09      	ldr	r3, [pc, #36]	@ (8006c78 <_tx_timer_expiration_process+0x3c>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	3301      	adds	r3, #1
 8006c58:	4a07      	ldr	r2, [pc, #28]	@ (8006c78 <_tx_timer_expiration_process+0x3c>)
 8006c5a:	6013      	str	r3, [r2, #0]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	f383 8810 	msr	PRIMASK, r3
}
 8006c66:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8006c68:	4804      	ldr	r0, [pc, #16]	@ (8006c7c <_tx_timer_expiration_process+0x40>)
 8006c6a:	f7ff fd41 	bl	80066f0 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8006c6e:	bf00      	nop
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	20000878 	.word	0x20000878
 8006c7c:	20000928 	.word	0x20000928

08006c80 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8006c80:	b590      	push	{r4, r7, lr}
 8006c82:	b089      	sub	sp, #36	@ 0x24
 8006c84:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8006c86:	4b28      	ldr	r3, [pc, #160]	@ (8006d28 <_tx_timer_initialize+0xa8>)
 8006c88:	2200      	movs	r2, #0
 8006c8a:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8006c8c:	4b27      	ldr	r3, [pc, #156]	@ (8006d2c <_tx_timer_initialize+0xac>)
 8006c8e:	2200      	movs	r2, #0
 8006c90:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8006c92:	4b27      	ldr	r3, [pc, #156]	@ (8006d30 <_tx_timer_initialize+0xb0>)
 8006c94:	2200      	movs	r2, #0
 8006c96:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8006c98:	4b26      	ldr	r3, [pc, #152]	@ (8006d34 <_tx_timer_initialize+0xb4>)
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8006c9e:	4b26      	ldr	r3, [pc, #152]	@ (8006d38 <_tx_timer_initialize+0xb8>)
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8006ca4:	2280      	movs	r2, #128	@ 0x80
 8006ca6:	2100      	movs	r1, #0
 8006ca8:	4824      	ldr	r0, [pc, #144]	@ (8006d3c <_tx_timer_initialize+0xbc>)
 8006caa:	f000 fb8f 	bl	80073cc <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8006cae:	4b24      	ldr	r3, [pc, #144]	@ (8006d40 <_tx_timer_initialize+0xc0>)
 8006cb0:	4a22      	ldr	r2, [pc, #136]	@ (8006d3c <_tx_timer_initialize+0xbc>)
 8006cb2:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8006cb4:	4b23      	ldr	r3, [pc, #140]	@ (8006d44 <_tx_timer_initialize+0xc4>)
 8006cb6:	4a21      	ldr	r2, [pc, #132]	@ (8006d3c <_tx_timer_initialize+0xbc>)
 8006cb8:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8006cba:	4b23      	ldr	r3, [pc, #140]	@ (8006d48 <_tx_timer_initialize+0xc8>)
 8006cbc:	4a23      	ldr	r2, [pc, #140]	@ (8006d4c <_tx_timer_initialize+0xcc>)
 8006cbe:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8006cc0:	4b21      	ldr	r3, [pc, #132]	@ (8006d48 <_tx_timer_initialize+0xc8>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3304      	adds	r3, #4
 8006cc6:	4a20      	ldr	r2, [pc, #128]	@ (8006d48 <_tx_timer_initialize+0xc8>)
 8006cc8:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8006cca:	4b21      	ldr	r3, [pc, #132]	@ (8006d50 <_tx_timer_initialize+0xd0>)
 8006ccc:	4a21      	ldr	r2, [pc, #132]	@ (8006d54 <_tx_timer_initialize+0xd4>)
 8006cce:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8006cd0:	4b21      	ldr	r3, [pc, #132]	@ (8006d58 <_tx_timer_initialize+0xd8>)
 8006cd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006cd6:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8006cd8:	4b20      	ldr	r3, [pc, #128]	@ (8006d5c <_tx_timer_initialize+0xdc>)
 8006cda:	2200      	movs	r2, #0
 8006cdc:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8006cde:	4b1c      	ldr	r3, [pc, #112]	@ (8006d50 <_tx_timer_initialize+0xd0>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a1d      	ldr	r2, [pc, #116]	@ (8006d58 <_tx_timer_initialize+0xd8>)
 8006ce4:	6812      	ldr	r2, [r2, #0]
 8006ce6:	491d      	ldr	r1, [pc, #116]	@ (8006d5c <_tx_timer_initialize+0xdc>)
 8006ce8:	6809      	ldr	r1, [r1, #0]
 8006cea:	481c      	ldr	r0, [pc, #112]	@ (8006d5c <_tx_timer_initialize+0xdc>)
 8006cec:	6800      	ldr	r0, [r0, #0]
 8006cee:	2400      	movs	r4, #0
 8006cf0:	9405      	str	r4, [sp, #20]
 8006cf2:	2400      	movs	r4, #0
 8006cf4:	9404      	str	r4, [sp, #16]
 8006cf6:	9003      	str	r0, [sp, #12]
 8006cf8:	9102      	str	r1, [sp, #8]
 8006cfa:	9201      	str	r2, [sp, #4]
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	4b18      	ldr	r3, [pc, #96]	@ (8006d60 <_tx_timer_initialize+0xe0>)
 8006d00:	4a18      	ldr	r2, [pc, #96]	@ (8006d64 <_tx_timer_initialize+0xe4>)
 8006d02:	4919      	ldr	r1, [pc, #100]	@ (8006d68 <_tx_timer_initialize+0xe8>)
 8006d04:	4819      	ldr	r0, [pc, #100]	@ (8006d6c <_tx_timer_initialize+0xec>)
 8006d06:	f7ff fabb 	bl	8006280 <_tx_thread_create>
 8006d0a:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1e5      	bne.n	8006cde <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8006d12:	4b17      	ldr	r3, [pc, #92]	@ (8006d70 <_tx_timer_initialize+0xf0>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8006d18:	4b16      	ldr	r3, [pc, #88]	@ (8006d74 <_tx_timer_initialize+0xf4>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8006d1e:	bf00      	nop
 8006d20:	370c      	adds	r7, #12
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd90      	pop	{r4, r7, pc}
 8006d26:	bf00      	nop
 8006d28:	20000884 	.word	0x20000884
 8006d2c:	20000de4 	.word	0x20000de4
 8006d30:	20000888 	.word	0x20000888
 8006d34:	20000918 	.word	0x20000918
 8006d38:	20000924 	.word	0x20000924
 8006d3c:	2000088c 	.word	0x2000088c
 8006d40:	2000090c 	.word	0x2000090c
 8006d44:	20000914 	.word	0x20000914
 8006d48:	20000910 	.word	0x20000910
 8006d4c:	20000908 	.word	0x20000908
 8006d50:	200009d8 	.word	0x200009d8
 8006d54:	200009e4 	.word	0x200009e4
 8006d58:	200009dc 	.word	0x200009dc
 8006d5c:	200009e0 	.word	0x200009e0
 8006d60:	4154494d 	.word	0x4154494d
 8006d64:	08006ead 	.word	0x08006ead
 8006d68:	0800745c 	.word	0x0800745c
 8006d6c:	20000928 	.word	0x20000928
 8006d70:	2000091c 	.word	0x2000091c
 8006d74:	20000920 	.word	0x20000920

08006d78 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b089      	sub	sp, #36	@ 0x24
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d04a      	beq.n	8006e22 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d92:	d046      	beq.n	8006e22 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	699b      	ldr	r3, [r3, #24]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d142      	bne.n	8006e22 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	2b20      	cmp	r3, #32
 8006da0:	d902      	bls.n	8006da8 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8006da2:	231f      	movs	r3, #31
 8006da4:	61bb      	str	r3, [r7, #24]
 8006da6:	e002      	b.n	8006dae <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	3b01      	subs	r3, #1
 8006dac:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8006dae:	4b20      	ldr	r3, [pc, #128]	@ (8006e30 <_tx_timer_system_activate+0xb8>)
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	69bb      	ldr	r3, [r7, #24]
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	4413      	add	r3, r2
 8006db8:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8006dba:	4b1e      	ldr	r3, [pc, #120]	@ (8006e34 <_tx_timer_system_activate+0xbc>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	69fa      	ldr	r2, [r7, #28]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d30b      	bcc.n	8006ddc <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8006dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8006e34 <_tx_timer_system_activate+0xbc>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	69fa      	ldr	r2, [r7, #28]
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	109b      	asrs	r3, r3, #2
 8006dce:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8006dd0:	4b19      	ldr	r3, [pc, #100]	@ (8006e38 <_tx_timer_system_activate+0xc0>)
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	4413      	add	r3, r2
 8006dda:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d109      	bne.n	8006df8 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	601a      	str	r2, [r3, #0]
 8006df6:	e011      	b.n	8006e1c <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	68fa      	ldr	r2, [r7, #12]
 8006e14:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	68ba      	ldr	r2, [r7, #8]
 8006e1a:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	69fa      	ldr	r2, [r7, #28]
 8006e20:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8006e22:	bf00      	nop
 8006e24:	3724      	adds	r7, #36	@ 0x24
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	20000914 	.word	0x20000914
 8006e34:	20000910 	.word	0x20000910
 8006e38:	2000090c 	.word	0x2000090c

08006e3c <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b087      	sub	sp, #28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	699b      	ldr	r3, [r3, #24]
 8006e48:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d026      	beq.n	8006e9e <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d108      	bne.n	8006e70 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d117      	bne.n	8006e98 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	601a      	str	r2, [r3, #0]
 8006e6e:	e013      	b.n	8006e98 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	695b      	ldr	r3, [r3, #20]
 8006e74:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d105      	bne.n	8006e98 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	693a      	ldr	r2, [r7, #16]
 8006e96:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	619a      	str	r2, [r3, #24]
    }
}
 8006e9e:	bf00      	nop
 8006ea0:	371c      	adds	r7, #28
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
	...

08006eac <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b098      	sub	sp, #96	@ 0x60
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a73      	ldr	r2, [pc, #460]	@ (8007088 <_tx_timer_thread_entry+0x1dc>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	f040 80de 	bne.w	800707e <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006ec2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ec6:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8006ec8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8006eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8006ecc:	b672      	cpsid	i
    return(int_posture);
 8006ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8006ed0:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8006ed2:	4b6e      	ldr	r3, [pc, #440]	@ (800708c <_tx_timer_thread_entry+0x1e0>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d003      	beq.n	8006ee8 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f107 020c 	add.w	r2, r7, #12
 8006ee6:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8006ee8:	4b68      	ldr	r3, [pc, #416]	@ (800708c <_tx_timer_thread_entry+0x1e0>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	2200      	movs	r2, #0
 8006eee:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8006ef0:	4b66      	ldr	r3, [pc, #408]	@ (800708c <_tx_timer_thread_entry+0x1e0>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	4a65      	ldr	r2, [pc, #404]	@ (800708c <_tx_timer_thread_entry+0x1e0>)
 8006ef8:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8006efa:	4b64      	ldr	r3, [pc, #400]	@ (800708c <_tx_timer_thread_entry+0x1e0>)
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4b64      	ldr	r3, [pc, #400]	@ (8007090 <_tx_timer_thread_entry+0x1e4>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d103      	bne.n	8006f0e <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8006f06:	4b63      	ldr	r3, [pc, #396]	@ (8007094 <_tx_timer_thread_entry+0x1e8>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a60      	ldr	r2, [pc, #384]	@ (800708c <_tx_timer_thread_entry+0x1e0>)
 8006f0c:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8006f0e:	4b62      	ldr	r3, [pc, #392]	@ (8007098 <_tx_timer_thread_entry+0x1ec>)
 8006f10:	2200      	movs	r2, #0
 8006f12:	601a      	str	r2, [r3, #0]
 8006f14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f16:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1a:	f383 8810 	msr	PRIMASK, r3
}
 8006f1e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006f20:	f3ef 8310 	mrs	r3, PRIMASK
 8006f24:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8006f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8006f28:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8006f2a:	b672      	cpsid	i
    return(int_posture);
 8006f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8006f2e:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8006f30:	e07f      	b.n	8007032 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	691b      	ldr	r3, [r3, #16]
 8006f3a:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8006f40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d102      	bne.n	8006f4e <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	e00e      	b.n	8006f6c <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8006f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8006f54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f58:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8006f5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f5e:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8006f60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f62:	f107 020c 	add.w	r2, r7, #12
 8006f66:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8006f68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f6a:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8006f6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	2b20      	cmp	r3, #32
 8006f72:	d911      	bls.n	8006f98 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8006f74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8006f7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f7e:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8006f80:	2300      	movs	r3, #0
 8006f82:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8006f84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f86:	f107 0208 	add.w	r2, r7, #8
 8006f8a:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8006f8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f90:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8006f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f94:	60bb      	str	r3, [r7, #8]
 8006f96:	e01a      	b.n	8006fce <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8006f98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8006f9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8006fa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fa6:	685a      	ldr	r2, [r3, #4]
 8006fa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006faa:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8006fac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d009      	beq.n	8006fc8 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8006fb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fb6:	f107 0208 	add.w	r2, r7, #8
 8006fba:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8006fbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fbe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006fc0:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8006fc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fc4:	60bb      	str	r3, [r7, #8]
 8006fc6:	e002      	b.n	8006fce <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8006fc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fca:	2200      	movs	r2, #0
 8006fcc:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8006fce:	4a33      	ldr	r2, [pc, #204]	@ (800709c <_tx_timer_thread_entry+0x1f0>)
 8006fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fd2:	6013      	str	r3, [r2, #0]
 8006fd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fda:	f383 8810 	msr	PRIMASK, r3
}
 8006fde:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8006fe0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8006fe6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fe8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006fea:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006fec:	f3ef 8310 	mrs	r3, PRIMASK
 8006ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8006ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8006ff4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8006ff6:	b672      	cpsid	i
    return(int_posture);
 8006ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8006ffa:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8006ffc:	4b27      	ldr	r3, [pc, #156]	@ (800709c <_tx_timer_thread_entry+0x1f0>)
 8006ffe:	2200      	movs	r2, #0
 8007000:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007006:	429a      	cmp	r2, r3
 8007008:	d105      	bne.n	8007016 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800700a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800700c:	2200      	movs	r2, #0
 800700e:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8007010:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007012:	f7ff feb1 	bl	8006d78 <_tx_timer_system_activate>
 8007016:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007018:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	f383 8810 	msr	PRIMASK, r3
}
 8007020:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007022:	f3ef 8310 	mrs	r3, PRIMASK
 8007026:	623b      	str	r3, [r7, #32]
    return(posture);
 8007028:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800702a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800702c:	b672      	cpsid	i
    return(int_posture);
 800702e:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8007030:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2b00      	cmp	r3, #0
 8007036:	f47f af7c 	bne.w	8006f32 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800703a:	4b17      	ldr	r3, [pc, #92]	@ (8007098 <_tx_timer_thread_entry+0x1ec>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d116      	bne.n	8007070 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8007042:	4b17      	ldr	r3, [pc, #92]	@ (80070a0 <_tx_timer_thread_entry+0x1f4>)
 8007044:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8007046:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007048:	2203      	movs	r2, #3
 800704a:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800704c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800704e:	2201      	movs	r2, #1
 8007050:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8007052:	4b14      	ldr	r3, [pc, #80]	@ (80070a4 <_tx_timer_thread_entry+0x1f8>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3301      	adds	r3, #1
 8007058:	4a12      	ldr	r2, [pc, #72]	@ (80070a4 <_tx_timer_thread_entry+0x1f8>)
 800705a:	6013      	str	r3, [r2, #0]
 800705c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800705e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	f383 8810 	msr	PRIMASK, r3
}
 8007066:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8007068:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800706a:	f7ff fc41 	bl	80068f0 <_tx_thread_system_suspend>
 800706e:	e728      	b.n	8006ec2 <_tx_timer_thread_entry+0x16>
 8007070:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007072:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	f383 8810 	msr	PRIMASK, r3
}
 800707a:	bf00      	nop
            TX_DISABLE
 800707c:	e721      	b.n	8006ec2 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800707e:	bf00      	nop
 8007080:	3760      	adds	r7, #96	@ 0x60
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	4154494d 	.word	0x4154494d
 800708c:	20000914 	.word	0x20000914
 8007090:	20000910 	.word	0x20000910
 8007094:	2000090c 	.word	0x2000090c
 8007098:	20000918 	.word	0x20000918
 800709c:	20000924 	.word	0x20000924
 80070a0:	20000928 	.word	0x20000928
 80070a4:	20000878 	.word	0x20000878

080070a8 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b092      	sub	sp, #72	@ 0x48
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
 80070b4:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80070b6:	2300      	movs	r3, #0
 80070b8:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d102      	bne.n	80070c6 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80070c0:	2302      	movs	r3, #2
 80070c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80070c4:	e075      	b.n	80071b2 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 80070c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070c8:	2b34      	cmp	r3, #52	@ 0x34
 80070ca:	d002      	beq.n	80070d2 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80070cc:	2302      	movs	r3, #2
 80070ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80070d0:	e06f      	b.n	80071b2 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80070d2:	f3ef 8310 	mrs	r3, PRIMASK
 80070d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 80070d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 80070da:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80070dc:	b672      	cpsid	i
    return(int_posture);
 80070de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80070e0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80070e2:	4b3b      	ldr	r3, [pc, #236]	@ (80071d0 <_txe_byte_pool_create+0x128>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	3301      	adds	r3, #1
 80070e8:	4a39      	ldr	r2, [pc, #228]	@ (80071d0 <_txe_byte_pool_create+0x128>)
 80070ea:	6013      	str	r3, [r2, #0]
 80070ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ee:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80070f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f2:	f383 8810 	msr	PRIMASK, r3
}
 80070f6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 80070f8:	4b36      	ldr	r3, [pc, #216]	@ (80071d4 <_txe_byte_pool_create+0x12c>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 80070fe:	2300      	movs	r3, #0
 8007100:	643b      	str	r3, [r7, #64]	@ 0x40
 8007102:	e009      	b.n	8007118 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007108:	429a      	cmp	r2, r3
 800710a:	d00b      	beq.n	8007124 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800710c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800710e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8007112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007114:	3301      	adds	r3, #1
 8007116:	643b      	str	r3, [r7, #64]	@ 0x40
 8007118:	4b2f      	ldr	r3, [pc, #188]	@ (80071d8 <_txe_byte_pool_create+0x130>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800711e:	429a      	cmp	r2, r3
 8007120:	d3f0      	bcc.n	8007104 <_txe_byte_pool_create+0x5c>
 8007122:	e000      	b.n	8007126 <_txe_byte_pool_create+0x7e>
                break;
 8007124:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007126:	f3ef 8310 	mrs	r3, PRIMASK
 800712a:	623b      	str	r3, [r7, #32]
    return(posture);
 800712c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800712e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007130:	b672      	cpsid	i
    return(int_posture);
 8007132:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8007134:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8007136:	4b26      	ldr	r3, [pc, #152]	@ (80071d0 <_txe_byte_pool_create+0x128>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	3b01      	subs	r3, #1
 800713c:	4a24      	ldr	r2, [pc, #144]	@ (80071d0 <_txe_byte_pool_create+0x128>)
 800713e:	6013      	str	r3, [r2, #0]
 8007140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007142:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007146:	f383 8810 	msr	PRIMASK, r3
}
 800714a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800714c:	f7ff fa96 	bl	800667c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007154:	429a      	cmp	r2, r3
 8007156:	d102      	bne.n	800715e <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8007158:	2302      	movs	r3, #2
 800715a:	647b      	str	r3, [r7, #68]	@ 0x44
 800715c:	e029      	b.n	80071b2 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d102      	bne.n	800716a <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8007164:	2303      	movs	r3, #3
 8007166:	647b      	str	r3, [r7, #68]	@ 0x44
 8007168:	e023      	b.n	80071b2 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	2b63      	cmp	r3, #99	@ 0x63
 800716e:	d802      	bhi.n	8007176 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8007170:	2305      	movs	r3, #5
 8007172:	647b      	str	r3, [r7, #68]	@ 0x44
 8007174:	e01d      	b.n	80071b2 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8007176:	4b19      	ldr	r3, [pc, #100]	@ (80071dc <_txe_byte_pool_create+0x134>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800717c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800717e:	4a18      	ldr	r2, [pc, #96]	@ (80071e0 <_txe_byte_pool_create+0x138>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d101      	bne.n	8007188 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8007184:	2313      	movs	r3, #19
 8007186:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007188:	f3ef 8305 	mrs	r3, IPSR
 800718c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800718e:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007190:	4b14      	ldr	r3, [pc, #80]	@ (80071e4 <_txe_byte_pool_create+0x13c>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4313      	orrs	r3, r2
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00b      	beq.n	80071b2 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800719a:	f3ef 8305 	mrs	r3, IPSR
 800719e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80071a0:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80071a2:	4b10      	ldr	r3, [pc, #64]	@ (80071e4 <_txe_byte_pool_create+0x13c>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80071ac:	d201      	bcs.n	80071b2 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80071ae:	2313      	movs	r3, #19
 80071b0:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80071b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d106      	bne.n	80071c6 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	68b9      	ldr	r1, [r7, #8]
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f7fe ff5a 	bl	8006078 <_tx_byte_pool_create>
 80071c4:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 80071c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3748      	adds	r7, #72	@ 0x48
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}
 80071d0:	20000878 	.word	0x20000878
 80071d4:	200007d0 	.word	0x200007d0
 80071d8:	200007d4 	.word	0x200007d4
 80071dc:	200007e0 	.word	0x200007e0
 80071e0:	20000928 	.word	0x20000928
 80071e4:	2000000c 	.word	0x2000000c

080071e8 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b09a      	sub	sp, #104	@ 0x68
 80071ec:	af06      	add	r7, sp, #24
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	607a      	str	r2, [r7, #4]
 80071f4:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80071f6:	2300      	movs	r3, #0
 80071f8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d102      	bne.n	8007206 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8007200:	230e      	movs	r3, #14
 8007202:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007204:	e0bb      	b.n	800737e <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8007206:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007208:	2bb0      	cmp	r3, #176	@ 0xb0
 800720a:	d002      	beq.n	8007212 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800720c:	230e      	movs	r3, #14
 800720e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007210:	e0b5      	b.n	800737e <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007212:	f3ef 8310 	mrs	r3, PRIMASK
 8007216:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800721a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800721c:	b672      	cpsid	i
    return(int_posture);
 800721e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8007220:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8007222:	4b64      	ldr	r3, [pc, #400]	@ (80073b4 <_txe_thread_create+0x1cc>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	3301      	adds	r3, #1
 8007228:	4a62      	ldr	r2, [pc, #392]	@ (80073b4 <_txe_thread_create+0x1cc>)
 800722a:	6013      	str	r3, [r2, #0]
 800722c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800722e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007232:	f383 8810 	msr	PRIMASK, r3
}
 8007236:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8007238:	2300      	movs	r3, #0
 800723a:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800723c:	4b5e      	ldr	r3, [pc, #376]	@ (80073b8 <_txe_thread_create+0x1d0>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8007242:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007244:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8007246:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007248:	3b01      	subs	r3, #1
 800724a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800724c:	4413      	add	r3, r2
 800724e:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8007250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007252:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8007254:	2300      	movs	r3, #0
 8007256:	647b      	str	r3, [r7, #68]	@ 0x44
 8007258:	e02b      	b.n	80072b2 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800725e:	429a      	cmp	r2, r3
 8007260:	d101      	bne.n	8007266 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8007262:	2301      	movs	r3, #1
 8007264:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8007266:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007268:	2b01      	cmp	r3, #1
 800726a:	d028      	beq.n	80072be <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800726c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800726e:	68db      	ldr	r3, [r3, #12]
 8007270:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007272:	429a      	cmp	r2, r3
 8007274:	d308      	bcc.n	8007288 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8007276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800727c:	429a      	cmp	r2, r3
 800727e:	d203      	bcs.n	8007288 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8007280:	2300      	movs	r3, #0
 8007282:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8007284:	2301      	movs	r3, #1
 8007286:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8007288:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800728e:	429a      	cmp	r2, r3
 8007290:	d308      	bcc.n	80072a4 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8007292:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007294:	691b      	ldr	r3, [r3, #16]
 8007296:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007298:	429a      	cmp	r2, r3
 800729a:	d203      	bcs.n	80072a4 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800729c:	2300      	movs	r3, #0
 800729e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 80072a0:	2301      	movs	r3, #1
 80072a2:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 80072a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072aa:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80072ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ae:	3301      	adds	r3, #1
 80072b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80072b2:	4b42      	ldr	r3, [pc, #264]	@ (80073bc <_txe_thread_create+0x1d4>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d3ce      	bcc.n	800725a <_txe_thread_create+0x72>
 80072bc:	e000      	b.n	80072c0 <_txe_thread_create+0xd8>
                break;
 80072be:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80072c0:	f3ef 8310 	mrs	r3, PRIMASK
 80072c4:	61fb      	str	r3, [r7, #28]
    return(posture);
 80072c6:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80072c8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80072ca:	b672      	cpsid	i
    return(int_posture);
 80072cc:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80072ce:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80072d0:	4b38      	ldr	r3, [pc, #224]	@ (80073b4 <_txe_thread_create+0x1cc>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3b01      	subs	r3, #1
 80072d6:	4a37      	ldr	r2, [pc, #220]	@ (80073b4 <_txe_thread_create+0x1cc>)
 80072d8:	6013      	str	r3, [r2, #0]
 80072da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072dc:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80072de:	6a3b      	ldr	r3, [r7, #32]
 80072e0:	f383 8810 	msr	PRIMASK, r3
}
 80072e4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80072e6:	f7ff f9c9 	bl	800667c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d102      	bne.n	80072f8 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 80072f2:	230e      	movs	r3, #14
 80072f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072f6:	e042      	b.n	800737e <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 80072f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d102      	bne.n	8007304 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80072fe:	2303      	movs	r3, #3
 8007300:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007302:	e03c      	b.n	800737e <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d102      	bne.n	8007310 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800730a:	2303      	movs	r3, #3
 800730c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800730e:	e036      	b.n	800737e <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8007310:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007312:	2bc7      	cmp	r3, #199	@ 0xc7
 8007314:	d802      	bhi.n	800731c <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8007316:	2305      	movs	r3, #5
 8007318:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800731a:	e030      	b.n	800737e <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800731c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800731e:	2b1f      	cmp	r3, #31
 8007320:	d902      	bls.n	8007328 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8007322:	230f      	movs	r3, #15
 8007324:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007326:	e02a      	b.n	800737e <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8007328:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800732a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800732c:	429a      	cmp	r2, r3
 800732e:	d902      	bls.n	8007336 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8007330:	2318      	movs	r3, #24
 8007332:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007334:	e023      	b.n	800737e <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8007336:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007338:	2b01      	cmp	r3, #1
 800733a:	d902      	bls.n	8007342 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800733c:	2310      	movs	r3, #16
 800733e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007340:	e01d      	b.n	800737e <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8007342:	4b1f      	ldr	r3, [pc, #124]	@ (80073c0 <_txe_thread_create+0x1d8>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8007348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734a:	4a1e      	ldr	r2, [pc, #120]	@ (80073c4 <_txe_thread_create+0x1dc>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d101      	bne.n	8007354 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8007350:	2313      	movs	r3, #19
 8007352:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007354:	f3ef 8305 	mrs	r3, IPSR
 8007358:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800735a:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800735c:	4b1a      	ldr	r3, [pc, #104]	@ (80073c8 <_txe_thread_create+0x1e0>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4313      	orrs	r3, r2
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00b      	beq.n	800737e <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007366:	f3ef 8305 	mrs	r3, IPSR
 800736a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800736c:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800736e:	4b16      	ldr	r3, [pc, #88]	@ (80073c8 <_txe_thread_create+0x1e0>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4313      	orrs	r3, r2
 8007374:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8007378:	d201      	bcs.n	800737e <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800737a:	2313      	movs	r3, #19
 800737c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800737e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007380:	2b00      	cmp	r3, #0
 8007382:	d112      	bne.n	80073aa <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8007384:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007386:	9305      	str	r3, [sp, #20]
 8007388:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800738a:	9304      	str	r3, [sp, #16]
 800738c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800738e:	9303      	str	r3, [sp, #12]
 8007390:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007392:	9302      	str	r3, [sp, #8]
 8007394:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007396:	9301      	str	r3, [sp, #4]
 8007398:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800739a:	9300      	str	r3, [sp, #0]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	68b9      	ldr	r1, [r7, #8]
 80073a2:	68f8      	ldr	r0, [r7, #12]
 80073a4:	f7fe ff6c 	bl	8006280 <_tx_thread_create>
 80073a8:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 80073aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3750      	adds	r7, #80	@ 0x50
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	20000878 	.word	0x20000878
 80073b8:	200007e8 	.word	0x200007e8
 80073bc:	200007ec 	.word	0x200007ec
 80073c0:	200007e0 	.word	0x200007e0
 80073c4:	20000928 	.word	0x20000928
 80073c8:	2000000c 	.word	0x2000000c

080073cc <memset>:
 80073cc:	4402      	add	r2, r0
 80073ce:	4603      	mov	r3, r0
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d100      	bne.n	80073d6 <memset+0xa>
 80073d4:	4770      	bx	lr
 80073d6:	f803 1b01 	strb.w	r1, [r3], #1
 80073da:	e7f9      	b.n	80073d0 <memset+0x4>

080073dc <__libc_init_array>:
 80073dc:	b570      	push	{r4, r5, r6, lr}
 80073de:	4d0d      	ldr	r5, [pc, #52]	@ (8007414 <__libc_init_array+0x38>)
 80073e0:	2600      	movs	r6, #0
 80073e2:	4c0d      	ldr	r4, [pc, #52]	@ (8007418 <__libc_init_array+0x3c>)
 80073e4:	1b64      	subs	r4, r4, r5
 80073e6:	10a4      	asrs	r4, r4, #2
 80073e8:	42a6      	cmp	r6, r4
 80073ea:	d109      	bne.n	8007400 <__libc_init_array+0x24>
 80073ec:	4d0b      	ldr	r5, [pc, #44]	@ (800741c <__libc_init_array+0x40>)
 80073ee:	2600      	movs	r6, #0
 80073f0:	4c0b      	ldr	r4, [pc, #44]	@ (8007420 <__libc_init_array+0x44>)
 80073f2:	f000 f817 	bl	8007424 <_init>
 80073f6:	1b64      	subs	r4, r4, r5
 80073f8:	10a4      	asrs	r4, r4, #2
 80073fa:	42a6      	cmp	r6, r4
 80073fc:	d105      	bne.n	800740a <__libc_init_array+0x2e>
 80073fe:	bd70      	pop	{r4, r5, r6, pc}
 8007400:	f855 3b04 	ldr.w	r3, [r5], #4
 8007404:	3601      	adds	r6, #1
 8007406:	4798      	blx	r3
 8007408:	e7ee      	b.n	80073e8 <__libc_init_array+0xc>
 800740a:	f855 3b04 	ldr.w	r3, [r5], #4
 800740e:	3601      	adds	r6, #1
 8007410:	4798      	blx	r3
 8007412:	e7f2      	b.n	80073fa <__libc_init_array+0x1e>
 8007414:	08007578 	.word	0x08007578
 8007418:	08007578 	.word	0x08007578
 800741c:	08007578 	.word	0x08007578
 8007420:	0800757c 	.word	0x0800757c

08007424 <_init>:
 8007424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007426:	bf00      	nop
 8007428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800742a:	bc08      	pop	{r3}
 800742c:	469e      	mov	lr, r3
 800742e:	4770      	bx	lr

08007430 <_fini>:
 8007430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007432:	bf00      	nop
 8007434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007436:	bc08      	pop	{r3}
 8007438:	469e      	mov	lr, r3
 800743a:	4770      	bx	lr
