Command: report datapath > .//reports/datapath_top_top.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Apr 11 2025  12:35:53 pm
  Module:                 top_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHDL100909 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Inferred components

                       Operator   Signedness   Inputs   Outputs CellArea 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   cs_registers_i
    inc_ADD_UNS_OP_75
    module:increment_unsigned_987_988
     timing_driven    increment   unsigned   32x1       32        165.36 
-------------------------------------------------------------------------
     ADD_UNS_OP           +       unsigned   32x1       32               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     add_168_54
     module:add_signed_16967
      very_fast           +       signed     36x36      37        321.36 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     add_182_44
     module:add_unsigned_1340
      very_fast           +       unsigned   32x32      32        290.16 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     csa_tree_alu_popcnt_i_add_1154_39_groupi
     module:csa_tree_alu_popcnt_i_add_1154_39_group_17790
      timing_driven csa_and_adder            2x2x2x2x2x 6         269.36 
                                             2x2x2x2x2x                  
                                             2x2x2x2x2x                  
                                             2x2x2x2x2x                  
                                             2x2x2x2x2x                  
                                             2x2x2x2x2x                  
                                             2x2                         
-------------------------------------------------------------------------
      alu_popcnt_i_add_1154_39
                          +       unsigned   5x5        6                
      alu_popcnt_i_add_1150_46_I1
                          +       unsigned   4x4        5                
      alu_popcnt_i_add_1150_46_I2
                          +       unsigned   4x4        5                
      alu_popcnt_i_add_1144_46_I1
                          +       unsigned   3x3        4                
      alu_popcnt_i_add_1144_46_I2
                          +       unsigned   3x3        4                
      alu_popcnt_i_add_1144_46_I3
                          +       unsigned   3x3        4                
      alu_popcnt_i_add_1144_46_I4
                          +       unsigned   3x3        4                
      alu_popcnt_i_add_1138_46_I1
                          +       unsigned   2x2        3                
      alu_popcnt_i_add_1138_46_I2
                          +       unsigned   2x2        3                
      alu_popcnt_i_add_1138_46_I3
                          +       unsigned   2x2        3                
      alu_popcnt_i_add_1138_46_I4
                          +       unsigned   2x2        3                
      alu_popcnt_i_add_1138_46_I5
                          +       unsigned   2x2        3                
      alu_popcnt_i_add_1138_46_I6
                          +       unsigned   2x2        3                
      alu_popcnt_i_add_1138_46_I7
                          +       unsigned   2x2        3                
      alu_popcnt_i_add_1138_46_I8
                          +       unsigned   2x2        3                
      alu_popcnt_i_add_1132_44_I1
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I2
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I3
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I4
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I5
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I6
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I7
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I8
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I9
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I10
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I11
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I12
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I13
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I14
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I15
                          +       unsigned   2x2        2                
      alu_popcnt_i_add_1132_44_I16
                          +       unsigned   2x2        2                
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     int_div.div_i
      gt_103_58
      module:gt_unsigned_1530
       slow               >       unsigned   32x32      1         169.52 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     int_div.div_i
      minus_100_38
      module:sub_unsigned_1538
       very_fast          -       unsigned   1x32       32        208.52 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     int_div.div_i
      sub_107_68_Y_add_107_46
      module:addsub_unsigned_45907
       very_fast         +,-      unsigned   32x32x1    32        421.20 
-------------------------------------------------------------------------
       sub_107_68         -       unsigned   32x32      32               
       add_107_46         +       unsigned   32x32      32               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     sll_882_39
     module:shift_left_vlog_unsigned_2320_16959
      very_fast/barrel
                          <<      x          32x5       32        521.04 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     sra_269_105
     module:arith_shift_right_vlog_unsigned
      very_fast/barrel
                         >>>      x          17x4       17        229.84 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     sra_270_105
     module:arith_shift_right_vlog_unsigned_16960
      very_fast/barrel
                         >>>      x          17x4       17        229.84 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    alu_i
     srl_283_46
     module:shift_right_vlog_unsigned
      very_fast/barrel
                          >>      x          64x5       64        934.96 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     add_230_39_Y_add_283_68_Y_add_270_60
     module:add_signed_2869
      very_fast           +       signed     32x32      32        293.80 
-------------------------------------------------------------------------
      add_230_39_Y_add_283_68
                          +       signed     32x32      32               
      add_270_60          +       signed     20x18      21               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     add_230_63_Y_add_283_102_Y_add_270_87
     module:add_signed_2869_17016
      very_fast           +       signed     32x32      32        293.80 
-------------------------------------------------------------------------
      add_230_63_Y_add_283_102
                          +       signed     32x32      32               
      add_270_87          +       signed     21x32      32               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     csa_tree_add_114_70_groupi
     module:csa_tree_add_114_70_group_17786
      timing_driven/radix8
                    csa_and_adder            17x17x32x3 34       3006.64 
                                             3                           
-------------------------------------------------------------------------
      add_114_70          +       signed     34x32      34               
      add_114_49          +       signed     33x34      34               
      mul_113_49
       booth              *       signed     17x17      34               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     csa_tree_add_269_87_groupi
     module:csa_tree_add_269_87_group_17788
      timing_driven csa_and_adder            9x9x18x18  20       1134.64 
-------------------------------------------------------------------------
      add_269_87          +       signed     19x18      20               
      add_269_60          +       signed     18x18      19               
      mul_264_61
       non_booth          *       signed     9x9        18               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     mul_266_61_Y_mul_280_63
     module:mult_signed_4528
      timing_driven/radix8
                          *       signed     17x17      32       2496.52 
-------------------------------------------------------------------------
      mul_266_61
       non_booth          *       signed     9x9        18               
      mul_280_63
       booth              *       signed     17x17      32               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     mul_267_61
     module:mult_signed_3324
      timing_driven/booth
                          *       signed     9x9        18        826.80 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     mul_281_63_Y_mul_230_87_Y_mul_265_61
     module:mult_signed_4382
      timing_driven/booth
                          *       signed     32x32      32       4995.64 
-------------------------------------------------------------------------
      mul_281_63
       booth              *       signed     17x17      32               
      mul_230_87
       booth              *       signed     32x32      32               
      mul_265_61
       non_booth          *       signed     9x9        18               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   ex_stage_i
    mult_i
     sra_117_128
     module:arith_shift_right_vlog_unsigned_3268
      very_fast/barrel
                         >>>      x          34x5       34        587.08 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   id_stage_i
    add_537_37_Y_add_536_37
    module:add_unsigned_1340_16966
     very_fast            +       unsigned   32x32      32        205.92 
-------------------------------------------------------------------------
     add_537_37           +       unsigned   32x32      32               
     add_536_37           +       unsigned   32x32      32               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   id_stage_i
    add_584_49_Y_add_581_38_Y_add_580_38
    module:add_unsigned_1340_16965
     slow                 +       unsigned   32x32      32        293.80 
-------------------------------------------------------------------------
     add_584_49           +       unsigned   32x32      32               
     add_581_38           +       unsigned   32x32      32               
     add_580_38           +       unsigned   32x32      32               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   id_stage_i
    dec_sub_468_53_74
    module:decrement_unsigned_989_990_17004
     slow             decrement   unsigned   32x1       32        182.52 
-------------------------------------------------------------------------
     sub_468_53           -       unsigned   32x1       32               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   id_stage_i
    hwloop_regs_i
     dec_sub_103_50_I1_12
     module:decrement_unsigned_989_990
      very_fast       decrement   unsigned   32x1       32        190.32 
-------------------------------------------------------------------------
      sub_103_50_I1       -       unsigned   32x1       32               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   id_stage_i
    hwloop_regs_i
     dec_sub_103_50_I2_7
     module:decrement_unsigned_989_990_24683
      very_fast       decrement   unsigned   32x1       32        190.32 
-------------------------------------------------------------------------
      sub_103_50_I2       -       unsigned   32x1       32               
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   if_stage_i
    prefetch_32.prefetch_buffer_i
     add_115_54
     module:add_unsigned_17002
      very_fast           +       unsigned   32x3       32        149.76 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   if_stage_i
    prefetch_32.prefetch_buffer_i
     fifo_i
      add_182_49
      module:add_unsigned
       very_fast          +       unsigned   32x3       32        149.76 
=========================================================================
top_top
 top_inst_core_region_i
  CORE.RISCV_CORE
   load_store_unit_i
    ADD_UNS_OP
    module:add_unsigned_1340_16964
     very_fast            +       unsigned   32x32      32        293.80 
=========================================================================
top_top
 top_inst_core_region_i
  adv_dbg_if_i
   dbg_module_i_i_dbg_axi
    add_383_50
    module:add_unsigned_2676
     very_fast            +       unsigned   32x4       32        177.84 
=========================================================================
top_top
 top_inst_peripherals_i
  apb_timer_i
   TIMER_GEN[0].timer_i
    gte_86_29
    module:geq_unsigned_15941
     slow                 >=      unsigned   32x32      1         171.60 
=========================================================================
top_top
 top_inst_peripherals_i
  apb_timer_i
   TIMER_GEN[0].timer_i
    inc_add_73_43_17
    module:increment_unsigned_987_988_16995
     timing_driven    increment   unsigned   32x1       32        160.16 
-------------------------------------------------------------------------
     add_73_43            +       unsigned   32x1       32               
=========================================================================
top_top
 top_inst_peripherals_i
  apb_timer_i
   TIMER_GEN[0].timer_i
    inc_add_80_53_38
    module:increment_unsigned_987_988_16993
     timing_driven    increment   unsigned   32x1       32        160.16 
-------------------------------------------------------------------------
     add_80_53            +       unsigned   32x1       32               
=========================================================================
top_top
 top_inst_peripherals_i
  apb_timer_i
   TIMER_GEN[1].timer_i
    gte_86_29
    module:geq_unsigned_15942
     slow                 >=      unsigned   32x32      1         171.60 
=========================================================================
top_top
 top_inst_peripherals_i
  apb_timer_i
   TIMER_GEN[1].timer_i
    inc_add_73_43_17
    module:increment_unsigned_987_988_16996
     timing_driven    increment   unsigned   32x1       32        160.16 
=========================================================================
top_top
 top_inst_peripherals_i
  apb_timer_i
   TIMER_GEN[1].timer_i
    inc_add_80_53_38
    module:increment_unsigned_987_988_16994
     timing_driven    increment   unsigned   32x1       32        160.16 
=========================================================================
top_top
 top_inst_peripherals_i
  axi_spi_slave_i
   axi_spi_slave_i_u_axiplug
    add_154_29
    module:add_unsigned_17001
     very_fast            +       unsigned   32x3       32        149.76 
=========================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules  20363.72       2.32 
external muxes        0.00       0.00 
others           858147.27      97.68 
--------------------------------------
total            878510.99     100.00 

