
Projekt_dyplomowy_regulatorV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ded8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  0800e068  0800e068  0001e068  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e4dc  0800e4dc  000202d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e4dc  0800e4dc  0001e4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e4e4  0800e4e4  000202d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4e4  0800e4e4  0001e4e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e4e8  0800e4e8  0001e4e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  0800e4ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a4  200002d4  0800e7c0  000202d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000978  0800e7c0  00020978  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020304  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dcd3  00000000  00000000  00020347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000434d  00000000  00000000  0003e01a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019d0  00000000  00000000  00042368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013fe  00000000  00000000  00043d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c329  00000000  00000000  00045136  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000223a7  00000000  00000000  0007145f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010bd5f  00000000  00000000  00093806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007e54  00000000  00000000  0019f568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  001a73bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d4 	.word	0x200002d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e050 	.word	0x0800e050

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d8 	.word	0x200002d8
 80001cc:	0800e050 	.word	0x0800e050

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <CircBuffInit>:

#include "main.h"
#include "CircularBuffer.h"

void CircBuffInit(CircularBuffer *buff)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	buff->head = 0;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	63da      	str	r2, [r3, #60]	; 0x3c
	buff->size = BUFFER_SIZE;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	220f      	movs	r2, #15
 8000f56:	641a      	str	r2, [r3, #64]	; 0x40

	for (uint32_t i=0; i < buff->size; i++)
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	e007      	b.n	8000f6e <CircBuffInit+0x2a>
	{
		buff->data[i] = 0;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	68fa      	ldr	r2, [r7, #12]
 8000f62:	2100      	movs	r1, #0
 8000f64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint32_t i=0; i < buff->size; i++)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	68fa      	ldr	r2, [r7, #12]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d3f2      	bcc.n	8000f5e <CircBuffInit+0x1a>
	}
}
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <CircBuffUpdate>:

void CircBuffUpdate(CircularBuffer *buff, int32_t new_data)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	6039      	str	r1, [r7, #0]
	buff->data[buff->head] = new_data;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6839      	ldr	r1, [r7, #0]
 8000f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	buff->head++;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa0:	1c5a      	adds	r2, r3, #1
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	63da      	str	r2, [r3, #60]	; 0x3c
	buff->head = buff->head % buff->size;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000fae:	fbb3 f1f2 	udiv	r1, r3, r2
 8000fb2:	fb01 f202 	mul.w	r2, r1, r2
 8000fb6:	1a9a      	subs	r2, r3, r2
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <FilterMedianInit>:
int32_t get_median(int32_t *array, int32_t size);


// Median Filter
void FilterMedianInit(CircularBuffer *buff)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	CircBuffInit(buff);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff ffb7 	bl	8000f44 <CircBuffInit>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <FilterMedianUpdate>:

int32_t FilterMedianUpdate(CircularBuffer *buff, int32_t new_data)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b092      	sub	sp, #72	; 0x48
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	6039      	str	r1, [r7, #0]
	int32_t tmp_array[BUFFER_SIZE];
	int32_t out = 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	647b      	str	r3, [r7, #68]	; 0x44

	CircBuffUpdate(buff, new_data);
 8000fec:	6839      	ldr	r1, [r7, #0]
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f7ff ffc9 	bl	8000f86 <CircBuffUpdate>

	memcpy(tmp_array, buff->data, sizeof(tmp_array));
 8000ff4:	6879      	ldr	r1, [r7, #4]
 8000ff6:	f107 0308 	add.w	r3, r7, #8
 8000ffa:	223c      	movs	r2, #60	; 0x3c
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f00a ffac 	bl	800bf5a <memcpy>

	quickSort(tmp_array, 0,BUFFER_SIZE - 1);
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	220e      	movs	r2, #14
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f000 f84d 	bl	80010aa <quickSort>

	out = get_median(tmp_array, BUFFER_SIZE);
 8001010:	f107 0308 	add.w	r3, r7, #8
 8001014:	210f      	movs	r1, #15
 8001016:	4618      	mov	r0, r3
 8001018:	f000 f87e 	bl	8001118 <get_median>
 800101c:	6478      	str	r0, [r7, #68]	; 0x44

	return out;
 800101e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8001020:	4618      	mov	r0, r3
 8001022:	3748      	adds	r7, #72	; 0x48
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <partition>:
//			}
//		}
//	}
//}

static int32_t partition(int32_t arr[], int32_t low, int32_t high) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
    int32_t pivot = arr[high]; // Wybieramy ostatni element jako pivot
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	68fa      	ldr	r2, [r7, #12]
 800103a:	4413      	add	r3, r2
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	617b      	str	r3, [r7, #20]
    int32_t i = (low - 1); // Indeks mniejszego elementu
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	3b01      	subs	r3, #1
 8001044:	61fb      	str	r3, [r7, #28]

    for (int32_t j = low; j <= high - 1; j++) {
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	61bb      	str	r3, [r7, #24]
 800104a:	e018      	b.n	800107e <partition+0x56>
        // Jeśli aktualny element jest mniejszy lub równy pivotowi
        if (arr[j] <= pivot) {
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	68fa      	ldr	r2, [r7, #12]
 8001052:	4413      	add	r3, r2
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	697a      	ldr	r2, [r7, #20]
 8001058:	429a      	cmp	r2, r3
 800105a:	db0d      	blt.n	8001078 <partition+0x50>
            i++; // Inkrementujemy indeks mniejszego elementu
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	3301      	adds	r3, #1
 8001060:	61fb      	str	r3, [r7, #28]
            swap(&arr[i], &arr[j]);
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	18d0      	adds	r0, r2, r3
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4413      	add	r3, r2
 8001072:	4619      	mov	r1, r3
 8001074:	f000 f83b 	bl	80010ee <swap>
    for (int32_t j = low; j <= high - 1; j++) {
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	3301      	adds	r3, #1
 800107c:	61bb      	str	r3, [r7, #24]
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	429a      	cmp	r2, r3
 8001084:	dce2      	bgt.n	800104c <partition+0x24>
        }
    }
    swap(&arr[i + 1], &arr[high]);
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3301      	adds	r3, #1
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	68fa      	ldr	r2, [r7, #12]
 800108e:	18d0      	adds	r0, r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	68fa      	ldr	r2, [r7, #12]
 8001096:	4413      	add	r3, r2
 8001098:	4619      	mov	r1, r3
 800109a:	f000 f828 	bl	80010ee <swap>
    return (i + 1);
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	3301      	adds	r3, #1
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3720      	adds	r7, #32
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <quickSort>:

// Główna funkcja sortująca używająca quicksort
static void quickSort(int32_t arr[], int32_t low, int32_t high) {
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b086      	sub	sp, #24
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	60f8      	str	r0, [r7, #12]
 80010b2:	60b9      	str	r1, [r7, #8]
 80010b4:	607a      	str	r2, [r7, #4]
    if (low < high) {
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	da13      	bge.n	80010e6 <quickSort+0x3c>
        // pi to indeks partition
        int32_t pi = partition(arr, low, high);
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	68b9      	ldr	r1, [r7, #8]
 80010c2:	68f8      	ldr	r0, [r7, #12]
 80010c4:	f7ff ffb0 	bl	8001028 <partition>
 80010c8:	6178      	str	r0, [r7, #20]

        // Separatne wywołania quickSort dla przedziałów przed i po partition
        quickSort(arr, low, pi - 1);
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	3b01      	subs	r3, #1
 80010ce:	461a      	mov	r2, r3
 80010d0:	68b9      	ldr	r1, [r7, #8]
 80010d2:	68f8      	ldr	r0, [r7, #12]
 80010d4:	f7ff ffe9 	bl	80010aa <quickSort>
        quickSort(arr, pi + 1, high);
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	3301      	adds	r3, #1
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	4619      	mov	r1, r3
 80010e0:	68f8      	ldr	r0, [r7, #12]
 80010e2:	f7ff ffe2 	bl	80010aa <quickSort>
    }
}
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <swap>:

static void swap(int32_t *xp, int32_t *yp)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
 80010f6:	6039      	str	r1, [r7, #0]
    int32_t temp = *xp;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	60fb      	str	r3, [r7, #12]

    *xp = *yp;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	601a      	str	r2, [r3, #0]
    *yp = temp;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	68fa      	ldr	r2, [r7, #12]
 800110a:	601a      	str	r2, [r3, #0]
}
 800110c:	bf00      	nop
 800110e:	3714      	adds	r7, #20
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <get_median>:

int32_t get_median(int32_t *array, int32_t size)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
	int32_t median;

	if ((size % 2) == 0)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	2b00      	cmp	r3, #0
 800112a:	d118      	bne.n	800115e <get_median+0x46>
	{
		median = (array[size/2-1] + array[size/2]) / 2;
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	0fda      	lsrs	r2, r3, #31
 8001130:	4413      	add	r3, r2
 8001132:	105b      	asrs	r3, r3, #1
 8001134:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001138:	3b01      	subs	r3, #1
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	4413      	add	r3, r2
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	0fd9      	lsrs	r1, r3, #31
 8001146:	440b      	add	r3, r1
 8001148:	105b      	asrs	r3, r3, #1
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	6879      	ldr	r1, [r7, #4]
 800114e:	440b      	add	r3, r1
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4413      	add	r3, r2
 8001154:	0fda      	lsrs	r2, r3, #31
 8001156:	4413      	add	r3, r2
 8001158:	105b      	asrs	r3, r3, #1
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	e00b      	b.n	8001176 <get_median+0x5e>
	}
	else
	{
		median = array[size/2-1];
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	0fda      	lsrs	r2, r3, #31
 8001162:	4413      	add	r3, r2
 8001164:	105b      	asrs	r3, r3, #1
 8001166:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800116a:	3b01      	subs	r3, #1
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	4413      	add	r3, r2
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	60fb      	str	r3, [r7, #12]
	}

	return median;
 8001176:	68fb      	ldr	r3, [r7, #12]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <FilterMovingAverageInit>:

// Moving Average Filter
static int32_t average(int32_t *array, uint32_t size);

void FilterMovingAverageInit(CircularBuffer *buff)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	CircBuffInit(buff);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff fed9 	bl	8000f44 <CircBuffInit>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <FilterLowPassInit>:

	return (sum/size);
}
// Lowpass
void FilterLowPassInit(FilterLowPass *lpf, float alpha)
{
 800119a:	b480      	push	{r7}
 800119c:	b083      	sub	sp, #12
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
 80011a2:	ed87 0a00 	vstr	s0, [r7]
	lpf->out = 0.0f;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
	lpf->alpha = alpha;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	683a      	ldr	r2, [r7, #0]
 80011b2:	605a      	str	r2, [r3, #4]
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <FilterLowPassUpdate>:

int32_t FilterLowPassUpdate(FilterLowPass *lpf, int32_t new_data)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
	lpf->out = lpf->alpha * new_data + (1.0f-(lpf->alpha)) * lpf->out;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80011e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80011e8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	edd3 7a00 	vldr	s15, [r3]
 80011f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	edc3 7a00 	vstr	s15, [r3]

	return lpf->out;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800120a:	ee17 3a90 	vmov	r3, s15
}
 800120e:	4618      	mov	r0, r3
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr

0800121a <PIDInit>:
 */

#include "PID.h"

void PIDInit(PID *pid_data, float kp_init, float ki_init, float kd_init, int anti_windup_limit_init)
{
 800121a:	b480      	push	{r7}
 800121c:	b087      	sub	sp, #28
 800121e:	af00      	add	r7, sp, #0
 8001220:	6178      	str	r0, [r7, #20]
 8001222:	ed87 0a04 	vstr	s0, [r7, #16]
 8001226:	edc7 0a03 	vstr	s1, [r7, #12]
 800122a:	ed87 1a02 	vstr	s2, [r7, #8]
 800122e:	6079      	str	r1, [r7, #4]
	pid_data->error_previous = 0;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
	pid_data->error_total = 0;
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	605a      	str	r2, [r3, #4]

	pid_data->Kp = kp_init;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	609a      	str	r2, [r3, #8]
	pid_data->Ki = ki_init;
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	68fa      	ldr	r2, [r7, #12]
 800124a:	60da      	str	r2, [r3, #12]
	pid_data->Kd = kd_init;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	68ba      	ldr	r2, [r7, #8]
 8001250:	611a      	str	r2, [r3, #16]

	pid_data->anti_windup_limit = anti_windup_limit_init;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	b21a      	sxth	r2, r3
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	829a      	strh	r2, [r3, #20]
}
 800125a:	bf00      	nop
 800125c:	371c      	adds	r7, #28
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <PIDReset>:

void PIDReset(PID *pid_data)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
	pid_data->error_total = 0;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f04f 0200 	mov.w	r2, #0
 8001274:	605a      	str	r2, [r3, #4]
	pid_data->error_previous = 0;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f04f 0200 	mov.w	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <PIDCalculate>:

float PIDCalculate(PID *pid_data, float setpoint, float process_variable)
{
 800128a:	b480      	push	{r7}
 800128c:	b089      	sub	sp, #36	; 0x24
 800128e:	af00      	add	r7, sp, #0
 8001290:	60f8      	str	r0, [r7, #12]
 8001292:	ed87 0a02 	vstr	s0, [r7, #8]
 8001296:	edc7 0a01 	vstr	s1, [r7, #4]
	float error;
	float p_term, i_term, d_term;

	error = setpoint - process_variable;		//obliczenie uchybu
 800129a:	ed97 7a02 	vldr	s14, [r7, #8]
 800129e:	edd7 7a01 	vldr	s15, [r7, #4]
 80012a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a6:	edc7 7a06 	vstr	s15, [r7, #24]
	pid_data->error_total += error;			//sumowanie uchybu
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80012b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80012b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	edc3 7a01 	vstr	s15, [r3, #4]

	p_term = (float)(pid_data->Kp * error);		//odpowiedź członu proporcjonalnego
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012c4:	ed97 7a06 	vldr	s14, [r7, #24]
 80012c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012cc:	edc7 7a05 	vstr	s15, [r7, #20]
	i_term = (float)(pid_data->Ki * pid_data->error_total);	//odpowiedź członu całkującego
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	ed93 7a03 	vldr	s14, [r3, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80012dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e0:	edc7 7a07 	vstr	s15, [r7, #28]
	d_term = (float)(pid_data->Kd * (error - pid_data->error_previous));//odpowiedź członu różniczkującego
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	ed93 7a04 	vldr	s14, [r3, #16]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	edd7 6a06 	vldr	s13, [r7, #24]
 80012f4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80012f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fc:	edc7 7a04 	vstr	s15, [r7, #16]

	if(i_term >= pid_data->anti_windup_limit) i_term = pid_data->anti_windup_limit;	//Anti-Windup - ograniczenie odpowiedzi członu całkującego
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001306:	ee07 3a90 	vmov	s15, r3
 800130a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131a:	db09      	blt.n	8001330 <PIDCalculate+0xa6>
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001322:	ee07 3a90 	vmov	s15, r3
 8001326:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800132a:	edc7 7a07 	vstr	s15, [r7, #28]
 800132e:	e018      	b.n	8001362 <PIDCalculate+0xd8>
	else if(i_term <= -pid_data->anti_windup_limit) i_term = -pid_data->anti_windup_limit;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001336:	425b      	negs	r3, r3
 8001338:	ee07 3a90 	vmov	s15, r3
 800133c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001340:	ed97 7a07 	vldr	s14, [r7, #28]
 8001344:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134c:	d809      	bhi.n	8001362 <PIDCalculate+0xd8>
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001354:	425b      	negs	r3, r3
 8001356:	ee07 3a90 	vmov	s15, r3
 800135a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800135e:	edc7 7a07 	vstr	s15, [r7, #28]

	pid_data->error_previous = error;	//aktualizacja zmiennej z poprzednią wartością błędu
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	601a      	str	r2, [r3, #0]

	return (int)(p_term + i_term + d_term);		//odpowiedź regulatora
 8001368:	ed97 7a05 	vldr	s14, [r7, #20]
 800136c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001374:	edd7 7a04 	vldr	s15, [r7, #16]
 8001378:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001380:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001384:	eeb0 0a67 	vmov.f32	s0, s15
 8001388:	3724      	adds	r7, #36	; 0x24
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
	...

08001394 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08a      	sub	sp, #40	; 0x28
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800139a:	f107 031c 	add.w	r3, r7, #28
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]
 80013b4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013b6:	4b3d      	ldr	r3, [pc, #244]	; (80014ac <MX_ADC1_Init+0x118>)
 80013b8:	4a3d      	ldr	r2, [pc, #244]	; (80014b0 <MX_ADC1_Init+0x11c>)
 80013ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80013bc:	4b3b      	ldr	r3, [pc, #236]	; (80014ac <MX_ADC1_Init+0x118>)
 80013be:	2200      	movs	r2, #0
 80013c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013c2:	4b3a      	ldr	r3, [pc, #232]	; (80014ac <MX_ADC1_Init+0x118>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013c8:	4b38      	ldr	r3, [pc, #224]	; (80014ac <MX_ADC1_Init+0x118>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013ce:	4b37      	ldr	r3, [pc, #220]	; (80014ac <MX_ADC1_Init+0x118>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013d4:	4b35      	ldr	r3, [pc, #212]	; (80014ac <MX_ADC1_Init+0x118>)
 80013d6:	2204      	movs	r2, #4
 80013d8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013da:	4b34      	ldr	r3, [pc, #208]	; (80014ac <MX_ADC1_Init+0x118>)
 80013dc:	2200      	movs	r2, #0
 80013de:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013e0:	4b32      	ldr	r3, [pc, #200]	; (80014ac <MX_ADC1_Init+0x118>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 80013e6:	4b31      	ldr	r3, [pc, #196]	; (80014ac <MX_ADC1_Init+0x118>)
 80013e8:	2202      	movs	r2, #2
 80013ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ec:	4b2f      	ldr	r3, [pc, #188]	; (80014ac <MX_ADC1_Init+0x118>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013f4:	4b2d      	ldr	r3, [pc, #180]	; (80014ac <MX_ADC1_Init+0x118>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013fa:	4b2c      	ldr	r3, [pc, #176]	; (80014ac <MX_ADC1_Init+0x118>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001400:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <MX_ADC1_Init+0x118>)
 8001402:	2201      	movs	r2, #1
 8001404:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001408:	4b28      	ldr	r3, [pc, #160]	; (80014ac <MX_ADC1_Init+0x118>)
 800140a:	2200      	movs	r2, #0
 800140c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 800140e:	4b27      	ldr	r3, [pc, #156]	; (80014ac <MX_ADC1_Init+0x118>)
 8001410:	2201      	movs	r2, #1
 8001412:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8001416:	4b25      	ldr	r3, [pc, #148]	; (80014ac <MX_ADC1_Init+0x118>)
 8001418:	221c      	movs	r2, #28
 800141a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 800141c:	4b23      	ldr	r3, [pc, #140]	; (80014ac <MX_ADC1_Init+0x118>)
 800141e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001422:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001424:	4b21      	ldr	r3, [pc, #132]	; (80014ac <MX_ADC1_Init+0x118>)
 8001426:	2200      	movs	r2, #0
 8001428:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800142a:	4b20      	ldr	r3, [pc, #128]	; (80014ac <MX_ADC1_Init+0x118>)
 800142c:	2201      	movs	r2, #1
 800142e:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001430:	481e      	ldr	r0, [pc, #120]	; (80014ac <MX_ADC1_Init+0x118>)
 8001432:	f002 fe37 	bl	80040a4 <HAL_ADC_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800143c:	f001 fafe 	bl	8002a3c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001440:	2300      	movs	r3, #0
 8001442:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001444:	f107 031c 	add.w	r3, r7, #28
 8001448:	4619      	mov	r1, r3
 800144a:	4818      	ldr	r0, [pc, #96]	; (80014ac <MX_ADC1_Init+0x118>)
 800144c:	f004 f8be 	bl	80055cc <HAL_ADCEx_MultiModeConfigChannel>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001456:	f001 faf1 	bl	8002a3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800145a:	4b16      	ldr	r3, [pc, #88]	; (80014b4 <MX_ADC1_Init+0x120>)
 800145c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800145e:	2306      	movs	r3, #6
 8001460:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001462:	2307      	movs	r3, #7
 8001464:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001466:	237f      	movs	r3, #127	; 0x7f
 8001468:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800146a:	2304      	movs	r3, #4
 800146c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	4619      	mov	r1, r3
 8001476:	480d      	ldr	r0, [pc, #52]	; (80014ac <MX_ADC1_Init+0x118>)
 8001478:	f003 fa58 	bl	800492c <HAL_ADC_ConfigChannel>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8001482:	f001 fadb 	bl	8002a3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001486:	4b0c      	ldr	r3, [pc, #48]	; (80014b8 <MX_ADC1_Init+0x124>)
 8001488:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800148a:	230c      	movs	r3, #12
 800148c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	4619      	mov	r1, r3
 8001492:	4806      	ldr	r0, [pc, #24]	; (80014ac <MX_ADC1_Init+0x118>)
 8001494:	f003 fa4a 	bl	800492c <HAL_ADC_ConfigChannel>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_ADC1_Init+0x10e>
  {
    Error_Handler();
 800149e:	f001 facd 	bl	8002a3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014a2:	bf00      	nop
 80014a4:	3728      	adds	r7, #40	; 0x28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	200002f0 	.word	0x200002f0
 80014b0:	50040000 	.word	0x50040000
 80014b4:	36902000 	.word	0x36902000
 80014b8:	3ac04000 	.word	0x3ac04000

080014bc <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014c2:	463b      	mov	r3, r7
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
 80014d0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80014d2:	4b3d      	ldr	r3, [pc, #244]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014d4:	4a3d      	ldr	r2, [pc, #244]	; (80015cc <MX_ADC3_Init+0x110>)
 80014d6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014d8:	4b3b      	ldr	r3, [pc, #236]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80014de:	4b3a      	ldr	r3, [pc, #232]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014e4:	4b38      	ldr	r3, [pc, #224]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014ea:	4b37      	ldr	r3, [pc, #220]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014f0:	4b35      	ldr	r3, [pc, #212]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014f2:	2204      	movs	r2, #4
 80014f4:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80014f6:	4b34      	ldr	r3, [pc, #208]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80014fc:	4b32      	ldr	r3, [pc, #200]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014fe:	2201      	movs	r2, #1
 8001500:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 8001502:	4b31      	ldr	r3, [pc, #196]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001504:	2203      	movs	r2, #3
 8001506:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001508:	4b2f      	ldr	r3, [pc, #188]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800150a:	2200      	movs	r2, #0
 800150c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001510:	4b2d      	ldr	r3, [pc, #180]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001512:	2200      	movs	r2, #0
 8001514:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001516:	4b2c      	ldr	r3, [pc, #176]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001518:	2200      	movs	r2, #0
 800151a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800151c:	4b2a      	ldr	r3, [pc, #168]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800151e:	2201      	movs	r2, #1
 8001520:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001524:	4b28      	ldr	r3, [pc, #160]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001526:	2200      	movs	r2, #0
 8001528:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = ENABLE;
 800152a:	4b27      	ldr	r3, [pc, #156]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800152c:	2201      	movs	r2, #1
 800152e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8001532:	4b25      	ldr	r3, [pc, #148]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001534:	220c      	movs	r2, #12
 8001536:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8001538:	4b23      	ldr	r3, [pc, #140]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800153a:	2280      	movs	r2, #128	; 0x80
 800153c:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800153e:	4b22      	ldr	r3, [pc, #136]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001540:	2200      	movs	r2, #0
 8001542:	645a      	str	r2, [r3, #68]	; 0x44
  hadc3.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001544:	4b20      	ldr	r3, [pc, #128]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001546:	2201      	movs	r2, #1
 8001548:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800154a:	481f      	ldr	r0, [pc, #124]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800154c:	f002 fdaa 	bl	80040a4 <HAL_ADC_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_ADC3_Init+0x9e>
  {
    Error_Handler();
 8001556:	f001 fa71 	bl	8002a3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800155a:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <MX_ADC3_Init+0x114>)
 800155c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800155e:	2306      	movs	r3, #6
 8001560:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001562:	2307      	movs	r3, #7
 8001564:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001566:	237f      	movs	r3, #127	; 0x7f
 8001568:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800156a:	2304      	movs	r3, #4
 800156c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001572:	463b      	mov	r3, r7
 8001574:	4619      	mov	r1, r3
 8001576:	4814      	ldr	r0, [pc, #80]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001578:	f003 f9d8 	bl	800492c <HAL_ADC_ConfigChannel>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_ADC3_Init+0xca>
  {
    Error_Handler();
 8001582:	f001 fa5b 	bl	8002a3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001586:	4b13      	ldr	r3, [pc, #76]	; (80015d4 <MX_ADC3_Init+0x118>)
 8001588:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800158a:	230c      	movs	r3, #12
 800158c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800158e:	463b      	mov	r3, r7
 8001590:	4619      	mov	r1, r3
 8001592:	480d      	ldr	r0, [pc, #52]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001594:	f003 f9ca 	bl	800492c <HAL_ADC_ConfigChannel>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_ADC3_Init+0xe6>
  {
    Error_Handler();
 800159e:	f001 fa4d 	bl	8002a3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015a2:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <MX_ADC3_Init+0x11c>)
 80015a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015a6:	2312      	movs	r3, #18
 80015a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015aa:	463b      	mov	r3, r7
 80015ac:	4619      	mov	r1, r3
 80015ae:	4806      	ldr	r0, [pc, #24]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80015b0:	f003 f9bc 	bl	800492c <HAL_ADC_ConfigChannel>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_ADC3_Init+0x102>
  {
    Error_Handler();
 80015ba:	f001 fa3f 	bl	8002a3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	3718      	adds	r7, #24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000354 	.word	0x20000354
 80015cc:	50040200 	.word	0x50040200
 80015d0:	04300002 	.word	0x04300002
 80015d4:	08600004 	.word	0x08600004
 80015d8:	0c900008 	.word	0x0c900008

080015dc <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08c      	sub	sp, #48	; 0x30
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a5e      	ldr	r2, [pc, #376]	; (8001774 <HAL_ADC_MspInit+0x198>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d158      	bne.n	80016b0 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80015fe:	4b5e      	ldr	r3, [pc, #376]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	3301      	adds	r3, #1
 8001604:	4a5c      	ldr	r2, [pc, #368]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 8001606:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001608:	4b5b      	ldr	r3, [pc, #364]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d10b      	bne.n	8001628 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001610:	4b5a      	ldr	r3, [pc, #360]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 8001612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001614:	4a59      	ldr	r2, [pc, #356]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 8001616:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800161a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800161c:	4b57      	ldr	r3, [pc, #348]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 800161e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001620:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001624:	61bb      	str	r3, [r7, #24]
 8001626:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001628:	4b54      	ldr	r3, [pc, #336]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 800162a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162c:	4a53      	ldr	r2, [pc, #332]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 800162e:	f043 0304 	orr.w	r3, r3, #4
 8001632:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001634:	4b51      	ldr	r3, [pc, #324]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 8001636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = H1_CURRENT_Pin|H2_CURRENT_Pin;
 8001640:	2330      	movs	r3, #48	; 0x30
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001644:	230b      	movs	r3, #11
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800164c:	f107 031c 	add.w	r3, r7, #28
 8001650:	4619      	mov	r1, r3
 8001652:	484b      	ldr	r0, [pc, #300]	; (8001780 <HAL_ADC_MspInit+0x1a4>)
 8001654:	f004 fbf2 	bl	8005e3c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001658:	4b4a      	ldr	r3, [pc, #296]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 800165a:	4a4b      	ldr	r2, [pc, #300]	; (8001788 <HAL_ADC_MspInit+0x1ac>)
 800165c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800165e:	4b49      	ldr	r3, [pc, #292]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001664:	4b47      	ldr	r3, [pc, #284]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800166a:	4b46      	ldr	r3, [pc, #280]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 800166c:	2200      	movs	r2, #0
 800166e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001670:	4b44      	ldr	r3, [pc, #272]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001672:	2280      	movs	r2, #128	; 0x80
 8001674:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001676:	4b43      	ldr	r3, [pc, #268]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001678:	f44f 7280 	mov.w	r2, #256	; 0x100
 800167c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800167e:	4b41      	ldr	r3, [pc, #260]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001684:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001686:	4b3f      	ldr	r3, [pc, #252]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001688:	2220      	movs	r2, #32
 800168a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800168c:	4b3d      	ldr	r3, [pc, #244]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 800168e:	2200      	movs	r2, #0
 8001690:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001692:	483c      	ldr	r0, [pc, #240]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001694:	f004 f95c 	bl	8005950 <HAL_DMA_Init>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800169e:	f001 f9cd 	bl	8002a3c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a37      	ldr	r2, [pc, #220]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 80016a6:	64da      	str	r2, [r3, #76]	; 0x4c
 80016a8:	4a36      	ldr	r2, [pc, #216]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80016ae:	e05c      	b.n	800176a <HAL_ADC_MspInit+0x18e>
  else if(adcHandle->Instance==ADC3)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a35      	ldr	r2, [pc, #212]	; (800178c <HAL_ADC_MspInit+0x1b0>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d157      	bne.n	800176a <HAL_ADC_MspInit+0x18e>
    HAL_RCC_ADC_CLK_ENABLED++;
 80016ba:	4b2f      	ldr	r3, [pc, #188]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	3301      	adds	r3, #1
 80016c0:	4a2d      	ldr	r2, [pc, #180]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 80016c2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80016c4:	4b2c      	ldr	r3, [pc, #176]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d10b      	bne.n	80016e4 <HAL_ADC_MspInit+0x108>
      __HAL_RCC_ADC_CLK_ENABLE();
 80016cc:	4b2b      	ldr	r3, [pc, #172]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d0:	4a2a      	ldr	r2, [pc, #168]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d8:	4b28      	ldr	r3, [pc, #160]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e4:	4b25      	ldr	r3, [pc, #148]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e8:	4a24      	ldr	r2, [pc, #144]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016ea:	f043 0304 	orr.w	r3, r3, #4
 80016ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f0:	4b22      	ldr	r3, [pc, #136]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f4:	f003 0304 	and.w	r3, r3, #4
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = HALL1_Pin|HALL2_Pin|HALL3_Pin;
 80016fc:	2307      	movs	r3, #7
 80016fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001700:	230b      	movs	r3, #11
 8001702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	4619      	mov	r1, r3
 800170e:	481c      	ldr	r0, [pc, #112]	; (8001780 <HAL_ADC_MspInit+0x1a4>)
 8001710:	f004 fb94 	bl	8005e3c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 8001714:	4b1e      	ldr	r3, [pc, #120]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001716:	4a1f      	ldr	r2, [pc, #124]	; (8001794 <HAL_ADC_MspInit+0x1b8>)
 8001718:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_0;
 800171a:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 800171c:	2200      	movs	r2, #0
 800171e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001720:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001726:	4b1a      	ldr	r3, [pc, #104]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001728:	2200      	movs	r2, #0
 800172a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800172c:	4b18      	ldr	r3, [pc, #96]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 800172e:	2280      	movs	r2, #128	; 0x80
 8001730:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001732:	4b17      	ldr	r3, [pc, #92]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001734:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001738:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800173a:	4b15      	ldr	r3, [pc, #84]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 800173c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001740:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001744:	2220      	movs	r2, #32
 8001746:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001748:	4b11      	ldr	r3, [pc, #68]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 800174a:	2200      	movs	r2, #0
 800174c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800174e:	4810      	ldr	r0, [pc, #64]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001750:	f004 f8fe 	bl	8005950 <HAL_DMA_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_ADC_MspInit+0x182>
      Error_Handler();
 800175a:	f001 f96f 	bl	8002a3c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a0b      	ldr	r2, [pc, #44]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001762:	64da      	str	r2, [r3, #76]	; 0x4c
 8001764:	4a0a      	ldr	r2, [pc, #40]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6293      	str	r3, [r2, #40]	; 0x28
}
 800176a:	bf00      	nop
 800176c:	3730      	adds	r7, #48	; 0x30
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	50040000 	.word	0x50040000
 8001778:	20000448 	.word	0x20000448
 800177c:	40021000 	.word	0x40021000
 8001780:	48000800 	.word	0x48000800
 8001784:	200003b8 	.word	0x200003b8
 8001788:	40020008 	.word	0x40020008
 800178c:	50040200 	.word	0x50040200
 8001790:	20000400 	.word	0x20000400
 8001794:	40020030 	.word	0x40020030

08001798 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <MX_DMA_Init+0x2c>)
 80017a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017a2:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <MX_DMA_Init+0x2c>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6493      	str	r3, [r2, #72]	; 0x48
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <MX_DMA_Init+0x2c>)
 80017ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	607b      	str	r3, [r7, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]

}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000

080017c8 <send_cmd>:
	else
		return HAL_ERROR;
}

static HAL_StatusTypeDef send_cmd(const uint8_t* rom_code, uint8_t cmd)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	460b      	mov	r3, r1
 80017d2:	70fb      	strb	r3, [r7, #3]
  int i;

  if (OW_Reset() != HAL_OK)
 80017d4:	f001 ff7e 	bl	80036d4 <OW_Reset>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <send_cmd+0x1a>
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e01e      	b.n	8001820 <send_cmd+0x58>

  if (!rom_code) {
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d103      	bne.n	80017f0 <send_cmd+0x28>
    OW_Write_Byte(DS18B20_SKIP_ROM);
 80017e8:	20cc      	movs	r0, #204	; 0xcc
 80017ea:	f001 fffd 	bl	80037e8 <OW_Write_Byte>
 80017ee:	e012      	b.n	8001816 <send_cmd+0x4e>
  } else {
	  OW_Write_Byte(DS18B20_MATCH_ROM);
 80017f0:	2055      	movs	r0, #85	; 0x55
 80017f2:	f001 fff9 	bl	80037e8 <OW_Write_Byte>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	e009      	b.n	8001810 <send_cmd+0x48>
      OW_Write_Byte(rom_code[i]);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f001 ffef 	bl	80037e8 <OW_Write_Byte>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	3301      	adds	r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2b07      	cmp	r3, #7
 8001814:	ddf2      	ble.n	80017fc <send_cmd+0x34>
  }
  OW_Write_Byte(cmd);
 8001816:	78fb      	ldrb	r3, [r7, #3]
 8001818:	4618      	mov	r0, r3
 800181a:	f001 ffe5 	bl	80037e8 <OW_Write_Byte>
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <ds18b20_start_measure>:

HAL_StatusTypeDef ds18b20_start_measure(const uint8_t* rom_code)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  return send_cmd(rom_code, DS18B20_CONVERT_T);
 8001830:	2144      	movs	r1, #68	; 0x44
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff ffc8 	bl	80017c8 <send_cmd>
 8001838:	4603      	mov	r3, r0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <ds18b20_read_scratchpad>:

static HAL_StatusTypeDef ds18b20_read_scratchpad(const uint8_t* rom_code, uint8_t* scratchpad)
{
 8001842:	b590      	push	{r4, r7, lr}
 8001844:	b085      	sub	sp, #20
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
 800184a:	6039      	str	r1, [r7, #0]
  int i;
  uint8_t crc;

  if (send_cmd(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 800184c:	21be      	movs	r1, #190	; 0xbe
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff ffba 	bl	80017c8 <send_cmd>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <ds18b20_read_scratchpad+0x1c>
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e01e      	b.n	800189c <ds18b20_read_scratchpad+0x5a>

  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	e009      	b.n	8001878 <ds18b20_read_scratchpad+0x36>
    scratchpad[i] = OW_Read_Byte();
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	18d4      	adds	r4, r2, r3
 800186a:	f001 ff7b 	bl	8003764 <OW_Read_Byte>
 800186e:	4603      	mov	r3, r0
 8001870:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	3301      	adds	r3, #1
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2b08      	cmp	r3, #8
 800187c:	ddf2      	ble.n	8001864 <ds18b20_read_scratchpad+0x22>

  crc = OW_CRC(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 800187e:	2108      	movs	r1, #8
 8001880:	6838      	ldr	r0, [r7, #0]
 8001882:	f001 fff9 	bl	8003878 <OW_CRC>
 8001886:	4603      	mov	r3, r0
 8001888:	72fb      	strb	r3, [r7, #11]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	3308      	adds	r3, #8
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	7afa      	ldrb	r2, [r7, #11]
 8001892:	429a      	cmp	r2, r3
 8001894:	d101      	bne.n	800189a <ds18b20_read_scratchpad+0x58>
    return HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	e000      	b.n	800189c <ds18b20_read_scratchpad+0x5a>
  else
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
}
 800189c:	4618      	mov	r0, r3
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd90      	pop	{r4, r7, pc}

080018a4 <ds18b20_get_temp>:

int16_t ds18b20_get_temp(const uint8_t* rom_code)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;

  if (ds18b20_read_scratchpad(rom_code, scratchpad) != HAL_OK)
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	4619      	mov	r1, r3
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f7ff ffc5 	bl	8001842 <ds18b20_read_scratchpad>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <ds18b20_get_temp+0x1e>
    return 85;
 80018be:	2355      	movs	r3, #85	; 0x55
 80018c0:	e003      	b.n	80018ca <ds18b20_get_temp+0x26>
 80018c2:	89bb      	ldrh	r3, [r7, #12]

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 80018c4:	817b      	strh	r3, [r7, #10]

  return temp;
 80018c6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
	...

080018d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08a      	sub	sp, #40	; 0x28
 80018d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	609a      	str	r2, [r3, #8]
 80018e6:	60da      	str	r2, [r3, #12]
 80018e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ea:	4b33      	ldr	r3, [pc, #204]	; (80019b8 <MX_GPIO_Init+0xe4>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	4a32      	ldr	r2, [pc, #200]	; (80019b8 <MX_GPIO_Init+0xe4>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f6:	4b30      	ldr	r3, [pc, #192]	; (80019b8 <MX_GPIO_Init+0xe4>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fa:	f003 0304 	and.w	r3, r3, #4
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001902:	4b2d      	ldr	r3, [pc, #180]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001906:	4a2c      	ldr	r2, [pc, #176]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800190c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800190e:	4b2a      	ldr	r3, [pc, #168]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	4b27      	ldr	r3, [pc, #156]	; (80019b8 <MX_GPIO_Init+0xe4>)
 800191c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800191e:	4a26      	ldr	r2, [pc, #152]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001926:	4b24      	ldr	r3, [pc, #144]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001932:	4b21      	ldr	r3, [pc, #132]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001936:	4a20      	ldr	r2, [pc, #128]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001938:	f043 0302 	orr.w	r3, r3, #2
 800193c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800193e:	4b1e      	ldr	r3, [pc, #120]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	607b      	str	r3, [r7, #4]
 8001948:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DIR2_Pin|DIR1_Pin, GPIO_PIN_RESET);
 800194a:	2200      	movs	r2, #0
 800194c:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 8001950:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001954:	f004 fc1c 	bl	8006190 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001958:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800195c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800195e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001962:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	4619      	mov	r1, r3
 800196e:	4813      	ldr	r0, [pc, #76]	; (80019bc <MX_GPIO_Init+0xe8>)
 8001970:	f004 fa64 	bl	8005e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001974:	2308      	movs	r3, #8
 8001976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001978:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800197c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001982:	f107 0314 	add.w	r3, r7, #20
 8001986:	4619      	mov	r1, r3
 8001988:	480c      	ldr	r0, [pc, #48]	; (80019bc <MX_GPIO_Init+0xe8>)
 800198a:	f004 fa57 	bl	8005e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|DIR2_Pin|DIR1_Pin;
 800198e:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 8001992:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001994:	2301      	movs	r3, #1
 8001996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	2300      	movs	r3, #0
 800199e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a0:	f107 0314 	add.w	r3, r7, #20
 80019a4:	4619      	mov	r1, r3
 80019a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019aa:	f004 fa47 	bl	8005e3c <HAL_GPIO_Init>

}
 80019ae:	bf00      	nop
 80019b0:	3728      	adds	r7, #40	; 0x28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40021000 	.word	0x40021000
 80019bc:	48000800 	.word	0x48000800

080019c0 <HBridgeInit>:


void HBridgeInit(HBridge *hb, GPIO_TypeDef *dir_port,
		uint16_t dir_pin, TIM_HandleTypeDef *PwmTim,
		uint8_t TimChannel)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	4613      	mov	r3, r2
 80019ce:	80fb      	strh	r3, [r7, #6]
	hb->DIR_PORT = dir_port;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	601a      	str	r2, [r3, #0]

	hb->DIR_GPIO_PIN = dir_pin;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	88fa      	ldrh	r2, [r7, #6]
 80019da:	809a      	strh	r2, [r3, #4]

	hb->PWM_TIM = PwmTim;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	609a      	str	r2, [r3, #8]
	hb->TIM_CHANNEL = TimChannel;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	7e3a      	ldrb	r2, [r7, #24]
 80019e6:	731a      	strb	r2, [r3, #12]
}
 80019e8:	bf00      	nop
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <HBridgeControl>:

void HBridgeControl(HBridge *hb, int16_t pwm_val)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	460b      	mov	r3, r1
 80019fe:	807b      	strh	r3, [r7, #2]
	if(pwm_val > 0)
 8001a00:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	dd7c      	ble.n	8001b02 <HBridgeControl+0x10e>
	{
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	7b1b      	ldrb	r3, [r3, #12]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d105      	bne.n	8001a1c <HBridgeControl+0x28>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2200      	movs	r2, #0
 8001a18:	635a      	str	r2, [r3, #52]	; 0x34
 8001a1a:	e02c      	b.n	8001a76 <HBridgeControl+0x82>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	7b1b      	ldrb	r3, [r3, #12]
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d105      	bne.n	8001a30 <HBridgeControl+0x3c>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	6393      	str	r3, [r2, #56]	; 0x38
 8001a2e:	e022      	b.n	8001a76 <HBridgeControl+0x82>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	7b1b      	ldrb	r3, [r3, #12]
 8001a34:	2b08      	cmp	r3, #8
 8001a36:	d105      	bne.n	8001a44 <HBridgeControl+0x50>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	2300      	movs	r3, #0
 8001a40:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001a42:	e018      	b.n	8001a76 <HBridgeControl+0x82>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	7b1b      	ldrb	r3, [r3, #12]
 8001a48:	2b0c      	cmp	r3, #12
 8001a4a:	d105      	bne.n	8001a58 <HBridgeControl+0x64>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	2300      	movs	r3, #0
 8001a54:	6413      	str	r3, [r2, #64]	; 0x40
 8001a56:	e00e      	b.n	8001a76 <HBridgeControl+0x82>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	7b1b      	ldrb	r3, [r3, #12]
 8001a5c:	2b10      	cmp	r3, #16
 8001a5e:	d105      	bne.n	8001a6c <HBridgeControl+0x78>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	2300      	movs	r3, #0
 8001a68:	6593      	str	r3, [r2, #88]	; 0x58
 8001a6a:	e004      	b.n	8001a76 <HBridgeControl+0x82>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	2300      	movs	r3, #0
 8001a74:	65d3      	str	r3, [r2, #92]	; 0x5c
		HAL_GPIO_WritePin(hb->DIR_PORT,hb->DIR_GPIO_PIN, GPIO_PIN_SET);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	889b      	ldrh	r3, [r3, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	4619      	mov	r1, r3
 8001a82:	f004 fb85 	bl	8006190 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, pwm_val);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	7b1b      	ldrb	r3, [r3, #12]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d106      	bne.n	8001a9c <HBridgeControl+0xa8>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001a98:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
	}
}
 8001a9a:	e0eb      	b.n	8001c74 <HBridgeControl+0x280>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, pwm_val);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	7b1b      	ldrb	r3, [r3, #12]
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d106      	bne.n	8001ab2 <HBridgeControl+0xbe>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001aae:	6393      	str	r3, [r2, #56]	; 0x38
 8001ab0:	e0e0      	b.n	8001c74 <HBridgeControl+0x280>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	7b1b      	ldrb	r3, [r3, #12]
 8001ab6:	2b08      	cmp	r3, #8
 8001ab8:	d106      	bne.n	8001ac8 <HBridgeControl+0xd4>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ac4:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001ac6:	e0d5      	b.n	8001c74 <HBridgeControl+0x280>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	7b1b      	ldrb	r3, [r3, #12]
 8001acc:	2b0c      	cmp	r3, #12
 8001ace:	d106      	bne.n	8001ade <HBridgeControl+0xea>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ada:	6413      	str	r3, [r2, #64]	; 0x40
 8001adc:	e0ca      	b.n	8001c74 <HBridgeControl+0x280>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	7b1b      	ldrb	r3, [r3, #12]
 8001ae2:	2b10      	cmp	r3, #16
 8001ae4:	d106      	bne.n	8001af4 <HBridgeControl+0x100>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001af0:	6593      	str	r3, [r2, #88]	; 0x58
 8001af2:	e0bf      	b.n	8001c74 <HBridgeControl+0x280>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001afe:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001b00:	e0b8      	b.n	8001c74 <HBridgeControl+0x280>
	else if(pwm_val < 0)
 8001b02:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	da7c      	bge.n	8001c04 <HBridgeControl+0x210>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	7b1b      	ldrb	r3, [r3, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d105      	bne.n	8001b1e <HBridgeControl+0x12a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	635a      	str	r2, [r3, #52]	; 0x34
 8001b1c:	e02c      	b.n	8001b78 <HBridgeControl+0x184>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	7b1b      	ldrb	r3, [r3, #12]
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d105      	bne.n	8001b32 <HBridgeControl+0x13e>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	6393      	str	r3, [r2, #56]	; 0x38
 8001b30:	e022      	b.n	8001b78 <HBridgeControl+0x184>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	7b1b      	ldrb	r3, [r3, #12]
 8001b36:	2b08      	cmp	r3, #8
 8001b38:	d105      	bne.n	8001b46 <HBridgeControl+0x152>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	2300      	movs	r3, #0
 8001b42:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001b44:	e018      	b.n	8001b78 <HBridgeControl+0x184>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	7b1b      	ldrb	r3, [r3, #12]
 8001b4a:	2b0c      	cmp	r3, #12
 8001b4c:	d105      	bne.n	8001b5a <HBridgeControl+0x166>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	2300      	movs	r3, #0
 8001b56:	6413      	str	r3, [r2, #64]	; 0x40
 8001b58:	e00e      	b.n	8001b78 <HBridgeControl+0x184>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	7b1b      	ldrb	r3, [r3, #12]
 8001b5e:	2b10      	cmp	r3, #16
 8001b60:	d105      	bne.n	8001b6e <HBridgeControl+0x17a>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	2300      	movs	r3, #0
 8001b6a:	6593      	str	r3, [r2, #88]	; 0x58
 8001b6c:	e004      	b.n	8001b78 <HBridgeControl+0x184>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	2300      	movs	r3, #0
 8001b76:	65d3      	str	r3, [r2, #92]	; 0x5c
		HAL_GPIO_WritePin(hb->DIR_PORT,hb->DIR_GPIO_PIN, GPIO_PIN_RESET);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	889b      	ldrh	r3, [r3, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	4619      	mov	r1, r3
 8001b84:	f004 fb04 	bl	8006190 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, pwm_val);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	7b1b      	ldrb	r3, [r3, #12]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d106      	bne.n	8001b9e <HBridgeControl+0x1aa>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001b9a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001b9c:	e06a      	b.n	8001c74 <HBridgeControl+0x280>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, pwm_val);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	7b1b      	ldrb	r3, [r3, #12]
 8001ba2:	2b04      	cmp	r3, #4
 8001ba4:	d106      	bne.n	8001bb4 <HBridgeControl+0x1c0>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bb0:	6393      	str	r3, [r2, #56]	; 0x38
 8001bb2:	e05f      	b.n	8001c74 <HBridgeControl+0x280>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	7b1b      	ldrb	r3, [r3, #12]
 8001bb8:	2b08      	cmp	r3, #8
 8001bba:	d106      	bne.n	8001bca <HBridgeControl+0x1d6>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bc6:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001bc8:	e054      	b.n	8001c74 <HBridgeControl+0x280>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	7b1b      	ldrb	r3, [r3, #12]
 8001bce:	2b0c      	cmp	r3, #12
 8001bd0:	d106      	bne.n	8001be0 <HBridgeControl+0x1ec>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bde:	e049      	b.n	8001c74 <HBridgeControl+0x280>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7b1b      	ldrb	r3, [r3, #12]
 8001be4:	2b10      	cmp	r3, #16
 8001be6:	d106      	bne.n	8001bf6 <HBridgeControl+0x202>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bf2:	6593      	str	r3, [r2, #88]	; 0x58
 8001bf4:	e03e      	b.n	8001c74 <HBridgeControl+0x280>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c00:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001c02:	e037      	b.n	8001c74 <HBridgeControl+0x280>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	7b1b      	ldrb	r3, [r3, #12]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d105      	bne.n	8001c18 <HBridgeControl+0x224>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2200      	movs	r2, #0
 8001c14:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001c16:	e02d      	b.n	8001c74 <HBridgeControl+0x280>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	7b1b      	ldrb	r3, [r3, #12]
 8001c1c:	2b04      	cmp	r3, #4
 8001c1e:	d105      	bne.n	8001c2c <HBridgeControl+0x238>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	2300      	movs	r3, #0
 8001c28:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001c2a:	e023      	b.n	8001c74 <HBridgeControl+0x280>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7b1b      	ldrb	r3, [r3, #12]
 8001c30:	2b08      	cmp	r3, #8
 8001c32:	d105      	bne.n	8001c40 <HBridgeControl+0x24c>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001c3e:	e019      	b.n	8001c74 <HBridgeControl+0x280>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	7b1b      	ldrb	r3, [r3, #12]
 8001c44:	2b0c      	cmp	r3, #12
 8001c46:	d105      	bne.n	8001c54 <HBridgeControl+0x260>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001c52:	e00f      	b.n	8001c74 <HBridgeControl+0x280>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	7b1b      	ldrb	r3, [r3, #12]
 8001c58:	2b10      	cmp	r3, #16
 8001c5a:	d105      	bne.n	8001c68 <HBridgeControl+0x274>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	2300      	movs	r3, #0
 8001c64:	6593      	str	r3, [r2, #88]	; 0x58
}
 8001c66:	e005      	b.n	8001c74 <HBridgeControl+0x280>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	2300      	movs	r3, #0
 8001c70:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001c72:	e7ff      	b.n	8001c74 <HBridgeControl+0x280>
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c80:	4b1b      	ldr	r3, [pc, #108]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c82:	4a1c      	ldr	r2, [pc, #112]	; (8001cf4 <MX_I2C1_Init+0x78>)
 8001c84:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001c86:	4b1a      	ldr	r3, [pc, #104]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c88:	4a1b      	ldr	r2, [pc, #108]	; (8001cf8 <MX_I2C1_Init+0x7c>)
 8001c8a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c8c:	4b18      	ldr	r3, [pc, #96]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c92:	4b17      	ldr	r3, [pc, #92]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c98:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c9e:	4b14      	ldr	r3, [pc, #80]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ca4:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001caa:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cb0:	4b0f      	ldr	r3, [pc, #60]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cb6:	480e      	ldr	r0, [pc, #56]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001cb8:	f004 fa9c 	bl	80061f4 <HAL_I2C_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001cc2:	f000 febb 	bl	8002a3c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	4809      	ldr	r0, [pc, #36]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001cca:	f004 fb2e 	bl	800632a <HAL_I2CEx_ConfigAnalogFilter>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001cd4:	f000 feb2 	bl	8002a3c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4805      	ldr	r0, [pc, #20]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001cdc:	f004 fb70 	bl	80063c0 <HAL_I2CEx_ConfigDigitalFilter>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001ce6:	f000 fea9 	bl	8002a3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	2000044c 	.word	0x2000044c
 8001cf4:	40005400 	.word	0x40005400
 8001cf8:	10909cec 	.word	0x10909cec

08001cfc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b0ac      	sub	sp, #176	; 0xb0
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	2288      	movs	r2, #136	; 0x88
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f00a f89c 	bl	800be5a <memset>
  if(i2cHandle->Instance==I2C1)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a21      	ldr	r2, [pc, #132]	; (8001dac <HAL_I2C_MspInit+0xb0>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d13b      	bne.n	8001da4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d2c:	2340      	movs	r3, #64	; 0x40
 8001d2e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f005 f9f1 	bl	8007120 <HAL_RCCEx_PeriphCLKConfig>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d44:	f000 fe7a 	bl	8002a3c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d48:	4b19      	ldr	r3, [pc, #100]	; (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4c:	4a18      	ldr	r2, [pc, #96]	; (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d4e:	f043 0302 	orr.w	r3, r3, #2
 8001d52:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d54:	4b16      	ldr	r3, [pc, #88]	; (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	613b      	str	r3, [r7, #16]
 8001d5e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001d60:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001d64:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d68:	2312      	movs	r3, #18
 8001d6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d74:	2303      	movs	r3, #3
 8001d76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d80:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d84:	4619      	mov	r1, r3
 8001d86:	480b      	ldr	r0, [pc, #44]	; (8001db4 <HAL_I2C_MspInit+0xb8>)
 8001d88:	f004 f858 	bl	8005e3c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d8c:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d90:	4a07      	ldr	r2, [pc, #28]	; (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d96:	6593      	str	r3, [r2, #88]	; 0x58
 8001d98:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001da4:	bf00      	nop
 8001da6:	37b0      	adds	r7, #176	; 0xb0
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40005400 	.word	0x40005400
 8001db0:	40021000 	.word	0x40021000
 8001db4:	48000400 	.word	0x48000400

08001db8 <CalculateSoundSpeed>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static float CalculateSoundSpeed(float temp)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	ed87 0a01 	vstr	s0, [r7, #4]
	return 331.8f + 0.6f * temp;
 8001dc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dc6:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001de4 <CalculateSoundSpeed+0x2c>
 8001dca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dce:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001de8 <CalculateSoundSpeed+0x30>
 8001dd2:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8001dd6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	3f19999a 	.word	0x3f19999a
 8001de8:	43a5e666 	.word	0x43a5e666
 8001dec:	00000000 	.word	0x00000000

08001df0 <CalculateCurrent>:

float CalculateCurrent(int16_t ADC_CURRENT)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	80fb      	strh	r3, [r7, #6]
	return (ADC_CURRENT * VREF / ADC_MAX_VALUE) / SENSITIVITY_CURRENT;
 8001dfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7fe fb90 	bl	8000524 <__aeabi_i2d>
 8001e04:	a312      	add	r3, pc, #72	; (adr r3, 8001e50 <CalculateCurrent+0x60>)
 8001e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0a:	f7fe fbf5 	bl	80005f8 <__aeabi_dmul>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	4610      	mov	r0, r2
 8001e14:	4619      	mov	r1, r3
 8001e16:	a310      	add	r3, pc, #64	; (adr r3, 8001e58 <CalculateCurrent+0x68>)
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	f7fe fd16 	bl	800084c <__aeabi_ddiv>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4610      	mov	r0, r2
 8001e26:	4619      	mov	r1, r3
 8001e28:	a30d      	add	r3, pc, #52	; (adr r3, 8001e60 <CalculateCurrent+0x70>)
 8001e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e2e:	f7fe fd0d 	bl	800084c <__aeabi_ddiv>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4610      	mov	r0, r2
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f7fe feb5 	bl	8000ba8 <__aeabi_d2f>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	ee07 3a90 	vmov	s15, r3
}
 8001e44:	eeb0 0a67 	vmov.f32	s0, s15
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	66666666 	.word	0x66666666
 8001e54:	400a6666 	.word	0x400a6666
 8001e58:	00000000 	.word	0x00000000
 8001e5c:	40affe00 	.word	0x40affe00
 8001e60:	9999999a 	.word	0x9999999a
 8001e64:	3fc99999 	.word	0x3fc99999

08001e68 <HallCalculateTesla>:

float HallCalculateTesla(uint16_t ADC_val)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	80fb      	strh	r3, [r7, #6]
	return (float) ((ADC_val - ADC_OFFSET_HALL) * VREF / ADC_MAX_VALUE * 1000
 8001e72:	88fb      	ldrh	r3, [r7, #6]
 8001e74:	f2a3 73fc 	subw	r3, r3, #2044	; 0x7fc
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb53 	bl	8000524 <__aeabi_i2d>
 8001e7e:	a320      	add	r3, pc, #128	; (adr r3, 8001f00 <HallCalculateTesla+0x98>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	f7fe fbb8 	bl	80005f8 <__aeabi_dmul>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	4610      	mov	r0, r2
 8001e8e:	4619      	mov	r1, r3
 8001e90:	a31d      	add	r3, pc, #116	; (adr r3, 8001f08 <HallCalculateTesla+0xa0>)
 8001e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e96:	f7fe fcd9 	bl	800084c <__aeabi_ddiv>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f04f 0200 	mov.w	r2, #0
 8001ea6:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <HallCalculateTesla+0x90>)
 8001ea8:	f7fe fba6 	bl	80005f8 <__aeabi_dmul>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
			/ SENSITIVITY_HALL * GAUSS_TO_TESLA);
 8001eb4:	f04f 0200 	mov.w	r2, #0
 8001eb8:	4b10      	ldr	r3, [pc, #64]	; (8001efc <HallCalculateTesla+0x94>)
 8001eba:	f7fe fcc7 	bl	800084c <__aeabi_ddiv>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	4610      	mov	r0, r2
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	a30a      	add	r3, pc, #40	; (adr r3, 8001ef0 <HallCalculateTesla+0x88>)
 8001ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ecc:	f7fe fb94 	bl	80005f8 <__aeabi_dmul>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
	return (float) ((ADC_val - ADC_OFFSET_HALL) * VREF / ADC_MAX_VALUE * 1000
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	f7fe fe66 	bl	8000ba8 <__aeabi_d2f>
 8001edc:	4603      	mov	r3, r0
 8001ede:	ee07 3a90 	vmov	s15, r3
}
 8001ee2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	f3af 8000 	nop.w
 8001ef0:	eb1c432d 	.word	0xeb1c432d
 8001ef4:	3f1a36e2 	.word	0x3f1a36e2
 8001ef8:	408f4000 	.word	0x408f4000
 8001efc:	40090000 	.word	0x40090000
 8001f00:	66666666 	.word	0x66666666
 8001f04:	400a6666 	.word	0x400a6666
 8001f08:	00000000 	.word	0x00000000
 8001f0c:	40affe00 	.word	0x40affe00

08001f10 <HBridgeCalculatePWM_max>:

int16_t HBridgeCalculatePWM_max(int32_t HALL)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
	if (HALL < DEAD_ZONE && HALL > -DEAD_ZONE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2b63      	cmp	r3, #99	; 0x63
 8001f1c:	dc05      	bgt.n	8001f2a <HBridgeCalculatePWM_max+0x1a>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8001f24:	db01      	blt.n	8001f2a <HBridgeCalculatePWM_max+0x1a>
		return 0;
 8001f26:	2300      	movs	r3, #0
 8001f28:	e006      	b.n	8001f38 <HBridgeCalculatePWM_max+0x28>
	else if (HALL > DEAD_ZONE)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b64      	cmp	r3, #100	; 0x64
 8001f2e:	dd01      	ble.n	8001f34 <HBridgeCalculatePWM_max+0x24>
		return MAX_PWM;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e001      	b.n	8001f38 <HBridgeCalculatePWM_max+0x28>
	else
		return -MAX_PWM;
 8001f34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <LineAppend>:
{
	return HALL * PROP_CONST;
}

void LineAppend(uint8_t value)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
	if (value == '\r' || value == '\n')
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	2b0d      	cmp	r3, #13
 8001f52:	d002      	beq.n	8001f5a <LineAppend+0x16>
 8001f54:	79fb      	ldrb	r3, [r7, #7]
 8001f56:	2b0a      	cmp	r3, #10
 8001f58:	d119      	bne.n	8001f8e <LineAppend+0x4a>
	{
		// odebraliśmy znak końca linii
		if (line_length > 0)
 8001f5a:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <LineAppend+0x74>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d025      	beq.n	8001fae <LineAppend+0x6a>
		{
			// dodajemy 0 na końcu linii
			line_buffer[line_length] = '\0';
 8001f62:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <LineAppend+0x74>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a15      	ldr	r2, [pc, #84]	; (8001fbc <LineAppend+0x78>)
 8001f68:	2100      	movs	r1, #0
 8001f6a:	54d1      	strb	r1, [r2, r3]
			// przetwarzamy dane
			xset = atoi(line_buffer);
 8001f6c:	4813      	ldr	r0, [pc, #76]	; (8001fbc <LineAppend+0x78>)
 8001f6e:	f009 f947 	bl	800b200 <atoi>
 8001f72:	ee07 0a90 	vmov	s15, r0
 8001f76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f7a:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <LineAppend+0x7c>)
 8001f7c:	edc3 7a00 	vstr	s15, [r3]
			input_done = 1;
 8001f80:	4b10      	ldr	r3, [pc, #64]	; (8001fc4 <LineAppend+0x80>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	701a      	strb	r2, [r3, #0]
			// zaczynamy zbieranie danych od nowa
			line_length = 0;
 8001f86:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <LineAppend+0x74>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
		if (line_length > 0)
 8001f8c:	e00f      	b.n	8001fae <LineAppend+0x6a>
		}
	}
	else
	{
		if (line_length >= LINE_MAX_LENGTH)
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <LineAppend+0x74>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2b05      	cmp	r3, #5
 8001f94:	d902      	bls.n	8001f9c <LineAppend+0x58>
		{
			// za dużo danych, usuwamy wszystko co odebraliśmy dotychczas
			line_length = 0;
 8001f96:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <LineAppend+0x74>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
		}
		// dopisujemy wartość do bufora
		line_buffer[line_length++] = value;
 8001f9c:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <LineAppend+0x74>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	4905      	ldr	r1, [pc, #20]	; (8001fb8 <LineAppend+0x74>)
 8001fa4:	600a      	str	r2, [r1, #0]
 8001fa6:	4905      	ldr	r1, [pc, #20]	; (8001fbc <LineAppend+0x78>)
 8001fa8:	79fa      	ldrb	r2, [r7, #7]
 8001faa:	54ca      	strb	r2, [r1, r3]
	}
}
 8001fac:	bf00      	nop
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	2000057c 	.word	0x2000057c
 8001fbc:	20000574 	.word	0x20000574
 8001fc0:	200004c4 	.word	0x200004c4
 8001fc4:	20000571 	.word	0x20000571

08001fc8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fca:	b0b9      	sub	sp, #228	; 0xe4
 8001fcc:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001fce:	f001 fdad 	bl	8003b2c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001fd2:	f000 fc4f 	bl	8002874 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8001fd6:	f000 fc9e 	bl	8002916 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001fda:	f7ff fc7b 	bl	80018d4 <MX_GPIO_Init>
	MX_DMA_Init();
 8001fde:	f7ff fbdb 	bl	8001798 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001fe2:	f001 fa0d 	bl	8003400 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8001fe6:	f7ff f9d5 	bl	8001394 <MX_ADC1_Init>
	MX_ADC3_Init();
 8001fea:	f7ff fa67 	bl	80014bc <MX_ADC3_Init>
	MX_TIM2_Init();
 8001fee:	f000 fea1 	bl	8002d34 <MX_TIM2_Init>
	MX_TIM3_Init();
 8001ff2:	f000 ff4b 	bl	8002e8c <MX_TIM3_Init>
	MX_USART3_UART_Init();
 8001ff6:	f001 fa33 	bl	8003460 <MX_USART3_UART_Init>
	MX_TIM4_Init();
 8001ffa:	f000 ffbd 	bl	8002f78 <MX_TIM4_Init>
	MX_TIM8_Init();
 8001ffe:	f001 f831 	bl	8003064 <MX_TIM8_Init>
	MX_I2C1_Init();
 8002002:	f7ff fe3b 	bl	8001c7c <MX_I2C1_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 8002006:	f000 fcb1 	bl	800296c <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	// UART
	// ADC
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800200a:	217f      	movs	r1, #127	; 0x7f
 800200c:	48a4      	ldr	r0, [pc, #656]	; (80022a0 <main+0x2d8>)
 800200e:	f003 fa4b 	bl	80054a8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC_HALL, 3);
 8002012:	2203      	movs	r2, #3
 8002014:	49a3      	ldr	r1, [pc, #652]	; (80022a4 <main+0x2dc>)
 8002016:	48a2      	ldr	r0, [pc, #648]	; (80022a0 <main+0x2d8>)
 8002018:	f002 f994 	bl	8004344 <HAL_ADC_Start_DMA>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800201c:	217f      	movs	r1, #127	; 0x7f
 800201e:	48a2      	ldr	r0, [pc, #648]	; (80022a8 <main+0x2e0>)
 8002020:	f003 fa42 	bl	80054a8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_CURRENT, 2);
 8002024:	2202      	movs	r2, #2
 8002026:	49a1      	ldr	r1, [pc, #644]	; (80022ac <main+0x2e4>)
 8002028:	489f      	ldr	r0, [pc, #636]	; (80022a8 <main+0x2e0>)
 800202a:	f002 f98b 	bl	8004344 <HAL_ADC_Start_DMA>

//	float HALL[3] = { 0 };

	// H-Bridge
	HBridge coil1, coil2;
	int16_t coil1_PWM = 0, coil2_PWM = 0;
 800202e:	2300      	movs	r3, #0
 8002030:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
 8002034:	2300      	movs	r3, #0
 8002036:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
	HBridgeInit(&coil1, DIR1_GPIO_Port, DIR1_Pin, &htim3, TIM_CHANNEL_2);
 800203a:	f107 0080 	add.w	r0, r7, #128	; 0x80
 800203e:	2304      	movs	r3, #4
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	4b9b      	ldr	r3, [pc, #620]	; (80022b0 <main+0x2e8>)
 8002044:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002048:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800204c:	f7ff fcb8 	bl	80019c0 <HBridgeInit>
	HBridgeInit(&coil2, DIR2_GPIO_Port, DIR2_Pin, &htim4, TIM_CHANNEL_1);
 8002050:	f107 0070 	add.w	r0, r7, #112	; 0x70
 8002054:	2300      	movs	r3, #0
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	4b96      	ldr	r3, [pc, #600]	; (80022b4 <main+0x2ec>)
 800205a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800205e:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8002062:	f7ff fcad 	bl	80019c0 <HBridgeInit>

	// PI Regulator
	PID pid;
	PIDInit(&pid, PID_Kp, PID_Ki, PID_Kd, PID_WIND_UP);
 8002066:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800206a:	2132      	movs	r1, #50	; 0x32
 800206c:	ed9f 1a92 	vldr	s2, [pc, #584]	; 80022b8 <main+0x2f0>
 8002070:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8002074:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff f8ce 	bl	800121a <PIDInit>
	int16_t PID_output = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
	// Measure temperature for USonic Sensors
	uint8_t ds[2][8] =
 8002084:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
	{ 0 };
	int16_t rslt = OW_Search_First();
 8002092:	f001 fc13 	bl	80038bc <OW_Search_First>
 8002096:	4603      	mov	r3, r0
 8002098:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
	uint8_t i = 0;
 800209c:	2300      	movs	r3, #0
 800209e:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9
	while (rslt)
 80020a2:	e028      	b.n	80020f6 <main+0x12e>
	{
		// print device found
		for (int j = 0; j < 8; j++)
 80020a4:	2300      	movs	r3, #0
 80020a6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80020aa:	e016      	b.n	80020da <main+0x112>
		{
			ds[i][j] = ROM_NO[j];
 80020ac:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 80020b0:	4982      	ldr	r1, [pc, #520]	; (80022bc <main+0x2f4>)
 80020b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80020b6:	440a      	add	r2, r1
 80020b8:	7811      	ldrb	r1, [r2, #0]
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	33c8      	adds	r3, #200	; 0xc8
 80020be:	f107 0208 	add.w	r2, r7, #8
 80020c2:	189a      	adds	r2, r3, r2
 80020c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020c8:	4413      	add	r3, r2
 80020ca:	3b88      	subs	r3, #136	; 0x88
 80020cc:	460a      	mov	r2, r1
 80020ce:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 8; j++)
 80020d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020d4:	3301      	adds	r3, #1
 80020d6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80020da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020de:	2b07      	cmp	r3, #7
 80020e0:	dde4      	ble.n	80020ac <main+0xe4>
		}
		i++;
 80020e2:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 80020e6:	3301      	adds	r3, #1
 80020e8:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9
		rslt = OW_Search_Next();
 80020ec:	f001 fbfc 	bl	80038e8 <OW_Search_Next>
 80020f0:	4603      	mov	r3, r0
 80020f2:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
	while (rslt)
 80020f6:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1d2      	bne.n	80020a4 <main+0xdc>
	}
	ds18b20_start_measure(ds[0]);
 80020fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff fb90 	bl	8001828 <ds18b20_start_measure>
	ds18b20_start_measure(ds[1]);
 8002108:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800210c:	3308      	adds	r3, #8
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff fb8a 	bl	8001828 <ds18b20_start_measure>
	HAL_Delay(750);
 8002114:	f240 20ee 	movw	r0, #750	; 0x2ee
 8002118:	f001 fd84 	bl	8003c24 <HAL_Delay>
	float temp_coils = ds18b20_get_temp(ds[0]) / 16.0f;
 800211c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff fbbf 	bl	80018a4 <ds18b20_get_temp>
 8002126:	4603      	mov	r3, r0
 8002128:	ee07 3a90 	vmov	s15, r3
 800212c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002130:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002134:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002138:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
	float temp_air = ds18b20_get_temp(ds[1]) / 16.0f;
 800213c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002140:	3308      	adds	r3, #8
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff fbae 	bl	80018a4 <ds18b20_get_temp>
 8002148:	4603      	mov	r3, r0
 800214a:	ee07 3a90 	vmov	s15, r3
 800214e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002152:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002156:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800215a:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	sonic_speed = CalculateSoundSpeed(temp_air) / 20000.0f;
 800215e:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 8002162:	f7ff fe29 	bl	8001db8 <CalculateSoundSpeed>
 8002166:	eeb0 7a40 	vmov.f32	s14, s0
 800216a:	eddf 6a55 	vldr	s13, [pc, #340]	; 80022c0 <main+0x2f8>
 800216e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002172:	4b54      	ldr	r3, [pc, #336]	; (80022c4 <main+0x2fc>)
 8002174:	edc3 7a00 	vstr	s15, [r3]

	uint8_t wait_or_get = 1;
 8002178:	2301      	movs	r3, #1
 800217a:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
	uint8_t critical_temp = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
	uint8_t send_once = 0;
 8002184:	2300      	movs	r3, #0
 8002186:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
	uint8_t x_calculate = 0;
 800218a:	2300      	movs	r3, #0
 800218c:	f887 30bc 	strb.w	r3, [r7, #188]	; 0xbc

	// Start the Timers
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8002190:	2100      	movs	r1, #0
 8002192:	484d      	ldr	r0, [pc, #308]	; (80022c8 <main+0x300>)
 8002194:	f005 fea0 	bl	8007ed8 <HAL_TIM_IC_Start>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8002198:	2104      	movs	r1, #4
 800219a:	484b      	ldr	r0, [pc, #300]	; (80022c8 <main+0x300>)
 800219c:	f005 fe9c 	bl	8007ed8 <HAL_TIM_IC_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80021a0:	2108      	movs	r1, #8
 80021a2:	4849      	ldr	r0, [pc, #292]	; (80022c8 <main+0x300>)
 80021a4:	f005 fd30 	bl	8007c08 <HAL_TIM_PWM_Start>
//	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80021a8:	2104      	movs	r1, #4
 80021aa:	4841      	ldr	r0, [pc, #260]	; (80022b0 <main+0x2e8>)
 80021ac:	f005 fd2c 	bl	8007c08 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80021b0:	2100      	movs	r1, #0
 80021b2:	4840      	ldr	r0, [pc, #256]	; (80022b4 <main+0x2ec>)
 80021b4:	f005 fd28 	bl	8007c08 <HAL_TIM_PWM_Start>
	HAL_Delay(100);
 80021b8:	2064      	movs	r0, #100	; 0x64
 80021ba:	f001 fd33 	bl	8003c24 <HAL_Delay>

	// Init the moving average filters
	FilterMedianInit(&filter_median);
 80021be:	4843      	ldr	r0, [pc, #268]	; (80022cc <main+0x304>)
 80021c0:	f7fe ff02 	bl	8000fc8 <FilterMedianInit>
	FilterMovingAverageInit(&filter_moving_average);
 80021c4:	4842      	ldr	r0, [pc, #264]	; (80022d0 <main+0x308>)
 80021c6:	f7fe ffdd 	bl	8001184 <FilterMovingAverageInit>
	FilterLowPassInit(&lpf_position, 0.01);
 80021ca:	ed9f 0a42 	vldr	s0, [pc, #264]	; 80022d4 <main+0x30c>
 80021ce:	4842      	ldr	r0, [pc, #264]	; (80022d8 <main+0x310>)
 80021d0:	f7fe ffe3 	bl	800119a <FilterLowPassInit>
	FilterLowPassInit(&lpf_velocity, 0.02);
 80021d4:	ed9f 0a41 	vldr	s0, [pc, #260]	; 80022dc <main+0x314>
 80021d8:	4841      	ldr	r0, [pc, #260]	; (80022e0 <main+0x318>)
 80021da:	f7fe ffde 	bl	800119a <FilterLowPassInit>

	// Software Timers
	uint32_t TimerHeartBeat = HAL_GetTick();
 80021de:	f001 fd15 	bl	8003c0c <HAL_GetTick>
 80021e2:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
	uint32_t TimerControl = HAL_GetTick();
 80021e6:	f001 fd11 	bl	8003c0c <HAL_GetTick>
 80021ea:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
	uint32_t TimerTempCoils = HAL_GetTick();
 80021ee:	f001 fd0d 	bl	8003c0c <HAL_GetTick>
 80021f2:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
	uint32_t TimerShowTemp = HAL_GetTick();
 80021f6:	f001 fd09 	bl	8003c0c <HAL_GetTick>
 80021fa:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
	uint32_t TimerUCSample = HAL_GetTick();
 80021fe:	f001 fd05 	bl	8003c0c <HAL_GetTick>
 8002202:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
	uint32_t TimerVelocity = HAL_GetTick();
 8002206:	f001 fd01 	bl	8003c0c <HAL_GetTick>
 800220a:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	// Start UART to receive user input
	HAL_UART_Receive_IT(&huart2, &uart_rx_buffer, 1);
 800220e:	2201      	movs	r2, #1
 8002210:	4934      	ldr	r1, [pc, #208]	; (80022e4 <main+0x31c>)
 8002212:	4835      	ldr	r0, [pc, #212]	; (80022e8 <main+0x320>)
 8002214:	f007 fbbe 	bl	8009994 <HAL_UART_Receive_IT>
	uint8_t Message[64];
	uint8_t Length;
//	int32_t x_int = 0, x_int_prev = 0;
	int vel_set = VELOCITY_SET;
 8002218:	231e      	movs	r3, #30
 800221a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	float x_prev = 0;
 800221e:	f04f 0300 	mov.w	r3, #0
 8002222:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		if ((HAL_GetTick() - TimerUCSample) > UC_SAMPLE_PERIOD)
 8002226:	f001 fcf1 	bl	8003c0c <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b01      	cmp	r3, #1
 8002234:	d96c      	bls.n	8002310 <main+0x348>
		{

			static uint16_t start_message = 0;
			start1 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8002236:	2100      	movs	r1, #0
 8002238:	4823      	ldr	r0, [pc, #140]	; (80022c8 <main+0x300>)
 800223a:	f006 fac5 	bl	80087c8 <HAL_TIM_ReadCapturedValue>
 800223e:	4603      	mov	r3, r0
 8002240:	4a2a      	ldr	r2, [pc, #168]	; (80022ec <main+0x324>)
 8002242:	6013      	str	r3, [r2, #0]
			stop1 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 8002244:	2104      	movs	r1, #4
 8002246:	4820      	ldr	r0, [pc, #128]	; (80022c8 <main+0x300>)
 8002248:	f006 fabe 	bl	80087c8 <HAL_TIM_ReadCapturedValue>
 800224c:	4603      	mov	r3, r0
 800224e:	4a28      	ldr	r2, [pc, #160]	; (80022f0 <main+0x328>)
 8002250:	6013      	str	r3, [r2, #0]
			uint16_t input1 = FilterMedianUpdate(&filter_median,
					(stop1 - start1));
 8002252:	4b27      	ldr	r3, [pc, #156]	; (80022f0 <main+0x328>)
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	4b25      	ldr	r3, [pc, #148]	; (80022ec <main+0x324>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	1ad3      	subs	r3, r2, r3
			uint16_t input1 = FilterMedianUpdate(&filter_median,
 800225c:	4619      	mov	r1, r3
 800225e:	481b      	ldr	r0, [pc, #108]	; (80022cc <main+0x304>)
 8002260:	f7fe febd 	bl	8000fde <FilterMedianUpdate>
 8002264:	4603      	mov	r3, r0
 8002266:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
			//uint16_t input2 = FilterMovingAverageUpdate(&filter_moving_average, input1);
			//uint16_t input2 = FilterMovingAverageUpdate(&filter_moving_average, input1);
			x = FilterLowPassUpdate(&lpf_position, input1) * sonic_speed;
 800226a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800226e:	4619      	mov	r1, r3
 8002270:	4819      	ldr	r0, [pc, #100]	; (80022d8 <main+0x310>)
 8002272:	f7fe ffa5 	bl	80011c0 <FilterLowPassUpdate>
 8002276:	ee07 0a90 	vmov	s15, r0
 800227a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800227e:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <main+0x2fc>)
 8002280:	edd3 7a00 	vldr	s15, [r3]
 8002284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002288:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <main+0x32c>)
 800228a:	edc3 7a00 	vstr	s15, [r3]

			if (start_message > 1000)
 800228e:	4b1a      	ldr	r3, [pc, #104]	; (80022f8 <main+0x330>)
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002296:	d931      	bls.n	80022fc <main+0x334>
			{
				x_calculate = 1;
 8002298:	2301      	movs	r3, #1
 800229a:	f887 30bc 	strb.w	r3, [r7, #188]	; 0xbc
 800229e:	e033      	b.n	8002308 <main+0x340>
 80022a0:	20000354 	.word	0x20000354
 80022a4:	200004a4 	.word	0x200004a4
 80022a8:	200002f0 	.word	0x200002f0
 80022ac:	200004a0 	.word	0x200004a0
 80022b0:	200005d4 	.word	0x200005d4
 80022b4:	20000620 	.word	0x20000620
 80022b8:	00000000 	.word	0x00000000
 80022bc:	20000810 	.word	0x20000810
 80022c0:	469c4000 	.word	0x469c4000
 80022c4:	200004bc 	.word	0x200004bc
 80022c8:	20000588 	.word	0x20000588
 80022cc:	200004d8 	.word	0x200004d8
 80022d0:	2000051c 	.word	0x2000051c
 80022d4:	3c23d70a 	.word	0x3c23d70a
 80022d8:	20000560 	.word	0x20000560
 80022dc:	3ca3d70a 	.word	0x3ca3d70a
 80022e0:	20000568 	.word	0x20000568
 80022e4:	20000570 	.word	0x20000570
 80022e8:	200006b8 	.word	0x200006b8
 80022ec:	200004b8 	.word	0x200004b8
 80022f0:	200004b4 	.word	0x200004b4
 80022f4:	200004c0 	.word	0x200004c0
 80022f8:	20000580 	.word	0x20000580
			}
			else
			{
				start_message++;
 80022fc:	4b84      	ldr	r3, [pc, #528]	; (8002510 <main+0x548>)
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	3301      	adds	r3, #1
 8002302:	b29a      	uxth	r2, r3
 8002304:	4b82      	ldr	r3, [pc, #520]	; (8002510 <main+0x548>)
 8002306:	801a      	strh	r2, [r3, #0]
			}

			TimerUCSample = HAL_GetTick();
 8002308:	f001 fc80 	bl	8003c0c <HAL_GetTick>
 800230c:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
		}

		if ((HAL_GetTick() - TimerVelocity) > VELOCITY_PERIOD)
 8002310:	f001 fc7c 	bl	8003c0c <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b04      	cmp	r3, #4
 800231e:	d92d      	bls.n	800237c <main+0x3b4>
		{
			velocity = abs(
					FilterLowPassUpdate(&lpf_velocity,
							(x - x_prev) / (0.001 * VELOCITY_PERIOD)));
 8002320:	4b7c      	ldr	r3, [pc, #496]	; (8002514 <main+0x54c>)
 8002322:	ed93 7a00 	vldr	s14, [r3]
 8002326:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800232a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800232e:	ee17 0a90 	vmov	r0, s15
 8002332:	f7fe f909 	bl	8000548 <__aeabi_f2d>
 8002336:	a374      	add	r3, pc, #464	; (adr r3, 8002508 <main+0x540>)
 8002338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233c:	f7fe fa86 	bl	800084c <__aeabi_ddiv>
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
					FilterLowPassUpdate(&lpf_velocity,
 8002344:	4610      	mov	r0, r2
 8002346:	4619      	mov	r1, r3
 8002348:	f7fe fc06 	bl	8000b58 <__aeabi_d2iz>
 800234c:	4603      	mov	r3, r0
 800234e:	4619      	mov	r1, r3
 8002350:	4871      	ldr	r0, [pc, #452]	; (8002518 <main+0x550>)
 8002352:	f7fe ff35 	bl	80011c0 <FilterLowPassUpdate>
 8002356:	4603      	mov	r3, r0
			velocity = abs(
 8002358:	2b00      	cmp	r3, #0
 800235a:	bfb8      	it	lt
 800235c:	425b      	neglt	r3, r3
 800235e:	ee07 3a90 	vmov	s15, r3
 8002362:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002366:	4b6d      	ldr	r3, [pc, #436]	; (800251c <main+0x554>)
 8002368:	edc3 7a00 	vstr	s15, [r3]
			x_prev = x;
 800236c:	4b69      	ldr	r3, [pc, #420]	; (8002514 <main+0x54c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			TimerVelocity = HAL_GetTick();
 8002374:	f001 fc4a 	bl	8003c0c <HAL_GetTick>
 8002378:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
		}

		if (!send_once && !critical_temp && x_calculate)
 800237c:	f897 30bd 	ldrb.w	r3, [r7, #189]	; 0xbd
 8002380:	2b00      	cmp	r3, #0
 8002382:	d12c      	bne.n	80023de <main+0x416>
 8002384:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 8002388:	2b00      	cmp	r3, #0
 800238a:	d128      	bne.n	80023de <main+0x416>
 800238c:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 8002390:	2b00      	cmp	r3, #0
 8002392:	d024      	beq.n	80023de <main+0x416>
		{
			Length = sprintf((char*) Message,
 8002394:	4b5f      	ldr	r3, [pc, #380]	; (8002514 <main+0x54c>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4618      	mov	r0, r3
 800239a:	f7fe f8d5 	bl	8000548 <__aeabi_f2d>
 800239e:	4604      	mov	r4, r0
 80023a0:	460d      	mov	r5, r1
 80023a2:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 80023a6:	f7fe f8cf 	bl	8000548 <__aeabi_f2d>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	f107 0008 	add.w	r0, r7, #8
 80023b2:	e9cd 2300 	strd	r2, r3, [sp]
 80023b6:	4622      	mov	r2, r4
 80023b8:	462b      	mov	r3, r5
 80023ba:	4959      	ldr	r1, [pc, #356]	; (8002520 <main+0x558>)
 80023bc:	f009 fcea 	bl	800bd94 <siprintf>
 80023c0:	4603      	mov	r3, r0
 80023c2:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
					"Actual x = %.1f Temp: %.1f\n\rGive x:\n\r", x, temp_coils);
			HAL_UART_Transmit_DMA(&huart2, Message, Length);
 80023c6:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	f107 0308 	add.w	r3, r7, #8
 80023d0:	4619      	mov	r1, r3
 80023d2:	4854      	ldr	r0, [pc, #336]	; (8002524 <main+0x55c>)
 80023d4:	f007 fb2a 	bl	8009a2c <HAL_UART_Transmit_DMA>
			send_once = 1;
 80023d8:	2301      	movs	r3, #1
 80023da:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
		}
		// Main Control
		if (((HAL_GetTick() - TimerControl) > CONTROL_TIMER_PERIOD)
 80023de:	f001 fc15 	bl	8003c0c <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b10      	cmp	r3, #16
 80023ec:	f240 8152 	bls.w	8002694 <main+0x6cc>
				&& input_done && !critical_temp)
 80023f0:	4b4d      	ldr	r3, [pc, #308]	; (8002528 <main+0x560>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f000 814d 	beq.w	8002694 <main+0x6cc>
 80023fa:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f040 8148 	bne.w	8002694 <main+0x6cc>
		{
			HALL[0] = HallCalculateTesla(ADC_HALL[0]);
 8002404:	4b49      	ldr	r3, [pc, #292]	; (800252c <main+0x564>)
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	b29b      	uxth	r3, r3
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff fd2c 	bl	8001e68 <HallCalculateTesla>
 8002410:	eef0 7a40 	vmov.f32	s15, s0
 8002414:	4b46      	ldr	r3, [pc, #280]	; (8002530 <main+0x568>)
 8002416:	edc3 7a00 	vstr	s15, [r3]
			HALL[1] = HallCalculateTesla(ADC_HALL[1]);
 800241a:	4b44      	ldr	r3, [pc, #272]	; (800252c <main+0x564>)
 800241c:	885b      	ldrh	r3, [r3, #2]
 800241e:	b29b      	uxth	r3, r3
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff fd21 	bl	8001e68 <HallCalculateTesla>
 8002426:	eef0 7a40 	vmov.f32	s15, s0
 800242a:	4b41      	ldr	r3, [pc, #260]	; (8002530 <main+0x568>)
 800242c:	edc3 7a01 	vstr	s15, [r3, #4]
			HALL[2] = HallCalculateTesla(ADC_HALL[2]);
 8002430:	4b3e      	ldr	r3, [pc, #248]	; (800252c <main+0x564>)
 8002432:	889b      	ldrh	r3, [r3, #4]
 8002434:	b29b      	uxth	r3, r3
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff fd16 	bl	8001e68 <HallCalculateTesla>
 800243c:	eef0 7a40 	vmov.f32	s15, s0
 8002440:	4b3b      	ldr	r3, [pc, #236]	; (8002530 <main+0x568>)
 8002442:	edc3 7a02 	vstr	s15, [r3, #8]
			if (abs(xset - x) >= POSITION_TOLERANCE)
 8002446:	4b3b      	ldr	r3, [pc, #236]	; (8002534 <main+0x56c>)
 8002448:	ed93 7a00 	vldr	s14, [r3]
 800244c:	4b31      	ldr	r3, [pc, #196]	; (8002514 <main+0x54c>)
 800244e:	edd3 7a00 	vldr	s15, [r3]
 8002452:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002456:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800245a:	ee17 3a90 	vmov	r3, s15
 800245e:	2b00      	cmp	r3, #0
 8002460:	bfb8      	it	lt
 8002462:	425b      	neglt	r3, r3
 8002464:	ee07 3a90 	vmov	s15, r3
 8002468:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800246c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002470:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002478:	f2c0 80f1 	blt.w	800265e <main+0x696>
			{

				PID_output = abs(
						PIDCalculate(&pid, (int) vel_set, (int) velocity));
 800247c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002480:	ee07 3a90 	vmov	s15, r3
 8002484:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002488:	4b24      	ldr	r3, [pc, #144]	; (800251c <main+0x554>)
 800248a:	edd3 7a00 	vldr	s15, [r3]
 800248e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002496:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800249a:	eef0 0a67 	vmov.f32	s1, s15
 800249e:	eeb0 0a47 	vmov.f32	s0, s14
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe fef1 	bl	800128a <PIDCalculate>
 80024a8:	eef0 7a40 	vmov.f32	s15, s0
				PID_output = abs(
 80024ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024b0:	ee17 3a90 	vmov	r3, s15
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	bfb8      	it	lt
 80024b8:	425b      	neglt	r3, r3
 80024ba:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e

				// Go left
				if (x > xset)
 80024be:	4b15      	ldr	r3, [pc, #84]	; (8002514 <main+0x54c>)
 80024c0:	ed93 7a00 	vldr	s14, [r3]
 80024c4:	4b1b      	ldr	r3, [pc, #108]	; (8002534 <main+0x56c>)
 80024c6:	edd3 7a00 	vldr	s15, [r3]
 80024ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d2:	dd31      	ble.n	8002538 <main+0x570>
				{
					coil1_PWM = HBridgeCalculatePWM_max(
							(ADC_HALL[0] - ADC_OFFSET_HALL));
 80024d4:	4b15      	ldr	r3, [pc, #84]	; (800252c <main+0x564>)
 80024d6:	881b      	ldrh	r3, [r3, #0]
 80024d8:	b29b      	uxth	r3, r3
 80024da:	f2a3 73fc 	subw	r3, r3, #2044	; 0x7fc
					coil1_PWM = HBridgeCalculatePWM_max(
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff fd16 	bl	8001f10 <HBridgeCalculatePWM_max>
 80024e4:	4603      	mov	r3, r0
 80024e6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
					coil2_PWM = HBridgeCalculatePWM_max(
							-(ADC_HALL[2] - ADC_OFFSET_HALL));
 80024ea:	4b10      	ldr	r3, [pc, #64]	; (800252c <main+0x564>)
 80024ec:	889b      	ldrh	r3, [r3, #4]
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 80024f4:	3304      	adds	r3, #4
					coil2_PWM = HBridgeCalculatePWM_max(
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff fd0a 	bl	8001f10 <HBridgeCalculatePWM_max>
 80024fc:	4603      	mov	r3, r0
 80024fe:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
 8002502:	e03b      	b.n	800257c <main+0x5b4>
 8002504:	f3af 8000 	nop.w
 8002508:	d2f1a9fc 	.word	0xd2f1a9fc
 800250c:	3f70624d 	.word	0x3f70624d
 8002510:	20000580 	.word	0x20000580
 8002514:	200004c0 	.word	0x200004c0
 8002518:	20000568 	.word	0x20000568
 800251c:	200004c8 	.word	0x200004c8
 8002520:	0800e068 	.word	0x0800e068
 8002524:	200006b8 	.word	0x200006b8
 8002528:	20000571 	.word	0x20000571
 800252c:	200004a4 	.word	0x200004a4
 8002530:	200004cc 	.word	0x200004cc
 8002534:	200004c4 	.word	0x200004c4
				}
				// Go right
				else if (x < xset)
 8002538:	4bc1      	ldr	r3, [pc, #772]	; (8002840 <main+0x878>)
 800253a:	ed93 7a00 	vldr	s14, [r3]
 800253e:	4bc1      	ldr	r3, [pc, #772]	; (8002844 <main+0x87c>)
 8002540:	edd3 7a00 	vldr	s15, [r3]
 8002544:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254c:	d516      	bpl.n	800257c <main+0x5b4>
				{
					coil1_PWM = HBridgeCalculatePWM_max(
							-(ADC_HALL[0] - ADC_OFFSET_HALL));
 800254e:	4bbe      	ldr	r3, [pc, #760]	; (8002848 <main+0x880>)
 8002550:	881b      	ldrh	r3, [r3, #0]
 8002552:	b29b      	uxth	r3, r3
 8002554:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 8002558:	3304      	adds	r3, #4
					coil1_PWM = HBridgeCalculatePWM_max(
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff fcd8 	bl	8001f10 <HBridgeCalculatePWM_max>
 8002560:	4603      	mov	r3, r0
 8002562:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
					coil2_PWM = HBridgeCalculatePWM_max(
							(ADC_HALL[2] - ADC_OFFSET_HALL));
 8002566:	4bb8      	ldr	r3, [pc, #736]	; (8002848 <main+0x880>)
 8002568:	889b      	ldrh	r3, [r3, #4]
 800256a:	b29b      	uxth	r3, r3
 800256c:	f2a3 73fc 	subw	r3, r3, #2044	; 0x7fc
					coil2_PWM = HBridgeCalculatePWM_max(
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fccd 	bl	8001f10 <HBridgeCalculatePWM_max>
 8002576:	4603      	mov	r3, r0
 8002578:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
				}
				HBridgeControl(&coil1, PID_output * coil1_PWM);
 800257c:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8002580:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002584:	fb12 f303 	smulbb	r3, r2, r3
 8002588:	b29b      	uxth	r3, r3
 800258a:	b21a      	sxth	r2, r3
 800258c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002590:	4611      	mov	r1, r2
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff fa2e 	bl	80019f4 <HBridgeControl>
				HBridgeControl(&coil2, PID_output * coil2_PWM);
 8002598:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 800259c:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	; 0xcc
 80025a0:	fb12 f303 	smulbb	r3, r2, r3
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	b21a      	sxth	r2, r3
 80025a8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80025ac:	4611      	mov	r1, r2
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff fa20 	bl	80019f4 <HBridgeControl>
				CURRENT[0] = CalculateCurrent(
						ADC_CURRENT[0] - ADC_OFFSET_CURRENT) * 2;
 80025b4:	4ba5      	ldr	r3, [pc, #660]	; (800284c <main+0x884>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	f2a3 53e1 	subw	r3, r3, #1505	; 0x5e1
 80025be:	b29b      	uxth	r3, r3
				CURRENT[0] = CalculateCurrent(
 80025c0:	b21b      	sxth	r3, r3
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff fc14 	bl	8001df0 <CalculateCurrent>
 80025c8:	eef0 7a40 	vmov.f32	s15, s0
						ADC_CURRENT[0] - ADC_OFFSET_CURRENT) * 2;
 80025cc:	ee77 7aa7 	vadd.f32	s15, s15, s15
				CURRENT[0] = CalculateCurrent(
 80025d0:	4b9f      	ldr	r3, [pc, #636]	; (8002850 <main+0x888>)
 80025d2:	edc3 7a00 	vstr	s15, [r3]
				CURRENT[1] = CalculateCurrent(
						ADC_CURRENT[1] - ADC_OFFSET_CURRENT) * 2;
 80025d6:	4b9d      	ldr	r3, [pc, #628]	; (800284c <main+0x884>)
 80025d8:	885b      	ldrh	r3, [r3, #2]
 80025da:	b29b      	uxth	r3, r3
 80025dc:	f2a3 53e1 	subw	r3, r3, #1505	; 0x5e1
 80025e0:	b29b      	uxth	r3, r3
				CURRENT[1] = CalculateCurrent(
 80025e2:	b21b      	sxth	r3, r3
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff fc03 	bl	8001df0 <CalculateCurrent>
 80025ea:	eef0 7a40 	vmov.f32	s15, s0
						ADC_CURRENT[1] - ADC_OFFSET_CURRENT) * 2;
 80025ee:	ee77 7aa7 	vadd.f32	s15, s15, s15
				CURRENT[1] = CalculateCurrent(
 80025f2:	4b97      	ldr	r3, [pc, #604]	; (8002850 <main+0x888>)
 80025f4:	edc3 7a01 	vstr	s15, [r3, #4]

				Length = sprintf((char*) Message,
 80025f8:	4b91      	ldr	r3, [pc, #580]	; (8002840 <main+0x878>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7fd ffa3 	bl	8000548 <__aeabi_f2d>
 8002602:	4604      	mov	r4, r0
 8002604:	460d      	mov	r5, r1
 8002606:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 800260a:	f9b7 209e 	ldrsh.w	r2, [r7, #158]	; 0x9e
 800260e:	fb02 f603 	mul.w	r6, r2, r3
 8002612:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8002616:	f9b7 209e 	ldrsh.w	r2, [r7, #158]	; 0x9e
 800261a:	fb02 f303 	mul.w	r3, r2, r3
 800261e:	607b      	str	r3, [r7, #4]
 8002620:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8002624:	f7fd ff90 	bl	8000548 <__aeabi_f2d>
 8002628:	4602      	mov	r2, r0
 800262a:	460b      	mov	r3, r1
 800262c:	f107 0008 	add.w	r0, r7, #8
 8002630:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	9301      	str	r3, [sp, #4]
 8002638:	9600      	str	r6, [sp, #0]
 800263a:	4622      	mov	r2, r4
 800263c:	462b      	mov	r3, r5
 800263e:	4985      	ldr	r1, [pc, #532]	; (8002854 <main+0x88c>)
 8002640:	f009 fba8 	bl	800bd94 <siprintf>
 8002644:	4603      	mov	r3, r0
 8002646:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
						"x: %.1f PWM1: %d PWM2: %d CoilT: %.1f\n\r", x,
						coil1_PWM * PID_output, coil2_PWM * PID_output,
						temp_coils);
				HAL_UART_Transmit_DMA(&huart2, Message, Length);
 800264a:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 800264e:	b29a      	uxth	r2, r3
 8002650:	f107 0308 	add.w	r3, r7, #8
 8002654:	4619      	mov	r1, r3
 8002656:	4880      	ldr	r0, [pc, #512]	; (8002858 <main+0x890>)
 8002658:	f007 f9e8 	bl	8009a2c <HAL_UART_Transmit_DMA>
 800265c:	e016      	b.n	800268c <main+0x6c4>

			}
			else
			{
				// Stop
				PIDReset(&pid);
 800265e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002662:	4618      	mov	r0, r3
 8002664:	f7fe fdff 	bl	8001266 <PIDReset>
				HBridgeControl(&coil1, 0);
 8002668:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800266c:	2100      	movs	r1, #0
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff f9c0 	bl	80019f4 <HBridgeControl>
				HBridgeControl(&coil2, 0);
 8002674:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002678:	2100      	movs	r1, #0
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff f9ba 	bl	80019f4 <HBridgeControl>

//				Length = sprintf((char*)Message, "Done!\n\r");
//				HAL_UART_Transmit_DMA(&huart2, Message, Length);

				input_done = 0;
 8002680:	4b76      	ldr	r3, [pc, #472]	; (800285c <main+0x894>)
 8002682:	2200      	movs	r2, #0
 8002684:	701a      	strb	r2, [r3, #0]
				send_once = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
			}
			TimerControl = HAL_GetTick();
 800268c:	f001 fabe 	bl	8003c0c <HAL_GetTick>
 8002690:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
		}

		// Termometers
		if ((HAL_GetTick() - TimerTempCoils) > TEMP_COILS_PERIOD)
 8002694:	f001 faba 	bl	8003c0c <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	f240 22ed 	movw	r2, #749	; 0x2ed
 80026a4:	4293      	cmp	r3, r2
 80026a6:	f240 8084 	bls.w	80027b2 <main+0x7ea>
		{
			// Start the measure
			if (wait_or_get)
 80026aa:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d008      	beq.n	80026c4 <main+0x6fc>
			{
				ds18b20_start_measure(ds[0]);
 80026b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff f8b6 	bl	8001828 <ds18b20_start_measure>
				wait_or_get = 0;
 80026bc:	2300      	movs	r3, #0
 80026be:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 80026c2:	e072      	b.n	80027aa <main+0x7e2>
			}
			// Get the value
			else if (!wait_or_get)
 80026c4:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d16e      	bne.n	80027aa <main+0x7e2>
			{
				temp_coils = ds18b20_get_temp(ds[0]) / 16.0f;
 80026cc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff f8e7 	bl	80018a4 <ds18b20_get_temp>
 80026d6:	4603      	mov	r3, r0
 80026d8:	ee07 3a90 	vmov	s15, r3
 80026dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026e0:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80026e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026e8:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
				wait_or_get = 1;
 80026ec:	2301      	movs	r3, #1
 80026ee:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
				//Check if the coils are not too hot
				// If so, disable the control
				if (temp_coils > 45.0f && !critical_temp)
 80026f2:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80026f6:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8002860 <main+0x898>
 80026fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002702:	dd2a      	ble.n	800275a <main+0x792>
 8002704:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 8002708:	2b00      	cmp	r3, #0
 800270a:	d126      	bne.n	800275a <main+0x792>
				{
					critical_temp = 1;
 800270c:	2301      	movs	r3, #1
 800270e:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
					HBridgeControl(&coil1, 0);
 8002712:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002716:	2100      	movs	r1, #0
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff f96b 	bl	80019f4 <HBridgeControl>
					HBridgeControl(&coil2, 0);
 800271e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002722:	2100      	movs	r1, #0
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff f965 	bl	80019f4 <HBridgeControl>
					Length = sprintf((char*) Message,
 800272a:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 800272e:	f7fd ff0b 	bl	8000548 <__aeabi_f2d>
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	f107 0008 	add.w	r0, r7, #8
 800273a:	494a      	ldr	r1, [pc, #296]	; (8002864 <main+0x89c>)
 800273c:	f009 fb2a 	bl	800bd94 <siprintf>
 8002740:	4603      	mov	r3, r0
 8002742:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
							"Coils' temperature is too high: %.1f\n\r",
							temp_coils);
					HAL_UART_Transmit_DMA(&huart2, Message, Length);
 8002746:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 800274a:	b29a      	uxth	r2, r3
 800274c:	f107 0308 	add.w	r3, r7, #8
 8002750:	4619      	mov	r1, r3
 8002752:	4841      	ldr	r0, [pc, #260]	; (8002858 <main+0x890>)
 8002754:	f007 f96a 	bl	8009a2c <HAL_UART_Transmit_DMA>
 8002758:	e027      	b.n	80027aa <main+0x7e2>
				}
				// After cooling enable the control
				else if (critical_temp && temp_coils < 35.0f)
 800275a:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 800275e:	2b00      	cmp	r3, #0
 8002760:	d023      	beq.n	80027aa <main+0x7e2>
 8002762:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8002766:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002868 <main+0x8a0>
 800276a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800276e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002772:	d51a      	bpl.n	80027aa <main+0x7e2>
				{
					critical_temp = 0;
 8002774:	2300      	movs	r3, #0
 8002776:	f887 30be 	strb.w	r3, [r7, #190]	; 0xbe
					Length = sprintf((char*) Message,
 800277a:	f107 0308 	add.w	r3, r7, #8
 800277e:	493b      	ldr	r1, [pc, #236]	; (800286c <main+0x8a4>)
 8002780:	4618      	mov	r0, r3
 8002782:	f009 fb07 	bl	800bd94 <siprintf>
 8002786:	4603      	mov	r3, r0
 8002788:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
							"Coils cooled down and are ready to use!\n\r");
					HAL_UART_Transmit_DMA(&huart2, Message, Length);
 800278c:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8002790:	b29a      	uxth	r2, r3
 8002792:	f107 0308 	add.w	r3, r7, #8
 8002796:	4619      	mov	r1, r3
 8002798:	482f      	ldr	r0, [pc, #188]	; (8002858 <main+0x890>)
 800279a:	f007 f947 	bl	8009a2c <HAL_UART_Transmit_DMA>

					input_done = 0;
 800279e:	4b2f      	ldr	r3, [pc, #188]	; (800285c <main+0x894>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	701a      	strb	r2, [r3, #0]
					send_once = 0;
 80027a4:	2300      	movs	r3, #0
 80027a6:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
				}

			}
			TimerTempCoils = HAL_GetTick();
 80027aa:	f001 fa2f 	bl	8003c0c <HAL_GetTick>
 80027ae:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
		}

		if (((HAL_GetTick() - TimerShowTemp) > SHOW_TEMP) && critical_temp)
 80027b2:	f001 fa2b 	bl	8003c0c <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	f242 7210 	movw	r2, #10000	; 0x2710
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d927      	bls.n	8002816 <main+0x84e>
 80027c6:	f897 30be 	ldrb.w	r3, [r7, #190]	; 0xbe
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d023      	beq.n	8002816 <main+0x84e>
		{
			Length = sprintf((char*) Message, "Actual T: %.1f\n\r", temp_coils);
 80027ce:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 80027d2:	f7fd feb9 	bl	8000548 <__aeabi_f2d>
 80027d6:	4602      	mov	r2, r0
 80027d8:	460b      	mov	r3, r1
 80027da:	f107 0008 	add.w	r0, r7, #8
 80027de:	4924      	ldr	r1, [pc, #144]	; (8002870 <main+0x8a8>)
 80027e0:	f009 fad8 	bl	800bd94 <siprintf>
 80027e4:	4603      	mov	r3, r0
 80027e6:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
			HAL_UART_Transmit_DMA(&huart2, Message, Length);
 80027ea:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 80027ee:	b29a      	uxth	r2, r3
 80027f0:	f107 0308 	add.w	r3, r7, #8
 80027f4:	4619      	mov	r1, r3
 80027f6:	4818      	ldr	r0, [pc, #96]	; (8002858 <main+0x890>)
 80027f8:	f007 f918 	bl	8009a2c <HAL_UART_Transmit_DMA>
			printf("Actual T: %.1f\n\r", temp_coils);
 80027fc:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8002800:	f7fd fea2 	bl	8000548 <__aeabi_f2d>
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	4819      	ldr	r0, [pc, #100]	; (8002870 <main+0x8a8>)
 800280a:	f009 fab1 	bl	800bd70 <iprintf>
			TimerShowTemp = HAL_GetTick();
 800280e:	f001 f9fd 	bl	8003c0c <HAL_GetTick>
 8002812:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
		}

		// Blinking LD2 to show correct flow of the program
		if ((HAL_GetTick() - TimerHeartBeat) > HEART_BEAT_TIMER_PERIOD)
 8002816:	f001 f9f9 	bl	8003c0c <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002826:	f67f acfe 	bls.w	8002226 <main+0x25e>
		{
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800282a:	2120      	movs	r1, #32
 800282c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002830:	f003 fcc6 	bl	80061c0 <HAL_GPIO_TogglePin>
			TimerHeartBeat = HAL_GetTick();
 8002834:	f001 f9ea 	bl	8003c0c <HAL_GetTick>
 8002838:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
		if ((HAL_GetTick() - TimerUCSample) > UC_SAMPLE_PERIOD)
 800283c:	e4f3      	b.n	8002226 <main+0x25e>
 800283e:	bf00      	nop
 8002840:	200004c0 	.word	0x200004c0
 8002844:	200004c4 	.word	0x200004c4
 8002848:	200004a4 	.word	0x200004a4
 800284c:	200004a0 	.word	0x200004a0
 8002850:	200004ac 	.word	0x200004ac
 8002854:	0800e090 	.word	0x0800e090
 8002858:	200006b8 	.word	0x200006b8
 800285c:	20000571 	.word	0x20000571
 8002860:	42340000 	.word	0x42340000
 8002864:	0800e0b8 	.word	0x0800e0b8
 8002868:	420c0000 	.word	0x420c0000
 800286c:	0800e0e0 	.word	0x0800e0e0
 8002870:	0800e10c 	.word	0x0800e10c

08002874 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b096      	sub	sp, #88	; 0x58
 8002878:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	2244      	movs	r2, #68	; 0x44
 8002880:	2100      	movs	r1, #0
 8002882:	4618      	mov	r0, r3
 8002884:	f009 fae9 	bl	800be5a <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8002888:	463b      	mov	r3, r7
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
 800288e:	605a      	str	r2, [r3, #4]
 8002890:	609a      	str	r2, [r3, #8]
 8002892:	60da      	str	r2, [r3, #12]
 8002894:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002896:	f44f 7000 	mov.w	r0, #512	; 0x200
 800289a:	f003 fdeb 	bl	8006474 <HAL_PWREx_ControlVoltageScaling>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80028a4:	f000 f8ca 	bl	8002a3c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028a8:	2302      	movs	r3, #2
 80028aa:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028b0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028b2:	2310      	movs	r3, #16
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028b6:	2302      	movs	r3, #2
 80028b8:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028ba:	2302      	movs	r3, #2
 80028bc:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80028be:	2301      	movs	r3, #1
 80028c0:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 80028c2:	230a      	movs	r3, #10
 80028c4:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80028c6:	2307      	movs	r3, #7
 80028c8:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80028ca:	2302      	movs	r3, #2
 80028cc:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80028ce:	2302      	movs	r3, #2
 80028d0:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4618      	mov	r0, r3
 80028d8:	f003 fe22 	bl	8006520 <HAL_RCC_OscConfig>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <SystemClock_Config+0x72>
	{
		Error_Handler();
 80028e2:	f000 f8ab 	bl	8002a3c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80028e6:	230f      	movs	r3, #15
 80028e8:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028ea:	2303      	movs	r3, #3
 80028ec:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028ee:	2300      	movs	r3, #0
 80028f0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028f2:	2300      	movs	r3, #0
 80028f4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028f6:	2300      	movs	r3, #0
 80028f8:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80028fa:	463b      	mov	r3, r7
 80028fc:	2104      	movs	r1, #4
 80028fe:	4618      	mov	r0, r3
 8002900:	f004 f9ea 	bl	8006cd8 <HAL_RCC_ClockConfig>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <SystemClock_Config+0x9a>
	{
		Error_Handler();
 800290a:	f000 f897 	bl	8002a3c <Error_Handler>
	}
}
 800290e:	bf00      	nop
 8002910:	3758      	adds	r7, #88	; 0x58
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b0a2      	sub	sp, #136	; 0x88
 800291a:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 800291c:	463b      	mov	r3, r7
 800291e:	2288      	movs	r2, #136	; 0x88
 8002920:	2100      	movs	r1, #0
 8002922:	4618      	mov	r0, r3
 8002924:	f009 fa99 	bl	800be5a <memset>
	{ 0 };

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002928:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800292c:	603b      	str	r3, [r7, #0]
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800292e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002932:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002934:	2302      	movs	r3, #2
 8002936:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002938:	2301      	movs	r3, #1
 800293a:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800293c:	2308      	movs	r3, #8
 800293e:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002940:	2307      	movs	r3, #7
 8002942:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002944:	2302      	movs	r3, #2
 8002946:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002948:	2302      	movs	r3, #2
 800294a:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800294c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002950:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002952:	463b      	mov	r3, r7
 8002954:	4618      	mov	r0, r3
 8002956:	f004 fbe3 	bl	8007120 <HAL_RCCEx_PeriphCLKConfig>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <PeriphCommonClock_Config+0x4e>
	{
		Error_Handler();
 8002960:	f000 f86c 	bl	8002a3c <Error_Handler>
	}
}
 8002964:	bf00      	nop
 8002966:	3788      	adds	r7, #136	; 0x88
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
	/* ADC3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(ADC3_IRQn, 1, 0);
 8002970:	2200      	movs	r2, #0
 8002972:	2101      	movs	r1, #1
 8002974:	202f      	movs	r0, #47	; 0x2f
 8002976:	f002 ffb4 	bl	80058e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800297a:	202f      	movs	r0, #47	; 0x2f
 800297c:	f002 ffcd 	bl	800591a <HAL_NVIC_EnableIRQ>
	/* ADC1_2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8002980:	2200      	movs	r2, #0
 8002982:	2105      	movs	r1, #5
 8002984:	2012      	movs	r0, #18
 8002986:	f002 ffac 	bl	80058e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800298a:	2012      	movs	r0, #18
 800298c:	f002 ffc5 	bl	800591a <HAL_NVIC_EnableIRQ>
	/* TIM3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8002990:	2200      	movs	r2, #0
 8002992:	2102      	movs	r1, #2
 8002994:	201d      	movs	r0, #29
 8002996:	f002 ffa4 	bl	80058e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800299a:	201d      	movs	r0, #29
 800299c:	f002 ffbd 	bl	800591a <HAL_NVIC_EnableIRQ>
	/* TIM4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 80029a0:	2200      	movs	r2, #0
 80029a2:	2102      	movs	r1, #2
 80029a4:	201e      	movs	r0, #30
 80029a6:	f002 ff9c 	bl	80058e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80029aa:	201e      	movs	r0, #30
 80029ac:	f002 ffb5 	bl	800591a <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80029b0:	2200      	movs	r2, #0
 80029b2:	2100      	movs	r1, #0
 80029b4:	200d      	movs	r0, #13
 80029b6:	f002 ff94 	bl	80058e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80029ba:	200d      	movs	r0, #13
 80029bc:	f002 ffad 	bl	800591a <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80029c0:	2200      	movs	r2, #0
 80029c2:	2100      	movs	r1, #0
 80029c4:	200b      	movs	r0, #11
 80029c6:	f002 ff8c 	bl	80058e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80029ca:	200b      	movs	r0, #11
 80029cc:	f002 ffa5 	bl	800591a <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80029d0:	2200      	movs	r2, #0
 80029d2:	2100      	movs	r1, #0
 80029d4:	2011      	movs	r0, #17
 80029d6:	f002 ff84 	bl	80058e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80029da:	2011      	movs	r0, #17
 80029dc:	f002 ff9d 	bl	800591a <HAL_NVIC_EnableIRQ>
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 80029e0:	2200      	movs	r2, #0
 80029e2:	2106      	movs	r1, #6
 80029e4:	2026      	movs	r0, #38	; 0x26
 80029e6:	f002 ff7c 	bl	80058e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029ea:	2026      	movs	r0, #38	; 0x26
 80029ec:	f002 ff95 	bl	800591a <HAL_NVIC_EnableIRQ>
}
 80029f0:	bf00      	nop
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	if (huart == &huart2)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a08      	ldr	r2, [pc, #32]	; (8002a20 <HAL_UART_RxCpltCallback+0x2c>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d109      	bne.n	8002a18 <HAL_UART_RxCpltCallback+0x24>
	{
		LineAppend(uart_rx_buffer);
 8002a04:	4b07      	ldr	r3, [pc, #28]	; (8002a24 <HAL_UART_RxCpltCallback+0x30>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff fa9b 	bl	8001f44 <LineAppend>
		HAL_UART_Receive_IT(huart, &uart_rx_buffer, 1);
 8002a0e:	2201      	movs	r2, #1
 8002a10:	4904      	ldr	r1, [pc, #16]	; (8002a24 <HAL_UART_RxCpltCallback+0x30>)
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f006 ffbe 	bl	8009994 <HAL_UART_Receive_IT>
	}
}
 8002a18:	bf00      	nop
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	200006b8 	.word	0x200006b8
 8002a24:	20000570 	.word	0x20000570

08002a28 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]

}
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a40:	b672      	cpsid	i
}
 8002a42:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002a44:	e7fe      	b.n	8002a44 <Error_Handler+0x8>
	...

08002a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a4e:	4b0f      	ldr	r3, [pc, #60]	; (8002a8c <HAL_MspInit+0x44>)
 8002a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a52:	4a0e      	ldr	r2, [pc, #56]	; (8002a8c <HAL_MspInit+0x44>)
 8002a54:	f043 0301 	orr.w	r3, r3, #1
 8002a58:	6613      	str	r3, [r2, #96]	; 0x60
 8002a5a:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <HAL_MspInit+0x44>)
 8002a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	607b      	str	r3, [r7, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a66:	4b09      	ldr	r3, [pc, #36]	; (8002a8c <HAL_MspInit+0x44>)
 8002a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6a:	4a08      	ldr	r2, [pc, #32]	; (8002a8c <HAL_MspInit+0x44>)
 8002a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a70:	6593      	str	r3, [r2, #88]	; 0x58
 8002a72:	4b06      	ldr	r3, [pc, #24]	; (8002a8c <HAL_MspInit+0x44>)
 8002a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7a:	603b      	str	r3, [r7, #0]
 8002a7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	40021000 	.word	0x40021000

08002a90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a94:	e7fe      	b.n	8002a94 <NMI_Handler+0x4>

08002a96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a96:	b480      	push	{r7}
 8002a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a9a:	e7fe      	b.n	8002a9a <HardFault_Handler+0x4>

08002a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aa0:	e7fe      	b.n	8002aa0 <MemManage_Handler+0x4>

08002aa2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002aa6:	e7fe      	b.n	8002aa6 <BusFault_Handler+0x4>

08002aa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aac:	e7fe      	b.n	8002aac <UsageFault_Handler+0x4>

08002aae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ab2:	bf00      	nop
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ac0:	bf00      	nop
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr

08002aca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002aca:	b480      	push	{r7}
 8002acc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002adc:	f001 f882 	bl	8003be4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ae0:	bf00      	nop
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ae8:	4802      	ldr	r0, [pc, #8]	; (8002af4 <DMA1_Channel1_IRQHandler+0x10>)
 8002aea:	f003 f8c8 	bl	8005c7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	200003b8 	.word	0x200003b8

08002af8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002afc:	4802      	ldr	r0, [pc, #8]	; (8002b08 <DMA1_Channel3_IRQHandler+0x10>)
 8002afe:	f003 f8be 	bl	8005c7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	20000400 	.word	0x20000400

08002b0c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002b10:	4802      	ldr	r0, [pc, #8]	; (8002b1c <DMA1_Channel7_IRQHandler+0x10>)
 8002b12:	f003 f8b4 	bl	8005c7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002b16:	bf00      	nop
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	200007c8 	.word	0x200007c8

08002b20 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b24:	4802      	ldr	r0, [pc, #8]	; (8002b30 <ADC1_2_IRQHandler+0x10>)
 8002b26:	f001 fcc9 	bl	80044bc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002b2a:	bf00      	nop
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	200002f0 	.word	0x200002f0

08002b34 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b38:	4802      	ldr	r0, [pc, #8]	; (8002b44 <TIM3_IRQHandler+0x10>)
 8002b3a:	f005 fac9 	bl	80080d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b3e:	bf00      	nop
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	200005d4 	.word	0x200005d4

08002b48 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002b4c:	4802      	ldr	r0, [pc, #8]	; (8002b58 <TIM4_IRQHandler+0x10>)
 8002b4e:	f005 fabf 	bl	80080d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002b52:	bf00      	nop
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	20000620 	.word	0x20000620

08002b5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b60:	4802      	ldr	r0, [pc, #8]	; (8002b6c <USART2_IRQHandler+0x10>)
 8002b62:	f006 ffdf 	bl	8009b24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b66:	bf00      	nop
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	200006b8 	.word	0x200006b8

08002b70 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8002b74:	4802      	ldr	r0, [pc, #8]	; (8002b80 <ADC3_IRQHandler+0x10>)
 8002b76:	f001 fca1 	bl	80044bc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	20000354 	.word	0x20000354

08002b84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return 1;
 8002b88:	2301      	movs	r3, #1
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <_kill>:

int _kill(int pid, int sig)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b9e:	f009 f9af 	bl	800bf00 <__errno>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2216      	movs	r2, #22
 8002ba6:	601a      	str	r2, [r3, #0]
  return -1;
 8002ba8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3708      	adds	r7, #8
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <_exit>:

void _exit (int status)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bbc:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f7ff ffe7 	bl	8002b94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bc6:	e7fe      	b.n	8002bc6 <_exit+0x12>

08002bc8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]
 8002bd8:	e00a      	b.n	8002bf0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bda:	f3af 8000 	nop.w
 8002bde:	4601      	mov	r1, r0
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	1c5a      	adds	r2, r3, #1
 8002be4:	60ba      	str	r2, [r7, #8]
 8002be6:	b2ca      	uxtb	r2, r1
 8002be8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	3301      	adds	r3, #1
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	dbf0      	blt.n	8002bda <_read+0x12>
  }

  return len;
 8002bf8:	687b      	ldr	r3, [r7, #4]
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3718      	adds	r7, #24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b086      	sub	sp, #24
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	60f8      	str	r0, [r7, #12]
 8002c0a:	60b9      	str	r1, [r7, #8]
 8002c0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c0e:	2300      	movs	r3, #0
 8002c10:	617b      	str	r3, [r7, #20]
 8002c12:	e009      	b.n	8002c28 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	1c5a      	adds	r2, r3, #1
 8002c18:	60ba      	str	r2, [r7, #8]
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	3301      	adds	r3, #1
 8002c26:	617b      	str	r3, [r7, #20]
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	dbf1      	blt.n	8002c14 <_write+0x12>
  }
  return len;
 8002c30:	687b      	ldr	r3, [r7, #4]
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3718      	adds	r7, #24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <_close>:

int _close(int file)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
 8002c5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c62:	605a      	str	r2, [r3, #4]
  return 0;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <_isatty>:

int _isatty(int file)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c7a:	2301      	movs	r3, #1
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3714      	adds	r7, #20
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
	...

08002ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cac:	4a14      	ldr	r2, [pc, #80]	; (8002d00 <_sbrk+0x5c>)
 8002cae:	4b15      	ldr	r3, [pc, #84]	; (8002d04 <_sbrk+0x60>)
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cb8:	4b13      	ldr	r3, [pc, #76]	; (8002d08 <_sbrk+0x64>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d102      	bne.n	8002cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cc0:	4b11      	ldr	r3, [pc, #68]	; (8002d08 <_sbrk+0x64>)
 8002cc2:	4a12      	ldr	r2, [pc, #72]	; (8002d0c <_sbrk+0x68>)
 8002cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cc6:	4b10      	ldr	r3, [pc, #64]	; (8002d08 <_sbrk+0x64>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4413      	add	r3, r2
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d207      	bcs.n	8002ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cd4:	f009 f914 	bl	800bf00 <__errno>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	220c      	movs	r2, #12
 8002cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cde:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce2:	e009      	b.n	8002cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ce4:	4b08      	ldr	r3, [pc, #32]	; (8002d08 <_sbrk+0x64>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cea:	4b07      	ldr	r3, [pc, #28]	; (8002d08 <_sbrk+0x64>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	4a05      	ldr	r2, [pc, #20]	; (8002d08 <_sbrk+0x64>)
 8002cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3718      	adds	r7, #24
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	20018000 	.word	0x20018000
 8002d04:	00000400 	.word	0x00000400
 8002d08:	20000584 	.word	0x20000584
 8002d0c:	20000978 	.word	0x20000978

08002d10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002d14:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <SystemInit+0x20>)
 8002d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d1a:	4a05      	ldr	r2, [pc, #20]	; (8002d30 <SystemInit+0x20>)
 8002d1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	e000ed00 	.word	0xe000ed00

08002d34 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b092      	sub	sp, #72	; 0x48
 8002d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d3a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002d3e:	2200      	movs	r2, #0
 8002d40:	601a      	str	r2, [r3, #0]
 8002d42:	605a      	str	r2, [r3, #4]
 8002d44:	609a      	str	r2, [r3, #8]
 8002d46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	605a      	str	r2, [r3, #4]
 8002d52:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002d54:	f107 031c 	add.w	r3, r7, #28
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d62:	463b      	mov	r3, r7
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
 8002d6e:	611a      	str	r2, [r3, #16]
 8002d70:	615a      	str	r2, [r3, #20]
 8002d72:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d74:	4b43      	ldr	r3, [pc, #268]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002d76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d7a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8002d7c:	4b41      	ldr	r3, [pc, #260]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002d7e:	224f      	movs	r2, #79	; 0x4f
 8002d80:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d82:	4b40      	ldr	r3, [pc, #256]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8002d88:	4b3e      	ldr	r3, [pc, #248]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002d8a:	4a3f      	ldr	r2, [pc, #252]	; (8002e88 <MX_TIM2_Init+0x154>)
 8002d8c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d8e:	4b3d      	ldr	r3, [pc, #244]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d94:	4b3b      	ldr	r3, [pc, #236]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d9a:	483a      	ldr	r0, [pc, #232]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002d9c:	f004 fe7c 	bl	8007a98 <HAL_TIM_Base_Init>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8002da6:	f7ff fe49 	bl	8002a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002daa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dae:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002db0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002db4:	4619      	mov	r1, r3
 8002db6:	4833      	ldr	r0, [pc, #204]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002db8:	f005 fc3c 	bl	8008634 <HAL_TIM_ConfigClockSource>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8002dc2:	f7ff fe3b 	bl	8002a3c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002dc6:	482f      	ldr	r0, [pc, #188]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002dc8:	f005 f824 	bl	8007e14 <HAL_TIM_IC_Init>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8002dd2:	f7ff fe33 	bl	8002a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002dd6:	482b      	ldr	r0, [pc, #172]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002dd8:	f004 feb5 	bl	8007b46 <HAL_TIM_PWM_Init>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002de2:	f7ff fe2b 	bl	8002a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002de6:	2300      	movs	r3, #0
 8002de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dea:	2300      	movs	r3, #0
 8002dec:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002dee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002df2:	4619      	mov	r1, r3
 8002df4:	4823      	ldr	r0, [pc, #140]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002df6:	f006 fab1 	bl	800935c <HAL_TIMEx_MasterConfigSynchronization>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8002e00:	f7ff fe1c 	bl	8002a3c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002e04:	2300      	movs	r3, #0
 8002e06:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 1;
 8002e10:	2301      	movs	r3, #1
 8002e12:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002e14:	f107 031c 	add.w	r3, r7, #28
 8002e18:	2200      	movs	r2, #0
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	4819      	ldr	r0, [pc, #100]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002e1e:	f005 fa59 	bl	80082d4 <HAL_TIM_IC_ConfigChannel>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8002e28:	f7ff fe08 	bl	8002a3c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002e30:	2302      	movs	r3, #2
 8002e32:	623b      	str	r3, [r7, #32]
  sConfigIC.ICFilter = 0;
 8002e34:	2300      	movs	r3, #0
 8002e36:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002e38:	f107 031c 	add.w	r3, r7, #28
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4810      	ldr	r0, [pc, #64]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002e42:	f005 fa47 	bl	80082d4 <HAL_TIM_IC_ConfigChannel>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d001      	beq.n	8002e50 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 8002e4c:	f7ff fdf6 	bl	8002a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e50:	2360      	movs	r3, #96	; 0x60
 8002e52:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8002e54:	230a      	movs	r3, #10
 8002e56:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e60:	463b      	mov	r3, r7
 8002e62:	2208      	movs	r2, #8
 8002e64:	4619      	mov	r1, r3
 8002e66:	4807      	ldr	r0, [pc, #28]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002e68:	f005 fad0 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <MX_TIM2_Init+0x142>
  {
    Error_Handler();
 8002e72:	f7ff fde3 	bl	8002a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002e76:	4803      	ldr	r0, [pc, #12]	; (8002e84 <MX_TIM2_Init+0x150>)
 8002e78:	f000 fa1e 	bl	80032b8 <HAL_TIM_MspPostInit>

}
 8002e7c:	bf00      	nop
 8002e7e:	3748      	adds	r7, #72	; 0x48
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20000588 	.word	0x20000588
 8002e88:	0001869f 	.word	0x0001869f

08002e8c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b08e      	sub	sp, #56	; 0x38
 8002e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]
 8002e9a:	605a      	str	r2, [r3, #4]
 8002e9c:	609a      	str	r2, [r3, #8]
 8002e9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ea0:	f107 031c 	add.w	r3, r7, #28
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002eac:	463b      	mov	r3, r7
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]
 8002eb2:	605a      	str	r2, [r3, #4]
 8002eb4:	609a      	str	r2, [r3, #8]
 8002eb6:	60da      	str	r2, [r3, #12]
 8002eb8:	611a      	str	r2, [r3, #16]
 8002eba:	615a      	str	r2, [r3, #20]
 8002ebc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ebe:	4b2c      	ldr	r3, [pc, #176]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002ec0:	4a2c      	ldr	r2, [pc, #176]	; (8002f74 <MX_TIM3_Init+0xe8>)
 8002ec2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8002ec4:	4b2a      	ldr	r3, [pc, #168]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002ec6:	224f      	movs	r2, #79	; 0x4f
 8002ec8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eca:	4b29      	ldr	r3, [pc, #164]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002ed0:	4b27      	ldr	r3, [pc, #156]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002ed2:	2263      	movs	r2, #99	; 0x63
 8002ed4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ed6:	4b26      	ldr	r3, [pc, #152]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002edc:	4b24      	ldr	r3, [pc, #144]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002ee2:	4823      	ldr	r0, [pc, #140]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002ee4:	f004 fdd8 	bl	8007a98 <HAL_TIM_Base_Init>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002eee:	f7ff fda5 	bl	8002a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ef2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ef6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002ef8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002efc:	4619      	mov	r1, r3
 8002efe:	481c      	ldr	r0, [pc, #112]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002f00:	f005 fb98 	bl	8008634 <HAL_TIM_ConfigClockSource>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002f0a:	f7ff fd97 	bl	8002a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002f0e:	4818      	ldr	r0, [pc, #96]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002f10:	f004 fe19 	bl	8007b46 <HAL_TIM_PWM_Init>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002f1a:	f7ff fd8f 	bl	8002a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f22:	2300      	movs	r3, #0
 8002f24:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f26:	f107 031c 	add.w	r3, r7, #28
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4810      	ldr	r0, [pc, #64]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002f2e:	f006 fa15 	bl	800935c <HAL_TIMEx_MasterConfigSynchronization>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002f38:	f7ff fd80 	bl	8002a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f3c:	2360      	movs	r3, #96	; 0x60
 8002f3e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f44:	2300      	movs	r3, #0
 8002f46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f4c:	463b      	mov	r3, r7
 8002f4e:	2204      	movs	r2, #4
 8002f50:	4619      	mov	r1, r3
 8002f52:	4807      	ldr	r0, [pc, #28]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002f54:	f005 fa5a 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002f5e:	f7ff fd6d 	bl	8002a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f62:	4803      	ldr	r0, [pc, #12]	; (8002f70 <MX_TIM3_Init+0xe4>)
 8002f64:	f000 f9a8 	bl	80032b8 <HAL_TIM_MspPostInit>

}
 8002f68:	bf00      	nop
 8002f6a:	3738      	adds	r7, #56	; 0x38
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	200005d4 	.word	0x200005d4
 8002f74:	40000400 	.word	0x40000400

08002f78 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b08e      	sub	sp, #56	; 0x38
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	605a      	str	r2, [r3, #4]
 8002f88:	609a      	str	r2, [r3, #8]
 8002f8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f8c:	f107 031c 	add.w	r3, r7, #28
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	605a      	str	r2, [r3, #4]
 8002f96:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f98:	463b      	mov	r3, r7
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]
 8002f9e:	605a      	str	r2, [r3, #4]
 8002fa0:	609a      	str	r2, [r3, #8]
 8002fa2:	60da      	str	r2, [r3, #12]
 8002fa4:	611a      	str	r2, [r3, #16]
 8002fa6:	615a      	str	r2, [r3, #20]
 8002fa8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002faa:	4b2c      	ldr	r3, [pc, #176]	; (800305c <MX_TIM4_Init+0xe4>)
 8002fac:	4a2c      	ldr	r2, [pc, #176]	; (8003060 <MX_TIM4_Init+0xe8>)
 8002fae:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 8002fb0:	4b2a      	ldr	r3, [pc, #168]	; (800305c <MX_TIM4_Init+0xe4>)
 8002fb2:	224f      	movs	r2, #79	; 0x4f
 8002fb4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fb6:	4b29      	ldr	r3, [pc, #164]	; (800305c <MX_TIM4_Init+0xe4>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8002fbc:	4b27      	ldr	r3, [pc, #156]	; (800305c <MX_TIM4_Init+0xe4>)
 8002fbe:	2263      	movs	r2, #99	; 0x63
 8002fc0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fc2:	4b26      	ldr	r3, [pc, #152]	; (800305c <MX_TIM4_Init+0xe4>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fc8:	4b24      	ldr	r3, [pc, #144]	; (800305c <MX_TIM4_Init+0xe4>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002fce:	4823      	ldr	r0, [pc, #140]	; (800305c <MX_TIM4_Init+0xe4>)
 8002fd0:	f004 fd62 	bl	8007a98 <HAL_TIM_Base_Init>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002fda:	f7ff fd2f 	bl	8002a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fe2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002fe4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002fe8:	4619      	mov	r1, r3
 8002fea:	481c      	ldr	r0, [pc, #112]	; (800305c <MX_TIM4_Init+0xe4>)
 8002fec:	f005 fb22 	bl	8008634 <HAL_TIM_ConfigClockSource>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002ff6:	f7ff fd21 	bl	8002a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002ffa:	4818      	ldr	r0, [pc, #96]	; (800305c <MX_TIM4_Init+0xe4>)
 8002ffc:	f004 fda3 	bl	8007b46 <HAL_TIM_PWM_Init>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8003006:	f7ff fd19 	bl	8002a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800300a:	2300      	movs	r3, #0
 800300c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800300e:	2300      	movs	r3, #0
 8003010:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003012:	f107 031c 	add.w	r3, r7, #28
 8003016:	4619      	mov	r1, r3
 8003018:	4810      	ldr	r0, [pc, #64]	; (800305c <MX_TIM4_Init+0xe4>)
 800301a:	f006 f99f 	bl	800935c <HAL_TIMEx_MasterConfigSynchronization>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8003024:	f7ff fd0a 	bl	8002a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003028:	2360      	movs	r3, #96	; 0x60
 800302a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800302c:	2300      	movs	r3, #0
 800302e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003030:	2300      	movs	r3, #0
 8003032:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003034:	2300      	movs	r3, #0
 8003036:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003038:	463b      	mov	r3, r7
 800303a:	2200      	movs	r2, #0
 800303c:	4619      	mov	r1, r3
 800303e:	4807      	ldr	r0, [pc, #28]	; (800305c <MX_TIM4_Init+0xe4>)
 8003040:	f005 f9e4 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800304a:	f7ff fcf7 	bl	8002a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800304e:	4803      	ldr	r0, [pc, #12]	; (800305c <MX_TIM4_Init+0xe4>)
 8003050:	f000 f932 	bl	80032b8 <HAL_TIM_MspPostInit>

}
 8003054:	bf00      	nop
 8003056:	3738      	adds	r7, #56	; 0x38
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	20000620 	.word	0x20000620
 8003060:	40000800 	.word	0x40000800

08003064 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b09a      	sub	sp, #104	; 0x68
 8003068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800306a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	605a      	str	r2, [r3, #4]
 8003074:	609a      	str	r2, [r3, #8]
 8003076:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003078:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]
 8003080:	605a      	str	r2, [r3, #4]
 8003082:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003084:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003088:	2200      	movs	r2, #0
 800308a:	601a      	str	r2, [r3, #0]
 800308c:	605a      	str	r2, [r3, #4]
 800308e:	609a      	str	r2, [r3, #8]
 8003090:	60da      	str	r2, [r3, #12]
 8003092:	611a      	str	r2, [r3, #16]
 8003094:	615a      	str	r2, [r3, #20]
 8003096:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003098:	1d3b      	adds	r3, r7, #4
 800309a:	222c      	movs	r2, #44	; 0x2c
 800309c:	2100      	movs	r1, #0
 800309e:	4618      	mov	r0, r3
 80030a0:	f008 fedb 	bl	800be5a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80030a4:	4b43      	ldr	r3, [pc, #268]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030a6:	4a44      	ldr	r2, [pc, #272]	; (80031b8 <MX_TIM8_Init+0x154>)
 80030a8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 79;
 80030aa:	4b42      	ldr	r3, [pc, #264]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030ac:	224f      	movs	r2, #79	; 0x4f
 80030ae:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030b0:	4b40      	ldr	r3, [pc, #256]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 49999;
 80030b6:	4b3f      	ldr	r3, [pc, #252]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030b8:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80030bc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030be:	4b3d      	ldr	r3, [pc, #244]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80030c4:	4b3b      	ldr	r3, [pc, #236]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ca:	4b3a      	ldr	r3, [pc, #232]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80030d0:	4838      	ldr	r0, [pc, #224]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030d2:	f004 fce1 	bl	8007a98 <HAL_TIM_Base_Init>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d001      	beq.n	80030e0 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 80030dc:	f7ff fcae 	bl	8002a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030e4:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80030e6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80030ea:	4619      	mov	r1, r3
 80030ec:	4831      	ldr	r0, [pc, #196]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030ee:	f005 faa1 	bl	8008634 <HAL_TIM_ConfigClockSource>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d001      	beq.n	80030fc <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 80030f8:	f7ff fca0 	bl	8002a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80030fc:	482d      	ldr	r0, [pc, #180]	; (80031b4 <MX_TIM8_Init+0x150>)
 80030fe:	f004 fd22 	bl	8007b46 <HAL_TIM_PWM_Init>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8003108:	f7ff fc98 	bl	8002a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800310c:	2300      	movs	r3, #0
 800310e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003110:	2300      	movs	r3, #0
 8003112:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003114:	2300      	movs	r3, #0
 8003116:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003118:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800311c:	4619      	mov	r1, r3
 800311e:	4825      	ldr	r0, [pc, #148]	; (80031b4 <MX_TIM8_Init+0x150>)
 8003120:	f006 f91c 	bl	800935c <HAL_TIMEx_MasterConfigSynchronization>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 800312a:	f7ff fc87 	bl	8002a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800312e:	2360      	movs	r3, #96	; 0x60
 8003130:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 10;
 8003132:	230a      	movs	r3, #10
 8003134:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003136:	2300      	movs	r3, #0
 8003138:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800313a:	2300      	movs	r3, #0
 800313c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800313e:	2300      	movs	r3, #0
 8003140:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003142:	2300      	movs	r3, #0
 8003144:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003146:	2300      	movs	r3, #0
 8003148:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800314a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800314e:	2200      	movs	r2, #0
 8003150:	4619      	mov	r1, r3
 8003152:	4818      	ldr	r0, [pc, #96]	; (80031b4 <MX_TIM8_Init+0x150>)
 8003154:	f005 f95a 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 800315e:	f7ff fc6d 	bl	8002a3c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003162:	2300      	movs	r3, #0
 8003164:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003166:	2300      	movs	r3, #0
 8003168:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800316a:	2300      	movs	r3, #0
 800316c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800316e:	2300      	movs	r3, #0
 8003170:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003172:	2300      	movs	r3, #0
 8003174:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003176:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800317a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800317c:	2300      	movs	r3, #0
 800317e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003180:	2300      	movs	r3, #0
 8003182:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003184:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003188:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800318a:	2300      	movs	r3, #0
 800318c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800318e:	2300      	movs	r3, #0
 8003190:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003192:	1d3b      	adds	r3, r7, #4
 8003194:	4619      	mov	r1, r3
 8003196:	4807      	ldr	r0, [pc, #28]	; (80031b4 <MX_TIM8_Init+0x150>)
 8003198:	f006 f968 	bl	800946c <HAL_TIMEx_ConfigBreakDeadTime>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 80031a2:	f7ff fc4b 	bl	8002a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80031a6:	4803      	ldr	r0, [pc, #12]	; (80031b4 <MX_TIM8_Init+0x150>)
 80031a8:	f000 f886 	bl	80032b8 <HAL_TIM_MspPostInit>

}
 80031ac:	bf00      	nop
 80031ae:	3768      	adds	r7, #104	; 0x68
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	2000066c 	.word	0x2000066c
 80031b8:	40013400 	.word	0x40013400

080031bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b08c      	sub	sp, #48	; 0x30
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031c4:	f107 031c 	add.w	r3, r7, #28
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
 80031cc:	605a      	str	r2, [r3, #4]
 80031ce:	609a      	str	r2, [r3, #8]
 80031d0:	60da      	str	r2, [r3, #12]
 80031d2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031dc:	d12a      	bne.n	8003234 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031de:	4b32      	ldr	r3, [pc, #200]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 80031e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e2:	4a31      	ldr	r2, [pc, #196]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 80031e4:	f043 0301 	orr.w	r3, r3, #1
 80031e8:	6593      	str	r3, [r2, #88]	; 0x58
 80031ea:	4b2f      	ldr	r3, [pc, #188]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 80031ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	61bb      	str	r3, [r7, #24]
 80031f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031f6:	4b2c      	ldr	r3, [pc, #176]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 80031f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031fa:	4a2b      	ldr	r2, [pc, #172]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 80031fc:	f043 0301 	orr.w	r3, r3, #1
 8003200:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003202:	4b29      	ldr	r3, [pc, #164]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 8003204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = USONIC2_Pin;
 800320e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003214:	2302      	movs	r3, #2
 8003216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003218:	2300      	movs	r3, #0
 800321a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321c:	2300      	movs	r3, #0
 800321e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003220:	2301      	movs	r3, #1
 8003222:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(USONIC2_GPIO_Port, &GPIO_InitStruct);
 8003224:	f107 031c 	add.w	r3, r7, #28
 8003228:	4619      	mov	r1, r3
 800322a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800322e:	f002 fe05 	bl	8005e3c <HAL_GPIO_Init>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003232:	e034      	b.n	800329e <HAL_TIM_Base_MspInit+0xe2>
  else if(tim_baseHandle->Instance==TIM3)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a1c      	ldr	r2, [pc, #112]	; (80032ac <HAL_TIM_Base_MspInit+0xf0>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d10c      	bne.n	8003258 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800323e:	4b1a      	ldr	r3, [pc, #104]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 8003240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003242:	4a19      	ldr	r2, [pc, #100]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 8003244:	f043 0302 	orr.w	r3, r3, #2
 8003248:	6593      	str	r3, [r2, #88]	; 0x58
 800324a:	4b17      	ldr	r3, [pc, #92]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 800324c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	613b      	str	r3, [r7, #16]
 8003254:	693b      	ldr	r3, [r7, #16]
}
 8003256:	e022      	b.n	800329e <HAL_TIM_Base_MspInit+0xe2>
  else if(tim_baseHandle->Instance==TIM4)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a14      	ldr	r2, [pc, #80]	; (80032b0 <HAL_TIM_Base_MspInit+0xf4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d10c      	bne.n	800327c <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003262:	4b11      	ldr	r3, [pc, #68]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 8003264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003266:	4a10      	ldr	r2, [pc, #64]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 8003268:	f043 0304 	orr.w	r3, r3, #4
 800326c:	6593      	str	r3, [r2, #88]	; 0x58
 800326e:	4b0e      	ldr	r3, [pc, #56]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 8003270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003272:	f003 0304 	and.w	r3, r3, #4
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]
}
 800327a:	e010      	b.n	800329e <HAL_TIM_Base_MspInit+0xe2>
  else if(tim_baseHandle->Instance==TIM8)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a0c      	ldr	r2, [pc, #48]	; (80032b4 <HAL_TIM_Base_MspInit+0xf8>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d10b      	bne.n	800329e <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003286:	4b08      	ldr	r3, [pc, #32]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 8003288:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800328a:	4a07      	ldr	r2, [pc, #28]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 800328c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003290:	6613      	str	r3, [r2, #96]	; 0x60
 8003292:	4b05      	ldr	r3, [pc, #20]	; (80032a8 <HAL_TIM_Base_MspInit+0xec>)
 8003294:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003296:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800329a:	60bb      	str	r3, [r7, #8]
 800329c:	68bb      	ldr	r3, [r7, #8]
}
 800329e:	bf00      	nop
 80032a0:	3730      	adds	r7, #48	; 0x30
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40000400 	.word	0x40000400
 80032b0:	40000800 	.word	0x40000800
 80032b4:	40013400 	.word	0x40013400

080032b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b08c      	sub	sp, #48	; 0x30
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c0:	f107 031c 	add.w	r3, r7, #28
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]
 80032c8:	605a      	str	r2, [r3, #4]
 80032ca:	609a      	str	r2, [r3, #8]
 80032cc:	60da      	str	r2, [r3, #12]
 80032ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d8:	d11d      	bne.n	8003316 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032da:	4b43      	ldr	r3, [pc, #268]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 80032dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032de:	4a42      	ldr	r2, [pc, #264]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 80032e0:	f043 0302 	orr.w	r3, r3, #2
 80032e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032e6:	4b40      	ldr	r3, [pc, #256]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 80032e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	61bb      	str	r3, [r7, #24]
 80032f0:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = USONIC1_PWM_Pin;
 80032f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f8:	2302      	movs	r3, #2
 80032fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fc:	2300      	movs	r3, #0
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003300:	2300      	movs	r3, #0
 8003302:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003304:	2301      	movs	r3, #1
 8003306:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(USONIC1_PWM_GPIO_Port, &GPIO_InitStruct);
 8003308:	f107 031c 	add.w	r3, r7, #28
 800330c:	4619      	mov	r1, r3
 800330e:	4837      	ldr	r0, [pc, #220]	; (80033ec <HAL_TIM_MspPostInit+0x134>)
 8003310:	f002 fd94 	bl	8005e3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003314:	e064      	b.n	80033e0 <HAL_TIM_MspPostInit+0x128>
  else if(timHandle->Instance==TIM3)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a35      	ldr	r2, [pc, #212]	; (80033f0 <HAL_TIM_MspPostInit+0x138>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d11c      	bne.n	800335a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003320:	4b31      	ldr	r3, [pc, #196]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 8003322:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003324:	4a30      	ldr	r2, [pc, #192]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 8003326:	f043 0304 	orr.w	r3, r3, #4
 800332a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800332c:	4b2e      	ldr	r3, [pc, #184]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 800332e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003330:	f003 0304 	and.w	r3, r3, #4
 8003334:	617b      	str	r3, [r7, #20]
 8003336:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PWM1_Pin;
 8003338:	2380      	movs	r3, #128	; 0x80
 800333a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800333c:	2302      	movs	r3, #2
 800333e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003340:	2300      	movs	r3, #0
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003344:	2300      	movs	r3, #0
 8003346:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003348:	2302      	movs	r3, #2
 800334a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);
 800334c:	f107 031c 	add.w	r3, r7, #28
 8003350:	4619      	mov	r1, r3
 8003352:	4828      	ldr	r0, [pc, #160]	; (80033f4 <HAL_TIM_MspPostInit+0x13c>)
 8003354:	f002 fd72 	bl	8005e3c <HAL_GPIO_Init>
}
 8003358:	e042      	b.n	80033e0 <HAL_TIM_MspPostInit+0x128>
  else if(timHandle->Instance==TIM4)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a26      	ldr	r2, [pc, #152]	; (80033f8 <HAL_TIM_MspPostInit+0x140>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d11c      	bne.n	800339e <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003364:	4b20      	ldr	r3, [pc, #128]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 8003366:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003368:	4a1f      	ldr	r2, [pc, #124]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 800336a:	f043 0302 	orr.w	r3, r3, #2
 800336e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003370:	4b1d      	ldr	r3, [pc, #116]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 8003372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	613b      	str	r3, [r7, #16]
 800337a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PWM2_Pin;
 800337c:	2340      	movs	r3, #64	; 0x40
 800337e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003380:	2302      	movs	r3, #2
 8003382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003384:	2300      	movs	r3, #0
 8003386:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003388:	2300      	movs	r3, #0
 800338a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800338c:	2302      	movs	r3, #2
 800338e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PWM2_GPIO_Port, &GPIO_InitStruct);
 8003390:	f107 031c 	add.w	r3, r7, #28
 8003394:	4619      	mov	r1, r3
 8003396:	4815      	ldr	r0, [pc, #84]	; (80033ec <HAL_TIM_MspPostInit+0x134>)
 8003398:	f002 fd50 	bl	8005e3c <HAL_GPIO_Init>
}
 800339c:	e020      	b.n	80033e0 <HAL_TIM_MspPostInit+0x128>
  else if(timHandle->Instance==TIM8)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a16      	ldr	r2, [pc, #88]	; (80033fc <HAL_TIM_MspPostInit+0x144>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d11b      	bne.n	80033e0 <HAL_TIM_MspPostInit+0x128>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033a8:	4b0f      	ldr	r3, [pc, #60]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 80033aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ac:	4a0e      	ldr	r2, [pc, #56]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 80033ae:	f043 0304 	orr.w	r3, r3, #4
 80033b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033b4:	4b0c      	ldr	r3, [pc, #48]	; (80033e8 <HAL_TIM_MspPostInit+0x130>)
 80033b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b8:	f003 0304 	and.w	r3, r3, #4
 80033bc:	60fb      	str	r3, [r7, #12]
 80033be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80033c0:	2340      	movs	r3, #64	; 0x40
 80033c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c4:	2302      	movs	r3, #2
 80033c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c8:	2300      	movs	r3, #0
 80033ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033cc:	2300      	movs	r3, #0
 80033ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80033d0:	2303      	movs	r3, #3
 80033d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033d4:	f107 031c 	add.w	r3, r7, #28
 80033d8:	4619      	mov	r1, r3
 80033da:	4806      	ldr	r0, [pc, #24]	; (80033f4 <HAL_TIM_MspPostInit+0x13c>)
 80033dc:	f002 fd2e 	bl	8005e3c <HAL_GPIO_Init>
}
 80033e0:	bf00      	nop
 80033e2:	3730      	adds	r7, #48	; 0x30
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40021000 	.word	0x40021000
 80033ec:	48000400 	.word	0x48000400
 80033f0:	40000400 	.word	0x40000400
 80033f4:	48000800 	.word	0x48000800
 80033f8:	40000800 	.word	0x40000800
 80033fc:	40013400 	.word	0x40013400

08003400 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003404:	4b14      	ldr	r3, [pc, #80]	; (8003458 <MX_USART2_UART_Init+0x58>)
 8003406:	4a15      	ldr	r2, [pc, #84]	; (800345c <MX_USART2_UART_Init+0x5c>)
 8003408:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800340a:	4b13      	ldr	r3, [pc, #76]	; (8003458 <MX_USART2_UART_Init+0x58>)
 800340c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003410:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003412:	4b11      	ldr	r3, [pc, #68]	; (8003458 <MX_USART2_UART_Init+0x58>)
 8003414:	2200      	movs	r2, #0
 8003416:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003418:	4b0f      	ldr	r3, [pc, #60]	; (8003458 <MX_USART2_UART_Init+0x58>)
 800341a:	2200      	movs	r2, #0
 800341c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800341e:	4b0e      	ldr	r3, [pc, #56]	; (8003458 <MX_USART2_UART_Init+0x58>)
 8003420:	2200      	movs	r2, #0
 8003422:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003424:	4b0c      	ldr	r3, [pc, #48]	; (8003458 <MX_USART2_UART_Init+0x58>)
 8003426:	220c      	movs	r2, #12
 8003428:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800342a:	4b0b      	ldr	r3, [pc, #44]	; (8003458 <MX_USART2_UART_Init+0x58>)
 800342c:	2200      	movs	r2, #0
 800342e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003430:	4b09      	ldr	r3, [pc, #36]	; (8003458 <MX_USART2_UART_Init+0x58>)
 8003432:	2200      	movs	r2, #0
 8003434:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003436:	4b08      	ldr	r3, [pc, #32]	; (8003458 <MX_USART2_UART_Init+0x58>)
 8003438:	2200      	movs	r2, #0
 800343a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800343c:	4b06      	ldr	r3, [pc, #24]	; (8003458 <MX_USART2_UART_Init+0x58>)
 800343e:	2200      	movs	r2, #0
 8003440:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003442:	4805      	ldr	r0, [pc, #20]	; (8003458 <MX_USART2_UART_Init+0x58>)
 8003444:	f006 f8ae 	bl	80095a4 <HAL_UART_Init>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800344e:	f7ff faf5 	bl	8002a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003452:	bf00      	nop
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	200006b8 	.word	0x200006b8
 800345c:	40004400 	.word	0x40004400

08003460 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003464:	4b16      	ldr	r3, [pc, #88]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 8003466:	4a17      	ldr	r2, [pc, #92]	; (80034c4 <MX_USART3_UART_Init+0x64>)
 8003468:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800346a:	4b15      	ldr	r3, [pc, #84]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 800346c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003470:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003472:	4b13      	ldr	r3, [pc, #76]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 8003474:	2200      	movs	r2, #0
 8003476:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003478:	4b11      	ldr	r3, [pc, #68]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 800347a:	2200      	movs	r2, #0
 800347c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800347e:	4b10      	ldr	r3, [pc, #64]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 8003480:	2200      	movs	r2, #0
 8003482:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003484:	4b0e      	ldr	r3, [pc, #56]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 8003486:	220c      	movs	r2, #12
 8003488:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800348a:	4b0d      	ldr	r3, [pc, #52]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 800348c:	2200      	movs	r2, #0
 800348e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 8003490:	4b0b      	ldr	r3, [pc, #44]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 8003492:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003496:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003498:	4b09      	ldr	r3, [pc, #36]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 800349a:	2200      	movs	r2, #0
 800349c:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 800349e:	4b08      	ldr	r3, [pc, #32]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 80034a0:	2210      	movs	r2, #16
 80034a2:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80034a4:	4b06      	ldr	r3, [pc, #24]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 80034a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034aa:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 80034ac:	4804      	ldr	r0, [pc, #16]	; (80034c0 <MX_USART3_UART_Init+0x60>)
 80034ae:	f006 f8c7 	bl	8009640 <HAL_HalfDuplex_Init>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <MX_USART3_UART_Init+0x5c>
  {
    Error_Handler();
 80034b8:	f7ff fac0 	bl	8002a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80034bc:	bf00      	nop
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	20000740 	.word	0x20000740
 80034c4:	40004800 	.word	0x40004800

080034c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b0ae      	sub	sp, #184	; 0xb8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034d0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	605a      	str	r2, [r3, #4]
 80034da:	609a      	str	r2, [r3, #8]
 80034dc:	60da      	str	r2, [r3, #12]
 80034de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034e0:	f107 031c 	add.w	r3, r7, #28
 80034e4:	2288      	movs	r2, #136	; 0x88
 80034e6:	2100      	movs	r1, #0
 80034e8:	4618      	mov	r0, r3
 80034ea:	f008 fcb6 	bl	800be5a <memset>
  if(uartHandle->Instance==USART2)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a57      	ldr	r2, [pc, #348]	; (8003650 <HAL_UART_MspInit+0x188>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d165      	bne.n	80035c4 <HAL_UART_MspInit+0xfc>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80034f8:	2302      	movs	r3, #2
 80034fa:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80034fc:	2300      	movs	r3, #0
 80034fe:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003500:	f107 031c 	add.w	r3, r7, #28
 8003504:	4618      	mov	r0, r3
 8003506:	f003 fe0b 	bl	8007120 <HAL_RCCEx_PeriphCLKConfig>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003510:	f7ff fa94 	bl	8002a3c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003514:	4b4f      	ldr	r3, [pc, #316]	; (8003654 <HAL_UART_MspInit+0x18c>)
 8003516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003518:	4a4e      	ldr	r2, [pc, #312]	; (8003654 <HAL_UART_MspInit+0x18c>)
 800351a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800351e:	6593      	str	r3, [r2, #88]	; 0x58
 8003520:	4b4c      	ldr	r3, [pc, #304]	; (8003654 <HAL_UART_MspInit+0x18c>)
 8003522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003524:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003528:	61bb      	str	r3, [r7, #24]
 800352a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800352c:	4b49      	ldr	r3, [pc, #292]	; (8003654 <HAL_UART_MspInit+0x18c>)
 800352e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003530:	4a48      	ldr	r2, [pc, #288]	; (8003654 <HAL_UART_MspInit+0x18c>)
 8003532:	f043 0301 	orr.w	r3, r3, #1
 8003536:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003538:	4b46      	ldr	r3, [pc, #280]	; (8003654 <HAL_UART_MspInit+0x18c>)
 800353a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	617b      	str	r3, [r7, #20]
 8003542:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003544:	230c      	movs	r3, #12
 8003546:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354a:	2302      	movs	r3, #2
 800354c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003550:	2300      	movs	r3, #0
 8003552:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003556:	2303      	movs	r3, #3
 8003558:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800355c:	2307      	movs	r3, #7
 800355e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003562:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003566:	4619      	mov	r1, r3
 8003568:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800356c:	f002 fc66 	bl	8005e3c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8003570:	4b39      	ldr	r3, [pc, #228]	; (8003658 <HAL_UART_MspInit+0x190>)
 8003572:	4a3a      	ldr	r2, [pc, #232]	; (800365c <HAL_UART_MspInit+0x194>)
 8003574:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8003576:	4b38      	ldr	r3, [pc, #224]	; (8003658 <HAL_UART_MspInit+0x190>)
 8003578:	2202      	movs	r2, #2
 800357a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800357c:	4b36      	ldr	r3, [pc, #216]	; (8003658 <HAL_UART_MspInit+0x190>)
 800357e:	2210      	movs	r2, #16
 8003580:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003582:	4b35      	ldr	r3, [pc, #212]	; (8003658 <HAL_UART_MspInit+0x190>)
 8003584:	2200      	movs	r2, #0
 8003586:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003588:	4b33      	ldr	r3, [pc, #204]	; (8003658 <HAL_UART_MspInit+0x190>)
 800358a:	2280      	movs	r2, #128	; 0x80
 800358c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800358e:	4b32      	ldr	r3, [pc, #200]	; (8003658 <HAL_UART_MspInit+0x190>)
 8003590:	2200      	movs	r2, #0
 8003592:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003594:	4b30      	ldr	r3, [pc, #192]	; (8003658 <HAL_UART_MspInit+0x190>)
 8003596:	2200      	movs	r2, #0
 8003598:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800359a:	4b2f      	ldr	r3, [pc, #188]	; (8003658 <HAL_UART_MspInit+0x190>)
 800359c:	2200      	movs	r2, #0
 800359e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80035a0:	4b2d      	ldr	r3, [pc, #180]	; (8003658 <HAL_UART_MspInit+0x190>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80035a6:	482c      	ldr	r0, [pc, #176]	; (8003658 <HAL_UART_MspInit+0x190>)
 80035a8:	f002 f9d2 	bl	8005950 <HAL_DMA_Init>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 80035b2:	f7ff fa43 	bl	8002a3c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a27      	ldr	r2, [pc, #156]	; (8003658 <HAL_UART_MspInit+0x190>)
 80035ba:	671a      	str	r2, [r3, #112]	; 0x70
 80035bc:	4a26      	ldr	r2, [pc, #152]	; (8003658 <HAL_UART_MspInit+0x190>)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80035c2:	e040      	b.n	8003646 <HAL_UART_MspInit+0x17e>
  else if(uartHandle->Instance==USART3)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a25      	ldr	r2, [pc, #148]	; (8003660 <HAL_UART_MspInit+0x198>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d13b      	bne.n	8003646 <HAL_UART_MspInit+0x17e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80035ce:	2304      	movs	r3, #4
 80035d0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80035d2:	2300      	movs	r3, #0
 80035d4:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035d6:	f107 031c 	add.w	r3, r7, #28
 80035da:	4618      	mov	r0, r3
 80035dc:	f003 fda0 	bl	8007120 <HAL_RCCEx_PeriphCLKConfig>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <HAL_UART_MspInit+0x122>
      Error_Handler();
 80035e6:	f7ff fa29 	bl	8002a3c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80035ea:	4b1a      	ldr	r3, [pc, #104]	; (8003654 <HAL_UART_MspInit+0x18c>)
 80035ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ee:	4a19      	ldr	r2, [pc, #100]	; (8003654 <HAL_UART_MspInit+0x18c>)
 80035f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035f4:	6593      	str	r3, [r2, #88]	; 0x58
 80035f6:	4b17      	ldr	r3, [pc, #92]	; (8003654 <HAL_UART_MspInit+0x18c>)
 80035f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035fe:	613b      	str	r3, [r7, #16]
 8003600:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003602:	4b14      	ldr	r3, [pc, #80]	; (8003654 <HAL_UART_MspInit+0x18c>)
 8003604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003606:	4a13      	ldr	r2, [pc, #76]	; (8003654 <HAL_UART_MspInit+0x18c>)
 8003608:	f043 0304 	orr.w	r3, r3, #4
 800360c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800360e:	4b11      	ldr	r3, [pc, #68]	; (8003654 <HAL_UART_MspInit+0x18c>)
 8003610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003612:	f003 0304 	and.w	r3, r3, #4
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800361a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800361e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003622:	2312      	movs	r3, #18
 8003624:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003628:	2301      	movs	r3, #1
 800362a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800362e:	2303      	movs	r3, #3
 8003630:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003634:	2307      	movs	r3, #7
 8003636:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800363a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800363e:	4619      	mov	r1, r3
 8003640:	4808      	ldr	r0, [pc, #32]	; (8003664 <HAL_UART_MspInit+0x19c>)
 8003642:	f002 fbfb 	bl	8005e3c <HAL_GPIO_Init>
}
 8003646:	bf00      	nop
 8003648:	37b8      	adds	r7, #184	; 0xb8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	40004400 	.word	0x40004400
 8003654:	40021000 	.word	0x40021000
 8003658:	200007c8 	.word	0x200007c8
 800365c:	40020080 	.word	0x40020080
 8003660:	40004800 	.word	0x40004800
 8003664:	48000800 	.word	0x48000800

08003668 <OW_Set_Baudrate>:
uint8_t crc8;



void OW_Set_Baudrate(uint32_t baudrate)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
	 USART_INSTANCE.Instance = USART_USED;
 8003670:	4b16      	ldr	r3, [pc, #88]	; (80036cc <OW_Set_Baudrate+0x64>)
 8003672:	4a17      	ldr	r2, [pc, #92]	; (80036d0 <OW_Set_Baudrate+0x68>)
 8003674:	601a      	str	r2, [r3, #0]
	 USART_INSTANCE.Init.BaudRate = baudrate;
 8003676:	4a15      	ldr	r2, [pc, #84]	; (80036cc <OW_Set_Baudrate+0x64>)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6053      	str	r3, [r2, #4]
	 USART_INSTANCE.Init.WordLength = UART_WORDLENGTH_8B;
 800367c:	4b13      	ldr	r3, [pc, #76]	; (80036cc <OW_Set_Baudrate+0x64>)
 800367e:	2200      	movs	r2, #0
 8003680:	609a      	str	r2, [r3, #8]
	 USART_INSTANCE.Init.StopBits = UART_STOPBITS_1;
 8003682:	4b12      	ldr	r3, [pc, #72]	; (80036cc <OW_Set_Baudrate+0x64>)
 8003684:	2200      	movs	r2, #0
 8003686:	60da      	str	r2, [r3, #12]
	 USART_INSTANCE.Init.Parity = UART_PARITY_NONE;
 8003688:	4b10      	ldr	r3, [pc, #64]	; (80036cc <OW_Set_Baudrate+0x64>)
 800368a:	2200      	movs	r2, #0
 800368c:	611a      	str	r2, [r3, #16]
	 USART_INSTANCE.Init.Mode = UART_MODE_TX_RX;
 800368e:	4b0f      	ldr	r3, [pc, #60]	; (80036cc <OW_Set_Baudrate+0x64>)
 8003690:	220c      	movs	r2, #12
 8003692:	615a      	str	r2, [r3, #20]
	 USART_INSTANCE.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003694:	4b0d      	ldr	r3, [pc, #52]	; (80036cc <OW_Set_Baudrate+0x64>)
 8003696:	2200      	movs	r2, #0
 8003698:	619a      	str	r2, [r3, #24]
	 USART_INSTANCE.Init.OverSampling = UART_OVERSAMPLING_16;
 800369a:	4b0c      	ldr	r3, [pc, #48]	; (80036cc <OW_Set_Baudrate+0x64>)
 800369c:	2200      	movs	r2, #0
 800369e:	61da      	str	r2, [r3, #28]
	 USART_INSTANCE.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036a0:	4b0a      	ldr	r3, [pc, #40]	; (80036cc <OW_Set_Baudrate+0x64>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	621a      	str	r2, [r3, #32]
	 USART_INSTANCE.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036a6:	4b09      	ldr	r3, [pc, #36]	; (80036cc <OW_Set_Baudrate+0x64>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	625a      	str	r2, [r3, #36]	; 0x24
	 USART_INSTANCE.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80036ac:	4b07      	ldr	r3, [pc, #28]	; (80036cc <OW_Set_Baudrate+0x64>)
 80036ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80036b2:	639a      	str	r2, [r3, #56]	; 0x38

	 if (HAL_HalfDuplex_Init(&USART_INSTANCE) != HAL_OK)
 80036b4:	4805      	ldr	r0, [pc, #20]	; (80036cc <OW_Set_Baudrate+0x64>)
 80036b6:	f005 ffc3 	bl	8009640 <HAL_HalfDuplex_Init>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <OW_Set_Baudrate+0x5c>
	 {
	   Error_Handler();
 80036c0:	f7ff f9bc 	bl	8002a3c <Error_Handler>
	 }
}
 80036c4:	bf00      	nop
 80036c6:	3708      	adds	r7, #8
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	20000740 	.word	0x20000740
 80036d0:	40004800 	.word	0x40004800

080036d4 <OW_Reset>:

HAL_StatusTypeDef OW_Reset(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
	  uint8_t data_out = 0xF0;
 80036da:	23f0      	movs	r3, #240	; 0xf0
 80036dc:	71fb      	strb	r3, [r7, #7]
	  uint8_t data_in = 0;
 80036de:	2300      	movs	r3, #0
 80036e0:	71bb      	strb	r3, [r7, #6]

	  OW_Set_Baudrate(9600);
 80036e2:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80036e6:	f7ff ffbf 	bl	8003668 <OW_Set_Baudrate>
	  HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
 80036ea:	1df9      	adds	r1, r7, #7
 80036ec:	f04f 33ff 	mov.w	r3, #4294967295
 80036f0:	2201      	movs	r2, #1
 80036f2:	480c      	ldr	r0, [pc, #48]	; (8003724 <OW_Reset+0x50>)
 80036f4:	f005 fffa 	bl	80096ec <HAL_UART_Transmit>
	  HAL_UART_Receive(&USART_INSTANCE, &data_in, 1, HAL_MAX_DELAY);
 80036f8:	1db9      	adds	r1, r7, #6
 80036fa:	f04f 33ff 	mov.w	r3, #4294967295
 80036fe:	2201      	movs	r2, #1
 8003700:	4808      	ldr	r0, [pc, #32]	; (8003724 <OW_Reset+0x50>)
 8003702:	f006 f87d 	bl	8009800 <HAL_UART_Receive>
	  OW_Set_Baudrate(115200);
 8003706:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800370a:	f7ff ffad 	bl	8003668 <OW_Set_Baudrate>

	  if (data_in != 0xF0)
 800370e:	79bb      	ldrb	r3, [r7, #6]
 8003710:	2bf0      	cmp	r3, #240	; 0xf0
 8003712:	d001      	beq.n	8003718 <OW_Reset+0x44>
	    return HAL_OK;
 8003714:	2300      	movs	r3, #0
 8003716:	e000      	b.n	800371a <OW_Reset+0x46>
	  else
	    return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	20000740 	.word	0x20000740

08003728 <OW_Read_Bit>:

int OW_Read_Bit(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
	uint8_t data_out = 0xFF;
 800372e:	23ff      	movs	r3, #255	; 0xff
 8003730:	71fb      	strb	r3, [r7, #7]
	uint8_t data_in = 0;
 8003732:	2300      	movs	r3, #0
 8003734:	71bb      	strb	r3, [r7, #6]
	HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
 8003736:	1df9      	adds	r1, r7, #7
 8003738:	f04f 33ff 	mov.w	r3, #4294967295
 800373c:	2201      	movs	r2, #1
 800373e:	4808      	ldr	r0, [pc, #32]	; (8003760 <OW_Read_Bit+0x38>)
 8003740:	f005 ffd4 	bl	80096ec <HAL_UART_Transmit>
	HAL_UART_Receive(&USART_INSTANCE, &data_in, 1, HAL_MAX_DELAY);
 8003744:	1db9      	adds	r1, r7, #6
 8003746:	f04f 33ff 	mov.w	r3, #4294967295
 800374a:	2201      	movs	r2, #1
 800374c:	4804      	ldr	r0, [pc, #16]	; (8003760 <OW_Read_Bit+0x38>)
 800374e:	f006 f857 	bl	8009800 <HAL_UART_Receive>

	return data_in & 0x01;
 8003752:	79bb      	ldrb	r3, [r7, #6]
 8003754:	f003 0301 	and.w	r3, r3, #1
}
 8003758:	4618      	mov	r0, r3
 800375a:	3708      	adds	r7, #8
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	20000740 	.word	0x20000740

08003764 <OW_Read_Byte>:

uint8_t OW_Read_Byte(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 800376a:	2300      	movs	r3, #0
 800376c:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 800376e:	2300      	movs	r3, #0
 8003770:	603b      	str	r3, [r7, #0]
 8003772:	e00e      	b.n	8003792 <OW_Read_Byte+0x2e>
    value >>= 1;
 8003774:	79fb      	ldrb	r3, [r7, #7]
 8003776:	085b      	lsrs	r3, r3, #1
 8003778:	71fb      	strb	r3, [r7, #7]
    if (OW_Read_Bit())
 800377a:	f7ff ffd5 	bl	8003728 <OW_Read_Bit>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <OW_Read_Byte+0x28>
      value |= 0x80;
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800378a:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	3301      	adds	r3, #1
 8003790:	603b      	str	r3, [r7, #0]
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	2b07      	cmp	r3, #7
 8003796:	dded      	ble.n	8003774 <OW_Read_Byte+0x10>
  }
  return value;
 8003798:	79fb      	ldrb	r3, [r7, #7]
}
 800379a:	4618      	mov	r0, r3
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
	...

080037a4 <OW_Write_Bit>:

void OW_Write_Bit(int value)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
	if (value) {
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00a      	beq.n	80037c8 <OW_Write_Bit+0x24>
	      uint8_t data_out = 0xff;
 80037b2:	23ff      	movs	r3, #255	; 0xff
 80037b4:	73fb      	strb	r3, [r7, #15]
	    HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
 80037b6:	f107 010f 	add.w	r1, r7, #15
 80037ba:	f04f 33ff 	mov.w	r3, #4294967295
 80037be:	2201      	movs	r2, #1
 80037c0:	4808      	ldr	r0, [pc, #32]	; (80037e4 <OW_Write_Bit+0x40>)
 80037c2:	f005 ff93 	bl	80096ec <HAL_UART_Transmit>
	  } else {
	      uint8_t data_out = 0x0;
	    HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
	  }
}
 80037c6:	e009      	b.n	80037dc <OW_Write_Bit+0x38>
	      uint8_t data_out = 0x0;
 80037c8:	2300      	movs	r3, #0
 80037ca:	73bb      	strb	r3, [r7, #14]
	    HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
 80037cc:	f107 010e 	add.w	r1, r7, #14
 80037d0:	f04f 33ff 	mov.w	r3, #4294967295
 80037d4:	2201      	movs	r2, #1
 80037d6:	4803      	ldr	r0, [pc, #12]	; (80037e4 <OW_Write_Bit+0x40>)
 80037d8:	f005 ff88 	bl	80096ec <HAL_UART_Transmit>
}
 80037dc:	bf00      	nop
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	20000740 	.word	0x20000740

080037e8 <OW_Write_Byte>:

void OW_Write_Byte(uint8_t byte)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 80037f2:	2300      	movs	r3, #0
 80037f4:	60fb      	str	r3, [r7, #12]
 80037f6:	e00b      	b.n	8003810 <OW_Write_Byte+0x28>
    OW_Write_Bit(byte & 0x01);
 80037f8:	79fb      	ldrb	r3, [r7, #7]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff ffd0 	bl	80037a4 <OW_Write_Bit>
    byte >>= 1;
 8003804:	79fb      	ldrb	r3, [r7, #7]
 8003806:	085b      	lsrs	r3, r3, #1
 8003808:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	3301      	adds	r3, #1
 800380e:	60fb      	str	r3, [r7, #12]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2b07      	cmp	r3, #7
 8003814:	ddf0      	ble.n	80037f8 <OW_Write_Byte+0x10>
  }
}
 8003816:	bf00      	nop
 8003818:	bf00      	nop
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <OW_CRC_BYTE>:

static uint8_t OW_CRC_BYTE(uint8_t crc, uint8_t byte)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	4603      	mov	r3, r0
 8003828:	460a      	mov	r2, r1
 800382a:	71fb      	strb	r3, [r7, #7]
 800382c:	4613      	mov	r3, r2
 800382e:	71bb      	strb	r3, [r7, #6]
  int i;
  for (i = 0; i < 8; i++) {
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]
 8003834:	e016      	b.n	8003864 <OW_CRC_BYTE+0x44>
    uint8_t b = crc ^ byte;
 8003836:	79fa      	ldrb	r2, [r7, #7]
 8003838:	79bb      	ldrb	r3, [r7, #6]
 800383a:	4053      	eors	r3, r2
 800383c:	72fb      	strb	r3, [r7, #11]
    crc >>= 1;
 800383e:	79fb      	ldrb	r3, [r7, #7]
 8003840:	085b      	lsrs	r3, r3, #1
 8003842:	71fb      	strb	r3, [r7, #7]
    if (b & 0x01)
 8003844:	7afb      	ldrb	r3, [r7, #11]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d004      	beq.n	8003858 <OW_CRC_BYTE+0x38>
      crc ^= 0x8c;
 800384e:	79fb      	ldrb	r3, [r7, #7]
 8003850:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8003854:	43db      	mvns	r3, r3
 8003856:	71fb      	strb	r3, [r7, #7]
    byte >>= 1;
 8003858:	79bb      	ldrb	r3, [r7, #6]
 800385a:	085b      	lsrs	r3, r3, #1
 800385c:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < 8; i++) {
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	3301      	adds	r3, #1
 8003862:	60fb      	str	r3, [r7, #12]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2b07      	cmp	r3, #7
 8003868:	dde5      	ble.n	8003836 <OW_CRC_BYTE+0x16>
  }
  return crc;
 800386a:	79fb      	ldrb	r3, [r7, #7]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <OW_CRC>:

uint8_t OW_CRC(const uint8_t* data, int len)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  int i;
    uint8_t crc = 0;
 8003882:	2300      	movs	r3, #0
 8003884:	72fb      	strb	r3, [r7, #11]

    for (i = 0; i < len; i++)
 8003886:	2300      	movs	r3, #0
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	e00d      	b.n	80038a8 <OW_CRC+0x30>
      crc = OW_CRC_BYTE(crc, data[i]);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	4413      	add	r3, r2
 8003892:	781a      	ldrb	r2, [r3, #0]
 8003894:	7afb      	ldrb	r3, [r7, #11]
 8003896:	4611      	mov	r1, r2
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff ffc1 	bl	8003820 <OW_CRC_BYTE>
 800389e:	4603      	mov	r3, r0
 80038a0:	72fb      	strb	r3, [r7, #11]
    for (i = 0; i < len; i++)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	3301      	adds	r3, #1
 80038a6:	60fb      	str	r3, [r7, #12]
 80038a8:	68fa      	ldr	r2, [r7, #12]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	dbed      	blt.n	800388c <OW_CRC+0x14>

    return crc;
 80038b0:	7afb      	ldrb	r3, [r7, #11]
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <OW_Search_First>:
//--------------------------------------------------------------------------
// Find the 'first' devices on the 1-Wire bus
// Return TRUE  : device found, ROM number in ROM_NO buffer
//        FALSE : no device present
//
int OW_Search_First() {
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
	// reset the search state
	LastDiscrepancy = 0;
 80038c0:	4b06      	ldr	r3, [pc, #24]	; (80038dc <OW_Search_First+0x20>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]
	LastDeviceFlag = FALSE;
 80038c6:	4b06      	ldr	r3, [pc, #24]	; (80038e0 <OW_Search_First+0x24>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]
	LastFamilyDiscrepancy = 0;
 80038cc:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <OW_Search_First+0x28>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	601a      	str	r2, [r3, #0]

	return OW_Search();
 80038d2:	f000 f811 	bl	80038f8 <OW_Search>
 80038d6:	4603      	mov	r3, r0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	20000818 	.word	0x20000818
 80038e0:	20000820 	.word	0x20000820
 80038e4:	2000081c 	.word	0x2000081c

080038e8 <OW_Search_Next>:
//--------------------------------------------------------------------------
// Find the 'next' devices on the 1-Wire bus
// Return TRUE  : device found, ROM number in ROM_NO buffer
//        FALSE : device not found, end of search
//
int OW_Search_Next() {
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
	// leave the search state alone
	return OW_Search();
 80038ec:	f000 f804 	bl	80038f8 <OW_Search>
 80038f0:	4603      	mov	r3, r0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	bd80      	pop	{r7, pc}
	...

080038f8 <OW_Search>:
// Perform the 1-Wire Search Algorithm on the 1-Wire bus using the existing
// search state.
// Return TRUE  : device found, ROM number in ROM_NO buffer
//        FALSE : device not found, end of search
//
int OW_Search() {
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b088      	sub	sp, #32
 80038fc:	af00      	add	r7, sp, #0
	int last_zero, rom_byte_number, search_result;
	int id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	// initialize for search
	id_bit_number = 1;
 80038fe:	2301      	movs	r3, #1
 8003900:	61fb      	str	r3, [r7, #28]
	last_zero = 0;
 8003902:	2300      	movs	r3, #0
 8003904:	61bb      	str	r3, [r7, #24]
	rom_byte_number = 0;
 8003906:	2300      	movs	r3, #0
 8003908:	617b      	str	r3, [r7, #20]
	rom_byte_mask = 1;
 800390a:	2301      	movs	r3, #1
 800390c:	73fb      	strb	r3, [r7, #15]
	search_result = 0;
 800390e:	2300      	movs	r3, #0
 8003910:	613b      	str	r3, [r7, #16]
	crc8 = 0;
 8003912:	4b5e      	ldr	r3, [pc, #376]	; (8003a8c <OW_Search+0x194>)
 8003914:	2200      	movs	r2, #0
 8003916:	701a      	strb	r2, [r3, #0]

	// if the last call was not the last one
	if (!LastDeviceFlag) {
 8003918:	4b5d      	ldr	r3, [pc, #372]	; (8003a90 <OW_Search+0x198>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	f040 809d 	bne.w	8003a5c <OW_Search+0x164>
		// 1-Wire reset
		if (OW_Reset() != HAL_OK) {
 8003922:	f7ff fed7 	bl	80036d4 <OW_Reset>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00a      	beq.n	8003942 <OW_Search+0x4a>
			// reset the search
			LastDiscrepancy = 0;
 800392c:	4b59      	ldr	r3, [pc, #356]	; (8003a94 <OW_Search+0x19c>)
 800392e:	2200      	movs	r2, #0
 8003930:	601a      	str	r2, [r3, #0]
			LastDeviceFlag = FALSE;
 8003932:	4b57      	ldr	r3, [pc, #348]	; (8003a90 <OW_Search+0x198>)
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]
			LastFamilyDiscrepancy = 0;
 8003938:	4b57      	ldr	r3, [pc, #348]	; (8003a98 <OW_Search+0x1a0>)
 800393a:	2200      	movs	r2, #0
 800393c:	601a      	str	r2, [r3, #0]
			return FALSE;
 800393e:	2300      	movs	r3, #0
 8003940:	e09f      	b.n	8003a82 <OW_Search+0x18a>
		}

		// issue the search command
		OW_Write_Byte(0xF0);
 8003942:	20f0      	movs	r0, #240	; 0xf0
 8003944:	f7ff ff50 	bl	80037e8 <OW_Write_Byte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OW_Read_Bit();
 8003948:	f7ff feee 	bl	8003728 <OW_Read_Bit>
 800394c:	60b8      	str	r0, [r7, #8]
			cmp_id_bit = OW_Read_Bit();
 800394e:	f7ff feeb 	bl	8003728 <OW_Read_Bit>
 8003952:	6078      	str	r0, [r7, #4]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1))
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d102      	bne.n	8003960 <OW_Search+0x68>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d06a      	beq.n	8003a36 <OW_Search+0x13e>
				break;
			else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit)
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	429a      	cmp	r2, r3
 8003966:	d002      	beq.n	800396e <OW_Search+0x76>
					search_direction = id_bit;  // bit write value for search
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	73bb      	strb	r3, [r7, #14]
 800396c:	e026      	b.n	80039bc <OW_Search+0xc4>
				else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < LastDiscrepancy)
 800396e:	4b49      	ldr	r3, [pc, #292]	; (8003a94 <OW_Search+0x19c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	69fa      	ldr	r2, [r7, #28]
 8003974:	429a      	cmp	r2, r3
 8003976:	da0d      	bge.n	8003994 <OW_Search+0x9c>
						search_direction = ((ROM_NO[rom_byte_number]
 8003978:	4a48      	ldr	r2, [pc, #288]	; (8003a9c <OW_Search+0x1a4>)
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	4413      	add	r3, r2
 800397e:	781a      	ldrb	r2, [r3, #0]
								& rom_byte_mask) > 0);
 8003980:	7bfb      	ldrb	r3, [r7, #15]
 8003982:	4013      	ands	r3, r2
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	bf14      	ite	ne
 800398a:	2301      	movne	r3, #1
 800398c:	2300      	moveq	r3, #0
 800398e:	b2db      	uxtb	r3, r3
						search_direction = ((ROM_NO[rom_byte_number]
 8003990:	73bb      	strb	r3, [r7, #14]
 8003992:	e008      	b.n	80039a6 <OW_Search+0xae>
					else
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == LastDiscrepancy);
 8003994:	4b3f      	ldr	r3, [pc, #252]	; (8003a94 <OW_Search+0x19c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	69fa      	ldr	r2, [r7, #28]
 800399a:	429a      	cmp	r2, r3
 800399c:	bf0c      	ite	eq
 800399e:	2301      	moveq	r3, #1
 80039a0:	2300      	movne	r3, #0
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	73bb      	strb	r3, [r7, #14]

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 80039a6:	7bbb      	ldrb	r3, [r7, #14]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d107      	bne.n	80039bc <OW_Search+0xc4>
						last_zero = id_bit_number;
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	61bb      	str	r3, [r7, #24]

						// check for Last discrepancy in family
						if (last_zero < 9)
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	2b08      	cmp	r3, #8
 80039b4:	dc02      	bgt.n	80039bc <OW_Search+0xc4>
							LastFamilyDiscrepancy = last_zero;
 80039b6:	4a38      	ldr	r2, [pc, #224]	; (8003a98 <OW_Search+0x1a0>)
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	6013      	str	r3, [r2, #0]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1)
 80039bc:	7bbb      	ldrb	r3, [r7, #14]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d10c      	bne.n	80039dc <OW_Search+0xe4>
					ROM_NO[rom_byte_number] |= rom_byte_mask;
 80039c2:	4a36      	ldr	r2, [pc, #216]	; (8003a9c <OW_Search+0x1a4>)
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	4413      	add	r3, r2
 80039c8:	781a      	ldrb	r2, [r3, #0]
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	b2d9      	uxtb	r1, r3
 80039d0:	4a32      	ldr	r2, [pc, #200]	; (8003a9c <OW_Search+0x1a4>)
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	4413      	add	r3, r2
 80039d6:	460a      	mov	r2, r1
 80039d8:	701a      	strb	r2, [r3, #0]
 80039da:	e010      	b.n	80039fe <OW_Search+0x106>
				else
					ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 80039dc:	4a2f      	ldr	r2, [pc, #188]	; (8003a9c <OW_Search+0x1a4>)
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	4413      	add	r3, r2
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	b25a      	sxtb	r2, r3
 80039e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ea:	43db      	mvns	r3, r3
 80039ec:	b25b      	sxtb	r3, r3
 80039ee:	4013      	ands	r3, r2
 80039f0:	b25b      	sxtb	r3, r3
 80039f2:	b2d9      	uxtb	r1, r3
 80039f4:	4a29      	ldr	r2, [pc, #164]	; (8003a9c <OW_Search+0x1a4>)
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	4413      	add	r3, r2
 80039fa:	460a      	mov	r2, r1
 80039fc:	701a      	strb	r2, [r3, #0]

				// serial number search direction write bit
				OW_Write_Bit(search_direction);
 80039fe:	7bbb      	ldrb	r3, [r7, #14]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff fecf 	bl	80037a4 <OW_Write_Bit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	61fb      	str	r3, [r7, #28]
				rom_byte_mask <<= 1;
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	73fb      	strb	r3, [r7, #15]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8003a12:	7bfb      	ldrb	r3, [r7, #15]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10b      	bne.n	8003a30 <OW_Search+0x138>
					OW_Crc_LUT(ROM_NO[rom_byte_number]);  // accumulate the CRC
 8003a18:	4a20      	ldr	r2, [pc, #128]	; (8003a9c <OW_Search+0x1a4>)
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	4618      	mov	r0, r3
 8003a22:	f000 f83d 	bl	8003aa0 <OW_Crc_LUT>
					rom_byte_number++;
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	3301      	adds	r3, #1
 8003a2a:	617b      	str	r3, [r7, #20]
					rom_byte_mask = 1;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	73fb      	strb	r3, [r7, #15]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	2b07      	cmp	r3, #7
 8003a34:	dd88      	ble.n	8003948 <OW_Search+0x50>

		// if the search was successful then
		if (!((id_bit_number < 65) || (crc8 != 0))) {
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	2b40      	cmp	r3, #64	; 0x40
 8003a3a:	dd0f      	ble.n	8003a5c <OW_Search+0x164>
 8003a3c:	4b13      	ldr	r3, [pc, #76]	; (8003a8c <OW_Search+0x194>)
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10b      	bne.n	8003a5c <OW_Search+0x164>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			LastDiscrepancy = last_zero;
 8003a44:	4a13      	ldr	r2, [pc, #76]	; (8003a94 <OW_Search+0x19c>)
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	6013      	str	r3, [r2, #0]

			// check for last device
			if (LastDiscrepancy == 0)
 8003a4a:	4b12      	ldr	r3, [pc, #72]	; (8003a94 <OW_Search+0x19c>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d102      	bne.n	8003a58 <OW_Search+0x160>
				LastDeviceFlag = TRUE;
 8003a52:	4b0f      	ldr	r3, [pc, #60]	; (8003a90 <OW_Search+0x198>)
 8003a54:	2201      	movs	r2, #1
 8003a56:	601a      	str	r2, [r3, #0]

			search_result = TRUE;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	613b      	str	r3, [r7, #16]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !ROM_NO[0]) {
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <OW_Search+0x172>
 8003a62:	4b0e      	ldr	r3, [pc, #56]	; (8003a9c <OW_Search+0x1a4>)
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10a      	bne.n	8003a80 <OW_Search+0x188>
		LastDiscrepancy = 0;
 8003a6a:	4b0a      	ldr	r3, [pc, #40]	; (8003a94 <OW_Search+0x19c>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
		LastDeviceFlag = FALSE;
 8003a70:	4b07      	ldr	r3, [pc, #28]	; (8003a90 <OW_Search+0x198>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	601a      	str	r2, [r3, #0]
		LastFamilyDiscrepancy = 0;
 8003a76:	4b08      	ldr	r3, [pc, #32]	; (8003a98 <OW_Search+0x1a0>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]
		search_result = FALSE;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	613b      	str	r3, [r7, #16]
	}

	return search_result;
 8003a80:	693b      	ldr	r3, [r7, #16]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3720      	adds	r7, #32
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000824 	.word	0x20000824
 8003a90:	20000820 	.word	0x20000820
 8003a94:	20000818 	.word	0x20000818
 8003a98:	2000081c 	.word	0x2000081c
 8003a9c:	20000810 	.word	0x20000810

08003aa0 <OW_Crc_LUT>:
//--------------------------------------------------------------------------
// Calculate the CRC8 of the byte value provided with the current
// global 'crc8' value.
// Returns current global crc8 value
//
uint8_t OW_Crc_LUT(uint8_t value) {
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	71fb      	strb	r3, [r7, #7]
	// See Application Note 27

	// TEST BUILD
	crc8 = dscrc_table[crc8 ^ value];
 8003aaa:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <OW_Crc_LUT+0x30>)
 8003aac:	781a      	ldrb	r2, [r3, #0]
 8003aae:	79fb      	ldrb	r3, [r7, #7]
 8003ab0:	4053      	eors	r3, r2
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	4b07      	ldr	r3, [pc, #28]	; (8003ad4 <OW_Crc_LUT+0x34>)
 8003ab8:	5c9a      	ldrb	r2, [r3, r2]
 8003aba:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <OW_Crc_LUT+0x30>)
 8003abc:	701a      	strb	r2, [r3, #0]
	return crc8;
 8003abe:	4b04      	ldr	r3, [pc, #16]	; (8003ad0 <OW_Crc_LUT+0x30>)
 8003ac0:	781b      	ldrb	r3, [r3, #0]
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	20000824 	.word	0x20000824
 8003ad4:	20000004 	.word	0x20000004

08003ad8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003ad8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b10 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003adc:	f7ff f918 	bl	8002d10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ae0:	480c      	ldr	r0, [pc, #48]	; (8003b14 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ae2:	490d      	ldr	r1, [pc, #52]	; (8003b18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ae4:	4a0d      	ldr	r2, [pc, #52]	; (8003b1c <LoopForever+0xe>)
  movs r3, #0
 8003ae6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ae8:	e002      	b.n	8003af0 <LoopCopyDataInit>

08003aea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003aea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003aec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aee:	3304      	adds	r3, #4

08003af0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003af0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003af2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003af4:	d3f9      	bcc.n	8003aea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003af6:	4a0a      	ldr	r2, [pc, #40]	; (8003b20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003af8:	4c0a      	ldr	r4, [pc, #40]	; (8003b24 <LoopForever+0x16>)
  movs r3, #0
 8003afa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003afc:	e001      	b.n	8003b02 <LoopFillZerobss>

08003afe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003afe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b00:	3204      	adds	r2, #4

08003b02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b04:	d3fb      	bcc.n	8003afe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b06:	f008 fa01 	bl	800bf0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b0a:	f7fe fa5d 	bl	8001fc8 <main>

08003b0e <LoopForever>:

LoopForever:
    b LoopForever
 8003b0e:	e7fe      	b.n	8003b0e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003b10:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003b14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b18:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8003b1c:	0800e4ec 	.word	0x0800e4ec
  ldr r2, =_sbss
 8003b20:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8003b24:	20000978 	.word	0x20000978

08003b28 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b28:	e7fe      	b.n	8003b28 <CAN1_RX0_IRQHandler>
	...

08003b2c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003b32:	2300      	movs	r3, #0
 8003b34:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b36:	4b0c      	ldr	r3, [pc, #48]	; (8003b68 <HAL_Init+0x3c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a0b      	ldr	r2, [pc, #44]	; (8003b68 <HAL_Init+0x3c>)
 8003b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b40:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b42:	2003      	movs	r0, #3
 8003b44:	f001 fec2 	bl	80058cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b48:	2000      	movs	r0, #0
 8003b4a:	f000 f80f 	bl	8003b6c <HAL_InitTick>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d002      	beq.n	8003b5a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	71fb      	strb	r3, [r7, #7]
 8003b58:	e001      	b.n	8003b5e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003b5a:	f7fe ff75 	bl	8002a48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003b5e:	79fb      	ldrb	r3, [r7, #7]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3708      	adds	r7, #8
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40022000 	.word	0x40022000

08003b6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003b74:	2300      	movs	r3, #0
 8003b76:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003b78:	4b17      	ldr	r3, [pc, #92]	; (8003bd8 <HAL_InitTick+0x6c>)
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d023      	beq.n	8003bc8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003b80:	4b16      	ldr	r3, [pc, #88]	; (8003bdc <HAL_InitTick+0x70>)
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	4b14      	ldr	r3, [pc, #80]	; (8003bd8 <HAL_InitTick+0x6c>)
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	4619      	mov	r1, r3
 8003b8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b96:	4618      	mov	r0, r3
 8003b98:	f001 fecd 	bl	8005936 <HAL_SYSTICK_Config>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10f      	bne.n	8003bc2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2b0f      	cmp	r3, #15
 8003ba6:	d809      	bhi.n	8003bbc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ba8:	2200      	movs	r2, #0
 8003baa:	6879      	ldr	r1, [r7, #4]
 8003bac:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb0:	f001 fe97 	bl	80058e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003bb4:	4a0a      	ldr	r2, [pc, #40]	; (8003be0 <HAL_InitTick+0x74>)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	e007      	b.n	8003bcc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	73fb      	strb	r3, [r7, #15]
 8003bc0:	e004      	b.n	8003bcc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	73fb      	strb	r3, [r7, #15]
 8003bc6:	e001      	b.n	8003bcc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	20000108 	.word	0x20000108
 8003bdc:	20000000 	.word	0x20000000
 8003be0:	20000104 	.word	0x20000104

08003be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003be8:	4b06      	ldr	r3, [pc, #24]	; (8003c04 <HAL_IncTick+0x20>)
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	461a      	mov	r2, r3
 8003bee:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <HAL_IncTick+0x24>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	4a04      	ldr	r2, [pc, #16]	; (8003c08 <HAL_IncTick+0x24>)
 8003bf6:	6013      	str	r3, [r2, #0]
}
 8003bf8:	bf00      	nop
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	20000108 	.word	0x20000108
 8003c08:	20000828 	.word	0x20000828

08003c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c10:	4b03      	ldr	r3, [pc, #12]	; (8003c20 <HAL_GetTick+0x14>)
 8003c12:	681b      	ldr	r3, [r3, #0]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	20000828 	.word	0x20000828

08003c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c2c:	f7ff ffee 	bl	8003c0c <HAL_GetTick>
 8003c30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3c:	d005      	beq.n	8003c4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003c3e:	4b0a      	ldr	r3, [pc, #40]	; (8003c68 <HAL_Delay+0x44>)
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	461a      	mov	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	4413      	add	r3, r2
 8003c48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c4a:	bf00      	nop
 8003c4c:	f7ff ffde 	bl	8003c0c <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d8f7      	bhi.n	8003c4c <HAL_Delay+0x28>
  {
  }
}
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
 8003c60:	3710      	adds	r7, #16
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20000108 	.word	0x20000108

08003c6c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	609a      	str	r2, [r3, #8]
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003c92:	b480      	push	{r7}
 8003c94:	b083      	sub	sp, #12
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
 8003c9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	609a      	str	r2, [r3, #8]
}
 8003cac:	bf00      	nop
 8003cae:	370c      	adds	r7, #12
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr

08003cb8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b087      	sub	sp, #28
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
 8003ce0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	3360      	adds	r3, #96	; 0x60
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	4413      	add	r3, r2
 8003cee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <LL_ADC_SetOffset+0x44>)
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	430a      	orrs	r2, r1
 8003d02:	4313      	orrs	r3, r2
 8003d04:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003d0c:	bf00      	nop
 8003d0e:	371c      	adds	r7, #28
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	03fff000 	.word	0x03fff000

08003d1c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3360      	adds	r3, #96	; 0x60
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	4413      	add	r3, r2
 8003d32:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3714      	adds	r7, #20
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b087      	sub	sp, #28
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	3360      	adds	r3, #96	; 0x60
 8003d58:	461a      	mov	r2, r3
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	431a      	orrs	r2, r3
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003d72:	bf00      	nop
 8003d74:	371c      	adds	r7, #28
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d101      	bne.n	8003d96 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003d92:	2301      	movs	r3, #1
 8003d94:	e000      	b.n	8003d98 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b087      	sub	sp, #28
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	3330      	adds	r3, #48	; 0x30
 8003db4:	461a      	mov	r2, r3
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	0a1b      	lsrs	r3, r3, #8
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	f003 030c 	and.w	r3, r3, #12
 8003dc0:	4413      	add	r3, r2
 8003dc2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	f003 031f 	and.w	r3, r3, #31
 8003dce:	211f      	movs	r1, #31
 8003dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	401a      	ands	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	0e9b      	lsrs	r3, r3, #26
 8003ddc:	f003 011f 	and.w	r1, r3, #31
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	f003 031f 	and.w	r3, r3, #31
 8003de6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dea:	431a      	orrs	r2, r3
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003df0:	bf00      	nop
 8003df2:	371c      	adds	r7, #28
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr

08003dfc <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e08:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d101      	bne.n	8003e14 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003e10:	2301      	movs	r3, #1
 8003e12:	e000      	b.n	8003e16 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b087      	sub	sp, #28
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	60f8      	str	r0, [r7, #12]
 8003e2a:	60b9      	str	r1, [r7, #8]
 8003e2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	3314      	adds	r3, #20
 8003e32:	461a      	mov	r2, r3
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	0e5b      	lsrs	r3, r3, #25
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	f003 0304 	and.w	r3, r3, #4
 8003e3e:	4413      	add	r3, r2
 8003e40:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	0d1b      	lsrs	r3, r3, #20
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	2107      	movs	r1, #7
 8003e50:	fa01 f303 	lsl.w	r3, r1, r3
 8003e54:	43db      	mvns	r3, r3
 8003e56:	401a      	ands	r2, r3
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	0d1b      	lsrs	r3, r3, #20
 8003e5c:	f003 031f 	and.w	r3, r3, #31
 8003e60:	6879      	ldr	r1, [r7, #4]
 8003e62:	fa01 f303 	lsl.w	r3, r1, r3
 8003e66:	431a      	orrs	r2, r3
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003e6c:	bf00      	nop
 8003e6e:	371c      	adds	r7, #28
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e90:	43db      	mvns	r3, r3
 8003e92:	401a      	ands	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f003 0318 	and.w	r3, r3, #24
 8003e9a:	4908      	ldr	r1, [pc, #32]	; (8003ebc <LL_ADC_SetChannelSingleDiff+0x44>)
 8003e9c:	40d9      	lsrs	r1, r3
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	400b      	ands	r3, r1
 8003ea2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003eae:	bf00      	nop
 8003eb0:	3714      	adds	r7, #20
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	0007ffff 	.word	0x0007ffff

08003ec0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 031f 	and.w	r3, r3, #31
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003f08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	6093      	str	r3, [r2, #8]
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f30:	d101      	bne.n	8003f36 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003f32:	2301      	movs	r3, #1
 8003f34:	e000      	b.n	8003f38 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003f54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f58:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f80:	d101      	bne.n	8003f86 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003f82:	2301      	movs	r3, #1
 8003f84:	e000      	b.n	8003f88 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fa4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fa8:	f043 0201 	orr.w	r2, r3, #1
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fcc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fd0:	f043 0202 	orr.w	r2, r3, #2
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d101      	bne.n	8003ffc <LL_ADC_IsEnabled+0x18>
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e000      	b.n	8003ffe <LL_ADC_IsEnabled+0x1a>
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	370c      	adds	r7, #12
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800400a:	b480      	push	{r7}
 800400c:	b083      	sub	sp, #12
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b02      	cmp	r3, #2
 800401c:	d101      	bne.n	8004022 <LL_ADC_IsDisableOngoing+0x18>
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <LL_ADC_IsDisableOngoing+0x1a>
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004040:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004044:	f043 0204 	orr.w	r2, r3, #4
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800404c:	bf00      	nop
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr

08004058 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f003 0304 	and.w	r3, r3, #4
 8004068:	2b04      	cmp	r3, #4
 800406a:	d101      	bne.n	8004070 <LL_ADC_REG_IsConversionOngoing+0x18>
 800406c:	2301      	movs	r3, #1
 800406e:	e000      	b.n	8004072 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	370c      	adds	r7, #12
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr

0800407e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800407e:	b480      	push	{r7}
 8004080:	b083      	sub	sp, #12
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 0308 	and.w	r3, r3, #8
 800408e:	2b08      	cmp	r3, #8
 8004090:	d101      	bne.n	8004096 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004092:	2301      	movs	r3, #1
 8004094:	e000      	b.n	8004098 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80040a4:	b590      	push	{r4, r7, lr}
 80040a6:	b089      	sub	sp, #36	; 0x24
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040ac:	2300      	movs	r3, #0
 80040ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80040b0:	2300      	movs	r3, #0
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e130      	b.n	8004320 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d109      	bne.n	80040e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f7fd fa85 	bl	80015dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff ff19 	bl	8003f1c <LL_ADC_IsDeepPowerDownEnabled>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d004      	beq.n	80040fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7ff feff 	bl	8003ef8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff ff34 	bl	8003f6c <LL_ADC_IsInternalRegulatorEnabled>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d115      	bne.n	8004136 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4618      	mov	r0, r3
 8004110:	f7ff ff18 	bl	8003f44 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004114:	4b84      	ldr	r3, [pc, #528]	; (8004328 <HAL_ADC_Init+0x284>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	099b      	lsrs	r3, r3, #6
 800411a:	4a84      	ldr	r2, [pc, #528]	; (800432c <HAL_ADC_Init+0x288>)
 800411c:	fba2 2303 	umull	r2, r3, r2, r3
 8004120:	099b      	lsrs	r3, r3, #6
 8004122:	3301      	adds	r3, #1
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004128:	e002      	b.n	8004130 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	3b01      	subs	r3, #1
 800412e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f9      	bne.n	800412a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4618      	mov	r0, r3
 800413c:	f7ff ff16 	bl	8003f6c <LL_ADC_IsInternalRegulatorEnabled>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10d      	bne.n	8004162 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800414a:	f043 0210 	orr.w	r2, r3, #16
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004156:	f043 0201 	orr.w	r2, r3, #1
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4618      	mov	r0, r3
 8004168:	f7ff ff76 	bl	8004058 <LL_ADC_REG_IsConversionOngoing>
 800416c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004172:	f003 0310 	and.w	r3, r3, #16
 8004176:	2b00      	cmp	r3, #0
 8004178:	f040 80c9 	bne.w	800430e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	2b00      	cmp	r3, #0
 8004180:	f040 80c5 	bne.w	800430e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004188:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800418c:	f043 0202 	orr.w	r2, r3, #2
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff ff23 	bl	8003fe4 <LL_ADC_IsEnabled>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d115      	bne.n	80041d0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80041a4:	4862      	ldr	r0, [pc, #392]	; (8004330 <HAL_ADC_Init+0x28c>)
 80041a6:	f7ff ff1d 	bl	8003fe4 <LL_ADC_IsEnabled>
 80041aa:	4604      	mov	r4, r0
 80041ac:	4861      	ldr	r0, [pc, #388]	; (8004334 <HAL_ADC_Init+0x290>)
 80041ae:	f7ff ff19 	bl	8003fe4 <LL_ADC_IsEnabled>
 80041b2:	4603      	mov	r3, r0
 80041b4:	431c      	orrs	r4, r3
 80041b6:	4860      	ldr	r0, [pc, #384]	; (8004338 <HAL_ADC_Init+0x294>)
 80041b8:	f7ff ff14 	bl	8003fe4 <LL_ADC_IsEnabled>
 80041bc:	4603      	mov	r3, r0
 80041be:	4323      	orrs	r3, r4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d105      	bne.n	80041d0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	4619      	mov	r1, r3
 80041ca:	485c      	ldr	r0, [pc, #368]	; (800433c <HAL_ADC_Init+0x298>)
 80041cc:	f7ff fd4e 	bl	8003c6c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	7e5b      	ldrb	r3, [r3, #25]
 80041d4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80041da:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80041e0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80041e6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041ee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80041f0:	4313      	orrs	r3, r2
 80041f2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d106      	bne.n	800420c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	3b01      	subs	r3, #1
 8004204:	045b      	lsls	r3, r3, #17
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	4313      	orrs	r3, r2
 800420a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004210:	2b00      	cmp	r3, #0
 8004212:	d009      	beq.n	8004228 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004218:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004220:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	4313      	orrs	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68da      	ldr	r2, [r3, #12]
 800422e:	4b44      	ldr	r3, [pc, #272]	; (8004340 <HAL_ADC_Init+0x29c>)
 8004230:	4013      	ands	r3, r2
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6812      	ldr	r2, [r2, #0]
 8004236:	69b9      	ldr	r1, [r7, #24]
 8004238:	430b      	orrs	r3, r1
 800423a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff ff1c 	bl	800407e <LL_ADC_INJ_IsConversionOngoing>
 8004246:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d13d      	bne.n	80042ca <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d13a      	bne.n	80042ca <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004258:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004260:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004262:	4313      	orrs	r3, r2
 8004264:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004270:	f023 0302 	bic.w	r3, r3, #2
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	6812      	ldr	r2, [r2, #0]
 8004278:	69b9      	ldr	r1, [r7, #24]
 800427a:	430b      	orrs	r3, r1
 800427c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004284:	2b01      	cmp	r3, #1
 8004286:	d118      	bne.n	80042ba <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004292:	f023 0304 	bic.w	r3, r3, #4
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800429e:	4311      	orrs	r1, r2
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80042a4:	4311      	orrs	r1, r2
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80042aa:	430a      	orrs	r2, r1
 80042ac:	431a      	orrs	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f042 0201 	orr.w	r2, r2, #1
 80042b6:	611a      	str	r2, [r3, #16]
 80042b8:	e007      	b.n	80042ca <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0201 	bic.w	r2, r2, #1
 80042c8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d10c      	bne.n	80042ec <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d8:	f023 010f 	bic.w	r1, r3, #15
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	69db      	ldr	r3, [r3, #28]
 80042e0:	1e5a      	subs	r2, r3, #1
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	631a      	str	r2, [r3, #48]	; 0x30
 80042ea:	e007      	b.n	80042fc <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f022 020f 	bic.w	r2, r2, #15
 80042fa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004300:	f023 0303 	bic.w	r3, r3, #3
 8004304:	f043 0201 	orr.w	r2, r3, #1
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	655a      	str	r2, [r3, #84]	; 0x54
 800430c:	e007      	b.n	800431e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004312:	f043 0210 	orr.w	r2, r3, #16
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800431e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3724      	adds	r7, #36	; 0x24
 8004324:	46bd      	mov	sp, r7
 8004326:	bd90      	pop	{r4, r7, pc}
 8004328:	20000000 	.word	0x20000000
 800432c:	053e2d63 	.word	0x053e2d63
 8004330:	50040000 	.word	0x50040000
 8004334:	50040100 	.word	0x50040100
 8004338:	50040200 	.word	0x50040200
 800433c:	50040300 	.word	0x50040300
 8004340:	fff0c007 	.word	0xfff0c007

08004344 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004350:	4853      	ldr	r0, [pc, #332]	; (80044a0 <HAL_ADC_Start_DMA+0x15c>)
 8004352:	f7ff fdb5 	bl	8003ec0 <LL_ADC_GetMultimode>
 8004356:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4618      	mov	r0, r3
 800435e:	f7ff fe7b 	bl	8004058 <LL_ADC_REG_IsConversionOngoing>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	f040 8093 	bne.w	8004490 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004370:	2b01      	cmp	r3, #1
 8004372:	d101      	bne.n	8004378 <HAL_ADC_Start_DMA+0x34>
 8004374:	2302      	movs	r3, #2
 8004376:	e08e      	b.n	8004496 <HAL_ADC_Start_DMA+0x152>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a47      	ldr	r2, [pc, #284]	; (80044a4 <HAL_ADC_Start_DMA+0x160>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d008      	beq.n	800439c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d005      	beq.n	800439c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	2b05      	cmp	r3, #5
 8004394:	d002      	beq.n	800439c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	2b09      	cmp	r3, #9
 800439a:	d172      	bne.n	8004482 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 feb7 	bl	8005110 <ADC_Enable>
 80043a2:	4603      	mov	r3, r0
 80043a4:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80043a6:	7dfb      	ldrb	r3, [r7, #23]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d165      	bne.n	8004478 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80043b4:	f023 0301 	bic.w	r3, r3, #1
 80043b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a38      	ldr	r2, [pc, #224]	; (80044a8 <HAL_ADC_Start_DMA+0x164>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d002      	beq.n	80043d0 <HAL_ADC_Start_DMA+0x8c>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	e000      	b.n	80043d2 <HAL_ADC_Start_DMA+0x8e>
 80043d0:	4b36      	ldr	r3, [pc, #216]	; (80044ac <HAL_ADC_Start_DMA+0x168>)
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	6812      	ldr	r2, [r2, #0]
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d002      	beq.n	80043e0 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d105      	bne.n	80043ec <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043e4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d006      	beq.n	8004406 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043fc:	f023 0206 	bic.w	r2, r3, #6
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	659a      	str	r2, [r3, #88]	; 0x58
 8004404:	e002      	b.n	800440c <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004410:	4a27      	ldr	r2, [pc, #156]	; (80044b0 <HAL_ADC_Start_DMA+0x16c>)
 8004412:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004418:	4a26      	ldr	r2, [pc, #152]	; (80044b4 <HAL_ADC_Start_DMA+0x170>)
 800441a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004420:	4a25      	ldr	r2, [pc, #148]	; (80044b8 <HAL_ADC_Start_DMA+0x174>)
 8004422:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	221c      	movs	r2, #28
 800442a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f042 0210 	orr.w	r2, r2, #16
 8004442:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f042 0201 	orr.w	r2, r2, #1
 8004452:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	3340      	adds	r3, #64	; 0x40
 800445e:	4619      	mov	r1, r3
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f001 fb2c 	bl	8005ac0 <HAL_DMA_Start_IT>
 8004468:	4603      	mov	r3, r0
 800446a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4618      	mov	r0, r3
 8004472:	f7ff fddd 	bl	8004030 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004476:	e00d      	b.n	8004494 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8004480:	e008      	b.n	8004494 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800448e:	e001      	b.n	8004494 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004490:	2302      	movs	r3, #2
 8004492:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004494:	7dfb      	ldrb	r3, [r7, #23]
}
 8004496:	4618      	mov	r0, r3
 8004498:	3718      	adds	r7, #24
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	50040300 	.word	0x50040300
 80044a4:	50040200 	.word	0x50040200
 80044a8:	50040100 	.word	0x50040100
 80044ac:	50040000 	.word	0x50040000
 80044b0:	080052db 	.word	0x080052db
 80044b4:	080053b3 	.word	0x080053b3
 80044b8:	080053cf 	.word	0x080053cf

080044bc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b08a      	sub	sp, #40	; 0x28
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80044c4:	2300      	movs	r3, #0
 80044c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044d8:	4882      	ldr	r0, [pc, #520]	; (80046e4 <HAL_ADC_IRQHandler+0x228>)
 80044da:	f7ff fcf1 	bl	8003ec0 <LL_ADC_GetMultimode>
 80044de:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d017      	beq.n	800451a <HAL_ADC_IRQHandler+0x5e>
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	f003 0302 	and.w	r3, r3, #2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d012      	beq.n	800451a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044f8:	f003 0310 	and.w	r3, r3, #16
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d105      	bne.n	800450c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004504:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f001 f853 	bl	80055b8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2202      	movs	r2, #2
 8004518:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	f003 0304 	and.w	r3, r3, #4
 8004520:	2b00      	cmp	r3, #0
 8004522:	d004      	beq.n	800452e <HAL_ADC_IRQHandler+0x72>
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	f003 0304 	and.w	r3, r3, #4
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10a      	bne.n	8004544 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004534:	2b00      	cmp	r3, #0
 8004536:	f000 8083 	beq.w	8004640 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b00      	cmp	r3, #0
 8004542:	d07d      	beq.n	8004640 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004548:	f003 0310 	and.w	r3, r3, #16
 800454c:	2b00      	cmp	r3, #0
 800454e:	d105      	bne.n	800455c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004554:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4618      	mov	r0, r3
 8004562:	f7ff fc0c 	bl	8003d7e <LL_ADC_REG_IsTriggerSourceSWStart>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d062      	beq.n	8004632 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a5d      	ldr	r2, [pc, #372]	; (80046e8 <HAL_ADC_IRQHandler+0x22c>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d002      	beq.n	800457c <HAL_ADC_IRQHandler+0xc0>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	e000      	b.n	800457e <HAL_ADC_IRQHandler+0xc2>
 800457c:	4b5b      	ldr	r3, [pc, #364]	; (80046ec <HAL_ADC_IRQHandler+0x230>)
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	6812      	ldr	r2, [r2, #0]
 8004582:	4293      	cmp	r3, r2
 8004584:	d008      	beq.n	8004598 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d005      	beq.n	8004598 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	2b05      	cmp	r3, #5
 8004590:	d002      	beq.n	8004598 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	2b09      	cmp	r3, #9
 8004596:	d104      	bne.n	80045a2 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	623b      	str	r3, [r7, #32]
 80045a0:	e00c      	b.n	80045bc <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a50      	ldr	r2, [pc, #320]	; (80046e8 <HAL_ADC_IRQHandler+0x22c>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d002      	beq.n	80045b2 <HAL_ADC_IRQHandler+0xf6>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	e000      	b.n	80045b4 <HAL_ADC_IRQHandler+0xf8>
 80045b2:	4b4e      	ldr	r3, [pc, #312]	; (80046ec <HAL_ADC_IRQHandler+0x230>)
 80045b4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d135      	bne.n	8004632 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0308 	and.w	r3, r3, #8
 80045d0:	2b08      	cmp	r3, #8
 80045d2:	d12e      	bne.n	8004632 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f7ff fd3d 	bl	8004058 <LL_ADC_REG_IsConversionOngoing>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d11a      	bne.n	800461a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f022 020c 	bic.w	r2, r2, #12
 80045f2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004604:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d112      	bne.n	8004632 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004610:	f043 0201 	orr.w	r2, r3, #1
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	655a      	str	r2, [r3, #84]	; 0x54
 8004618:	e00b      	b.n	8004632 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800461e:	f043 0210 	orr.w	r2, r3, #16
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800462a:	f043 0201 	orr.w	r2, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f7fe f9f8 	bl	8002a28 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	220c      	movs	r2, #12
 800463e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f003 0320 	and.w	r3, r3, #32
 8004646:	2b00      	cmp	r3, #0
 8004648:	d004      	beq.n	8004654 <HAL_ADC_IRQHandler+0x198>
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	f003 0320 	and.w	r3, r3, #32
 8004650:	2b00      	cmp	r3, #0
 8004652:	d10b      	bne.n	800466c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 809f 	beq.w	800479e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004666:	2b00      	cmp	r3, #0
 8004668:	f000 8099 	beq.w	800479e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004670:	f003 0310 	and.w	r3, r3, #16
 8004674:	2b00      	cmp	r3, #0
 8004676:	d105      	bne.n	8004684 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800467c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4618      	mov	r0, r3
 800468a:	f7ff fbb7 	bl	8003dfc <LL_ADC_INJ_IsTriggerSourceSWStart>
 800468e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f7ff fb72 	bl	8003d7e <LL_ADC_REG_IsTriggerSourceSWStart>
 800469a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a11      	ldr	r2, [pc, #68]	; (80046e8 <HAL_ADC_IRQHandler+0x22c>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d002      	beq.n	80046ac <HAL_ADC_IRQHandler+0x1f0>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	e000      	b.n	80046ae <HAL_ADC_IRQHandler+0x1f2>
 80046ac:	4b0f      	ldr	r3, [pc, #60]	; (80046ec <HAL_ADC_IRQHandler+0x230>)
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	6812      	ldr	r2, [r2, #0]
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d008      	beq.n	80046c8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d005      	beq.n	80046c8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	2b06      	cmp	r3, #6
 80046c0:	d002      	beq.n	80046c8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	2b07      	cmp	r3, #7
 80046c6:	d104      	bne.n	80046d2 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	623b      	str	r3, [r7, #32]
 80046d0:	e013      	b.n	80046fa <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a04      	ldr	r2, [pc, #16]	; (80046e8 <HAL_ADC_IRQHandler+0x22c>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d009      	beq.n	80046f0 <HAL_ADC_IRQHandler+0x234>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	e007      	b.n	80046f2 <HAL_ADC_IRQHandler+0x236>
 80046e2:	bf00      	nop
 80046e4:	50040300 	.word	0x50040300
 80046e8:	50040100 	.word	0x50040100
 80046ec:	50040000 	.word	0x50040000
 80046f0:	4b7d      	ldr	r3, [pc, #500]	; (80048e8 <HAL_ADC_IRQHandler+0x42c>)
 80046f2:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d047      	beq.n	8004790 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d007      	beq.n	800471a <HAL_ADC_IRQHandler+0x25e>
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d03f      	beq.n	8004790 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004716:	2b00      	cmp	r3, #0
 8004718:	d13a      	bne.n	8004790 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004724:	2b40      	cmp	r3, #64	; 0x40
 8004726:	d133      	bne.n	8004790 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004728:	6a3b      	ldr	r3, [r7, #32]
 800472a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d12e      	bne.n	8004790 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f7ff fca1 	bl	800407e <LL_ADC_INJ_IsConversionOngoing>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d11a      	bne.n	8004778 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685a      	ldr	r2, [r3, #4]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004750:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004756:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004766:	2b00      	cmp	r3, #0
 8004768:	d112      	bne.n	8004790 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800476e:	f043 0201 	orr.w	r2, r3, #1
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	655a      	str	r2, [r3, #84]	; 0x54
 8004776:	e00b      	b.n	8004790 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800477c:	f043 0210 	orr.w	r2, r3, #16
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004788:	f043 0201 	orr.w	r2, r3, #1
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f000 fee9 	bl	8005568 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2260      	movs	r2, #96	; 0x60
 800479c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d011      	beq.n	80047cc <HAL_ADC_IRQHandler+0x310>
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00c      	beq.n	80047cc <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f8a0 	bl	8004904 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2280      	movs	r2, #128	; 0x80
 80047ca:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d012      	beq.n	80047fc <HAL_ADC_IRQHandler+0x340>
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00d      	beq.n	80047fc <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f000 fecf 	bl	8005590 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80047fa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004802:	2b00      	cmp	r3, #0
 8004804:	d012      	beq.n	800482c <HAL_ADC_IRQHandler+0x370>
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00d      	beq.n	800482c <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004814:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 fec1 	bl	80055a4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f44f 7200 	mov.w	r2, #512	; 0x200
 800482a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	f003 0310 	and.w	r3, r3, #16
 8004832:	2b00      	cmp	r3, #0
 8004834:	d036      	beq.n	80048a4 <HAL_ADC_IRQHandler+0x3e8>
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	f003 0310 	and.w	r3, r3, #16
 800483c:	2b00      	cmp	r3, #0
 800483e:	d031      	beq.n	80048a4 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004844:	2b00      	cmp	r3, #0
 8004846:	d102      	bne.n	800484e <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8004848:	2301      	movs	r3, #1
 800484a:	627b      	str	r3, [r7, #36]	; 0x24
 800484c:	e014      	b.n	8004878 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d008      	beq.n	8004866 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004854:	4825      	ldr	r0, [pc, #148]	; (80048ec <HAL_ADC_IRQHandler+0x430>)
 8004856:	f7ff fb41 	bl	8003edc <LL_ADC_GetMultiDMATransfer>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00b      	beq.n	8004878 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8004860:	2301      	movs	r3, #1
 8004862:	627b      	str	r3, [r7, #36]	; 0x24
 8004864:	e008      	b.n	8004878 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b00      	cmp	r3, #0
 8004872:	d001      	beq.n	8004878 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8004874:	2301      	movs	r3, #1
 8004876:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487a:	2b01      	cmp	r3, #1
 800487c:	d10e      	bne.n	800489c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004882:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800488e:	f043 0202 	orr.w	r2, r3, #2
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 f83e 	bl	8004918 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2210      	movs	r2, #16
 80048a2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d018      	beq.n	80048e0 <HAL_ADC_IRQHandler+0x424>
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d013      	beq.n	80048e0 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048bc:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c8:	f043 0208 	orr.w	r2, r3, #8
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048d8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 fe4e 	bl	800557c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80048e0:	bf00      	nop
 80048e2:	3728      	adds	r7, #40	; 0x28
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	50040000 	.word	0x50040000
 80048ec:	50040300 	.word	0x50040300

080048f0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b0b6      	sub	sp, #216	; 0xd8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800493c:	2300      	movs	r3, #0
 800493e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004946:	2b01      	cmp	r3, #1
 8004948:	d101      	bne.n	800494e <HAL_ADC_ConfigChannel+0x22>
 800494a:	2302      	movs	r3, #2
 800494c:	e3c9      	b.n	80050e2 <HAL_ADC_ConfigChannel+0x7b6>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4618      	mov	r0, r3
 800495c:	f7ff fb7c 	bl	8004058 <LL_ADC_REG_IsConversionOngoing>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	f040 83aa 	bne.w	80050bc <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	2b05      	cmp	r3, #5
 8004976:	d824      	bhi.n	80049c2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	3b02      	subs	r3, #2
 800497e:	2b03      	cmp	r3, #3
 8004980:	d81b      	bhi.n	80049ba <HAL_ADC_ConfigChannel+0x8e>
 8004982:	a201      	add	r2, pc, #4	; (adr r2, 8004988 <HAL_ADC_ConfigChannel+0x5c>)
 8004984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004988:	08004999 	.word	0x08004999
 800498c:	080049a1 	.word	0x080049a1
 8004990:	080049a9 	.word	0x080049a9
 8004994:	080049b1 	.word	0x080049b1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004998:	230c      	movs	r3, #12
 800499a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800499e:	e010      	b.n	80049c2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80049a0:	2312      	movs	r3, #18
 80049a2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80049a6:	e00c      	b.n	80049c2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80049a8:	2318      	movs	r3, #24
 80049aa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80049ae:	e008      	b.n	80049c2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80049b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80049b8:	e003      	b.n	80049c2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80049ba:	2306      	movs	r3, #6
 80049bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80049c0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	461a      	mov	r2, r3
 80049cc:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80049d0:	f7ff f9e8 	bl	8003da4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4618      	mov	r0, r3
 80049da:	f7ff fb3d 	bl	8004058 <LL_ADC_REG_IsConversionOngoing>
 80049de:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7ff fb49 	bl	800407e <LL_ADC_INJ_IsConversionOngoing>
 80049ec:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80049f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f040 81a4 	bne.w	8004d42 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80049fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	f040 819f 	bne.w	8004d42 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6818      	ldr	r0, [r3, #0]
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	6819      	ldr	r1, [r3, #0]
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	461a      	mov	r2, r3
 8004a12:	f7ff fa06 	bl	8003e22 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	695a      	ldr	r2, [r3, #20]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	08db      	lsrs	r3, r3, #3
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	005b      	lsls	r3, r3, #1
 8004a28:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d00a      	beq.n	8004a4e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6818      	ldr	r0, [r3, #0]
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	6919      	ldr	r1, [r3, #16]
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a48:	f7ff f944 	bl	8003cd4 <LL_ADC_SetOffset>
 8004a4c:	e179      	b.n	8004d42 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2100      	movs	r1, #0
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7ff f961 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d10a      	bne.n	8004a7a <HAL_ADC_ConfigChannel+0x14e>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2100      	movs	r1, #0
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff f956 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004a70:	4603      	mov	r3, r0
 8004a72:	0e9b      	lsrs	r3, r3, #26
 8004a74:	f003 021f 	and.w	r2, r3, #31
 8004a78:	e01e      	b.n	8004ab8 <HAL_ADC_ConfigChannel+0x18c>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2100      	movs	r1, #0
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7ff f94b 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004a86:	4603      	mov	r3, r0
 8004a88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a8c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004a90:	fa93 f3a3 	rbit	r3, r3
 8004a94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004a9c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004aa0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d101      	bne.n	8004aac <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8004aa8:	2320      	movs	r3, #32
 8004aaa:	e004      	b.n	8004ab6 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8004aac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004ab0:	fab3 f383 	clz	r3, r3
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d105      	bne.n	8004ad0 <HAL_ADC_ConfigChannel+0x1a4>
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	0e9b      	lsrs	r3, r3, #26
 8004aca:	f003 031f 	and.w	r3, r3, #31
 8004ace:	e018      	b.n	8004b02 <HAL_ADC_ConfigChannel+0x1d6>
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004adc:	fa93 f3a3 	rbit	r3, r3
 8004ae0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004ae4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8004aec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8004af4:	2320      	movs	r3, #32
 8004af6:	e004      	b.n	8004b02 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8004af8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004afc:	fab3 f383 	clz	r3, r3
 8004b00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d106      	bne.n	8004b14 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	2100      	movs	r1, #0
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7ff f91a 	bl	8003d48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2101      	movs	r1, #1
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f7ff f8fe 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004b20:	4603      	mov	r3, r0
 8004b22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10a      	bne.n	8004b40 <HAL_ADC_ConfigChannel+0x214>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2101      	movs	r1, #1
 8004b30:	4618      	mov	r0, r3
 8004b32:	f7ff f8f3 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004b36:	4603      	mov	r3, r0
 8004b38:	0e9b      	lsrs	r3, r3, #26
 8004b3a:	f003 021f 	and.w	r2, r3, #31
 8004b3e:	e01e      	b.n	8004b7e <HAL_ADC_ConfigChannel+0x252>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2101      	movs	r1, #1
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7ff f8e8 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b56:	fa93 f3a3 	rbit	r3, r3
 8004b5a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8004b5e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8004b66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8004b6e:	2320      	movs	r3, #32
 8004b70:	e004      	b.n	8004b7c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8004b72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004b76:	fab3 f383 	clz	r3, r3
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d105      	bne.n	8004b96 <HAL_ADC_ConfigChannel+0x26a>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	0e9b      	lsrs	r3, r3, #26
 8004b90:	f003 031f 	and.w	r3, r3, #31
 8004b94:	e018      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x29c>
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004ba2:	fa93 f3a3 	rbit	r3, r3
 8004ba6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8004baa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004bae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8004bb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8004bba:	2320      	movs	r3, #32
 8004bbc:	e004      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8004bbe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004bc2:	fab3 f383 	clz	r3, r3
 8004bc6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d106      	bne.n	8004bda <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	2101      	movs	r1, #1
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff f8b7 	bl	8003d48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2102      	movs	r1, #2
 8004be0:	4618      	mov	r0, r3
 8004be2:	f7ff f89b 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004be6:	4603      	mov	r3, r0
 8004be8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10a      	bne.n	8004c06 <HAL_ADC_ConfigChannel+0x2da>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2102      	movs	r1, #2
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7ff f890 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	0e9b      	lsrs	r3, r3, #26
 8004c00:	f003 021f 	and.w	r2, r3, #31
 8004c04:	e01e      	b.n	8004c44 <HAL_ADC_ConfigChannel+0x318>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2102      	movs	r1, #2
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7ff f885 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004c12:	4603      	mov	r3, r0
 8004c14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c1c:	fa93 f3a3 	rbit	r3, r3
 8004c20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8004c24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c28:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8004c2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d101      	bne.n	8004c38 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8004c34:	2320      	movs	r3, #32
 8004c36:	e004      	b.n	8004c42 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8004c38:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c3c:	fab3 f383 	clz	r3, r3
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d105      	bne.n	8004c5c <HAL_ADC_ConfigChannel+0x330>
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	0e9b      	lsrs	r3, r3, #26
 8004c56:	f003 031f 	and.w	r3, r3, #31
 8004c5a:	e014      	b.n	8004c86 <HAL_ADC_ConfigChannel+0x35a>
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c62:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c64:	fa93 f3a3 	rbit	r3, r3
 8004c68:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8004c6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8004c70:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d101      	bne.n	8004c7c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8004c78:	2320      	movs	r3, #32
 8004c7a:	e004      	b.n	8004c86 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8004c7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c80:	fab3 f383 	clz	r3, r3
 8004c84:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d106      	bne.n	8004c98 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	2102      	movs	r1, #2
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7ff f858 	bl	8003d48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2103      	movs	r1, #3
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7ff f83c 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10a      	bne.n	8004cc4 <HAL_ADC_ConfigChannel+0x398>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2103      	movs	r1, #3
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7ff f831 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	0e9b      	lsrs	r3, r3, #26
 8004cbe:	f003 021f 	and.w	r2, r3, #31
 8004cc2:	e017      	b.n	8004cf4 <HAL_ADC_ConfigChannel+0x3c8>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2103      	movs	r1, #3
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7ff f826 	bl	8003d1c <LL_ADC_GetOffsetChannel>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004cd6:	fa93 f3a3 	rbit	r3, r3
 8004cda:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cde:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8004ce0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d101      	bne.n	8004cea <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8004ce6:	2320      	movs	r3, #32
 8004ce8:	e003      	b.n	8004cf2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8004cea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cec:	fab3 f383 	clz	r3, r3
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d105      	bne.n	8004d0c <HAL_ADC_ConfigChannel+0x3e0>
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	0e9b      	lsrs	r3, r3, #26
 8004d06:	f003 031f 	and.w	r3, r3, #31
 8004d0a:	e011      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x404>
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d14:	fa93 f3a3 	rbit	r3, r3
 8004d18:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8004d1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d1c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8004d1e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d101      	bne.n	8004d28 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004d24:	2320      	movs	r3, #32
 8004d26:	e003      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004d28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d2a:	fab3 f383 	clz	r3, r3
 8004d2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d106      	bne.n	8004d42 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	2103      	movs	r1, #3
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7ff f803 	bl	8003d48 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7ff f94c 	bl	8003fe4 <LL_ADC_IsEnabled>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f040 8140 	bne.w	8004fd4 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6818      	ldr	r0, [r3, #0]
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	6819      	ldr	r1, [r3, #0]
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	461a      	mov	r2, r3
 8004d62:	f7ff f889 	bl	8003e78 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	4a8f      	ldr	r2, [pc, #572]	; (8004fa8 <HAL_ADC_ConfigChannel+0x67c>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	f040 8131 	bne.w	8004fd4 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10b      	bne.n	8004d9a <HAL_ADC_ConfigChannel+0x46e>
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	0e9b      	lsrs	r3, r3, #26
 8004d88:	3301      	adds	r3, #1
 8004d8a:	f003 031f 	and.w	r3, r3, #31
 8004d8e:	2b09      	cmp	r3, #9
 8004d90:	bf94      	ite	ls
 8004d92:	2301      	movls	r3, #1
 8004d94:	2300      	movhi	r3, #0
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	e019      	b.n	8004dce <HAL_ADC_ConfigChannel+0x4a2>
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004da2:	fa93 f3a3 	rbit	r3, r3
 8004da6:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004da8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004daa:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004dac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8004db2:	2320      	movs	r3, #32
 8004db4:	e003      	b.n	8004dbe <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004db6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004db8:	fab3 f383 	clz	r3, r3
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	f003 031f 	and.w	r3, r3, #31
 8004dc4:	2b09      	cmp	r3, #9
 8004dc6:	bf94      	ite	ls
 8004dc8:	2301      	movls	r3, #1
 8004dca:	2300      	movhi	r3, #0
 8004dcc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d079      	beq.n	8004ec6 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d107      	bne.n	8004dee <HAL_ADC_ConfigChannel+0x4c2>
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	0e9b      	lsrs	r3, r3, #26
 8004de4:	3301      	adds	r3, #1
 8004de6:	069b      	lsls	r3, r3, #26
 8004de8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004dec:	e015      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x4ee>
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004df6:	fa93 f3a3 	rbit	r3, r3
 8004dfa:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004dfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004dfe:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004e00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d101      	bne.n	8004e0a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8004e06:	2320      	movs	r3, #32
 8004e08:	e003      	b.n	8004e12 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8004e0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e0c:	fab3 f383 	clz	r3, r3
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	3301      	adds	r3, #1
 8004e14:	069b      	lsls	r3, r3, #26
 8004e16:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d109      	bne.n	8004e3a <HAL_ADC_ConfigChannel+0x50e>
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	0e9b      	lsrs	r3, r3, #26
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	f003 031f 	and.w	r3, r3, #31
 8004e32:	2101      	movs	r1, #1
 8004e34:	fa01 f303 	lsl.w	r3, r1, r3
 8004e38:	e017      	b.n	8004e6a <HAL_ADC_ConfigChannel+0x53e>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e42:	fa93 f3a3 	rbit	r3, r3
 8004e46:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004e48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e4a:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004e4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8004e52:	2320      	movs	r3, #32
 8004e54:	e003      	b.n	8004e5e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8004e56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e58:	fab3 f383 	clz	r3, r3
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	3301      	adds	r3, #1
 8004e60:	f003 031f 	and.w	r3, r3, #31
 8004e64:	2101      	movs	r1, #1
 8004e66:	fa01 f303 	lsl.w	r3, r1, r3
 8004e6a:	ea42 0103 	orr.w	r1, r2, r3
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10a      	bne.n	8004e90 <HAL_ADC_ConfigChannel+0x564>
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	0e9b      	lsrs	r3, r3, #26
 8004e80:	3301      	adds	r3, #1
 8004e82:	f003 021f 	and.w	r2, r3, #31
 8004e86:	4613      	mov	r3, r2
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	4413      	add	r3, r2
 8004e8c:	051b      	lsls	r3, r3, #20
 8004e8e:	e018      	b.n	8004ec2 <HAL_ADC_ConfigChannel+0x596>
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e98:	fa93 f3a3 	rbit	r3, r3
 8004e9c:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d101      	bne.n	8004eac <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004ea8:	2320      	movs	r3, #32
 8004eaa:	e003      	b.n	8004eb4 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8004eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eae:	fab3 f383 	clz	r3, r3
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	f003 021f 	and.w	r2, r3, #31
 8004eba:	4613      	mov	r3, r2
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	4413      	add	r3, r2
 8004ec0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ec2:	430b      	orrs	r3, r1
 8004ec4:	e081      	b.n	8004fca <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d107      	bne.n	8004ee2 <HAL_ADC_ConfigChannel+0x5b6>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	0e9b      	lsrs	r3, r3, #26
 8004ed8:	3301      	adds	r3, #1
 8004eda:	069b      	lsls	r3, r3, #26
 8004edc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ee0:	e015      	b.n	8004f0e <HAL_ADC_ConfigChannel+0x5e2>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eea:	fa93 f3a3 	rbit	r3, r3
 8004eee:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8004efa:	2320      	movs	r3, #32
 8004efc:	e003      	b.n	8004f06 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8004efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f00:	fab3 f383 	clz	r3, r3
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	3301      	adds	r3, #1
 8004f08:	069b      	lsls	r3, r3, #26
 8004f0a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d109      	bne.n	8004f2e <HAL_ADC_ConfigChannel+0x602>
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	0e9b      	lsrs	r3, r3, #26
 8004f20:	3301      	adds	r3, #1
 8004f22:	f003 031f 	and.w	r3, r3, #31
 8004f26:	2101      	movs	r1, #1
 8004f28:	fa01 f303 	lsl.w	r3, r1, r3
 8004f2c:	e017      	b.n	8004f5e <HAL_ADC_ConfigChannel+0x632>
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	fa93 f3a3 	rbit	r3, r3
 8004f3a:	61bb      	str	r3, [r7, #24]
  return result;
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004f40:	6a3b      	ldr	r3, [r7, #32]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8004f46:	2320      	movs	r3, #32
 8004f48:	e003      	b.n	8004f52 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8004f4a:	6a3b      	ldr	r3, [r7, #32]
 8004f4c:	fab3 f383 	clz	r3, r3
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	3301      	adds	r3, #1
 8004f54:	f003 031f 	and.w	r3, r3, #31
 8004f58:	2101      	movs	r1, #1
 8004f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f5e:	ea42 0103 	orr.w	r1, r2, r3
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10d      	bne.n	8004f8a <HAL_ADC_ConfigChannel+0x65e>
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	0e9b      	lsrs	r3, r3, #26
 8004f74:	3301      	adds	r3, #1
 8004f76:	f003 021f 	and.w	r2, r3, #31
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	005b      	lsls	r3, r3, #1
 8004f7e:	4413      	add	r3, r2
 8004f80:	3b1e      	subs	r3, #30
 8004f82:	051b      	lsls	r3, r3, #20
 8004f84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004f88:	e01e      	b.n	8004fc8 <HAL_ADC_ConfigChannel+0x69c>
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	fa93 f3a3 	rbit	r3, r3
 8004f96:	60fb      	str	r3, [r7, #12]
  return result;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d104      	bne.n	8004fac <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8004fa2:	2320      	movs	r3, #32
 8004fa4:	e006      	b.n	8004fb4 <HAL_ADC_ConfigChannel+0x688>
 8004fa6:	bf00      	nop
 8004fa8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	fab3 f383 	clz	r3, r3
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	f003 021f 	and.w	r2, r3, #31
 8004fba:	4613      	mov	r3, r2
 8004fbc:	005b      	lsls	r3, r3, #1
 8004fbe:	4413      	add	r3, r2
 8004fc0:	3b1e      	subs	r3, #30
 8004fc2:	051b      	lsls	r3, r3, #20
 8004fc4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fc8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fce:	4619      	mov	r1, r3
 8004fd0:	f7fe ff27 	bl	8003e22 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	4b44      	ldr	r3, [pc, #272]	; (80050ec <HAL_ADC_ConfigChannel+0x7c0>)
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d07a      	beq.n	80050d6 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004fe0:	4843      	ldr	r0, [pc, #268]	; (80050f0 <HAL_ADC_ConfigChannel+0x7c4>)
 8004fe2:	f7fe fe69 	bl	8003cb8 <LL_ADC_GetCommonPathInternalCh>
 8004fe6:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a41      	ldr	r2, [pc, #260]	; (80050f4 <HAL_ADC_ConfigChannel+0x7c8>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d12c      	bne.n	800504e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004ff4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ff8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d126      	bne.n	800504e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a3c      	ldr	r2, [pc, #240]	; (80050f8 <HAL_ADC_ConfigChannel+0x7cc>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d004      	beq.n	8005014 <HAL_ADC_ConfigChannel+0x6e8>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a3b      	ldr	r2, [pc, #236]	; (80050fc <HAL_ADC_ConfigChannel+0x7d0>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d15d      	bne.n	80050d0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005014:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005018:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800501c:	4619      	mov	r1, r3
 800501e:	4834      	ldr	r0, [pc, #208]	; (80050f0 <HAL_ADC_ConfigChannel+0x7c4>)
 8005020:	f7fe fe37 	bl	8003c92 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005024:	4b36      	ldr	r3, [pc, #216]	; (8005100 <HAL_ADC_ConfigChannel+0x7d4>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	099b      	lsrs	r3, r3, #6
 800502a:	4a36      	ldr	r2, [pc, #216]	; (8005104 <HAL_ADC_ConfigChannel+0x7d8>)
 800502c:	fba2 2303 	umull	r2, r3, r2, r3
 8005030:	099b      	lsrs	r3, r3, #6
 8005032:	1c5a      	adds	r2, r3, #1
 8005034:	4613      	mov	r3, r2
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	4413      	add	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800503e:	e002      	b.n	8005046 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	3b01      	subs	r3, #1
 8005044:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d1f9      	bne.n	8005040 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800504c:	e040      	b.n	80050d0 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a2d      	ldr	r2, [pc, #180]	; (8005108 <HAL_ADC_ConfigChannel+0x7dc>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d118      	bne.n	800508a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005058:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800505c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d112      	bne.n	800508a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a23      	ldr	r2, [pc, #140]	; (80050f8 <HAL_ADC_ConfigChannel+0x7cc>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d004      	beq.n	8005078 <HAL_ADC_ConfigChannel+0x74c>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a22      	ldr	r2, [pc, #136]	; (80050fc <HAL_ADC_ConfigChannel+0x7d0>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d12d      	bne.n	80050d4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005078:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800507c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005080:	4619      	mov	r1, r3
 8005082:	481b      	ldr	r0, [pc, #108]	; (80050f0 <HAL_ADC_ConfigChannel+0x7c4>)
 8005084:	f7fe fe05 	bl	8003c92 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005088:	e024      	b.n	80050d4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a1f      	ldr	r2, [pc, #124]	; (800510c <HAL_ADC_ConfigChannel+0x7e0>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d120      	bne.n	80050d6 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005094:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005098:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d11a      	bne.n	80050d6 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a14      	ldr	r2, [pc, #80]	; (80050f8 <HAL_ADC_ConfigChannel+0x7cc>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d115      	bne.n	80050d6 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80050aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80050b2:	4619      	mov	r1, r3
 80050b4:	480e      	ldr	r0, [pc, #56]	; (80050f0 <HAL_ADC_ConfigChannel+0x7c4>)
 80050b6:	f7fe fdec 	bl	8003c92 <LL_ADC_SetCommonPathInternalCh>
 80050ba:	e00c      	b.n	80050d6 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c0:	f043 0220 	orr.w	r2, r3, #32
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80050ce:	e002      	b.n	80050d6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80050d0:	bf00      	nop
 80050d2:	e000      	b.n	80050d6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80050d4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80050de:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	37d8      	adds	r7, #216	; 0xd8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	80080000 	.word	0x80080000
 80050f0:	50040300 	.word	0x50040300
 80050f4:	c7520000 	.word	0xc7520000
 80050f8:	50040000 	.word	0x50040000
 80050fc:	50040200 	.word	0x50040200
 8005100:	20000000 	.word	0x20000000
 8005104:	053e2d63 	.word	0x053e2d63
 8005108:	cb840000 	.word	0xcb840000
 800510c:	80000001 	.word	0x80000001

08005110 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005118:	2300      	movs	r3, #0
 800511a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4618      	mov	r0, r3
 8005122:	f7fe ff5f 	bl	8003fe4 <LL_ADC_IsEnabled>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d169      	bne.n	8005200 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689a      	ldr	r2, [r3, #8]
 8005132:	4b36      	ldr	r3, [pc, #216]	; (800520c <ADC_Enable+0xfc>)
 8005134:	4013      	ands	r3, r2
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00d      	beq.n	8005156 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800513e:	f043 0210 	orr.w	r2, r3, #16
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800514a:	f043 0201 	orr.w	r2, r3, #1
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e055      	b.n	8005202 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4618      	mov	r0, r3
 800515c:	f7fe ff1a 	bl	8003f94 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005160:	482b      	ldr	r0, [pc, #172]	; (8005210 <ADC_Enable+0x100>)
 8005162:	f7fe fda9 	bl	8003cb8 <LL_ADC_GetCommonPathInternalCh>
 8005166:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005168:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800516c:	2b00      	cmp	r3, #0
 800516e:	d013      	beq.n	8005198 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005170:	4b28      	ldr	r3, [pc, #160]	; (8005214 <ADC_Enable+0x104>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	099b      	lsrs	r3, r3, #6
 8005176:	4a28      	ldr	r2, [pc, #160]	; (8005218 <ADC_Enable+0x108>)
 8005178:	fba2 2303 	umull	r2, r3, r2, r3
 800517c:	099b      	lsrs	r3, r3, #6
 800517e:	1c5a      	adds	r2, r3, #1
 8005180:	4613      	mov	r3, r2
 8005182:	005b      	lsls	r3, r3, #1
 8005184:	4413      	add	r3, r2
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800518a:	e002      	b.n	8005192 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	3b01      	subs	r3, #1
 8005190:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d1f9      	bne.n	800518c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005198:	f7fe fd38 	bl	8003c0c <HAL_GetTick>
 800519c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800519e:	e028      	b.n	80051f2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4618      	mov	r0, r3
 80051a6:	f7fe ff1d 	bl	8003fe4 <LL_ADC_IsEnabled>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d104      	bne.n	80051ba <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7fe feed 	bl	8003f94 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80051ba:	f7fe fd27 	bl	8003c0c <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d914      	bls.n	80051f2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d00d      	beq.n	80051f2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051da:	f043 0210 	orr.w	r2, r3, #16
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e6:	f043 0201 	orr.w	r2, r3, #1
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e007      	b.n	8005202 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0301 	and.w	r3, r3, #1
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d1cf      	bne.n	80051a0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	8000003f 	.word	0x8000003f
 8005210:	50040300 	.word	0x50040300
 8005214:	20000000 	.word	0x20000000
 8005218:	053e2d63 	.word	0x053e2d63

0800521c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4618      	mov	r0, r3
 800522a:	f7fe feee 	bl	800400a <LL_ADC_IsDisableOngoing>
 800522e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4618      	mov	r0, r3
 8005236:	f7fe fed5 	bl	8003fe4 <LL_ADC_IsEnabled>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d047      	beq.n	80052d0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d144      	bne.n	80052d0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f003 030d 	and.w	r3, r3, #13
 8005250:	2b01      	cmp	r3, #1
 8005252:	d10c      	bne.n	800526e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4618      	mov	r0, r3
 800525a:	f7fe feaf 	bl	8003fbc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2203      	movs	r2, #3
 8005264:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005266:	f7fe fcd1 	bl	8003c0c <HAL_GetTick>
 800526a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800526c:	e029      	b.n	80052c2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005272:	f043 0210 	orr.w	r2, r3, #16
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800527e:	f043 0201 	orr.w	r2, r3, #1
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e023      	b.n	80052d2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800528a:	f7fe fcbf 	bl	8003c0c <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	2b02      	cmp	r3, #2
 8005296:	d914      	bls.n	80052c2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00d      	beq.n	80052c2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052aa:	f043 0210 	orr.w	r2, r3, #16
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052b6:	f043 0201 	orr.w	r2, r3, #1
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e007      	b.n	80052d2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f003 0301 	and.w	r3, r3, #1
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1dc      	bne.n	800528a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3710      	adds	r7, #16
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}

080052da <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b084      	sub	sp, #16
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d14b      	bne.n	800538c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0308 	and.w	r3, r3, #8
 800530a:	2b00      	cmp	r3, #0
 800530c:	d021      	beq.n	8005352 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4618      	mov	r0, r3
 8005314:	f7fe fd33 	bl	8003d7e <LL_ADC_REG_IsTriggerSourceSWStart>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d032      	beq.n	8005384 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d12b      	bne.n	8005384 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005330:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d11f      	bne.n	8005384 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005348:	f043 0201 	orr.w	r2, r3, #1
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	655a      	str	r2, [r3, #84]	; 0x54
 8005350:	e018      	b.n	8005384 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d111      	bne.n	8005384 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005364:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005370:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d105      	bne.n	8005384 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800537c:	f043 0201 	orr.w	r2, r3, #1
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f7fd fb4f 	bl	8002a28 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800538a:	e00e      	b.n	80053aa <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005390:	f003 0310 	and.w	r3, r3, #16
 8005394:	2b00      	cmp	r3, #0
 8005396:	d003      	beq.n	80053a0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005398:	68f8      	ldr	r0, [r7, #12]
 800539a:	f7ff fabd 	bl	8004918 <HAL_ADC_ErrorCallback>
}
 800539e:	e004      	b.n	80053aa <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	4798      	blx	r3
}
 80053aa:	bf00      	nop
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}

080053b2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80053b2:	b580      	push	{r7, lr}
 80053b4:	b084      	sub	sp, #16
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053be:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f7ff fa95 	bl	80048f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80053c6:	bf00      	nop
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b084      	sub	sp, #16
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053da:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ec:	f043 0204 	orr.w	r2, r3, #4
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	f7ff fa8f 	bl	8004918 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80053fa:	bf00      	nop
 80053fc:	3710      	adds	r7, #16
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <LL_ADC_IsEnabled>:
{
 8005402:	b480      	push	{r7}
 8005404:	b083      	sub	sp, #12
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <LL_ADC_IsEnabled+0x18>
 8005416:	2301      	movs	r3, #1
 8005418:	e000      	b.n	800541c <LL_ADC_IsEnabled+0x1a>
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <LL_ADC_StartCalibration>:
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800543a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800543e:	683a      	ldr	r2, [r7, #0]
 8005440:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005444:	4313      	orrs	r3, r2
 8005446:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	609a      	str	r2, [r3, #8]
}
 800544e:	bf00      	nop
 8005450:	370c      	adds	r7, #12
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <LL_ADC_IsCalibrationOnGoing>:
{
 800545a:	b480      	push	{r7}
 800545c:	b083      	sub	sp, #12
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800546a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800546e:	d101      	bne.n	8005474 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005470:	2301      	movs	r3, #1
 8005472:	e000      	b.n	8005476 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <LL_ADC_REG_IsConversionOngoing>:
{
 8005482:	b480      	push	{r7}
 8005484:	b083      	sub	sp, #12
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f003 0304 	and.w	r3, r3, #4
 8005492:	2b04      	cmp	r3, #4
 8005494:	d101      	bne.n	800549a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005496:	2301      	movs	r3, #1
 8005498:	e000      	b.n	800549c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80054b2:	2300      	movs	r3, #0
 80054b4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <HAL_ADCEx_Calibration_Start+0x1c>
 80054c0:	2302      	movs	r3, #2
 80054c2:	e04d      	b.n	8005560 <HAL_ADCEx_Calibration_Start+0xb8>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f7ff fea5 	bl	800521c <ADC_Disable>
 80054d2:	4603      	mov	r3, r0
 80054d4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80054d6:	7bfb      	ldrb	r3, [r7, #15]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d136      	bne.n	800554a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80054e4:	f023 0302 	bic.w	r3, r3, #2
 80054e8:	f043 0202 	orr.w	r2, r3, #2
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6839      	ldr	r1, [r7, #0]
 80054f6:	4618      	mov	r0, r3
 80054f8:	f7ff ff96 	bl	8005428 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80054fc:	e014      	b.n	8005528 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	3301      	adds	r3, #1
 8005502:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800550a:	d30d      	bcc.n	8005528 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005510:	f023 0312 	bic.w	r3, r3, #18
 8005514:	f043 0210 	orr.w	r2, r3, #16
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e01b      	b.n	8005560 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4618      	mov	r0, r3
 800552e:	f7ff ff94 	bl	800545a <LL_ADC_IsCalibrationOnGoing>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1e2      	bne.n	80054fe <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800553c:	f023 0303 	bic.w	r3, r3, #3
 8005540:	f043 0201 	orr.w	r2, r3, #1
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	655a      	str	r2, [r3, #84]	; 0x54
 8005548:	e005      	b.n	8005556 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800554e:	f043 0210 	orr.w	r2, r3, #16
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800555e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005560:	4618      	mov	r0, r3
 8005562:	3710      	adds	r7, #16
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80055cc:	b590      	push	{r4, r7, lr}
 80055ce:	b09f      	sub	sp, #124	; 0x7c
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055d6:	2300      	movs	r3, #0
 80055d8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d101      	bne.n	80055ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80055e6:	2302      	movs	r3, #2
 80055e8:	e093      	b.n	8005712 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80055f2:	2300      	movs	r3, #0
 80055f4:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80055f6:	2300      	movs	r3, #0
 80055f8:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a47      	ldr	r2, [pc, #284]	; (800571c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d102      	bne.n	800560a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005604:	4b46      	ldr	r3, [pc, #280]	; (8005720 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005606:	60bb      	str	r3, [r7, #8]
 8005608:	e001      	b.n	800560e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800560a:	2300      	movs	r3, #0
 800560c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d10b      	bne.n	800562c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005618:	f043 0220 	orr.w	r2, r3, #32
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e072      	b.n	8005712 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	4618      	mov	r0, r3
 8005630:	f7ff ff27 	bl	8005482 <LL_ADC_REG_IsConversionOngoing>
 8005634:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4618      	mov	r0, r3
 800563c:	f7ff ff21 	bl	8005482 <LL_ADC_REG_IsConversionOngoing>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d154      	bne.n	80056f0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005646:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005648:	2b00      	cmp	r3, #0
 800564a:	d151      	bne.n	80056f0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800564c:	4b35      	ldr	r3, [pc, #212]	; (8005724 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800564e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d02c      	beq.n	80056b2 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	6859      	ldr	r1, [r3, #4]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800566a:	035b      	lsls	r3, r3, #13
 800566c:	430b      	orrs	r3, r1
 800566e:	431a      	orrs	r2, r3
 8005670:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005672:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005674:	4829      	ldr	r0, [pc, #164]	; (800571c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005676:	f7ff fec4 	bl	8005402 <LL_ADC_IsEnabled>
 800567a:	4604      	mov	r4, r0
 800567c:	4828      	ldr	r0, [pc, #160]	; (8005720 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800567e:	f7ff fec0 	bl	8005402 <LL_ADC_IsEnabled>
 8005682:	4603      	mov	r3, r0
 8005684:	431c      	orrs	r4, r3
 8005686:	4828      	ldr	r0, [pc, #160]	; (8005728 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005688:	f7ff febb 	bl	8005402 <LL_ADC_IsEnabled>
 800568c:	4603      	mov	r3, r0
 800568e:	4323      	orrs	r3, r4
 8005690:	2b00      	cmp	r3, #0
 8005692:	d137      	bne.n	8005704 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800569c:	f023 030f 	bic.w	r3, r3, #15
 80056a0:	683a      	ldr	r2, [r7, #0]
 80056a2:	6811      	ldr	r1, [r2, #0]
 80056a4:	683a      	ldr	r2, [r7, #0]
 80056a6:	6892      	ldr	r2, [r2, #8]
 80056a8:	430a      	orrs	r2, r1
 80056aa:	431a      	orrs	r2, r3
 80056ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ae:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80056b0:	e028      	b.n	8005704 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80056b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80056ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056bc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80056be:	4817      	ldr	r0, [pc, #92]	; (800571c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80056c0:	f7ff fe9f 	bl	8005402 <LL_ADC_IsEnabled>
 80056c4:	4604      	mov	r4, r0
 80056c6:	4816      	ldr	r0, [pc, #88]	; (8005720 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80056c8:	f7ff fe9b 	bl	8005402 <LL_ADC_IsEnabled>
 80056cc:	4603      	mov	r3, r0
 80056ce:	431c      	orrs	r4, r3
 80056d0:	4815      	ldr	r0, [pc, #84]	; (8005728 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80056d2:	f7ff fe96 	bl	8005402 <LL_ADC_IsEnabled>
 80056d6:	4603      	mov	r3, r0
 80056d8:	4323      	orrs	r3, r4
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d112      	bne.n	8005704 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80056de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80056e6:	f023 030f 	bic.w	r3, r3, #15
 80056ea:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056ec:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80056ee:	e009      	b.n	8005704 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f4:	f043 0220 	orr.w	r2, r3, #32
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005702:	e000      	b.n	8005706 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005704:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800570e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005712:	4618      	mov	r0, r3
 8005714:	377c      	adds	r7, #124	; 0x7c
 8005716:	46bd      	mov	sp, r7
 8005718:	bd90      	pop	{r4, r7, pc}
 800571a:	bf00      	nop
 800571c:	50040000 	.word	0x50040000
 8005720:	50040100 	.word	0x50040100
 8005724:	50040300 	.word	0x50040300
 8005728:	50040200 	.word	0x50040200

0800572c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f003 0307 	and.w	r3, r3, #7
 800573a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800573c:	4b0c      	ldr	r3, [pc, #48]	; (8005770 <__NVIC_SetPriorityGrouping+0x44>)
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005742:	68ba      	ldr	r2, [r7, #8]
 8005744:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005748:	4013      	ands	r3, r2
 800574a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005754:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005758:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800575c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800575e:	4a04      	ldr	r2, [pc, #16]	; (8005770 <__NVIC_SetPriorityGrouping+0x44>)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	60d3      	str	r3, [r2, #12]
}
 8005764:	bf00      	nop
 8005766:	3714      	adds	r7, #20
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr
 8005770:	e000ed00 	.word	0xe000ed00

08005774 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005774:	b480      	push	{r7}
 8005776:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005778:	4b04      	ldr	r3, [pc, #16]	; (800578c <__NVIC_GetPriorityGrouping+0x18>)
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	0a1b      	lsrs	r3, r3, #8
 800577e:	f003 0307 	and.w	r3, r3, #7
}
 8005782:	4618      	mov	r0, r3
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr
 800578c:	e000ed00 	.word	0xe000ed00

08005790 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005790:	b480      	push	{r7}
 8005792:	b083      	sub	sp, #12
 8005794:	af00      	add	r7, sp, #0
 8005796:	4603      	mov	r3, r0
 8005798:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800579a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	db0b      	blt.n	80057ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057a2:	79fb      	ldrb	r3, [r7, #7]
 80057a4:	f003 021f 	and.w	r2, r3, #31
 80057a8:	4907      	ldr	r1, [pc, #28]	; (80057c8 <__NVIC_EnableIRQ+0x38>)
 80057aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ae:	095b      	lsrs	r3, r3, #5
 80057b0:	2001      	movs	r0, #1
 80057b2:	fa00 f202 	lsl.w	r2, r0, r2
 80057b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80057ba:	bf00      	nop
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	e000e100 	.word	0xe000e100

080057cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	4603      	mov	r3, r0
 80057d4:	6039      	str	r1, [r7, #0]
 80057d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	db0a      	blt.n	80057f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	b2da      	uxtb	r2, r3
 80057e4:	490c      	ldr	r1, [pc, #48]	; (8005818 <__NVIC_SetPriority+0x4c>)
 80057e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ea:	0112      	lsls	r2, r2, #4
 80057ec:	b2d2      	uxtb	r2, r2
 80057ee:	440b      	add	r3, r1
 80057f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057f4:	e00a      	b.n	800580c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	4908      	ldr	r1, [pc, #32]	; (800581c <__NVIC_SetPriority+0x50>)
 80057fc:	79fb      	ldrb	r3, [r7, #7]
 80057fe:	f003 030f 	and.w	r3, r3, #15
 8005802:	3b04      	subs	r3, #4
 8005804:	0112      	lsls	r2, r2, #4
 8005806:	b2d2      	uxtb	r2, r2
 8005808:	440b      	add	r3, r1
 800580a:	761a      	strb	r2, [r3, #24]
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr
 8005818:	e000e100 	.word	0xe000e100
 800581c:	e000ed00 	.word	0xe000ed00

08005820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005820:	b480      	push	{r7}
 8005822:	b089      	sub	sp, #36	; 0x24
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f003 0307 	and.w	r3, r3, #7
 8005832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	f1c3 0307 	rsb	r3, r3, #7
 800583a:	2b04      	cmp	r3, #4
 800583c:	bf28      	it	cs
 800583e:	2304      	movcs	r3, #4
 8005840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	3304      	adds	r3, #4
 8005846:	2b06      	cmp	r3, #6
 8005848:	d902      	bls.n	8005850 <NVIC_EncodePriority+0x30>
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	3b03      	subs	r3, #3
 800584e:	e000      	b.n	8005852 <NVIC_EncodePriority+0x32>
 8005850:	2300      	movs	r3, #0
 8005852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005854:	f04f 32ff 	mov.w	r2, #4294967295
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	fa02 f303 	lsl.w	r3, r2, r3
 800585e:	43da      	mvns	r2, r3
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	401a      	ands	r2, r3
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005868:	f04f 31ff 	mov.w	r1, #4294967295
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	fa01 f303 	lsl.w	r3, r1, r3
 8005872:	43d9      	mvns	r1, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005878:	4313      	orrs	r3, r2
         );
}
 800587a:	4618      	mov	r0, r3
 800587c:	3724      	adds	r7, #36	; 0x24
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
	...

08005888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	3b01      	subs	r3, #1
 8005894:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005898:	d301      	bcc.n	800589e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800589a:	2301      	movs	r3, #1
 800589c:	e00f      	b.n	80058be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800589e:	4a0a      	ldr	r2, [pc, #40]	; (80058c8 <SysTick_Config+0x40>)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	3b01      	subs	r3, #1
 80058a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058a6:	210f      	movs	r1, #15
 80058a8:	f04f 30ff 	mov.w	r0, #4294967295
 80058ac:	f7ff ff8e 	bl	80057cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058b0:	4b05      	ldr	r3, [pc, #20]	; (80058c8 <SysTick_Config+0x40>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058b6:	4b04      	ldr	r3, [pc, #16]	; (80058c8 <SysTick_Config+0x40>)
 80058b8:	2207      	movs	r2, #7
 80058ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3708      	adds	r7, #8
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	e000e010 	.word	0xe000e010

080058cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f7ff ff29 	bl	800572c <__NVIC_SetPriorityGrouping>
}
 80058da:	bf00      	nop
 80058dc:	3708      	adds	r7, #8
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b086      	sub	sp, #24
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	4603      	mov	r3, r0
 80058ea:	60b9      	str	r1, [r7, #8]
 80058ec:	607a      	str	r2, [r7, #4]
 80058ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80058f0:	2300      	movs	r3, #0
 80058f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80058f4:	f7ff ff3e 	bl	8005774 <__NVIC_GetPriorityGrouping>
 80058f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	68b9      	ldr	r1, [r7, #8]
 80058fe:	6978      	ldr	r0, [r7, #20]
 8005900:	f7ff ff8e 	bl	8005820 <NVIC_EncodePriority>
 8005904:	4602      	mov	r2, r0
 8005906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800590a:	4611      	mov	r1, r2
 800590c:	4618      	mov	r0, r3
 800590e:	f7ff ff5d 	bl	80057cc <__NVIC_SetPriority>
}
 8005912:	bf00      	nop
 8005914:	3718      	adds	r7, #24
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}

0800591a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800591a:	b580      	push	{r7, lr}
 800591c:	b082      	sub	sp, #8
 800591e:	af00      	add	r7, sp, #0
 8005920:	4603      	mov	r3, r0
 8005922:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005928:	4618      	mov	r0, r3
 800592a:	f7ff ff31 	bl	8005790 <__NVIC_EnableIRQ>
}
 800592e:	bf00      	nop
 8005930:	3708      	adds	r7, #8
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}

08005936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005936:	b580      	push	{r7, lr}
 8005938:	b082      	sub	sp, #8
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7ff ffa2 	bl	8005888 <SysTick_Config>
 8005944:	4603      	mov	r3, r0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3708      	adds	r7, #8
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
	...

08005950 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d101      	bne.n	8005962 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e098      	b.n	8005a94 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	461a      	mov	r2, r3
 8005968:	4b4d      	ldr	r3, [pc, #308]	; (8005aa0 <HAL_DMA_Init+0x150>)
 800596a:	429a      	cmp	r2, r3
 800596c:	d80f      	bhi.n	800598e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	461a      	mov	r2, r3
 8005974:	4b4b      	ldr	r3, [pc, #300]	; (8005aa4 <HAL_DMA_Init+0x154>)
 8005976:	4413      	add	r3, r2
 8005978:	4a4b      	ldr	r2, [pc, #300]	; (8005aa8 <HAL_DMA_Init+0x158>)
 800597a:	fba2 2303 	umull	r2, r3, r2, r3
 800597e:	091b      	lsrs	r3, r3, #4
 8005980:	009a      	lsls	r2, r3, #2
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a48      	ldr	r2, [pc, #288]	; (8005aac <HAL_DMA_Init+0x15c>)
 800598a:	641a      	str	r2, [r3, #64]	; 0x40
 800598c:	e00e      	b.n	80059ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	461a      	mov	r2, r3
 8005994:	4b46      	ldr	r3, [pc, #280]	; (8005ab0 <HAL_DMA_Init+0x160>)
 8005996:	4413      	add	r3, r2
 8005998:	4a43      	ldr	r2, [pc, #268]	; (8005aa8 <HAL_DMA_Init+0x158>)
 800599a:	fba2 2303 	umull	r2, r3, r2, r3
 800599e:	091b      	lsrs	r3, r3, #4
 80059a0:	009a      	lsls	r2, r3, #2
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a42      	ldr	r2, [pc, #264]	; (8005ab4 <HAL_DMA_Init+0x164>)
 80059aa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80059c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80059d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a06:	d039      	beq.n	8005a7c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0c:	4a27      	ldr	r2, [pc, #156]	; (8005aac <HAL_DMA_Init+0x15c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d11a      	bne.n	8005a48 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005a12:	4b29      	ldr	r3, [pc, #164]	; (8005ab8 <HAL_DMA_Init+0x168>)
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a1a:	f003 031c 	and.w	r3, r3, #28
 8005a1e:	210f      	movs	r1, #15
 8005a20:	fa01 f303 	lsl.w	r3, r1, r3
 8005a24:	43db      	mvns	r3, r3
 8005a26:	4924      	ldr	r1, [pc, #144]	; (8005ab8 <HAL_DMA_Init+0x168>)
 8005a28:	4013      	ands	r3, r2
 8005a2a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005a2c:	4b22      	ldr	r3, [pc, #136]	; (8005ab8 <HAL_DMA_Init+0x168>)
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6859      	ldr	r1, [r3, #4]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a38:	f003 031c 	and.w	r3, r3, #28
 8005a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a40:	491d      	ldr	r1, [pc, #116]	; (8005ab8 <HAL_DMA_Init+0x168>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	600b      	str	r3, [r1, #0]
 8005a46:	e019      	b.n	8005a7c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005a48:	4b1c      	ldr	r3, [pc, #112]	; (8005abc <HAL_DMA_Init+0x16c>)
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a50:	f003 031c 	and.w	r3, r3, #28
 8005a54:	210f      	movs	r1, #15
 8005a56:	fa01 f303 	lsl.w	r3, r1, r3
 8005a5a:	43db      	mvns	r3, r3
 8005a5c:	4917      	ldr	r1, [pc, #92]	; (8005abc <HAL_DMA_Init+0x16c>)
 8005a5e:	4013      	ands	r3, r2
 8005a60:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005a62:	4b16      	ldr	r3, [pc, #88]	; (8005abc <HAL_DMA_Init+0x16c>)
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6859      	ldr	r1, [r3, #4]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a6e:	f003 031c 	and.w	r3, r3, #28
 8005a72:	fa01 f303 	lsl.w	r3, r1, r3
 8005a76:	4911      	ldr	r1, [pc, #68]	; (8005abc <HAL_DMA_Init+0x16c>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3714      	adds	r7, #20
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr
 8005aa0:	40020407 	.word	0x40020407
 8005aa4:	bffdfff8 	.word	0xbffdfff8
 8005aa8:	cccccccd 	.word	0xcccccccd
 8005aac:	40020000 	.word	0x40020000
 8005ab0:	bffdfbf8 	.word	0xbffdfbf8
 8005ab4:	40020400 	.word	0x40020400
 8005ab8:	400200a8 	.word	0x400200a8
 8005abc:	400204a8 	.word	0x400204a8

08005ac0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
 8005acc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d101      	bne.n	8005ae0 <HAL_DMA_Start_IT+0x20>
 8005adc:	2302      	movs	r3, #2
 8005ade:	e04b      	b.n	8005b78 <HAL_DMA_Start_IT+0xb8>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d13a      	bne.n	8005b6a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2202      	movs	r2, #2
 8005af8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f022 0201 	bic.w	r2, r2, #1
 8005b10:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	68b9      	ldr	r1, [r7, #8]
 8005b18:	68f8      	ldr	r0, [r7, #12]
 8005b1a:	f000 f95f 	bl	8005ddc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d008      	beq.n	8005b38 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f042 020e 	orr.w	r2, r2, #14
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	e00f      	b.n	8005b58 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f022 0204 	bic.w	r2, r2, #4
 8005b46:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 020a 	orr.w	r2, r2, #10
 8005b56:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0201 	orr.w	r2, r2, #1
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	e005      	b.n	8005b76 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005b72:	2302      	movs	r3, #2
 8005b74:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005b76:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3718      	adds	r7, #24
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d008      	beq.n	8005baa <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2204      	movs	r2, #4
 8005b9c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e022      	b.n	8005bf0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f022 020e 	bic.w	r2, r2, #14
 8005bb8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f022 0201 	bic.w	r2, r2, #1
 8005bc8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bce:	f003 021c 	and.w	r2, r3, #28
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd6:	2101      	movs	r1, #1
 8005bd8:	fa01 f202 	lsl.w	r2, r1, r2
 8005bdc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2201      	movs	r2, #1
 8005be2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005bee:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3714      	adds	r7, #20
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c04:	2300      	movs	r3, #0
 8005c06:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c0e:	b2db      	uxtb	r3, r3
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d005      	beq.n	8005c20 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2204      	movs	r2, #4
 8005c18:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	73fb      	strb	r3, [r7, #15]
 8005c1e:	e029      	b.n	8005c74 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f022 020e 	bic.w	r2, r2, #14
 8005c2e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 0201 	bic.w	r2, r2, #1
 8005c3e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c44:	f003 021c 	and.w	r2, r3, #28
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4c:	2101      	movs	r1, #1
 8005c4e:	fa01 f202 	lsl.w	r2, r1, r2
 8005c52:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d003      	beq.n	8005c74 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	4798      	blx	r3
    }
  }
  return status;
 8005c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3710      	adds	r7, #16
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}

08005c7e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c7e:	b580      	push	{r7, lr}
 8005c80:	b084      	sub	sp, #16
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c9a:	f003 031c 	and.w	r3, r3, #28
 8005c9e:	2204      	movs	r2, #4
 8005ca0:	409a      	lsls	r2, r3
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d026      	beq.n	8005cf8 <HAL_DMA_IRQHandler+0x7a>
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	f003 0304 	and.w	r3, r3, #4
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d021      	beq.n	8005cf8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0320 	and.w	r3, r3, #32
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d107      	bne.n	8005cd2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f022 0204 	bic.w	r2, r2, #4
 8005cd0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cd6:	f003 021c 	and.w	r2, r3, #28
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cde:	2104      	movs	r1, #4
 8005ce0:	fa01 f202 	lsl.w	r2, r1, r2
 8005ce4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d071      	beq.n	8005dd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005cf6:	e06c      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cfc:	f003 031c 	and.w	r3, r3, #28
 8005d00:	2202      	movs	r2, #2
 8005d02:	409a      	lsls	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4013      	ands	r3, r2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d02e      	beq.n	8005d6a <HAL_DMA_IRQHandler+0xec>
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d029      	beq.n	8005d6a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0320 	and.w	r3, r3, #32
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10b      	bne.n	8005d3c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 020a 	bic.w	r2, r2, #10
 8005d32:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d40:	f003 021c 	and.w	r2, r3, #28
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d48:	2102      	movs	r1, #2
 8005d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8005d4e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d038      	beq.n	8005dd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005d68:	e033      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d6e:	f003 031c 	and.w	r3, r3, #28
 8005d72:	2208      	movs	r2, #8
 8005d74:	409a      	lsls	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4013      	ands	r3, r2
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d02a      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x156>
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	f003 0308 	and.w	r3, r3, #8
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d025      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f022 020e 	bic.w	r2, r2, #14
 8005d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d9c:	f003 021c 	and.w	r2, r3, #28
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da4:	2101      	movs	r1, #1
 8005da6:	fa01 f202 	lsl.w	r2, r1, r2
 8005daa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d004      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005dd2:	bf00      	nop
 8005dd4:	bf00      	nop
}
 8005dd6:	3710      	adds	r7, #16
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
 8005de8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dee:	f003 021c 	and.w	r2, r3, #28
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df6:	2101      	movs	r1, #1
 8005df8:	fa01 f202 	lsl.w	r2, r1, r2
 8005dfc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	2b10      	cmp	r3, #16
 8005e0c:	d108      	bne.n	8005e20 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005e1e:	e007      	b.n	8005e30 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68ba      	ldr	r2, [r7, #8]
 8005e26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	60da      	str	r2, [r3, #12]
}
 8005e30:	bf00      	nop
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e46:	2300      	movs	r3, #0
 8005e48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e4a:	e17f      	b.n	800614c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	2101      	movs	r1, #1
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	fa01 f303 	lsl.w	r3, r1, r3
 8005e58:	4013      	ands	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	f000 8171 	beq.w	8006146 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f003 0303 	and.w	r3, r3, #3
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d005      	beq.n	8005e7c <HAL_GPIO_Init+0x40>
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	f003 0303 	and.w	r3, r3, #3
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d130      	bne.n	8005ede <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	2203      	movs	r2, #3
 8005e88:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8c:	43db      	mvns	r3, r3
 8005e8e:	693a      	ldr	r2, [r7, #16]
 8005e90:	4013      	ands	r3, r2
 8005e92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	68da      	ldr	r2, [r3, #12]
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eba:	43db      	mvns	r3, r3
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	091b      	lsrs	r3, r3, #4
 8005ec8:	f003 0201 	and.w	r2, r3, #1
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f003 0303 	and.w	r3, r3, #3
 8005ee6:	2b03      	cmp	r3, #3
 8005ee8:	d118      	bne.n	8005f1c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef8:	43db      	mvns	r3, r3
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	4013      	ands	r3, r2
 8005efe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	08db      	lsrs	r3, r3, #3
 8005f06:	f003 0201 	and.w	r2, r3, #1
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	f003 0303 	and.w	r3, r3, #3
 8005f24:	2b03      	cmp	r3, #3
 8005f26:	d017      	beq.n	8005f58 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	005b      	lsls	r3, r3, #1
 8005f32:	2203      	movs	r2, #3
 8005f34:	fa02 f303 	lsl.w	r3, r2, r3
 8005f38:	43db      	mvns	r3, r3
 8005f3a:	693a      	ldr	r2, [r7, #16]
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	005b      	lsls	r3, r3, #1
 8005f48:	fa02 f303 	lsl.w	r3, r2, r3
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f003 0303 	and.w	r3, r3, #3
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d123      	bne.n	8005fac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	08da      	lsrs	r2, r3, #3
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	3208      	adds	r2, #8
 8005f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f70:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f003 0307 	and.w	r3, r3, #7
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	220f      	movs	r2, #15
 8005f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f80:	43db      	mvns	r3, r3
 8005f82:	693a      	ldr	r2, [r7, #16]
 8005f84:	4013      	ands	r3, r2
 8005f86:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	691a      	ldr	r2, [r3, #16]
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	08da      	lsrs	r2, r3, #3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	3208      	adds	r2, #8
 8005fa6:	6939      	ldr	r1, [r7, #16]
 8005fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	005b      	lsls	r3, r3, #1
 8005fb6:	2203      	movs	r2, #3
 8005fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fbc:	43db      	mvns	r3, r3
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	f003 0203 	and.w	r2, r3, #3
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f000 80ac 	beq.w	8006146 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fee:	4b5f      	ldr	r3, [pc, #380]	; (800616c <HAL_GPIO_Init+0x330>)
 8005ff0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ff2:	4a5e      	ldr	r2, [pc, #376]	; (800616c <HAL_GPIO_Init+0x330>)
 8005ff4:	f043 0301 	orr.w	r3, r3, #1
 8005ff8:	6613      	str	r3, [r2, #96]	; 0x60
 8005ffa:	4b5c      	ldr	r3, [pc, #368]	; (800616c <HAL_GPIO_Init+0x330>)
 8005ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ffe:	f003 0301 	and.w	r3, r3, #1
 8006002:	60bb      	str	r3, [r7, #8]
 8006004:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006006:	4a5a      	ldr	r2, [pc, #360]	; (8006170 <HAL_GPIO_Init+0x334>)
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	089b      	lsrs	r3, r3, #2
 800600c:	3302      	adds	r3, #2
 800600e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006012:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	f003 0303 	and.w	r3, r3, #3
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	220f      	movs	r2, #15
 800601e:	fa02 f303 	lsl.w	r3, r2, r3
 8006022:	43db      	mvns	r3, r3
 8006024:	693a      	ldr	r2, [r7, #16]
 8006026:	4013      	ands	r3, r2
 8006028:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006030:	d025      	beq.n	800607e <HAL_GPIO_Init+0x242>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a4f      	ldr	r2, [pc, #316]	; (8006174 <HAL_GPIO_Init+0x338>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d01f      	beq.n	800607a <HAL_GPIO_Init+0x23e>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a4e      	ldr	r2, [pc, #312]	; (8006178 <HAL_GPIO_Init+0x33c>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d019      	beq.n	8006076 <HAL_GPIO_Init+0x23a>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a4d      	ldr	r2, [pc, #308]	; (800617c <HAL_GPIO_Init+0x340>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d013      	beq.n	8006072 <HAL_GPIO_Init+0x236>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a4c      	ldr	r2, [pc, #304]	; (8006180 <HAL_GPIO_Init+0x344>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d00d      	beq.n	800606e <HAL_GPIO_Init+0x232>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a4b      	ldr	r2, [pc, #300]	; (8006184 <HAL_GPIO_Init+0x348>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d007      	beq.n	800606a <HAL_GPIO_Init+0x22e>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a4a      	ldr	r2, [pc, #296]	; (8006188 <HAL_GPIO_Init+0x34c>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d101      	bne.n	8006066 <HAL_GPIO_Init+0x22a>
 8006062:	2306      	movs	r3, #6
 8006064:	e00c      	b.n	8006080 <HAL_GPIO_Init+0x244>
 8006066:	2307      	movs	r3, #7
 8006068:	e00a      	b.n	8006080 <HAL_GPIO_Init+0x244>
 800606a:	2305      	movs	r3, #5
 800606c:	e008      	b.n	8006080 <HAL_GPIO_Init+0x244>
 800606e:	2304      	movs	r3, #4
 8006070:	e006      	b.n	8006080 <HAL_GPIO_Init+0x244>
 8006072:	2303      	movs	r3, #3
 8006074:	e004      	b.n	8006080 <HAL_GPIO_Init+0x244>
 8006076:	2302      	movs	r3, #2
 8006078:	e002      	b.n	8006080 <HAL_GPIO_Init+0x244>
 800607a:	2301      	movs	r3, #1
 800607c:	e000      	b.n	8006080 <HAL_GPIO_Init+0x244>
 800607e:	2300      	movs	r3, #0
 8006080:	697a      	ldr	r2, [r7, #20]
 8006082:	f002 0203 	and.w	r2, r2, #3
 8006086:	0092      	lsls	r2, r2, #2
 8006088:	4093      	lsls	r3, r2
 800608a:	693a      	ldr	r2, [r7, #16]
 800608c:	4313      	orrs	r3, r2
 800608e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006090:	4937      	ldr	r1, [pc, #220]	; (8006170 <HAL_GPIO_Init+0x334>)
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	089b      	lsrs	r3, r3, #2
 8006096:	3302      	adds	r3, #2
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800609e:	4b3b      	ldr	r3, [pc, #236]	; (800618c <HAL_GPIO_Init+0x350>)
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	43db      	mvns	r3, r3
 80060a8:	693a      	ldr	r2, [r7, #16]
 80060aa:	4013      	ands	r3, r2
 80060ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	4313      	orrs	r3, r2
 80060c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80060c2:	4a32      	ldr	r2, [pc, #200]	; (800618c <HAL_GPIO_Init+0x350>)
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80060c8:	4b30      	ldr	r3, [pc, #192]	; (800618c <HAL_GPIO_Init+0x350>)
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	43db      	mvns	r3, r3
 80060d2:	693a      	ldr	r2, [r7, #16]
 80060d4:	4013      	ands	r3, r2
 80060d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d003      	beq.n	80060ec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80060ec:	4a27      	ldr	r2, [pc, #156]	; (800618c <HAL_GPIO_Init+0x350>)
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80060f2:	4b26      	ldr	r3, [pc, #152]	; (800618c <HAL_GPIO_Init+0x350>)
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	43db      	mvns	r3, r3
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	4013      	ands	r3, r2
 8006100:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d003      	beq.n	8006116 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800610e:	693a      	ldr	r2, [r7, #16]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	4313      	orrs	r3, r2
 8006114:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006116:	4a1d      	ldr	r2, [pc, #116]	; (800618c <HAL_GPIO_Init+0x350>)
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800611c:	4b1b      	ldr	r3, [pc, #108]	; (800618c <HAL_GPIO_Init+0x350>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	43db      	mvns	r3, r3
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	4013      	ands	r3, r2
 800612a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006134:	2b00      	cmp	r3, #0
 8006136:	d003      	beq.n	8006140 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8006138:	693a      	ldr	r2, [r7, #16]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	4313      	orrs	r3, r2
 800613e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006140:	4a12      	ldr	r2, [pc, #72]	; (800618c <HAL_GPIO_Init+0x350>)
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	3301      	adds	r3, #1
 800614a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	fa22 f303 	lsr.w	r3, r2, r3
 8006156:	2b00      	cmp	r3, #0
 8006158:	f47f ae78 	bne.w	8005e4c <HAL_GPIO_Init+0x10>
  }
}
 800615c:	bf00      	nop
 800615e:	bf00      	nop
 8006160:	371c      	adds	r7, #28
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	40021000 	.word	0x40021000
 8006170:	40010000 	.word	0x40010000
 8006174:	48000400 	.word	0x48000400
 8006178:	48000800 	.word	0x48000800
 800617c:	48000c00 	.word	0x48000c00
 8006180:	48001000 	.word	0x48001000
 8006184:	48001400 	.word	0x48001400
 8006188:	48001800 	.word	0x48001800
 800618c:	40010400 	.word	0x40010400

08006190 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	460b      	mov	r3, r1
 800619a:	807b      	strh	r3, [r7, #2]
 800619c:	4613      	mov	r3, r2
 800619e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80061a0:	787b      	ldrb	r3, [r7, #1]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d003      	beq.n	80061ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80061a6:	887a      	ldrh	r2, [r7, #2]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80061ac:	e002      	b.n	80061b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80061ae:	887a      	ldrh	r2, [r7, #2]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80061b4:	bf00      	nop
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b085      	sub	sp, #20
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	460b      	mov	r3, r1
 80061ca:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	695b      	ldr	r3, [r3, #20]
 80061d0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80061d2:	887a      	ldrh	r2, [r7, #2]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	4013      	ands	r3, r2
 80061d8:	041a      	lsls	r2, r3, #16
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	43d9      	mvns	r1, r3
 80061de:	887b      	ldrh	r3, [r7, #2]
 80061e0:	400b      	ands	r3, r1
 80061e2:	431a      	orrs	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	619a      	str	r2, [r3, #24]
}
 80061e8:	bf00      	nop
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b082      	sub	sp, #8
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e08d      	b.n	8006322 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d106      	bne.n	8006220 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7fb fd6e 	bl	8001cfc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2224      	movs	r2, #36	; 0x24
 8006224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 0201 	bic.w	r2, r2, #1
 8006236:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006244:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	689a      	ldr	r2, [r3, #8]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006254:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d107      	bne.n	800626e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	689a      	ldr	r2, [r3, #8]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800626a:	609a      	str	r2, [r3, #8]
 800626c:	e006      	b.n	800627c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	689a      	ldr	r2, [r3, #8]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800627a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	2b02      	cmp	r3, #2
 8006282:	d108      	bne.n	8006296 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	685a      	ldr	r2, [r3, #4]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006292:	605a      	str	r2, [r3, #4]
 8006294:	e007      	b.n	80062a6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	6812      	ldr	r2, [r2, #0]
 80062b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80062b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68da      	ldr	r2, [r3, #12]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	691a      	ldr	r2, [r3, #16]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	430a      	orrs	r2, r1
 80062e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	69d9      	ldr	r1, [r3, #28]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a1a      	ldr	r2, [r3, #32]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	430a      	orrs	r2, r1
 80062f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f042 0201 	orr.w	r2, r2, #1
 8006302:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2220      	movs	r2, #32
 800630e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3708      	adds	r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800632a:	b480      	push	{r7}
 800632c:	b083      	sub	sp, #12
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
 8006332:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800633a:	b2db      	uxtb	r3, r3
 800633c:	2b20      	cmp	r3, #32
 800633e:	d138      	bne.n	80063b2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006346:	2b01      	cmp	r3, #1
 8006348:	d101      	bne.n	800634e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800634a:	2302      	movs	r3, #2
 800634c:	e032      	b.n	80063b4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2224      	movs	r2, #36	; 0x24
 800635a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 0201 	bic.w	r2, r2, #1
 800636c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800637c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	6819      	ldr	r1, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	683a      	ldr	r2, [r7, #0]
 800638a:	430a      	orrs	r2, r1
 800638c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f042 0201 	orr.w	r2, r2, #1
 800639c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2220      	movs	r2, #32
 80063a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80063ae:	2300      	movs	r3, #0
 80063b0:	e000      	b.n	80063b4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80063b2:	2302      	movs	r3, #2
  }
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	2b20      	cmp	r3, #32
 80063d4:	d139      	bne.n	800644a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d101      	bne.n	80063e4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80063e0:	2302      	movs	r3, #2
 80063e2:	e033      	b.n	800644c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2224      	movs	r2, #36	; 0x24
 80063f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f022 0201 	bic.w	r2, r2, #1
 8006402:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006412:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	021b      	lsls	r3, r3, #8
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	4313      	orrs	r3, r2
 800641c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f042 0201 	orr.w	r2, r2, #1
 8006434:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2220      	movs	r2, #32
 800643a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006446:	2300      	movs	r3, #0
 8006448:	e000      	b.n	800644c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800644a:	2302      	movs	r3, #2
  }
}
 800644c:	4618      	mov	r0, r3
 800644e:	3714      	adds	r7, #20
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006458:	b480      	push	{r7}
 800645a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800645c:	4b04      	ldr	r3, [pc, #16]	; (8006470 <HAL_PWREx_GetVoltageRange+0x18>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006464:	4618      	mov	r0, r3
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	40007000 	.word	0x40007000

08006474 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006482:	d130      	bne.n	80064e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006484:	4b23      	ldr	r3, [pc, #140]	; (8006514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800648c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006490:	d038      	beq.n	8006504 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006492:	4b20      	ldr	r3, [pc, #128]	; (8006514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800649a:	4a1e      	ldr	r2, [pc, #120]	; (8006514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800649c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80064a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80064a2:	4b1d      	ldr	r3, [pc, #116]	; (8006518 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2232      	movs	r2, #50	; 0x32
 80064a8:	fb02 f303 	mul.w	r3, r2, r3
 80064ac:	4a1b      	ldr	r2, [pc, #108]	; (800651c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80064ae:	fba2 2303 	umull	r2, r3, r2, r3
 80064b2:	0c9b      	lsrs	r3, r3, #18
 80064b4:	3301      	adds	r3, #1
 80064b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064b8:	e002      	b.n	80064c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	3b01      	subs	r3, #1
 80064be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064c0:	4b14      	ldr	r3, [pc, #80]	; (8006514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064c2:	695b      	ldr	r3, [r3, #20]
 80064c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064cc:	d102      	bne.n	80064d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d1f2      	bne.n	80064ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80064d4:	4b0f      	ldr	r3, [pc, #60]	; (8006514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064e0:	d110      	bne.n	8006504 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e00f      	b.n	8006506 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80064e6:	4b0b      	ldr	r3, [pc, #44]	; (8006514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80064ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064f2:	d007      	beq.n	8006504 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80064f4:	4b07      	ldr	r3, [pc, #28]	; (8006514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80064fc:	4a05      	ldr	r2, [pc, #20]	; (8006514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006502:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	3714      	adds	r7, #20
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop
 8006514:	40007000 	.word	0x40007000
 8006518:	20000000 	.word	0x20000000
 800651c:	431bde83 	.word	0x431bde83

08006520 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b088      	sub	sp, #32
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e3ca      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006532:	4b97      	ldr	r3, [pc, #604]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	f003 030c 	and.w	r3, r3, #12
 800653a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800653c:	4b94      	ldr	r3, [pc, #592]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	f003 0303 	and.w	r3, r3, #3
 8006544:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 0310 	and.w	r3, r3, #16
 800654e:	2b00      	cmp	r3, #0
 8006550:	f000 80e4 	beq.w	800671c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d007      	beq.n	800656a <HAL_RCC_OscConfig+0x4a>
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	2b0c      	cmp	r3, #12
 800655e:	f040 808b 	bne.w	8006678 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	2b01      	cmp	r3, #1
 8006566:	f040 8087 	bne.w	8006678 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800656a:	4b89      	ldr	r3, [pc, #548]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0302 	and.w	r3, r3, #2
 8006572:	2b00      	cmp	r3, #0
 8006574:	d005      	beq.n	8006582 <HAL_RCC_OscConfig+0x62>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d101      	bne.n	8006582 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e3a2      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a1a      	ldr	r2, [r3, #32]
 8006586:	4b82      	ldr	r3, [pc, #520]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 0308 	and.w	r3, r3, #8
 800658e:	2b00      	cmp	r3, #0
 8006590:	d004      	beq.n	800659c <HAL_RCC_OscConfig+0x7c>
 8006592:	4b7f      	ldr	r3, [pc, #508]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800659a:	e005      	b.n	80065a8 <HAL_RCC_OscConfig+0x88>
 800659c:	4b7c      	ldr	r3, [pc, #496]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 800659e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065a2:	091b      	lsrs	r3, r3, #4
 80065a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d223      	bcs.n	80065f4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6a1b      	ldr	r3, [r3, #32]
 80065b0:	4618      	mov	r0, r3
 80065b2:	f000 fd55 	bl	8007060 <RCC_SetFlashLatencyFromMSIRange>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d001      	beq.n	80065c0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e383      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80065c0:	4b73      	ldr	r3, [pc, #460]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a72      	ldr	r2, [pc, #456]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80065c6:	f043 0308 	orr.w	r3, r3, #8
 80065ca:	6013      	str	r3, [r2, #0]
 80065cc:	4b70      	ldr	r3, [pc, #448]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6a1b      	ldr	r3, [r3, #32]
 80065d8:	496d      	ldr	r1, [pc, #436]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80065da:	4313      	orrs	r3, r2
 80065dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80065de:	4b6c      	ldr	r3, [pc, #432]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	69db      	ldr	r3, [r3, #28]
 80065ea:	021b      	lsls	r3, r3, #8
 80065ec:	4968      	ldr	r1, [pc, #416]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80065ee:	4313      	orrs	r3, r2
 80065f0:	604b      	str	r3, [r1, #4]
 80065f2:	e025      	b.n	8006640 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80065f4:	4b66      	ldr	r3, [pc, #408]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a65      	ldr	r2, [pc, #404]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80065fa:	f043 0308 	orr.w	r3, r3, #8
 80065fe:	6013      	str	r3, [r2, #0]
 8006600:	4b63      	ldr	r3, [pc, #396]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	4960      	ldr	r1, [pc, #384]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 800660e:	4313      	orrs	r3, r2
 8006610:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006612:	4b5f      	ldr	r3, [pc, #380]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	021b      	lsls	r3, r3, #8
 8006620:	495b      	ldr	r1, [pc, #364]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006622:	4313      	orrs	r3, r2
 8006624:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d109      	bne.n	8006640 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a1b      	ldr	r3, [r3, #32]
 8006630:	4618      	mov	r0, r3
 8006632:	f000 fd15 	bl	8007060 <RCC_SetFlashLatencyFromMSIRange>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d001      	beq.n	8006640 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e343      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006640:	f000 fc4a 	bl	8006ed8 <HAL_RCC_GetSysClockFreq>
 8006644:	4602      	mov	r2, r0
 8006646:	4b52      	ldr	r3, [pc, #328]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	091b      	lsrs	r3, r3, #4
 800664c:	f003 030f 	and.w	r3, r3, #15
 8006650:	4950      	ldr	r1, [pc, #320]	; (8006794 <HAL_RCC_OscConfig+0x274>)
 8006652:	5ccb      	ldrb	r3, [r1, r3]
 8006654:	f003 031f 	and.w	r3, r3, #31
 8006658:	fa22 f303 	lsr.w	r3, r2, r3
 800665c:	4a4e      	ldr	r2, [pc, #312]	; (8006798 <HAL_RCC_OscConfig+0x278>)
 800665e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006660:	4b4e      	ldr	r3, [pc, #312]	; (800679c <HAL_RCC_OscConfig+0x27c>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4618      	mov	r0, r3
 8006666:	f7fd fa81 	bl	8003b6c <HAL_InitTick>
 800666a:	4603      	mov	r3, r0
 800666c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800666e:	7bfb      	ldrb	r3, [r7, #15]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d052      	beq.n	800671a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006674:	7bfb      	ldrb	r3, [r7, #15]
 8006676:	e327      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d032      	beq.n	80066e6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006680:	4b43      	ldr	r3, [pc, #268]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a42      	ldr	r2, [pc, #264]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006686:	f043 0301 	orr.w	r3, r3, #1
 800668a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800668c:	f7fd fabe 	bl	8003c0c <HAL_GetTick>
 8006690:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006694:	f7fd faba 	bl	8003c0c <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e310      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066a6:	4b3a      	ldr	r3, [pc, #232]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d0f0      	beq.n	8006694 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066b2:	4b37      	ldr	r3, [pc, #220]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a36      	ldr	r2, [pc, #216]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80066b8:	f043 0308 	orr.w	r3, r3, #8
 80066bc:	6013      	str	r3, [r2, #0]
 80066be:	4b34      	ldr	r3, [pc, #208]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a1b      	ldr	r3, [r3, #32]
 80066ca:	4931      	ldr	r1, [pc, #196]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066d0:	4b2f      	ldr	r3, [pc, #188]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	69db      	ldr	r3, [r3, #28]
 80066dc:	021b      	lsls	r3, r3, #8
 80066de:	492c      	ldr	r1, [pc, #176]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	604b      	str	r3, [r1, #4]
 80066e4:	e01a      	b.n	800671c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80066e6:	4b2a      	ldr	r3, [pc, #168]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a29      	ldr	r2, [pc, #164]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 80066ec:	f023 0301 	bic.w	r3, r3, #1
 80066f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80066f2:	f7fd fa8b 	bl	8003c0c <HAL_GetTick>
 80066f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80066f8:	e008      	b.n	800670c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80066fa:	f7fd fa87 	bl	8003c0c <HAL_GetTick>
 80066fe:	4602      	mov	r2, r0
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	2b02      	cmp	r3, #2
 8006706:	d901      	bls.n	800670c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	e2dd      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800670c:	4b20      	ldr	r3, [pc, #128]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0302 	and.w	r3, r3, #2
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1f0      	bne.n	80066fa <HAL_RCC_OscConfig+0x1da>
 8006718:	e000      	b.n	800671c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800671a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0301 	and.w	r3, r3, #1
 8006724:	2b00      	cmp	r3, #0
 8006726:	d074      	beq.n	8006812 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	2b08      	cmp	r3, #8
 800672c:	d005      	beq.n	800673a <HAL_RCC_OscConfig+0x21a>
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	2b0c      	cmp	r3, #12
 8006732:	d10e      	bne.n	8006752 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	2b03      	cmp	r3, #3
 8006738:	d10b      	bne.n	8006752 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800673a:	4b15      	ldr	r3, [pc, #84]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006742:	2b00      	cmp	r3, #0
 8006744:	d064      	beq.n	8006810 <HAL_RCC_OscConfig+0x2f0>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d160      	bne.n	8006810 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e2ba      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800675a:	d106      	bne.n	800676a <HAL_RCC_OscConfig+0x24a>
 800675c:	4b0c      	ldr	r3, [pc, #48]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a0b      	ldr	r2, [pc, #44]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006762:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006766:	6013      	str	r3, [r2, #0]
 8006768:	e026      	b.n	80067b8 <HAL_RCC_OscConfig+0x298>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006772:	d115      	bne.n	80067a0 <HAL_RCC_OscConfig+0x280>
 8006774:	4b06      	ldr	r3, [pc, #24]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a05      	ldr	r2, [pc, #20]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 800677a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800677e:	6013      	str	r3, [r2, #0]
 8006780:	4b03      	ldr	r3, [pc, #12]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a02      	ldr	r2, [pc, #8]	; (8006790 <HAL_RCC_OscConfig+0x270>)
 8006786:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800678a:	6013      	str	r3, [r2, #0]
 800678c:	e014      	b.n	80067b8 <HAL_RCC_OscConfig+0x298>
 800678e:	bf00      	nop
 8006790:	40021000 	.word	0x40021000
 8006794:	0800e120 	.word	0x0800e120
 8006798:	20000000 	.word	0x20000000
 800679c:	20000104 	.word	0x20000104
 80067a0:	4ba0      	ldr	r3, [pc, #640]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a9f      	ldr	r2, [pc, #636]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80067a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067aa:	6013      	str	r3, [r2, #0]
 80067ac:	4b9d      	ldr	r3, [pc, #628]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a9c      	ldr	r2, [pc, #624]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80067b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d013      	beq.n	80067e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067c0:	f7fd fa24 	bl	8003c0c <HAL_GetTick>
 80067c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067c6:	e008      	b.n	80067da <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067c8:	f7fd fa20 	bl	8003c0c <HAL_GetTick>
 80067cc:	4602      	mov	r2, r0
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	2b64      	cmp	r3, #100	; 0x64
 80067d4:	d901      	bls.n	80067da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e276      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067da:	4b92      	ldr	r3, [pc, #584]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d0f0      	beq.n	80067c8 <HAL_RCC_OscConfig+0x2a8>
 80067e6:	e014      	b.n	8006812 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067e8:	f7fd fa10 	bl	8003c0c <HAL_GetTick>
 80067ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80067ee:	e008      	b.n	8006802 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067f0:	f7fd fa0c 	bl	8003c0c <HAL_GetTick>
 80067f4:	4602      	mov	r2, r0
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	2b64      	cmp	r3, #100	; 0x64
 80067fc:	d901      	bls.n	8006802 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e262      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006802:	4b88      	ldr	r3, [pc, #544]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d1f0      	bne.n	80067f0 <HAL_RCC_OscConfig+0x2d0>
 800680e:	e000      	b.n	8006812 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 0302 	and.w	r3, r3, #2
 800681a:	2b00      	cmp	r3, #0
 800681c:	d060      	beq.n	80068e0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	2b04      	cmp	r3, #4
 8006822:	d005      	beq.n	8006830 <HAL_RCC_OscConfig+0x310>
 8006824:	69bb      	ldr	r3, [r7, #24]
 8006826:	2b0c      	cmp	r3, #12
 8006828:	d119      	bne.n	800685e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	2b02      	cmp	r3, #2
 800682e:	d116      	bne.n	800685e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006830:	4b7c      	ldr	r3, [pc, #496]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006838:	2b00      	cmp	r3, #0
 800683a:	d005      	beq.n	8006848 <HAL_RCC_OscConfig+0x328>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d101      	bne.n	8006848 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e23f      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006848:	4b76      	ldr	r3, [pc, #472]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	061b      	lsls	r3, r3, #24
 8006856:	4973      	ldr	r1, [pc, #460]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006858:	4313      	orrs	r3, r2
 800685a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800685c:	e040      	b.n	80068e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d023      	beq.n	80068ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006866:	4b6f      	ldr	r3, [pc, #444]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a6e      	ldr	r2, [pc, #440]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 800686c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006870:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006872:	f7fd f9cb 	bl	8003c0c <HAL_GetTick>
 8006876:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006878:	e008      	b.n	800688c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800687a:	f7fd f9c7 	bl	8003c0c <HAL_GetTick>
 800687e:	4602      	mov	r2, r0
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	2b02      	cmp	r3, #2
 8006886:	d901      	bls.n	800688c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e21d      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800688c:	4b65      	ldr	r3, [pc, #404]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006894:	2b00      	cmp	r3, #0
 8006896:	d0f0      	beq.n	800687a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006898:	4b62      	ldr	r3, [pc, #392]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	061b      	lsls	r3, r3, #24
 80068a6:	495f      	ldr	r1, [pc, #380]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80068a8:	4313      	orrs	r3, r2
 80068aa:	604b      	str	r3, [r1, #4]
 80068ac:	e018      	b.n	80068e0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068ae:	4b5d      	ldr	r3, [pc, #372]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a5c      	ldr	r2, [pc, #368]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80068b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ba:	f7fd f9a7 	bl	8003c0c <HAL_GetTick>
 80068be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80068c0:	e008      	b.n	80068d4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068c2:	f7fd f9a3 	bl	8003c0c <HAL_GetTick>
 80068c6:	4602      	mov	r2, r0
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	1ad3      	subs	r3, r2, r3
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d901      	bls.n	80068d4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e1f9      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80068d4:	4b53      	ldr	r3, [pc, #332]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1f0      	bne.n	80068c2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 0308 	and.w	r3, r3, #8
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d03c      	beq.n	8006966 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	695b      	ldr	r3, [r3, #20]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d01c      	beq.n	800692e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068f4:	4b4b      	ldr	r3, [pc, #300]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80068f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80068fa:	4a4a      	ldr	r2, [pc, #296]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80068fc:	f043 0301 	orr.w	r3, r3, #1
 8006900:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006904:	f7fd f982 	bl	8003c0c <HAL_GetTick>
 8006908:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800690a:	e008      	b.n	800691e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800690c:	f7fd f97e 	bl	8003c0c <HAL_GetTick>
 8006910:	4602      	mov	r2, r0
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	2b02      	cmp	r3, #2
 8006918:	d901      	bls.n	800691e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e1d4      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800691e:	4b41      	ldr	r3, [pc, #260]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006920:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006924:	f003 0302 	and.w	r3, r3, #2
 8006928:	2b00      	cmp	r3, #0
 800692a:	d0ef      	beq.n	800690c <HAL_RCC_OscConfig+0x3ec>
 800692c:	e01b      	b.n	8006966 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800692e:	4b3d      	ldr	r3, [pc, #244]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006930:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006934:	4a3b      	ldr	r2, [pc, #236]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006936:	f023 0301 	bic.w	r3, r3, #1
 800693a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800693e:	f7fd f965 	bl	8003c0c <HAL_GetTick>
 8006942:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006944:	e008      	b.n	8006958 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006946:	f7fd f961 	bl	8003c0c <HAL_GetTick>
 800694a:	4602      	mov	r2, r0
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	2b02      	cmp	r3, #2
 8006952:	d901      	bls.n	8006958 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e1b7      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006958:	4b32      	ldr	r3, [pc, #200]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 800695a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800695e:	f003 0302 	and.w	r3, r3, #2
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1ef      	bne.n	8006946 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	2b00      	cmp	r3, #0
 8006970:	f000 80a6 	beq.w	8006ac0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006974:	2300      	movs	r3, #0
 8006976:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006978:	4b2a      	ldr	r3, [pc, #168]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 800697a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800697c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006980:	2b00      	cmp	r3, #0
 8006982:	d10d      	bne.n	80069a0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006984:	4b27      	ldr	r3, [pc, #156]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006988:	4a26      	ldr	r2, [pc, #152]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 800698a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800698e:	6593      	str	r3, [r2, #88]	; 0x58
 8006990:	4b24      	ldr	r3, [pc, #144]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006998:	60bb      	str	r3, [r7, #8]
 800699a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800699c:	2301      	movs	r3, #1
 800699e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069a0:	4b21      	ldr	r3, [pc, #132]	; (8006a28 <HAL_RCC_OscConfig+0x508>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d118      	bne.n	80069de <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80069ac:	4b1e      	ldr	r3, [pc, #120]	; (8006a28 <HAL_RCC_OscConfig+0x508>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a1d      	ldr	r2, [pc, #116]	; (8006a28 <HAL_RCC_OscConfig+0x508>)
 80069b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069b8:	f7fd f928 	bl	8003c0c <HAL_GetTick>
 80069bc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069be:	e008      	b.n	80069d2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069c0:	f7fd f924 	bl	8003c0c <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e17a      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069d2:	4b15      	ldr	r3, [pc, #84]	; (8006a28 <HAL_RCC_OscConfig+0x508>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d0f0      	beq.n	80069c0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d108      	bne.n	80069f8 <HAL_RCC_OscConfig+0x4d8>
 80069e6:	4b0f      	ldr	r3, [pc, #60]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80069e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ec:	4a0d      	ldr	r2, [pc, #52]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 80069ee:	f043 0301 	orr.w	r3, r3, #1
 80069f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80069f6:	e029      	b.n	8006a4c <HAL_RCC_OscConfig+0x52c>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	2b05      	cmp	r3, #5
 80069fe:	d115      	bne.n	8006a2c <HAL_RCC_OscConfig+0x50c>
 8006a00:	4b08      	ldr	r3, [pc, #32]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a06:	4a07      	ldr	r2, [pc, #28]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006a08:	f043 0304 	orr.w	r3, r3, #4
 8006a0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a10:	4b04      	ldr	r3, [pc, #16]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a16:	4a03      	ldr	r2, [pc, #12]	; (8006a24 <HAL_RCC_OscConfig+0x504>)
 8006a18:	f043 0301 	orr.w	r3, r3, #1
 8006a1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a20:	e014      	b.n	8006a4c <HAL_RCC_OscConfig+0x52c>
 8006a22:	bf00      	nop
 8006a24:	40021000 	.word	0x40021000
 8006a28:	40007000 	.word	0x40007000
 8006a2c:	4b9c      	ldr	r3, [pc, #624]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a32:	4a9b      	ldr	r2, [pc, #620]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006a34:	f023 0301 	bic.w	r3, r3, #1
 8006a38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a3c:	4b98      	ldr	r3, [pc, #608]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a42:	4a97      	ldr	r2, [pc, #604]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006a44:	f023 0304 	bic.w	r3, r3, #4
 8006a48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d016      	beq.n	8006a82 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a54:	f7fd f8da 	bl	8003c0c <HAL_GetTick>
 8006a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a5a:	e00a      	b.n	8006a72 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a5c:	f7fd f8d6 	bl	8003c0c <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e12a      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a72:	4b8b      	ldr	r3, [pc, #556]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d0ed      	beq.n	8006a5c <HAL_RCC_OscConfig+0x53c>
 8006a80:	e015      	b.n	8006aae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a82:	f7fd f8c3 	bl	8003c0c <HAL_GetTick>
 8006a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a88:	e00a      	b.n	8006aa0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a8a:	f7fd f8bf 	bl	8003c0c <HAL_GetTick>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	1ad3      	subs	r3, r2, r3
 8006a94:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d901      	bls.n	8006aa0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	e113      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006aa0:	4b7f      	ldr	r3, [pc, #508]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aa6:	f003 0302 	and.w	r3, r3, #2
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d1ed      	bne.n	8006a8a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006aae:	7ffb      	ldrb	r3, [r7, #31]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d105      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ab4:	4b7a      	ldr	r3, [pc, #488]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ab8:	4a79      	ldr	r2, [pc, #484]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006aba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006abe:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 80fe 	beq.w	8006cc6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	f040 80d0 	bne.w	8006c74 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006ad4:	4b72      	ldr	r3, [pc, #456]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006ad6:	68db      	ldr	r3, [r3, #12]
 8006ad8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	f003 0203 	and.w	r2, r3, #3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d130      	bne.n	8006b4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006af2:	3b01      	subs	r3, #1
 8006af4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d127      	bne.n	8006b4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b04:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d11f      	bne.n	8006b4a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b14:	2a07      	cmp	r2, #7
 8006b16:	bf14      	ite	ne
 8006b18:	2201      	movne	r2, #1
 8006b1a:	2200      	moveq	r2, #0
 8006b1c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d113      	bne.n	8006b4a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b2c:	085b      	lsrs	r3, r3, #1
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d109      	bne.n	8006b4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b40:	085b      	lsrs	r3, r3, #1
 8006b42:	3b01      	subs	r3, #1
 8006b44:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d06e      	beq.n	8006c28 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	2b0c      	cmp	r3, #12
 8006b4e:	d069      	beq.n	8006c24 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006b50:	4b53      	ldr	r3, [pc, #332]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d105      	bne.n	8006b68 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006b5c:	4b50      	ldr	r3, [pc, #320]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d001      	beq.n	8006b6c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e0ad      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006b6c:	4b4c      	ldr	r3, [pc, #304]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a4b      	ldr	r2, [pc, #300]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006b72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b76:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006b78:	f7fd f848 	bl	8003c0c <HAL_GetTick>
 8006b7c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b7e:	e008      	b.n	8006b92 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b80:	f7fd f844 	bl	8003c0c <HAL_GetTick>
 8006b84:	4602      	mov	r2, r0
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	2b02      	cmp	r3, #2
 8006b8c:	d901      	bls.n	8006b92 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006b8e:	2303      	movs	r3, #3
 8006b90:	e09a      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b92:	4b43      	ldr	r3, [pc, #268]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d1f0      	bne.n	8006b80 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b9e:	4b40      	ldr	r3, [pc, #256]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006ba0:	68da      	ldr	r2, [r3, #12]
 8006ba2:	4b40      	ldr	r3, [pc, #256]	; (8006ca4 <HAL_RCC_OscConfig+0x784>)
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006bae:	3a01      	subs	r2, #1
 8006bb0:	0112      	lsls	r2, r2, #4
 8006bb2:	4311      	orrs	r1, r2
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006bb8:	0212      	lsls	r2, r2, #8
 8006bba:	4311      	orrs	r1, r2
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006bc0:	0852      	lsrs	r2, r2, #1
 8006bc2:	3a01      	subs	r2, #1
 8006bc4:	0552      	lsls	r2, r2, #21
 8006bc6:	4311      	orrs	r1, r2
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006bcc:	0852      	lsrs	r2, r2, #1
 8006bce:	3a01      	subs	r2, #1
 8006bd0:	0652      	lsls	r2, r2, #25
 8006bd2:	4311      	orrs	r1, r2
 8006bd4:	687a      	ldr	r2, [r7, #4]
 8006bd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006bd8:	0912      	lsrs	r2, r2, #4
 8006bda:	0452      	lsls	r2, r2, #17
 8006bdc:	430a      	orrs	r2, r1
 8006bde:	4930      	ldr	r1, [pc, #192]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006be0:	4313      	orrs	r3, r2
 8006be2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006be4:	4b2e      	ldr	r3, [pc, #184]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a2d      	ldr	r2, [pc, #180]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006bea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006bee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006bf0:	4b2b      	ldr	r3, [pc, #172]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	4a2a      	ldr	r2, [pc, #168]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006bf6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006bfa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006bfc:	f7fd f806 	bl	8003c0c <HAL_GetTick>
 8006c00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c02:	e008      	b.n	8006c16 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c04:	f7fd f802 	bl	8003c0c <HAL_GetTick>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	1ad3      	subs	r3, r2, r3
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	d901      	bls.n	8006c16 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006c12:	2303      	movs	r3, #3
 8006c14:	e058      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c16:	4b22      	ldr	r3, [pc, #136]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d0f0      	beq.n	8006c04 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006c22:	e050      	b.n	8006cc6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e04f      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c28:	4b1d      	ldr	r3, [pc, #116]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d148      	bne.n	8006cc6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006c34:	4b1a      	ldr	r3, [pc, #104]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a19      	ldr	r2, [pc, #100]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006c3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c3e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006c40:	4b17      	ldr	r3, [pc, #92]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	4a16      	ldr	r2, [pc, #88]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006c46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c4a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006c4c:	f7fc ffde 	bl	8003c0c <HAL_GetTick>
 8006c50:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c52:	e008      	b.n	8006c66 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c54:	f7fc ffda 	bl	8003c0c <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d901      	bls.n	8006c66 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e030      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c66:	4b0e      	ldr	r3, [pc, #56]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d0f0      	beq.n	8006c54 <HAL_RCC_OscConfig+0x734>
 8006c72:	e028      	b.n	8006cc6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	2b0c      	cmp	r3, #12
 8006c78:	d023      	beq.n	8006cc2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c7a:	4b09      	ldr	r3, [pc, #36]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a08      	ldr	r2, [pc, #32]	; (8006ca0 <HAL_RCC_OscConfig+0x780>)
 8006c80:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c86:	f7fc ffc1 	bl	8003c0c <HAL_GetTick>
 8006c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c8c:	e00c      	b.n	8006ca8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c8e:	f7fc ffbd 	bl	8003c0c <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d905      	bls.n	8006ca8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e013      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
 8006ca0:	40021000 	.word	0x40021000
 8006ca4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ca8:	4b09      	ldr	r3, [pc, #36]	; (8006cd0 <HAL_RCC_OscConfig+0x7b0>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1ec      	bne.n	8006c8e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006cb4:	4b06      	ldr	r3, [pc, #24]	; (8006cd0 <HAL_RCC_OscConfig+0x7b0>)
 8006cb6:	68da      	ldr	r2, [r3, #12]
 8006cb8:	4905      	ldr	r1, [pc, #20]	; (8006cd0 <HAL_RCC_OscConfig+0x7b0>)
 8006cba:	4b06      	ldr	r3, [pc, #24]	; (8006cd4 <HAL_RCC_OscConfig+0x7b4>)
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	60cb      	str	r3, [r1, #12]
 8006cc0:	e001      	b.n	8006cc6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e000      	b.n	8006cc8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3720      	adds	r7, #32
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	40021000 	.word	0x40021000
 8006cd4:	feeefffc 	.word	0xfeeefffc

08006cd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d101      	bne.n	8006cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e0e7      	b.n	8006ebc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006cec:	4b75      	ldr	r3, [pc, #468]	; (8006ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f003 0307 	and.w	r3, r3, #7
 8006cf4:	683a      	ldr	r2, [r7, #0]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d910      	bls.n	8006d1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cfa:	4b72      	ldr	r3, [pc, #456]	; (8006ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f023 0207 	bic.w	r2, r3, #7
 8006d02:	4970      	ldr	r1, [pc, #448]	; (8006ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d0a:	4b6e      	ldr	r3, [pc, #440]	; (8006ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0307 	and.w	r3, r3, #7
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d001      	beq.n	8006d1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e0cf      	b.n	8006ebc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f003 0302 	and.w	r3, r3, #2
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d010      	beq.n	8006d4a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	689a      	ldr	r2, [r3, #8]
 8006d2c:	4b66      	ldr	r3, [pc, #408]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d908      	bls.n	8006d4a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d38:	4b63      	ldr	r3, [pc, #396]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	4960      	ldr	r1, [pc, #384]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006d46:	4313      	orrs	r3, r2
 8006d48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f003 0301 	and.w	r3, r3, #1
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d04c      	beq.n	8006df0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	2b03      	cmp	r3, #3
 8006d5c:	d107      	bne.n	8006d6e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d5e:	4b5a      	ldr	r3, [pc, #360]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d121      	bne.n	8006dae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e0a6      	b.n	8006ebc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	2b02      	cmp	r3, #2
 8006d74:	d107      	bne.n	8006d86 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006d76:	4b54      	ldr	r3, [pc, #336]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d115      	bne.n	8006dae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e09a      	b.n	8006ebc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d107      	bne.n	8006d9e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d8e:	4b4e      	ldr	r3, [pc, #312]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0302 	and.w	r3, r3, #2
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d109      	bne.n	8006dae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e08e      	b.n	8006ebc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d9e:	4b4a      	ldr	r3, [pc, #296]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d101      	bne.n	8006dae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e086      	b.n	8006ebc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006dae:	4b46      	ldr	r3, [pc, #280]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f023 0203 	bic.w	r2, r3, #3
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	4943      	ldr	r1, [pc, #268]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dc0:	f7fc ff24 	bl	8003c0c <HAL_GetTick>
 8006dc4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dc6:	e00a      	b.n	8006dde <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006dc8:	f7fc ff20 	bl	8003c0c <HAL_GetTick>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	1ad3      	subs	r3, r2, r3
 8006dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d901      	bls.n	8006dde <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e06e      	b.n	8006ebc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dde:	4b3a      	ldr	r3, [pc, #232]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f003 020c 	and.w	r2, r3, #12
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d1eb      	bne.n	8006dc8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0302 	and.w	r3, r3, #2
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d010      	beq.n	8006e1e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	689a      	ldr	r2, [r3, #8]
 8006e00:	4b31      	ldr	r3, [pc, #196]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d208      	bcs.n	8006e1e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e0c:	4b2e      	ldr	r3, [pc, #184]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	492b      	ldr	r1, [pc, #172]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e1e:	4b29      	ldr	r3, [pc, #164]	; (8006ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 0307 	and.w	r3, r3, #7
 8006e26:	683a      	ldr	r2, [r7, #0]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d210      	bcs.n	8006e4e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e2c:	4b25      	ldr	r3, [pc, #148]	; (8006ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f023 0207 	bic.w	r2, r3, #7
 8006e34:	4923      	ldr	r1, [pc, #140]	; (8006ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e3c:	4b21      	ldr	r3, [pc, #132]	; (8006ec4 <HAL_RCC_ClockConfig+0x1ec>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0307 	and.w	r3, r3, #7
 8006e44:	683a      	ldr	r2, [r7, #0]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d001      	beq.n	8006e4e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e036      	b.n	8006ebc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 0304 	and.w	r3, r3, #4
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d008      	beq.n	8006e6c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e5a:	4b1b      	ldr	r3, [pc, #108]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	4918      	ldr	r1, [pc, #96]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0308 	and.w	r3, r3, #8
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d009      	beq.n	8006e8c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e78:	4b13      	ldr	r3, [pc, #76]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	00db      	lsls	r3, r3, #3
 8006e86:	4910      	ldr	r1, [pc, #64]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006e8c:	f000 f824 	bl	8006ed8 <HAL_RCC_GetSysClockFreq>
 8006e90:	4602      	mov	r2, r0
 8006e92:	4b0d      	ldr	r3, [pc, #52]	; (8006ec8 <HAL_RCC_ClockConfig+0x1f0>)
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	091b      	lsrs	r3, r3, #4
 8006e98:	f003 030f 	and.w	r3, r3, #15
 8006e9c:	490b      	ldr	r1, [pc, #44]	; (8006ecc <HAL_RCC_ClockConfig+0x1f4>)
 8006e9e:	5ccb      	ldrb	r3, [r1, r3]
 8006ea0:	f003 031f 	and.w	r3, r3, #31
 8006ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ea8:	4a09      	ldr	r2, [pc, #36]	; (8006ed0 <HAL_RCC_ClockConfig+0x1f8>)
 8006eaa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006eac:	4b09      	ldr	r3, [pc, #36]	; (8006ed4 <HAL_RCC_ClockConfig+0x1fc>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7fc fe5b 	bl	8003b6c <HAL_InitTick>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	72fb      	strb	r3, [r7, #11]

  return status;
 8006eba:	7afb      	ldrb	r3, [r7, #11]
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3710      	adds	r7, #16
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	40022000 	.word	0x40022000
 8006ec8:	40021000 	.word	0x40021000
 8006ecc:	0800e120 	.word	0x0800e120
 8006ed0:	20000000 	.word	0x20000000
 8006ed4:	20000104 	.word	0x20000104

08006ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b089      	sub	sp, #36	; 0x24
 8006edc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	61fb      	str	r3, [r7, #28]
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ee6:	4b3e      	ldr	r3, [pc, #248]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	f003 030c 	and.w	r3, r3, #12
 8006eee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ef0:	4b3b      	ldr	r3, [pc, #236]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ef2:	68db      	ldr	r3, [r3, #12]
 8006ef4:	f003 0303 	and.w	r3, r3, #3
 8006ef8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d005      	beq.n	8006f0c <HAL_RCC_GetSysClockFreq+0x34>
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	2b0c      	cmp	r3, #12
 8006f04:	d121      	bne.n	8006f4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d11e      	bne.n	8006f4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006f0c:	4b34      	ldr	r3, [pc, #208]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0308 	and.w	r3, r3, #8
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d107      	bne.n	8006f28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006f18:	4b31      	ldr	r3, [pc, #196]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f1e:	0a1b      	lsrs	r3, r3, #8
 8006f20:	f003 030f 	and.w	r3, r3, #15
 8006f24:	61fb      	str	r3, [r7, #28]
 8006f26:	e005      	b.n	8006f34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006f28:	4b2d      	ldr	r3, [pc, #180]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	091b      	lsrs	r3, r3, #4
 8006f2e:	f003 030f 	and.w	r3, r3, #15
 8006f32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006f34:	4a2b      	ldr	r2, [pc, #172]	; (8006fe4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d10d      	bne.n	8006f60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f48:	e00a      	b.n	8006f60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	2b04      	cmp	r3, #4
 8006f4e:	d102      	bne.n	8006f56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006f50:	4b25      	ldr	r3, [pc, #148]	; (8006fe8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006f52:	61bb      	str	r3, [r7, #24]
 8006f54:	e004      	b.n	8006f60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	2b08      	cmp	r3, #8
 8006f5a:	d101      	bne.n	8006f60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006f5c:	4b23      	ldr	r3, [pc, #140]	; (8006fec <HAL_RCC_GetSysClockFreq+0x114>)
 8006f5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	2b0c      	cmp	r3, #12
 8006f64:	d134      	bne.n	8006fd0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006f66:	4b1e      	ldr	r3, [pc, #120]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f003 0303 	and.w	r3, r3, #3
 8006f6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d003      	beq.n	8006f7e <HAL_RCC_GetSysClockFreq+0xa6>
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	2b03      	cmp	r3, #3
 8006f7a:	d003      	beq.n	8006f84 <HAL_RCC_GetSysClockFreq+0xac>
 8006f7c:	e005      	b.n	8006f8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006f7e:	4b1a      	ldr	r3, [pc, #104]	; (8006fe8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006f80:	617b      	str	r3, [r7, #20]
      break;
 8006f82:	e005      	b.n	8006f90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006f84:	4b19      	ldr	r3, [pc, #100]	; (8006fec <HAL_RCC_GetSysClockFreq+0x114>)
 8006f86:	617b      	str	r3, [r7, #20]
      break;
 8006f88:	e002      	b.n	8006f90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	617b      	str	r3, [r7, #20]
      break;
 8006f8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006f90:	4b13      	ldr	r3, [pc, #76]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	091b      	lsrs	r3, r3, #4
 8006f96:	f003 0307 	and.w	r3, r3, #7
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006f9e:	4b10      	ldr	r3, [pc, #64]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	0a1b      	lsrs	r3, r3, #8
 8006fa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fa8:	697a      	ldr	r2, [r7, #20]
 8006faa:	fb03 f202 	mul.w	r2, r3, r2
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006fb6:	4b0a      	ldr	r3, [pc, #40]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	0e5b      	lsrs	r3, r3, #25
 8006fbc:	f003 0303 	and.w	r3, r3, #3
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	005b      	lsls	r3, r3, #1
 8006fc4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006fc6:	697a      	ldr	r2, [r7, #20]
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006fd0:	69bb      	ldr	r3, [r7, #24]
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3724      	adds	r7, #36	; 0x24
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	40021000 	.word	0x40021000
 8006fe4:	0800e138 	.word	0x0800e138
 8006fe8:	00f42400 	.word	0x00f42400
 8006fec:	007a1200 	.word	0x007a1200

08006ff0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ff4:	4b03      	ldr	r3, [pc, #12]	; (8007004 <HAL_RCC_GetHCLKFreq+0x14>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	20000000 	.word	0x20000000

08007008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800700c:	f7ff fff0 	bl	8006ff0 <HAL_RCC_GetHCLKFreq>
 8007010:	4602      	mov	r2, r0
 8007012:	4b06      	ldr	r3, [pc, #24]	; (800702c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	0a1b      	lsrs	r3, r3, #8
 8007018:	f003 0307 	and.w	r3, r3, #7
 800701c:	4904      	ldr	r1, [pc, #16]	; (8007030 <HAL_RCC_GetPCLK1Freq+0x28>)
 800701e:	5ccb      	ldrb	r3, [r1, r3]
 8007020:	f003 031f 	and.w	r3, r3, #31
 8007024:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007028:	4618      	mov	r0, r3
 800702a:	bd80      	pop	{r7, pc}
 800702c:	40021000 	.word	0x40021000
 8007030:	0800e130 	.word	0x0800e130

08007034 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007038:	f7ff ffda 	bl	8006ff0 <HAL_RCC_GetHCLKFreq>
 800703c:	4602      	mov	r2, r0
 800703e:	4b06      	ldr	r3, [pc, #24]	; (8007058 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	0adb      	lsrs	r3, r3, #11
 8007044:	f003 0307 	and.w	r3, r3, #7
 8007048:	4904      	ldr	r1, [pc, #16]	; (800705c <HAL_RCC_GetPCLK2Freq+0x28>)
 800704a:	5ccb      	ldrb	r3, [r1, r3]
 800704c:	f003 031f 	and.w	r3, r3, #31
 8007050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007054:	4618      	mov	r0, r3
 8007056:	bd80      	pop	{r7, pc}
 8007058:	40021000 	.word	0x40021000
 800705c:	0800e130 	.word	0x0800e130

08007060 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b086      	sub	sp, #24
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007068:	2300      	movs	r3, #0
 800706a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800706c:	4b2a      	ldr	r3, [pc, #168]	; (8007118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800706e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007070:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007074:	2b00      	cmp	r3, #0
 8007076:	d003      	beq.n	8007080 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007078:	f7ff f9ee 	bl	8006458 <HAL_PWREx_GetVoltageRange>
 800707c:	6178      	str	r0, [r7, #20]
 800707e:	e014      	b.n	80070aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007080:	4b25      	ldr	r3, [pc, #148]	; (8007118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007084:	4a24      	ldr	r2, [pc, #144]	; (8007118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007086:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800708a:	6593      	str	r3, [r2, #88]	; 0x58
 800708c:	4b22      	ldr	r3, [pc, #136]	; (8007118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800708e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007094:	60fb      	str	r3, [r7, #12]
 8007096:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007098:	f7ff f9de 	bl	8006458 <HAL_PWREx_GetVoltageRange>
 800709c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800709e:	4b1e      	ldr	r3, [pc, #120]	; (8007118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a2:	4a1d      	ldr	r2, [pc, #116]	; (8007118 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070b0:	d10b      	bne.n	80070ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2b80      	cmp	r3, #128	; 0x80
 80070b6:	d919      	bls.n	80070ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2ba0      	cmp	r3, #160	; 0xa0
 80070bc:	d902      	bls.n	80070c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80070be:	2302      	movs	r3, #2
 80070c0:	613b      	str	r3, [r7, #16]
 80070c2:	e013      	b.n	80070ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80070c4:	2301      	movs	r3, #1
 80070c6:	613b      	str	r3, [r7, #16]
 80070c8:	e010      	b.n	80070ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2b80      	cmp	r3, #128	; 0x80
 80070ce:	d902      	bls.n	80070d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80070d0:	2303      	movs	r3, #3
 80070d2:	613b      	str	r3, [r7, #16]
 80070d4:	e00a      	b.n	80070ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b80      	cmp	r3, #128	; 0x80
 80070da:	d102      	bne.n	80070e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80070dc:	2302      	movs	r3, #2
 80070de:	613b      	str	r3, [r7, #16]
 80070e0:	e004      	b.n	80070ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b70      	cmp	r3, #112	; 0x70
 80070e6:	d101      	bne.n	80070ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80070e8:	2301      	movs	r3, #1
 80070ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80070ec:	4b0b      	ldr	r3, [pc, #44]	; (800711c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f023 0207 	bic.w	r2, r3, #7
 80070f4:	4909      	ldr	r1, [pc, #36]	; (800711c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80070fc:	4b07      	ldr	r3, [pc, #28]	; (800711c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 0307 	and.w	r3, r3, #7
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	429a      	cmp	r2, r3
 8007108:	d001      	beq.n	800710e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e000      	b.n	8007110 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	3718      	adds	r7, #24
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	40021000 	.word	0x40021000
 800711c:	40022000 	.word	0x40022000

08007120 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b086      	sub	sp, #24
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007128:	2300      	movs	r3, #0
 800712a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800712c:	2300      	movs	r3, #0
 800712e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007138:	2b00      	cmp	r3, #0
 800713a:	d041      	beq.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007140:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007144:	d02a      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007146:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800714a:	d824      	bhi.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800714c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007150:	d008      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007152:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007156:	d81e      	bhi.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007158:	2b00      	cmp	r3, #0
 800715a:	d00a      	beq.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800715c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007160:	d010      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007162:	e018      	b.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007164:	4b86      	ldr	r3, [pc, #536]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	4a85      	ldr	r2, [pc, #532]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800716a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800716e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007170:	e015      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	3304      	adds	r3, #4
 8007176:	2100      	movs	r1, #0
 8007178:	4618      	mov	r0, r3
 800717a:	f000 fabb 	bl	80076f4 <RCCEx_PLLSAI1_Config>
 800717e:	4603      	mov	r3, r0
 8007180:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007182:	e00c      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	3320      	adds	r3, #32
 8007188:	2100      	movs	r1, #0
 800718a:	4618      	mov	r0, r3
 800718c:	f000 fba6 	bl	80078dc <RCCEx_PLLSAI2_Config>
 8007190:	4603      	mov	r3, r0
 8007192:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007194:	e003      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	74fb      	strb	r3, [r7, #19]
      break;
 800719a:	e000      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800719c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800719e:	7cfb      	ldrb	r3, [r7, #19]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d10b      	bne.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071a4:	4b76      	ldr	r3, [pc, #472]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071b2:	4973      	ldr	r1, [pc, #460]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071b4:	4313      	orrs	r3, r2
 80071b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80071ba:	e001      	b.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071bc:	7cfb      	ldrb	r3, [r7, #19]
 80071be:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d041      	beq.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80071d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80071d4:	d02a      	beq.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80071d6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80071da:	d824      	bhi.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80071dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80071e0:	d008      	beq.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80071e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80071e6:	d81e      	bhi.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00a      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80071ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80071f0:	d010      	beq.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80071f2:	e018      	b.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80071f4:	4b62      	ldr	r3, [pc, #392]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	4a61      	ldr	r2, [pc, #388]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071fe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007200:	e015      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	3304      	adds	r3, #4
 8007206:	2100      	movs	r1, #0
 8007208:	4618      	mov	r0, r3
 800720a:	f000 fa73 	bl	80076f4 <RCCEx_PLLSAI1_Config>
 800720e:	4603      	mov	r3, r0
 8007210:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007212:	e00c      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	3320      	adds	r3, #32
 8007218:	2100      	movs	r1, #0
 800721a:	4618      	mov	r0, r3
 800721c:	f000 fb5e 	bl	80078dc <RCCEx_PLLSAI2_Config>
 8007220:	4603      	mov	r3, r0
 8007222:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007224:	e003      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	74fb      	strb	r3, [r7, #19]
      break;
 800722a:	e000      	b.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800722c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800722e:	7cfb      	ldrb	r3, [r7, #19]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d10b      	bne.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007234:	4b52      	ldr	r3, [pc, #328]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800723a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007242:	494f      	ldr	r1, [pc, #316]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007244:	4313      	orrs	r3, r2
 8007246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800724a:	e001      	b.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800724c:	7cfb      	ldrb	r3, [r7, #19]
 800724e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 80a0 	beq.w	800739e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800725e:	2300      	movs	r3, #0
 8007260:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007262:	4b47      	ldr	r3, [pc, #284]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800726e:	2301      	movs	r3, #1
 8007270:	e000      	b.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8007272:	2300      	movs	r3, #0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00d      	beq.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007278:	4b41      	ldr	r3, [pc, #260]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800727a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800727c:	4a40      	ldr	r2, [pc, #256]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800727e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007282:	6593      	str	r3, [r2, #88]	; 0x58
 8007284:	4b3e      	ldr	r3, [pc, #248]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800728c:	60bb      	str	r3, [r7, #8]
 800728e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007290:	2301      	movs	r3, #1
 8007292:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007294:	4b3b      	ldr	r3, [pc, #236]	; (8007384 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a3a      	ldr	r2, [pc, #232]	; (8007384 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800729a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800729e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072a0:	f7fc fcb4 	bl	8003c0c <HAL_GetTick>
 80072a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80072a6:	e009      	b.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072a8:	f7fc fcb0 	bl	8003c0c <HAL_GetTick>
 80072ac:	4602      	mov	r2, r0
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	1ad3      	subs	r3, r2, r3
 80072b2:	2b02      	cmp	r3, #2
 80072b4:	d902      	bls.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80072b6:	2303      	movs	r3, #3
 80072b8:	74fb      	strb	r3, [r7, #19]
        break;
 80072ba:	e005      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80072bc:	4b31      	ldr	r3, [pc, #196]	; (8007384 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d0ef      	beq.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80072c8:	7cfb      	ldrb	r3, [r7, #19]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d15c      	bne.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80072ce:	4b2c      	ldr	r3, [pc, #176]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d01f      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072e6:	697a      	ldr	r2, [r7, #20]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d019      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80072ec:	4b24      	ldr	r3, [pc, #144]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80072f8:	4b21      	ldr	r3, [pc, #132]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072fe:	4a20      	ldr	r2, [pc, #128]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007304:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007308:	4b1d      	ldr	r3, [pc, #116]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800730a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800730e:	4a1c      	ldr	r2, [pc, #112]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007310:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007314:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007318:	4a19      	ldr	r2, [pc, #100]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	f003 0301 	and.w	r3, r3, #1
 8007326:	2b00      	cmp	r3, #0
 8007328:	d016      	beq.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800732a:	f7fc fc6f 	bl	8003c0c <HAL_GetTick>
 800732e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007330:	e00b      	b.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007332:	f7fc fc6b 	bl	8003c0c <HAL_GetTick>
 8007336:	4602      	mov	r2, r0
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	1ad3      	subs	r3, r2, r3
 800733c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007340:	4293      	cmp	r3, r2
 8007342:	d902      	bls.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007344:	2303      	movs	r3, #3
 8007346:	74fb      	strb	r3, [r7, #19]
            break;
 8007348:	e006      	b.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800734a:	4b0d      	ldr	r3, [pc, #52]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800734c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007350:	f003 0302 	and.w	r3, r3, #2
 8007354:	2b00      	cmp	r3, #0
 8007356:	d0ec      	beq.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007358:	7cfb      	ldrb	r3, [r7, #19]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d10c      	bne.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800735e:	4b08      	ldr	r3, [pc, #32]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007360:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007364:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800736e:	4904      	ldr	r1, [pc, #16]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007370:	4313      	orrs	r3, r2
 8007372:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007376:	e009      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007378:	7cfb      	ldrb	r3, [r7, #19]
 800737a:	74bb      	strb	r3, [r7, #18]
 800737c:	e006      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800737e:	bf00      	nop
 8007380:	40021000 	.word	0x40021000
 8007384:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007388:	7cfb      	ldrb	r3, [r7, #19]
 800738a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800738c:	7c7b      	ldrb	r3, [r7, #17]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d105      	bne.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007392:	4b9e      	ldr	r3, [pc, #632]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007396:	4a9d      	ldr	r2, [pc, #628]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007398:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800739c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0301 	and.w	r3, r3, #1
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00a      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073aa:	4b98      	ldr	r3, [pc, #608]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073b0:	f023 0203 	bic.w	r2, r3, #3
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073b8:	4994      	ldr	r1, [pc, #592]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073ba:	4313      	orrs	r3, r2
 80073bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0302 	and.w	r3, r3, #2
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d00a      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073cc:	4b8f      	ldr	r3, [pc, #572]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073d2:	f023 020c 	bic.w	r2, r3, #12
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073da:	498c      	ldr	r1, [pc, #560]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073dc:	4313      	orrs	r3, r2
 80073de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 0304 	and.w	r3, r3, #4
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00a      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073ee:	4b87      	ldr	r3, [pc, #540]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fc:	4983      	ldr	r1, [pc, #524]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073fe:	4313      	orrs	r3, r2
 8007400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 0308 	and.w	r3, r3, #8
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00a      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007410:	4b7e      	ldr	r3, [pc, #504]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007416:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800741e:	497b      	ldr	r1, [pc, #492]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007420:	4313      	orrs	r3, r2
 8007422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0310 	and.w	r3, r3, #16
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00a      	beq.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007432:	4b76      	ldr	r3, [pc, #472]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007438:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007440:	4972      	ldr	r1, [pc, #456]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007442:	4313      	orrs	r3, r2
 8007444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f003 0320 	and.w	r3, r3, #32
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00a      	beq.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007454:	4b6d      	ldr	r3, [pc, #436]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800745a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007462:	496a      	ldr	r1, [pc, #424]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007464:	4313      	orrs	r3, r2
 8007466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00a      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007476:	4b65      	ldr	r3, [pc, #404]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800747c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007484:	4961      	ldr	r1, [pc, #388]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007486:	4313      	orrs	r3, r2
 8007488:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00a      	beq.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007498:	4b5c      	ldr	r3, [pc, #368]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800749a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800749e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074a6:	4959      	ldr	r1, [pc, #356]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074a8:	4313      	orrs	r3, r2
 80074aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00a      	beq.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80074ba:	4b54      	ldr	r3, [pc, #336]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074c8:	4950      	ldr	r1, [pc, #320]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074ca:	4313      	orrs	r3, r2
 80074cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00a      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80074dc:	4b4b      	ldr	r3, [pc, #300]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ea:	4948      	ldr	r1, [pc, #288]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074ec:	4313      	orrs	r3, r2
 80074ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00a      	beq.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80074fe:	4b43      	ldr	r3, [pc, #268]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007504:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800750c:	493f      	ldr	r1, [pc, #252]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800750e:	4313      	orrs	r3, r2
 8007510:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800751c:	2b00      	cmp	r3, #0
 800751e:	d028      	beq.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007520:	4b3a      	ldr	r3, [pc, #232]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007526:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800752e:	4937      	ldr	r1, [pc, #220]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007530:	4313      	orrs	r3, r2
 8007532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800753a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800753e:	d106      	bne.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007540:	4b32      	ldr	r3, [pc, #200]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007542:	68db      	ldr	r3, [r3, #12]
 8007544:	4a31      	ldr	r2, [pc, #196]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007546:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800754a:	60d3      	str	r3, [r2, #12]
 800754c:	e011      	b.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007552:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007556:	d10c      	bne.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	3304      	adds	r3, #4
 800755c:	2101      	movs	r1, #1
 800755e:	4618      	mov	r0, r3
 8007560:	f000 f8c8 	bl	80076f4 <RCCEx_PLLSAI1_Config>
 8007564:	4603      	mov	r3, r0
 8007566:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007568:	7cfb      	ldrb	r3, [r7, #19]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800756e:	7cfb      	ldrb	r3, [r7, #19]
 8007570:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d028      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800757e:	4b23      	ldr	r3, [pc, #140]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007584:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800758c:	491f      	ldr	r1, [pc, #124]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800758e:	4313      	orrs	r3, r2
 8007590:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007598:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800759c:	d106      	bne.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800759e:	4b1b      	ldr	r3, [pc, #108]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	4a1a      	ldr	r2, [pc, #104]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075a8:	60d3      	str	r3, [r2, #12]
 80075aa:	e011      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80075b4:	d10c      	bne.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	3304      	adds	r3, #4
 80075ba:	2101      	movs	r1, #1
 80075bc:	4618      	mov	r0, r3
 80075be:	f000 f899 	bl	80076f4 <RCCEx_PLLSAI1_Config>
 80075c2:	4603      	mov	r3, r0
 80075c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80075c6:	7cfb      	ldrb	r3, [r7, #19]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d001      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80075cc:	7cfb      	ldrb	r3, [r7, #19]
 80075ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d02b      	beq.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80075dc:	4b0b      	ldr	r3, [pc, #44]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075ea:	4908      	ldr	r1, [pc, #32]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075ec:	4313      	orrs	r3, r2
 80075ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075fa:	d109      	bne.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075fc:	4b03      	ldr	r3, [pc, #12]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	4a02      	ldr	r2, [pc, #8]	; (800760c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007602:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007606:	60d3      	str	r3, [r2, #12]
 8007608:	e014      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800760a:	bf00      	nop
 800760c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007614:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007618:	d10c      	bne.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	3304      	adds	r3, #4
 800761e:	2101      	movs	r1, #1
 8007620:	4618      	mov	r0, r3
 8007622:	f000 f867 	bl	80076f4 <RCCEx_PLLSAI1_Config>
 8007626:	4603      	mov	r3, r0
 8007628:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800762a:	7cfb      	ldrb	r3, [r7, #19]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d001      	beq.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007630:	7cfb      	ldrb	r3, [r7, #19]
 8007632:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800763c:	2b00      	cmp	r3, #0
 800763e:	d02f      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007640:	4b2b      	ldr	r3, [pc, #172]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007646:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800764e:	4928      	ldr	r1, [pc, #160]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007650:	4313      	orrs	r3, r2
 8007652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800765a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800765e:	d10d      	bne.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	3304      	adds	r3, #4
 8007664:	2102      	movs	r1, #2
 8007666:	4618      	mov	r0, r3
 8007668:	f000 f844 	bl	80076f4 <RCCEx_PLLSAI1_Config>
 800766c:	4603      	mov	r3, r0
 800766e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007670:	7cfb      	ldrb	r3, [r7, #19]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d014      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007676:	7cfb      	ldrb	r3, [r7, #19]
 8007678:	74bb      	strb	r3, [r7, #18]
 800767a:	e011      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007680:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007684:	d10c      	bne.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	3320      	adds	r3, #32
 800768a:	2102      	movs	r1, #2
 800768c:	4618      	mov	r0, r3
 800768e:	f000 f925 	bl	80078dc <RCCEx_PLLSAI2_Config>
 8007692:	4603      	mov	r3, r0
 8007694:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007696:	7cfb      	ldrb	r3, [r7, #19]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d001      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800769c:	7cfb      	ldrb	r3, [r7, #19]
 800769e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d00a      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80076ac:	4b10      	ldr	r3, [pc, #64]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80076ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076ba:	490d      	ldr	r1, [pc, #52]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80076bc:	4313      	orrs	r3, r2
 80076be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00b      	beq.n	80076e6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80076ce:	4b08      	ldr	r3, [pc, #32]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80076d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076de:	4904      	ldr	r1, [pc, #16]	; (80076f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80076e0:	4313      	orrs	r3, r2
 80076e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80076e6:	7cbb      	ldrb	r3, [r7, #18]
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3718      	adds	r7, #24
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	40021000 	.word	0x40021000

080076f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076fe:	2300      	movs	r3, #0
 8007700:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007702:	4b75      	ldr	r3, [pc, #468]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	f003 0303 	and.w	r3, r3, #3
 800770a:	2b00      	cmp	r3, #0
 800770c:	d018      	beq.n	8007740 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800770e:	4b72      	ldr	r3, [pc, #456]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	f003 0203 	and.w	r2, r3, #3
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	429a      	cmp	r2, r3
 800771c:	d10d      	bne.n	800773a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
       ||
 8007722:	2b00      	cmp	r3, #0
 8007724:	d009      	beq.n	800773a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007726:	4b6c      	ldr	r3, [pc, #432]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	091b      	lsrs	r3, r3, #4
 800772c:	f003 0307 	and.w	r3, r3, #7
 8007730:	1c5a      	adds	r2, r3, #1
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	685b      	ldr	r3, [r3, #4]
       ||
 8007736:	429a      	cmp	r2, r3
 8007738:	d047      	beq.n	80077ca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	73fb      	strb	r3, [r7, #15]
 800773e:	e044      	b.n	80077ca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	2b03      	cmp	r3, #3
 8007746:	d018      	beq.n	800777a <RCCEx_PLLSAI1_Config+0x86>
 8007748:	2b03      	cmp	r3, #3
 800774a:	d825      	bhi.n	8007798 <RCCEx_PLLSAI1_Config+0xa4>
 800774c:	2b01      	cmp	r3, #1
 800774e:	d002      	beq.n	8007756 <RCCEx_PLLSAI1_Config+0x62>
 8007750:	2b02      	cmp	r3, #2
 8007752:	d009      	beq.n	8007768 <RCCEx_PLLSAI1_Config+0x74>
 8007754:	e020      	b.n	8007798 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007756:	4b60      	ldr	r3, [pc, #384]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f003 0302 	and.w	r3, r3, #2
 800775e:	2b00      	cmp	r3, #0
 8007760:	d11d      	bne.n	800779e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007766:	e01a      	b.n	800779e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007768:	4b5b      	ldr	r3, [pc, #364]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007770:	2b00      	cmp	r3, #0
 8007772:	d116      	bne.n	80077a2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007778:	e013      	b.n	80077a2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800777a:	4b57      	ldr	r3, [pc, #348]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007782:	2b00      	cmp	r3, #0
 8007784:	d10f      	bne.n	80077a6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007786:	4b54      	ldr	r3, [pc, #336]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800778e:	2b00      	cmp	r3, #0
 8007790:	d109      	bne.n	80077a6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007796:	e006      	b.n	80077a6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	73fb      	strb	r3, [r7, #15]
      break;
 800779c:	e004      	b.n	80077a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800779e:	bf00      	nop
 80077a0:	e002      	b.n	80077a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80077a2:	bf00      	nop
 80077a4:	e000      	b.n	80077a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80077a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80077a8:	7bfb      	ldrb	r3, [r7, #15]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10d      	bne.n	80077ca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80077ae:	4b4a      	ldr	r3, [pc, #296]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6819      	ldr	r1, [r3, #0]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	3b01      	subs	r3, #1
 80077c0:	011b      	lsls	r3, r3, #4
 80077c2:	430b      	orrs	r3, r1
 80077c4:	4944      	ldr	r1, [pc, #272]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077c6:	4313      	orrs	r3, r2
 80077c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d17d      	bne.n	80078cc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80077d0:	4b41      	ldr	r3, [pc, #260]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a40      	ldr	r2, [pc, #256]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077d6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80077da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077dc:	f7fc fa16 	bl	8003c0c <HAL_GetTick>
 80077e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80077e2:	e009      	b.n	80077f8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80077e4:	f7fc fa12 	bl	8003c0c <HAL_GetTick>
 80077e8:	4602      	mov	r2, r0
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d902      	bls.n	80077f8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80077f2:	2303      	movs	r3, #3
 80077f4:	73fb      	strb	r3, [r7, #15]
        break;
 80077f6:	e005      	b.n	8007804 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80077f8:	4b37      	ldr	r3, [pc, #220]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007800:	2b00      	cmp	r3, #0
 8007802:	d1ef      	bne.n	80077e4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007804:	7bfb      	ldrb	r3, [r7, #15]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d160      	bne.n	80078cc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d111      	bne.n	8007834 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007810:	4b31      	ldr	r3, [pc, #196]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007812:	691b      	ldr	r3, [r3, #16]
 8007814:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007818:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	6892      	ldr	r2, [r2, #8]
 8007820:	0211      	lsls	r1, r2, #8
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	68d2      	ldr	r2, [r2, #12]
 8007826:	0912      	lsrs	r2, r2, #4
 8007828:	0452      	lsls	r2, r2, #17
 800782a:	430a      	orrs	r2, r1
 800782c:	492a      	ldr	r1, [pc, #168]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800782e:	4313      	orrs	r3, r2
 8007830:	610b      	str	r3, [r1, #16]
 8007832:	e027      	b.n	8007884 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	2b01      	cmp	r3, #1
 8007838:	d112      	bne.n	8007860 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800783a:	4b27      	ldr	r3, [pc, #156]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007842:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	6892      	ldr	r2, [r2, #8]
 800784a:	0211      	lsls	r1, r2, #8
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	6912      	ldr	r2, [r2, #16]
 8007850:	0852      	lsrs	r2, r2, #1
 8007852:	3a01      	subs	r2, #1
 8007854:	0552      	lsls	r2, r2, #21
 8007856:	430a      	orrs	r2, r1
 8007858:	491f      	ldr	r1, [pc, #124]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800785a:	4313      	orrs	r3, r2
 800785c:	610b      	str	r3, [r1, #16]
 800785e:	e011      	b.n	8007884 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007860:	4b1d      	ldr	r3, [pc, #116]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007868:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800786c:	687a      	ldr	r2, [r7, #4]
 800786e:	6892      	ldr	r2, [r2, #8]
 8007870:	0211      	lsls	r1, r2, #8
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	6952      	ldr	r2, [r2, #20]
 8007876:	0852      	lsrs	r2, r2, #1
 8007878:	3a01      	subs	r2, #1
 800787a:	0652      	lsls	r2, r2, #25
 800787c:	430a      	orrs	r2, r1
 800787e:	4916      	ldr	r1, [pc, #88]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007880:	4313      	orrs	r3, r2
 8007882:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007884:	4b14      	ldr	r3, [pc, #80]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a13      	ldr	r2, [pc, #76]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800788a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800788e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007890:	f7fc f9bc 	bl	8003c0c <HAL_GetTick>
 8007894:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007896:	e009      	b.n	80078ac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007898:	f7fc f9b8 	bl	8003c0c <HAL_GetTick>
 800789c:	4602      	mov	r2, r0
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	1ad3      	subs	r3, r2, r3
 80078a2:	2b02      	cmp	r3, #2
 80078a4:	d902      	bls.n	80078ac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80078a6:	2303      	movs	r3, #3
 80078a8:	73fb      	strb	r3, [r7, #15]
          break;
 80078aa:	e005      	b.n	80078b8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80078ac:	4b0a      	ldr	r3, [pc, #40]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d0ef      	beq.n	8007898 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80078b8:	7bfb      	ldrb	r3, [r7, #15]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d106      	bne.n	80078cc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80078be:	4b06      	ldr	r3, [pc, #24]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078c0:	691a      	ldr	r2, [r3, #16]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	699b      	ldr	r3, [r3, #24]
 80078c6:	4904      	ldr	r1, [pc, #16]	; (80078d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078c8:	4313      	orrs	r3, r2
 80078ca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80078cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	40021000 	.word	0x40021000

080078dc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80078e6:	2300      	movs	r3, #0
 80078e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80078ea:	4b6a      	ldr	r3, [pc, #424]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	f003 0303 	and.w	r3, r3, #3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d018      	beq.n	8007928 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80078f6:	4b67      	ldr	r3, [pc, #412]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	f003 0203 	and.w	r2, r3, #3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	429a      	cmp	r2, r3
 8007904:	d10d      	bne.n	8007922 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
       ||
 800790a:	2b00      	cmp	r3, #0
 800790c:	d009      	beq.n	8007922 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800790e:	4b61      	ldr	r3, [pc, #388]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	091b      	lsrs	r3, r3, #4
 8007914:	f003 0307 	and.w	r3, r3, #7
 8007918:	1c5a      	adds	r2, r3, #1
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	685b      	ldr	r3, [r3, #4]
       ||
 800791e:	429a      	cmp	r2, r3
 8007920:	d047      	beq.n	80079b2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	73fb      	strb	r3, [r7, #15]
 8007926:	e044      	b.n	80079b2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	2b03      	cmp	r3, #3
 800792e:	d018      	beq.n	8007962 <RCCEx_PLLSAI2_Config+0x86>
 8007930:	2b03      	cmp	r3, #3
 8007932:	d825      	bhi.n	8007980 <RCCEx_PLLSAI2_Config+0xa4>
 8007934:	2b01      	cmp	r3, #1
 8007936:	d002      	beq.n	800793e <RCCEx_PLLSAI2_Config+0x62>
 8007938:	2b02      	cmp	r3, #2
 800793a:	d009      	beq.n	8007950 <RCCEx_PLLSAI2_Config+0x74>
 800793c:	e020      	b.n	8007980 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800793e:	4b55      	ldr	r3, [pc, #340]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 0302 	and.w	r3, r3, #2
 8007946:	2b00      	cmp	r3, #0
 8007948:	d11d      	bne.n	8007986 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800794e:	e01a      	b.n	8007986 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007950:	4b50      	ldr	r3, [pc, #320]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007958:	2b00      	cmp	r3, #0
 800795a:	d116      	bne.n	800798a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007960:	e013      	b.n	800798a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007962:	4b4c      	ldr	r3, [pc, #304]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d10f      	bne.n	800798e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800796e:	4b49      	ldr	r3, [pc, #292]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007976:	2b00      	cmp	r3, #0
 8007978:	d109      	bne.n	800798e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800797e:	e006      	b.n	800798e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	73fb      	strb	r3, [r7, #15]
      break;
 8007984:	e004      	b.n	8007990 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007986:	bf00      	nop
 8007988:	e002      	b.n	8007990 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800798a:	bf00      	nop
 800798c:	e000      	b.n	8007990 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800798e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007990:	7bfb      	ldrb	r3, [r7, #15]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10d      	bne.n	80079b2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007996:	4b3f      	ldr	r3, [pc, #252]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6819      	ldr	r1, [r3, #0]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	3b01      	subs	r3, #1
 80079a8:	011b      	lsls	r3, r3, #4
 80079aa:	430b      	orrs	r3, r1
 80079ac:	4939      	ldr	r1, [pc, #228]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 80079ae:	4313      	orrs	r3, r2
 80079b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80079b2:	7bfb      	ldrb	r3, [r7, #15]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d167      	bne.n	8007a88 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80079b8:	4b36      	ldr	r3, [pc, #216]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a35      	ldr	r2, [pc, #212]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 80079be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079c4:	f7fc f922 	bl	8003c0c <HAL_GetTick>
 80079c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80079ca:	e009      	b.n	80079e0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80079cc:	f7fc f91e 	bl	8003c0c <HAL_GetTick>
 80079d0:	4602      	mov	r2, r0
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	2b02      	cmp	r3, #2
 80079d8:	d902      	bls.n	80079e0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	73fb      	strb	r3, [r7, #15]
        break;
 80079de:	e005      	b.n	80079ec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80079e0:	4b2c      	ldr	r3, [pc, #176]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1ef      	bne.n	80079cc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80079ec:	7bfb      	ldrb	r3, [r7, #15]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d14a      	bne.n	8007a88 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d111      	bne.n	8007a1c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80079f8:	4b26      	ldr	r3, [pc, #152]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 80079fa:	695b      	ldr	r3, [r3, #20]
 80079fc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007a00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	6892      	ldr	r2, [r2, #8]
 8007a08:	0211      	lsls	r1, r2, #8
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	68d2      	ldr	r2, [r2, #12]
 8007a0e:	0912      	lsrs	r2, r2, #4
 8007a10:	0452      	lsls	r2, r2, #17
 8007a12:	430a      	orrs	r2, r1
 8007a14:	491f      	ldr	r1, [pc, #124]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a16:	4313      	orrs	r3, r2
 8007a18:	614b      	str	r3, [r1, #20]
 8007a1a:	e011      	b.n	8007a40 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a1c:	4b1d      	ldr	r3, [pc, #116]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a1e:	695b      	ldr	r3, [r3, #20]
 8007a20:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007a24:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	6892      	ldr	r2, [r2, #8]
 8007a2c:	0211      	lsls	r1, r2, #8
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	6912      	ldr	r2, [r2, #16]
 8007a32:	0852      	lsrs	r2, r2, #1
 8007a34:	3a01      	subs	r2, #1
 8007a36:	0652      	lsls	r2, r2, #25
 8007a38:	430a      	orrs	r2, r1
 8007a3a:	4916      	ldr	r1, [pc, #88]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007a40:	4b14      	ldr	r3, [pc, #80]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a13      	ldr	r2, [pc, #76]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a4c:	f7fc f8de 	bl	8003c0c <HAL_GetTick>
 8007a50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007a52:	e009      	b.n	8007a68 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007a54:	f7fc f8da 	bl	8003c0c <HAL_GetTick>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	1ad3      	subs	r3, r2, r3
 8007a5e:	2b02      	cmp	r3, #2
 8007a60:	d902      	bls.n	8007a68 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007a62:	2303      	movs	r3, #3
 8007a64:	73fb      	strb	r3, [r7, #15]
          break;
 8007a66:	e005      	b.n	8007a74 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007a68:	4b0a      	ldr	r3, [pc, #40]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d0ef      	beq.n	8007a54 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d106      	bne.n	8007a88 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007a7a:	4b06      	ldr	r3, [pc, #24]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a7c:	695a      	ldr	r2, [r3, #20]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	695b      	ldr	r3, [r3, #20]
 8007a82:	4904      	ldr	r1, [pc, #16]	; (8007a94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a84:	4313      	orrs	r3, r2
 8007a86:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3710      	adds	r7, #16
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}
 8007a92:	bf00      	nop
 8007a94:	40021000 	.word	0x40021000

08007a98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b082      	sub	sp, #8
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d101      	bne.n	8007aaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	e049      	b.n	8007b3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ab0:	b2db      	uxtb	r3, r3
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d106      	bne.n	8007ac4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f7fb fb7c 	bl	80031bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2202      	movs	r2, #2
 8007ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	3304      	adds	r3, #4
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	4610      	mov	r0, r2
 8007ad8:	f000 feec 	bl	80088b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2201      	movs	r2, #1
 8007b30:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3708      	adds	r7, #8
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}

08007b46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b082      	sub	sp, #8
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d101      	bne.n	8007b58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e049      	b.n	8007bec <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d106      	bne.n	8007b72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f000 f841 	bl	8007bf4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2202      	movs	r2, #2
 8007b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	3304      	adds	r3, #4
 8007b82:	4619      	mov	r1, r3
 8007b84:	4610      	mov	r0, r2
 8007b86:	f000 fe95 	bl	80088b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2201      	movs	r2, #1
 8007bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2201      	movs	r2, #1
 8007bce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2201      	movs	r2, #1
 8007bde:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2201      	movs	r2, #1
 8007be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3708      	adds	r7, #8
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d109      	bne.n	8007c2c <HAL_TIM_PWM_Start+0x24>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	bf14      	ite	ne
 8007c24:	2301      	movne	r3, #1
 8007c26:	2300      	moveq	r3, #0
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	e03c      	b.n	8007ca6 <HAL_TIM_PWM_Start+0x9e>
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	2b04      	cmp	r3, #4
 8007c30:	d109      	bne.n	8007c46 <HAL_TIM_PWM_Start+0x3e>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007c38:	b2db      	uxtb	r3, r3
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	bf14      	ite	ne
 8007c3e:	2301      	movne	r3, #1
 8007c40:	2300      	moveq	r3, #0
 8007c42:	b2db      	uxtb	r3, r3
 8007c44:	e02f      	b.n	8007ca6 <HAL_TIM_PWM_Start+0x9e>
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	2b08      	cmp	r3, #8
 8007c4a:	d109      	bne.n	8007c60 <HAL_TIM_PWM_Start+0x58>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	bf14      	ite	ne
 8007c58:	2301      	movne	r3, #1
 8007c5a:	2300      	moveq	r3, #0
 8007c5c:	b2db      	uxtb	r3, r3
 8007c5e:	e022      	b.n	8007ca6 <HAL_TIM_PWM_Start+0x9e>
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	2b0c      	cmp	r3, #12
 8007c64:	d109      	bne.n	8007c7a <HAL_TIM_PWM_Start+0x72>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	bf14      	ite	ne
 8007c72:	2301      	movne	r3, #1
 8007c74:	2300      	moveq	r3, #0
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	e015      	b.n	8007ca6 <HAL_TIM_PWM_Start+0x9e>
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	2b10      	cmp	r3, #16
 8007c7e:	d109      	bne.n	8007c94 <HAL_TIM_PWM_Start+0x8c>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	bf14      	ite	ne
 8007c8c:	2301      	movne	r3, #1
 8007c8e:	2300      	moveq	r3, #0
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	e008      	b.n	8007ca6 <HAL_TIM_PWM_Start+0x9e>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	bf14      	ite	ne
 8007ca0:	2301      	movne	r3, #1
 8007ca2:	2300      	moveq	r3, #0
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d001      	beq.n	8007cae <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	e09c      	b.n	8007de8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d104      	bne.n	8007cbe <HAL_TIM_PWM_Start+0xb6>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2202      	movs	r2, #2
 8007cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007cbc:	e023      	b.n	8007d06 <HAL_TIM_PWM_Start+0xfe>
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2b04      	cmp	r3, #4
 8007cc2:	d104      	bne.n	8007cce <HAL_TIM_PWM_Start+0xc6>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2202      	movs	r2, #2
 8007cc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ccc:	e01b      	b.n	8007d06 <HAL_TIM_PWM_Start+0xfe>
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	2b08      	cmp	r3, #8
 8007cd2:	d104      	bne.n	8007cde <HAL_TIM_PWM_Start+0xd6>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2202      	movs	r2, #2
 8007cd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007cdc:	e013      	b.n	8007d06 <HAL_TIM_PWM_Start+0xfe>
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	2b0c      	cmp	r3, #12
 8007ce2:	d104      	bne.n	8007cee <HAL_TIM_PWM_Start+0xe6>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2202      	movs	r2, #2
 8007ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007cec:	e00b      	b.n	8007d06 <HAL_TIM_PWM_Start+0xfe>
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	2b10      	cmp	r3, #16
 8007cf2:	d104      	bne.n	8007cfe <HAL_TIM_PWM_Start+0xf6>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007cfc:	e003      	b.n	8007d06 <HAL_TIM_PWM_Start+0xfe>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2202      	movs	r2, #2
 8007d02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	6839      	ldr	r1, [r7, #0]
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f001 fafe 	bl	8009310 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a35      	ldr	r2, [pc, #212]	; (8007df0 <HAL_TIM_PWM_Start+0x1e8>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d013      	beq.n	8007d46 <HAL_TIM_PWM_Start+0x13e>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a34      	ldr	r2, [pc, #208]	; (8007df4 <HAL_TIM_PWM_Start+0x1ec>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d00e      	beq.n	8007d46 <HAL_TIM_PWM_Start+0x13e>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a32      	ldr	r2, [pc, #200]	; (8007df8 <HAL_TIM_PWM_Start+0x1f0>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d009      	beq.n	8007d46 <HAL_TIM_PWM_Start+0x13e>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a31      	ldr	r2, [pc, #196]	; (8007dfc <HAL_TIM_PWM_Start+0x1f4>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d004      	beq.n	8007d46 <HAL_TIM_PWM_Start+0x13e>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a2f      	ldr	r2, [pc, #188]	; (8007e00 <HAL_TIM_PWM_Start+0x1f8>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d101      	bne.n	8007d4a <HAL_TIM_PWM_Start+0x142>
 8007d46:	2301      	movs	r3, #1
 8007d48:	e000      	b.n	8007d4c <HAL_TIM_PWM_Start+0x144>
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d007      	beq.n	8007d60 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d5e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a22      	ldr	r2, [pc, #136]	; (8007df0 <HAL_TIM_PWM_Start+0x1e8>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d01d      	beq.n	8007da6 <HAL_TIM_PWM_Start+0x19e>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d72:	d018      	beq.n	8007da6 <HAL_TIM_PWM_Start+0x19e>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a22      	ldr	r2, [pc, #136]	; (8007e04 <HAL_TIM_PWM_Start+0x1fc>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d013      	beq.n	8007da6 <HAL_TIM_PWM_Start+0x19e>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a21      	ldr	r2, [pc, #132]	; (8007e08 <HAL_TIM_PWM_Start+0x200>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d00e      	beq.n	8007da6 <HAL_TIM_PWM_Start+0x19e>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a1f      	ldr	r2, [pc, #124]	; (8007e0c <HAL_TIM_PWM_Start+0x204>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d009      	beq.n	8007da6 <HAL_TIM_PWM_Start+0x19e>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a17      	ldr	r2, [pc, #92]	; (8007df4 <HAL_TIM_PWM_Start+0x1ec>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d004      	beq.n	8007da6 <HAL_TIM_PWM_Start+0x19e>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a15      	ldr	r2, [pc, #84]	; (8007df8 <HAL_TIM_PWM_Start+0x1f0>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d115      	bne.n	8007dd2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	689a      	ldr	r2, [r3, #8]
 8007dac:	4b18      	ldr	r3, [pc, #96]	; (8007e10 <HAL_TIM_PWM_Start+0x208>)
 8007dae:	4013      	ands	r3, r2
 8007db0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2b06      	cmp	r3, #6
 8007db6:	d015      	beq.n	8007de4 <HAL_TIM_PWM_Start+0x1dc>
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007dbe:	d011      	beq.n	8007de4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f042 0201 	orr.w	r2, r2, #1
 8007dce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dd0:	e008      	b.n	8007de4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f042 0201 	orr.w	r2, r2, #1
 8007de0:	601a      	str	r2, [r3, #0]
 8007de2:	e000      	b.n	8007de6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007de4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3710      	adds	r7, #16
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}
 8007df0:	40012c00 	.word	0x40012c00
 8007df4:	40013400 	.word	0x40013400
 8007df8:	40014000 	.word	0x40014000
 8007dfc:	40014400 	.word	0x40014400
 8007e00:	40014800 	.word	0x40014800
 8007e04:	40000400 	.word	0x40000400
 8007e08:	40000800 	.word	0x40000800
 8007e0c:	40000c00 	.word	0x40000c00
 8007e10:	00010007 	.word	0x00010007

08007e14 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d101      	bne.n	8007e26 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	e049      	b.n	8007eba <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d106      	bne.n	8007e40 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 f841 	bl	8007ec2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2202      	movs	r2, #2
 8007e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	3304      	adds	r3, #4
 8007e50:	4619      	mov	r1, r3
 8007e52:	4610      	mov	r0, r2
 8007e54:	f000 fd2e 	bl	80088b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3708      	adds	r7, #8
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}

08007ec2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007ec2:	b480      	push	{r7}
 8007ec4:	b083      	sub	sp, #12
 8007ec6:	af00      	add	r7, sp, #0
 8007ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007eca:	bf00      	nop
 8007ecc:	370c      	adds	r7, #12
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
	...

08007ed8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d104      	bne.n	8007ef2 <HAL_TIM_IC_Start+0x1a>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	e023      	b.n	8007f3a <HAL_TIM_IC_Start+0x62>
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	2b04      	cmp	r3, #4
 8007ef6:	d104      	bne.n	8007f02 <HAL_TIM_IC_Start+0x2a>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	e01b      	b.n	8007f3a <HAL_TIM_IC_Start+0x62>
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	2b08      	cmp	r3, #8
 8007f06:	d104      	bne.n	8007f12 <HAL_TIM_IC_Start+0x3a>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f0e:	b2db      	uxtb	r3, r3
 8007f10:	e013      	b.n	8007f3a <HAL_TIM_IC_Start+0x62>
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	2b0c      	cmp	r3, #12
 8007f16:	d104      	bne.n	8007f22 <HAL_TIM_IC_Start+0x4a>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	e00b      	b.n	8007f3a <HAL_TIM_IC_Start+0x62>
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	2b10      	cmp	r3, #16
 8007f26:	d104      	bne.n	8007f32 <HAL_TIM_IC_Start+0x5a>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	e003      	b.n	8007f3a <HAL_TIM_IC_Start+0x62>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d104      	bne.n	8007f4c <HAL_TIM_IC_Start+0x74>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	e013      	b.n	8007f74 <HAL_TIM_IC_Start+0x9c>
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	2b04      	cmp	r3, #4
 8007f50:	d104      	bne.n	8007f5c <HAL_TIM_IC_Start+0x84>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	e00b      	b.n	8007f74 <HAL_TIM_IC_Start+0x9c>
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	2b08      	cmp	r3, #8
 8007f60:	d104      	bne.n	8007f6c <HAL_TIM_IC_Start+0x94>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	e003      	b.n	8007f74 <HAL_TIM_IC_Start+0x9c>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f76:	7bfb      	ldrb	r3, [r7, #15]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d102      	bne.n	8007f82 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f7c:	7bbb      	ldrb	r3, [r7, #14]
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d001      	beq.n	8007f86 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	e092      	b.n	80080ac <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d104      	bne.n	8007f96 <HAL_TIM_IC_Start+0xbe>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2202      	movs	r2, #2
 8007f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f94:	e023      	b.n	8007fde <HAL_TIM_IC_Start+0x106>
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	2b04      	cmp	r3, #4
 8007f9a:	d104      	bne.n	8007fa6 <HAL_TIM_IC_Start+0xce>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2202      	movs	r2, #2
 8007fa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fa4:	e01b      	b.n	8007fde <HAL_TIM_IC_Start+0x106>
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	2b08      	cmp	r3, #8
 8007faa:	d104      	bne.n	8007fb6 <HAL_TIM_IC_Start+0xde>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2202      	movs	r2, #2
 8007fb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fb4:	e013      	b.n	8007fde <HAL_TIM_IC_Start+0x106>
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	2b0c      	cmp	r3, #12
 8007fba:	d104      	bne.n	8007fc6 <HAL_TIM_IC_Start+0xee>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2202      	movs	r2, #2
 8007fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007fc4:	e00b      	b.n	8007fde <HAL_TIM_IC_Start+0x106>
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	2b10      	cmp	r3, #16
 8007fca:	d104      	bne.n	8007fd6 <HAL_TIM_IC_Start+0xfe>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2202      	movs	r2, #2
 8007fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fd4:	e003      	b.n	8007fde <HAL_TIM_IC_Start+0x106>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2202      	movs	r2, #2
 8007fda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d104      	bne.n	8007fee <HAL_TIM_IC_Start+0x116>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2202      	movs	r2, #2
 8007fe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007fec:	e013      	b.n	8008016 <HAL_TIM_IC_Start+0x13e>
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	2b04      	cmp	r3, #4
 8007ff2:	d104      	bne.n	8007ffe <HAL_TIM_IC_Start+0x126>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2202      	movs	r2, #2
 8007ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ffc:	e00b      	b.n	8008016 <HAL_TIM_IC_Start+0x13e>
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2b08      	cmp	r3, #8
 8008002:	d104      	bne.n	800800e <HAL_TIM_IC_Start+0x136>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2202      	movs	r2, #2
 8008008:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800800c:	e003      	b.n	8008016 <HAL_TIM_IC_Start+0x13e>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2202      	movs	r2, #2
 8008012:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	2201      	movs	r2, #1
 800801c:	6839      	ldr	r1, [r7, #0]
 800801e:	4618      	mov	r0, r3
 8008020:	f001 f976 	bl	8009310 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a22      	ldr	r2, [pc, #136]	; (80080b4 <HAL_TIM_IC_Start+0x1dc>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d01d      	beq.n	800806a <HAL_TIM_IC_Start+0x192>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008036:	d018      	beq.n	800806a <HAL_TIM_IC_Start+0x192>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a1e      	ldr	r2, [pc, #120]	; (80080b8 <HAL_TIM_IC_Start+0x1e0>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d013      	beq.n	800806a <HAL_TIM_IC_Start+0x192>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a1d      	ldr	r2, [pc, #116]	; (80080bc <HAL_TIM_IC_Start+0x1e4>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d00e      	beq.n	800806a <HAL_TIM_IC_Start+0x192>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a1b      	ldr	r2, [pc, #108]	; (80080c0 <HAL_TIM_IC_Start+0x1e8>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d009      	beq.n	800806a <HAL_TIM_IC_Start+0x192>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a1a      	ldr	r2, [pc, #104]	; (80080c4 <HAL_TIM_IC_Start+0x1ec>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d004      	beq.n	800806a <HAL_TIM_IC_Start+0x192>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a18      	ldr	r2, [pc, #96]	; (80080c8 <HAL_TIM_IC_Start+0x1f0>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d115      	bne.n	8008096 <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	689a      	ldr	r2, [r3, #8]
 8008070:	4b16      	ldr	r3, [pc, #88]	; (80080cc <HAL_TIM_IC_Start+0x1f4>)
 8008072:	4013      	ands	r3, r2
 8008074:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	2b06      	cmp	r3, #6
 800807a:	d015      	beq.n	80080a8 <HAL_TIM_IC_Start+0x1d0>
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008082:	d011      	beq.n	80080a8 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	681a      	ldr	r2, [r3, #0]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f042 0201 	orr.w	r2, r2, #1
 8008092:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008094:	e008      	b.n	80080a8 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	681a      	ldr	r2, [r3, #0]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f042 0201 	orr.w	r2, r2, #1
 80080a4:	601a      	str	r2, [r3, #0]
 80080a6:	e000      	b.n	80080aa <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80080aa:	2300      	movs	r3, #0
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	40012c00 	.word	0x40012c00
 80080b8:	40000400 	.word	0x40000400
 80080bc:	40000800 	.word	0x40000800
 80080c0:	40000c00 	.word	0x40000c00
 80080c4:	40013400 	.word	0x40013400
 80080c8:	40014000 	.word	0x40014000
 80080cc:	00010007 	.word	0x00010007

080080d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	f003 0302 	and.w	r3, r3, #2
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d020      	beq.n	8008134 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f003 0302 	and.w	r3, r3, #2
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d01b      	beq.n	8008134 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f06f 0202 	mvn.w	r2, #2
 8008104:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2201      	movs	r2, #1
 800810a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	699b      	ldr	r3, [r3, #24]
 8008112:	f003 0303 	and.w	r3, r3, #3
 8008116:	2b00      	cmp	r3, #0
 8008118:	d003      	beq.n	8008122 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fbac 	bl	8008878 <HAL_TIM_IC_CaptureCallback>
 8008120:	e005      	b.n	800812e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 fb9e 	bl	8008864 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 fbaf 	bl	800888c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	f003 0304 	and.w	r3, r3, #4
 800813a:	2b00      	cmp	r3, #0
 800813c:	d020      	beq.n	8008180 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f003 0304 	and.w	r3, r3, #4
 8008144:	2b00      	cmp	r3, #0
 8008146:	d01b      	beq.n	8008180 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f06f 0204 	mvn.w	r2, #4
 8008150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2202      	movs	r2, #2
 8008156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008162:	2b00      	cmp	r3, #0
 8008164:	d003      	beq.n	800816e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 fb86 	bl	8008878 <HAL_TIM_IC_CaptureCallback>
 800816c:	e005      	b.n	800817a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f000 fb78 	bl	8008864 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	f000 fb89 	bl	800888c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	f003 0308 	and.w	r3, r3, #8
 8008186:	2b00      	cmp	r3, #0
 8008188:	d020      	beq.n	80081cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f003 0308 	and.w	r3, r3, #8
 8008190:	2b00      	cmp	r3, #0
 8008192:	d01b      	beq.n	80081cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f06f 0208 	mvn.w	r2, #8
 800819c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2204      	movs	r2, #4
 80081a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	69db      	ldr	r3, [r3, #28]
 80081aa:	f003 0303 	and.w	r3, r3, #3
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d003      	beq.n	80081ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 fb60 	bl	8008878 <HAL_TIM_IC_CaptureCallback>
 80081b8:	e005      	b.n	80081c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 fb52 	bl	8008864 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 fb63 	bl	800888c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	f003 0310 	and.w	r3, r3, #16
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d020      	beq.n	8008218 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f003 0310 	and.w	r3, r3, #16
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d01b      	beq.n	8008218 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f06f 0210 	mvn.w	r2, #16
 80081e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2208      	movs	r2, #8
 80081ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	69db      	ldr	r3, [r3, #28]
 80081f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d003      	beq.n	8008206 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 fb3a 	bl	8008878 <HAL_TIM_IC_CaptureCallback>
 8008204:	e005      	b.n	8008212 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 fb2c 	bl	8008864 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fb3d 	bl	800888c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	f003 0301 	and.w	r3, r3, #1
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00c      	beq.n	800823c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f003 0301 	and.w	r3, r3, #1
 8008228:	2b00      	cmp	r3, #0
 800822a:	d007      	beq.n	800823c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f06f 0201 	mvn.w	r2, #1
 8008234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 fb0a 	bl	8008850 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00c      	beq.n	8008260 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800824c:	2b00      	cmp	r3, #0
 800824e:	d007      	beq.n	8008260 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f001 f98e 	bl	800957c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008266:	2b00      	cmp	r3, #0
 8008268:	d00c      	beq.n	8008284 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008270:	2b00      	cmp	r3, #0
 8008272:	d007      	beq.n	8008284 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800827c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f001 f986 	bl	8009590 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800828a:	2b00      	cmp	r3, #0
 800828c:	d00c      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008294:	2b00      	cmp	r3, #0
 8008296:	d007      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80082a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 fafc 	bl	80088a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	f003 0320 	and.w	r3, r3, #32
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00c      	beq.n	80082cc <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f003 0320 	and.w	r3, r3, #32
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d007      	beq.n	80082cc <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f06f 0220 	mvn.w	r2, #32
 80082c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f001 f94e 	bl	8009568 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082cc:	bf00      	nop
 80082ce:	3710      	adds	r7, #16
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b086      	sub	sp, #24
 80082d8:	af00      	add	r7, sp, #0
 80082da:	60f8      	str	r0, [r7, #12]
 80082dc:	60b9      	str	r1, [r7, #8]
 80082de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082e0:	2300      	movs	r3, #0
 80082e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d101      	bne.n	80082f2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80082ee:	2302      	movs	r3, #2
 80082f0:	e088      	b.n	8008404 <HAL_TIM_IC_ConfigChannel+0x130>
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2201      	movs	r2, #1
 80082f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d11b      	bne.n	8008338 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008310:	f000 fe40 	bl	8008f94 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	699a      	ldr	r2, [r3, #24]
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f022 020c 	bic.w	r2, r2, #12
 8008322:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	6999      	ldr	r1, [r3, #24]
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	689a      	ldr	r2, [r3, #8]
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	430a      	orrs	r2, r1
 8008334:	619a      	str	r2, [r3, #24]
 8008336:	e060      	b.n	80083fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2b04      	cmp	r3, #4
 800833c:	d11c      	bne.n	8008378 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800834e:	f000 febe 	bl	80090ce <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	699a      	ldr	r2, [r3, #24]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008360:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	6999      	ldr	r1, [r3, #24]
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	021a      	lsls	r2, r3, #8
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	430a      	orrs	r2, r1
 8008374:	619a      	str	r2, [r3, #24]
 8008376:	e040      	b.n	80083fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2b08      	cmp	r3, #8
 800837c:	d11b      	bne.n	80083b6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800838e:	f000 ff0b 	bl	80091a8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	69da      	ldr	r2, [r3, #28]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f022 020c 	bic.w	r2, r2, #12
 80083a0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	69d9      	ldr	r1, [r3, #28]
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	689a      	ldr	r2, [r3, #8]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	430a      	orrs	r2, r1
 80083b2:	61da      	str	r2, [r3, #28]
 80083b4:	e021      	b.n	80083fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2b0c      	cmp	r3, #12
 80083ba:	d11c      	bne.n	80083f6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80083cc:	f000 ff28 	bl	8009220 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	69da      	ldr	r2, [r3, #28]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80083de:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	69d9      	ldr	r1, [r3, #28]
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	021a      	lsls	r2, r3, #8
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	430a      	orrs	r2, r1
 80083f2:	61da      	str	r2, [r3, #28]
 80083f4:	e001      	b.n	80083fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80083f6:	2301      	movs	r3, #1
 80083f8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2200      	movs	r2, #0
 80083fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008402:	7dfb      	ldrb	r3, [r7, #23]
}
 8008404:	4618      	mov	r0, r3
 8008406:	3718      	adds	r7, #24
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b086      	sub	sp, #24
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008418:	2300      	movs	r3, #0
 800841a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008422:	2b01      	cmp	r3, #1
 8008424:	d101      	bne.n	800842a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008426:	2302      	movs	r3, #2
 8008428:	e0ff      	b.n	800862a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2201      	movs	r2, #1
 800842e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2b14      	cmp	r3, #20
 8008436:	f200 80f0 	bhi.w	800861a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800843a:	a201      	add	r2, pc, #4	; (adr r2, 8008440 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800843c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008440:	08008495 	.word	0x08008495
 8008444:	0800861b 	.word	0x0800861b
 8008448:	0800861b 	.word	0x0800861b
 800844c:	0800861b 	.word	0x0800861b
 8008450:	080084d5 	.word	0x080084d5
 8008454:	0800861b 	.word	0x0800861b
 8008458:	0800861b 	.word	0x0800861b
 800845c:	0800861b 	.word	0x0800861b
 8008460:	08008517 	.word	0x08008517
 8008464:	0800861b 	.word	0x0800861b
 8008468:	0800861b 	.word	0x0800861b
 800846c:	0800861b 	.word	0x0800861b
 8008470:	08008557 	.word	0x08008557
 8008474:	0800861b 	.word	0x0800861b
 8008478:	0800861b 	.word	0x0800861b
 800847c:	0800861b 	.word	0x0800861b
 8008480:	08008599 	.word	0x08008599
 8008484:	0800861b 	.word	0x0800861b
 8008488:	0800861b 	.word	0x0800861b
 800848c:	0800861b 	.word	0x0800861b
 8008490:	080085d9 	.word	0x080085d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68b9      	ldr	r1, [r7, #8]
 800849a:	4618      	mov	r0, r3
 800849c:	f000 faa4 	bl	80089e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	699a      	ldr	r2, [r3, #24]
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f042 0208 	orr.w	r2, r2, #8
 80084ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	699a      	ldr	r2, [r3, #24]
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f022 0204 	bic.w	r2, r2, #4
 80084be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	6999      	ldr	r1, [r3, #24]
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	691a      	ldr	r2, [r3, #16]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	430a      	orrs	r2, r1
 80084d0:	619a      	str	r2, [r3, #24]
      break;
 80084d2:	e0a5      	b.n	8008620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	68b9      	ldr	r1, [r7, #8]
 80084da:	4618      	mov	r0, r3
 80084dc:	f000 fb14 	bl	8008b08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	699a      	ldr	r2, [r3, #24]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	699a      	ldr	r2, [r3, #24]
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	6999      	ldr	r1, [r3, #24]
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	691b      	ldr	r3, [r3, #16]
 800850a:	021a      	lsls	r2, r3, #8
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	430a      	orrs	r2, r1
 8008512:	619a      	str	r2, [r3, #24]
      break;
 8008514:	e084      	b.n	8008620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68b9      	ldr	r1, [r7, #8]
 800851c:	4618      	mov	r0, r3
 800851e:	f000 fb7d 	bl	8008c1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	69da      	ldr	r2, [r3, #28]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f042 0208 	orr.w	r2, r2, #8
 8008530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	69da      	ldr	r2, [r3, #28]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f022 0204 	bic.w	r2, r2, #4
 8008540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	69d9      	ldr	r1, [r3, #28]
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	691a      	ldr	r2, [r3, #16]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	430a      	orrs	r2, r1
 8008552:	61da      	str	r2, [r3, #28]
      break;
 8008554:	e064      	b.n	8008620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	68b9      	ldr	r1, [r7, #8]
 800855c:	4618      	mov	r0, r3
 800855e:	f000 fbe5 	bl	8008d2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	69da      	ldr	r2, [r3, #28]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008570:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	69da      	ldr	r2, [r3, #28]
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008580:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	69d9      	ldr	r1, [r3, #28]
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	021a      	lsls	r2, r3, #8
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	430a      	orrs	r2, r1
 8008594:	61da      	str	r2, [r3, #28]
      break;
 8008596:	e043      	b.n	8008620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	68b9      	ldr	r1, [r7, #8]
 800859e:	4618      	mov	r0, r3
 80085a0:	f000 fc2e 	bl	8008e00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f042 0208 	orr.w	r2, r2, #8
 80085b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f022 0204 	bic.w	r2, r2, #4
 80085c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	691a      	ldr	r2, [r3, #16]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	430a      	orrs	r2, r1
 80085d4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80085d6:	e023      	b.n	8008620 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	68b9      	ldr	r1, [r7, #8]
 80085de:	4618      	mov	r0, r3
 80085e0:	f000 fc72 	bl	8008ec8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008602:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	691b      	ldr	r3, [r3, #16]
 800860e:	021a      	lsls	r2, r3, #8
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	430a      	orrs	r2, r1
 8008616:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008618:	e002      	b.n	8008620 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800861a:	2301      	movs	r3, #1
 800861c:	75fb      	strb	r3, [r7, #23]
      break;
 800861e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2200      	movs	r2, #0
 8008624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008628:	7dfb      	ldrb	r3, [r7, #23]
}
 800862a:	4618      	mov	r0, r3
 800862c:	3718      	adds	r7, #24
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop

08008634 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b084      	sub	sp, #16
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800863e:	2300      	movs	r3, #0
 8008640:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008648:	2b01      	cmp	r3, #1
 800864a:	d101      	bne.n	8008650 <HAL_TIM_ConfigClockSource+0x1c>
 800864c:	2302      	movs	r3, #2
 800864e:	e0b6      	b.n	80087be <HAL_TIM_ConfigClockSource+0x18a>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2202      	movs	r2, #2
 800865c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800866e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008672:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800867a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68ba      	ldr	r2, [r7, #8]
 8008682:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800868c:	d03e      	beq.n	800870c <HAL_TIM_ConfigClockSource+0xd8>
 800868e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008692:	f200 8087 	bhi.w	80087a4 <HAL_TIM_ConfigClockSource+0x170>
 8008696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800869a:	f000 8086 	beq.w	80087aa <HAL_TIM_ConfigClockSource+0x176>
 800869e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086a2:	d87f      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x170>
 80086a4:	2b70      	cmp	r3, #112	; 0x70
 80086a6:	d01a      	beq.n	80086de <HAL_TIM_ConfigClockSource+0xaa>
 80086a8:	2b70      	cmp	r3, #112	; 0x70
 80086aa:	d87b      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x170>
 80086ac:	2b60      	cmp	r3, #96	; 0x60
 80086ae:	d050      	beq.n	8008752 <HAL_TIM_ConfigClockSource+0x11e>
 80086b0:	2b60      	cmp	r3, #96	; 0x60
 80086b2:	d877      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x170>
 80086b4:	2b50      	cmp	r3, #80	; 0x50
 80086b6:	d03c      	beq.n	8008732 <HAL_TIM_ConfigClockSource+0xfe>
 80086b8:	2b50      	cmp	r3, #80	; 0x50
 80086ba:	d873      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x170>
 80086bc:	2b40      	cmp	r3, #64	; 0x40
 80086be:	d058      	beq.n	8008772 <HAL_TIM_ConfigClockSource+0x13e>
 80086c0:	2b40      	cmp	r3, #64	; 0x40
 80086c2:	d86f      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x170>
 80086c4:	2b30      	cmp	r3, #48	; 0x30
 80086c6:	d064      	beq.n	8008792 <HAL_TIM_ConfigClockSource+0x15e>
 80086c8:	2b30      	cmp	r3, #48	; 0x30
 80086ca:	d86b      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x170>
 80086cc:	2b20      	cmp	r3, #32
 80086ce:	d060      	beq.n	8008792 <HAL_TIM_ConfigClockSource+0x15e>
 80086d0:	2b20      	cmp	r3, #32
 80086d2:	d867      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x170>
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d05c      	beq.n	8008792 <HAL_TIM_ConfigClockSource+0x15e>
 80086d8:	2b10      	cmp	r3, #16
 80086da:	d05a      	beq.n	8008792 <HAL_TIM_ConfigClockSource+0x15e>
 80086dc:	e062      	b.n	80087a4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80086ee:	f000 fdef 	bl	80092d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	689b      	ldr	r3, [r3, #8]
 80086f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008700:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68ba      	ldr	r2, [r7, #8]
 8008708:	609a      	str	r2, [r3, #8]
      break;
 800870a:	e04f      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800871c:	f000 fdd8 	bl	80092d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	689a      	ldr	r2, [r3, #8]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800872e:	609a      	str	r2, [r3, #8]
      break;
 8008730:	e03c      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800873e:	461a      	mov	r2, r3
 8008740:	f000 fc96 	bl	8009070 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	2150      	movs	r1, #80	; 0x50
 800874a:	4618      	mov	r0, r3
 800874c:	f000 fda5 	bl	800929a <TIM_ITRx_SetConfig>
      break;
 8008750:	e02c      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800875e:	461a      	mov	r2, r3
 8008760:	f000 fcf2 	bl	8009148 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	2160      	movs	r1, #96	; 0x60
 800876a:	4618      	mov	r0, r3
 800876c:	f000 fd95 	bl	800929a <TIM_ITRx_SetConfig>
      break;
 8008770:	e01c      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800877e:	461a      	mov	r2, r3
 8008780:	f000 fc76 	bl	8009070 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2140      	movs	r1, #64	; 0x40
 800878a:	4618      	mov	r0, r3
 800878c:	f000 fd85 	bl	800929a <TIM_ITRx_SetConfig>
      break;
 8008790:	e00c      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4619      	mov	r1, r3
 800879c:	4610      	mov	r0, r2
 800879e:	f000 fd7c 	bl	800929a <TIM_ITRx_SetConfig>
      break;
 80087a2:	e003      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80087a4:	2301      	movs	r3, #1
 80087a6:	73fb      	strb	r3, [r7, #15]
      break;
 80087a8:	e000      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x178>
      break;
 80087aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80087bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3710      	adds	r7, #16
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
	...

080087c8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087c8:	b480      	push	{r7}
 80087ca:	b085      	sub	sp, #20
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
 80087d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80087d2:	2300      	movs	r3, #0
 80087d4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	2b0c      	cmp	r3, #12
 80087da:	d831      	bhi.n	8008840 <HAL_TIM_ReadCapturedValue+0x78>
 80087dc:	a201      	add	r2, pc, #4	; (adr r2, 80087e4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80087de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e2:	bf00      	nop
 80087e4:	08008819 	.word	0x08008819
 80087e8:	08008841 	.word	0x08008841
 80087ec:	08008841 	.word	0x08008841
 80087f0:	08008841 	.word	0x08008841
 80087f4:	08008823 	.word	0x08008823
 80087f8:	08008841 	.word	0x08008841
 80087fc:	08008841 	.word	0x08008841
 8008800:	08008841 	.word	0x08008841
 8008804:	0800882d 	.word	0x0800882d
 8008808:	08008841 	.word	0x08008841
 800880c:	08008841 	.word	0x08008841
 8008810:	08008841 	.word	0x08008841
 8008814:	08008837 	.word	0x08008837
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800881e:	60fb      	str	r3, [r7, #12]

      break;
 8008820:	e00f      	b.n	8008842 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008828:	60fb      	str	r3, [r7, #12]

      break;
 800882a:	e00a      	b.n	8008842 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008832:	60fb      	str	r3, [r7, #12]

      break;
 8008834:	e005      	b.n	8008842 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800883c:	60fb      	str	r3, [r7, #12]

      break;
 800883e:	e000      	b.n	8008842 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008840:	bf00      	nop
  }

  return tmpreg;
 8008842:	68fb      	ldr	r3, [r7, #12]
}
 8008844:	4618      	mov	r0, r3
 8008846:	3714      	adds	r7, #20
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008858:	bf00      	nop
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800886c:	bf00      	nop
 800886e:	370c      	adds	r7, #12
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008880:	bf00      	nop
 8008882:	370c      	adds	r7, #12
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800888c:	b480      	push	{r7}
 800888e:	b083      	sub	sp, #12
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008894:	bf00      	nop
 8008896:	370c      	adds	r7, #12
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr

080088a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80088a8:	bf00      	nop
 80088aa:	370c      	adds	r7, #12
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b085      	sub	sp, #20
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	4a40      	ldr	r2, [pc, #256]	; (80089c8 <TIM_Base_SetConfig+0x114>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d013      	beq.n	80088f4 <TIM_Base_SetConfig+0x40>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088d2:	d00f      	beq.n	80088f4 <TIM_Base_SetConfig+0x40>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	4a3d      	ldr	r2, [pc, #244]	; (80089cc <TIM_Base_SetConfig+0x118>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d00b      	beq.n	80088f4 <TIM_Base_SetConfig+0x40>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4a3c      	ldr	r2, [pc, #240]	; (80089d0 <TIM_Base_SetConfig+0x11c>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d007      	beq.n	80088f4 <TIM_Base_SetConfig+0x40>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4a3b      	ldr	r2, [pc, #236]	; (80089d4 <TIM_Base_SetConfig+0x120>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d003      	beq.n	80088f4 <TIM_Base_SetConfig+0x40>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	4a3a      	ldr	r2, [pc, #232]	; (80089d8 <TIM_Base_SetConfig+0x124>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d108      	bne.n	8008906 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	4313      	orrs	r3, r2
 8008904:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	4a2f      	ldr	r2, [pc, #188]	; (80089c8 <TIM_Base_SetConfig+0x114>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d01f      	beq.n	800894e <TIM_Base_SetConfig+0x9a>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008914:	d01b      	beq.n	800894e <TIM_Base_SetConfig+0x9a>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	4a2c      	ldr	r2, [pc, #176]	; (80089cc <TIM_Base_SetConfig+0x118>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d017      	beq.n	800894e <TIM_Base_SetConfig+0x9a>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	4a2b      	ldr	r2, [pc, #172]	; (80089d0 <TIM_Base_SetConfig+0x11c>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d013      	beq.n	800894e <TIM_Base_SetConfig+0x9a>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	4a2a      	ldr	r2, [pc, #168]	; (80089d4 <TIM_Base_SetConfig+0x120>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d00f      	beq.n	800894e <TIM_Base_SetConfig+0x9a>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4a29      	ldr	r2, [pc, #164]	; (80089d8 <TIM_Base_SetConfig+0x124>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d00b      	beq.n	800894e <TIM_Base_SetConfig+0x9a>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4a28      	ldr	r2, [pc, #160]	; (80089dc <TIM_Base_SetConfig+0x128>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d007      	beq.n	800894e <TIM_Base_SetConfig+0x9a>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4a27      	ldr	r2, [pc, #156]	; (80089e0 <TIM_Base_SetConfig+0x12c>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d003      	beq.n	800894e <TIM_Base_SetConfig+0x9a>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	4a26      	ldr	r2, [pc, #152]	; (80089e4 <TIM_Base_SetConfig+0x130>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d108      	bne.n	8008960 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008954:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	4313      	orrs	r3, r2
 800895e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	695b      	ldr	r3, [r3, #20]
 800896a:	4313      	orrs	r3, r2
 800896c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	689a      	ldr	r2, [r3, #8]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	4a10      	ldr	r2, [pc, #64]	; (80089c8 <TIM_Base_SetConfig+0x114>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d00f      	beq.n	80089ac <TIM_Base_SetConfig+0xf8>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4a12      	ldr	r2, [pc, #72]	; (80089d8 <TIM_Base_SetConfig+0x124>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d00b      	beq.n	80089ac <TIM_Base_SetConfig+0xf8>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a11      	ldr	r2, [pc, #68]	; (80089dc <TIM_Base_SetConfig+0x128>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d007      	beq.n	80089ac <TIM_Base_SetConfig+0xf8>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	4a10      	ldr	r2, [pc, #64]	; (80089e0 <TIM_Base_SetConfig+0x12c>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d003      	beq.n	80089ac <TIM_Base_SetConfig+0xf8>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a0f      	ldr	r2, [pc, #60]	; (80089e4 <TIM_Base_SetConfig+0x130>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d103      	bne.n	80089b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	691a      	ldr	r2, [r3, #16]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2201      	movs	r2, #1
 80089b8:	615a      	str	r2, [r3, #20]
}
 80089ba:	bf00      	nop
 80089bc:	3714      	adds	r7, #20
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	40012c00 	.word	0x40012c00
 80089cc:	40000400 	.word	0x40000400
 80089d0:	40000800 	.word	0x40000800
 80089d4:	40000c00 	.word	0x40000c00
 80089d8:	40013400 	.word	0x40013400
 80089dc:	40014000 	.word	0x40014000
 80089e0:	40014400 	.word	0x40014400
 80089e4:	40014800 	.word	0x40014800

080089e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b087      	sub	sp, #28
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6a1b      	ldr	r3, [r3, #32]
 80089f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6a1b      	ldr	r3, [r3, #32]
 80089fc:	f023 0201 	bic.w	r2, r3, #1
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	699b      	ldr	r3, [r3, #24]
 8008a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f023 0303 	bic.w	r3, r3, #3
 8008a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	f023 0302 	bic.w	r3, r3, #2
 8008a34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	697a      	ldr	r2, [r7, #20]
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a2c      	ldr	r2, [pc, #176]	; (8008af4 <TIM_OC1_SetConfig+0x10c>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d00f      	beq.n	8008a68 <TIM_OC1_SetConfig+0x80>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	4a2b      	ldr	r2, [pc, #172]	; (8008af8 <TIM_OC1_SetConfig+0x110>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d00b      	beq.n	8008a68 <TIM_OC1_SetConfig+0x80>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4a2a      	ldr	r2, [pc, #168]	; (8008afc <TIM_OC1_SetConfig+0x114>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d007      	beq.n	8008a68 <TIM_OC1_SetConfig+0x80>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	4a29      	ldr	r2, [pc, #164]	; (8008b00 <TIM_OC1_SetConfig+0x118>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d003      	beq.n	8008a68 <TIM_OC1_SetConfig+0x80>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	4a28      	ldr	r2, [pc, #160]	; (8008b04 <TIM_OC1_SetConfig+0x11c>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d10c      	bne.n	8008a82 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	f023 0308 	bic.w	r3, r3, #8
 8008a6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	68db      	ldr	r3, [r3, #12]
 8008a74:	697a      	ldr	r2, [r7, #20]
 8008a76:	4313      	orrs	r3, r2
 8008a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	f023 0304 	bic.w	r3, r3, #4
 8008a80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4a1b      	ldr	r2, [pc, #108]	; (8008af4 <TIM_OC1_SetConfig+0x10c>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d00f      	beq.n	8008aaa <TIM_OC1_SetConfig+0xc2>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4a1a      	ldr	r2, [pc, #104]	; (8008af8 <TIM_OC1_SetConfig+0x110>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d00b      	beq.n	8008aaa <TIM_OC1_SetConfig+0xc2>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a19      	ldr	r2, [pc, #100]	; (8008afc <TIM_OC1_SetConfig+0x114>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d007      	beq.n	8008aaa <TIM_OC1_SetConfig+0xc2>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4a18      	ldr	r2, [pc, #96]	; (8008b00 <TIM_OC1_SetConfig+0x118>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d003      	beq.n	8008aaa <TIM_OC1_SetConfig+0xc2>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a17      	ldr	r2, [pc, #92]	; (8008b04 <TIM_OC1_SetConfig+0x11c>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d111      	bne.n	8008ace <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ab0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	695b      	ldr	r3, [r3, #20]
 8008abe:	693a      	ldr	r2, [r7, #16]
 8008ac0:	4313      	orrs	r3, r2
 8008ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	699b      	ldr	r3, [r3, #24]
 8008ac8:	693a      	ldr	r2, [r7, #16]
 8008aca:	4313      	orrs	r3, r2
 8008acc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	693a      	ldr	r2, [r7, #16]
 8008ad2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	68fa      	ldr	r2, [r7, #12]
 8008ad8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	685a      	ldr	r2, [r3, #4]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	697a      	ldr	r2, [r7, #20]
 8008ae6:	621a      	str	r2, [r3, #32]
}
 8008ae8:	bf00      	nop
 8008aea:	371c      	adds	r7, #28
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr
 8008af4:	40012c00 	.word	0x40012c00
 8008af8:	40013400 	.word	0x40013400
 8008afc:	40014000 	.word	0x40014000
 8008b00:	40014400 	.word	0x40014400
 8008b04:	40014800 	.word	0x40014800

08008b08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b087      	sub	sp, #28
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6a1b      	ldr	r3, [r3, #32]
 8008b16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6a1b      	ldr	r3, [r3, #32]
 8008b1c:	f023 0210 	bic.w	r2, r3, #16
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	699b      	ldr	r3, [r3, #24]
 8008b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008b36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	021b      	lsls	r3, r3, #8
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	4313      	orrs	r3, r2
 8008b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	f023 0320 	bic.w	r3, r3, #32
 8008b56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	011b      	lsls	r3, r3, #4
 8008b5e:	697a      	ldr	r2, [r7, #20]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a28      	ldr	r2, [pc, #160]	; (8008c08 <TIM_OC2_SetConfig+0x100>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d003      	beq.n	8008b74 <TIM_OC2_SetConfig+0x6c>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a27      	ldr	r2, [pc, #156]	; (8008c0c <TIM_OC2_SetConfig+0x104>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d10d      	bne.n	8008b90 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	68db      	ldr	r3, [r3, #12]
 8008b80:	011b      	lsls	r3, r3, #4
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b8e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a1d      	ldr	r2, [pc, #116]	; (8008c08 <TIM_OC2_SetConfig+0x100>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d00f      	beq.n	8008bb8 <TIM_OC2_SetConfig+0xb0>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	4a1c      	ldr	r2, [pc, #112]	; (8008c0c <TIM_OC2_SetConfig+0x104>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d00b      	beq.n	8008bb8 <TIM_OC2_SetConfig+0xb0>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	4a1b      	ldr	r2, [pc, #108]	; (8008c10 <TIM_OC2_SetConfig+0x108>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d007      	beq.n	8008bb8 <TIM_OC2_SetConfig+0xb0>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	4a1a      	ldr	r2, [pc, #104]	; (8008c14 <TIM_OC2_SetConfig+0x10c>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d003      	beq.n	8008bb8 <TIM_OC2_SetConfig+0xb0>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	4a19      	ldr	r2, [pc, #100]	; (8008c18 <TIM_OC2_SetConfig+0x110>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d113      	bne.n	8008be0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008bc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	695b      	ldr	r3, [r3, #20]
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	693a      	ldr	r2, [r7, #16]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	699b      	ldr	r3, [r3, #24]
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	693a      	ldr	r2, [r7, #16]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	693a      	ldr	r2, [r7, #16]
 8008be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	685a      	ldr	r2, [r3, #4]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	697a      	ldr	r2, [r7, #20]
 8008bf8:	621a      	str	r2, [r3, #32]
}
 8008bfa:	bf00      	nop
 8008bfc:	371c      	adds	r7, #28
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr
 8008c06:	bf00      	nop
 8008c08:	40012c00 	.word	0x40012c00
 8008c0c:	40013400 	.word	0x40013400
 8008c10:	40014000 	.word	0x40014000
 8008c14:	40014400 	.word	0x40014400
 8008c18:	40014800 	.word	0x40014800

08008c1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b087      	sub	sp, #28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a1b      	ldr	r3, [r3, #32]
 8008c30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	69db      	ldr	r3, [r3, #28]
 8008c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f023 0303 	bic.w	r3, r3, #3
 8008c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	689b      	ldr	r3, [r3, #8]
 8008c6e:	021b      	lsls	r3, r3, #8
 8008c70:	697a      	ldr	r2, [r7, #20]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	4a27      	ldr	r2, [pc, #156]	; (8008d18 <TIM_OC3_SetConfig+0xfc>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d003      	beq.n	8008c86 <TIM_OC3_SetConfig+0x6a>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a26      	ldr	r2, [pc, #152]	; (8008d1c <TIM_OC3_SetConfig+0x100>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d10d      	bne.n	8008ca2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	021b      	lsls	r3, r3, #8
 8008c94:	697a      	ldr	r2, [r7, #20]
 8008c96:	4313      	orrs	r3, r2
 8008c98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ca0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a1c      	ldr	r2, [pc, #112]	; (8008d18 <TIM_OC3_SetConfig+0xfc>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d00f      	beq.n	8008cca <TIM_OC3_SetConfig+0xae>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4a1b      	ldr	r2, [pc, #108]	; (8008d1c <TIM_OC3_SetConfig+0x100>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d00b      	beq.n	8008cca <TIM_OC3_SetConfig+0xae>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4a1a      	ldr	r2, [pc, #104]	; (8008d20 <TIM_OC3_SetConfig+0x104>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d007      	beq.n	8008cca <TIM_OC3_SetConfig+0xae>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a19      	ldr	r2, [pc, #100]	; (8008d24 <TIM_OC3_SetConfig+0x108>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d003      	beq.n	8008cca <TIM_OC3_SetConfig+0xae>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a18      	ldr	r2, [pc, #96]	; (8008d28 <TIM_OC3_SetConfig+0x10c>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d113      	bne.n	8008cf2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	695b      	ldr	r3, [r3, #20]
 8008cde:	011b      	lsls	r3, r3, #4
 8008ce0:	693a      	ldr	r2, [r7, #16]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	699b      	ldr	r3, [r3, #24]
 8008cea:	011b      	lsls	r3, r3, #4
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	68fa      	ldr	r2, [r7, #12]
 8008cfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	685a      	ldr	r2, [r3, #4]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	697a      	ldr	r2, [r7, #20]
 8008d0a:	621a      	str	r2, [r3, #32]
}
 8008d0c:	bf00      	nop
 8008d0e:	371c      	adds	r7, #28
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr
 8008d18:	40012c00 	.word	0x40012c00
 8008d1c:	40013400 	.word	0x40013400
 8008d20:	40014000 	.word	0x40014000
 8008d24:	40014400 	.word	0x40014400
 8008d28:	40014800 	.word	0x40014800

08008d2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b087      	sub	sp, #28
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6a1b      	ldr	r3, [r3, #32]
 8008d3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6a1b      	ldr	r3, [r3, #32]
 8008d40:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	69db      	ldr	r3, [r3, #28]
 8008d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	021b      	lsls	r3, r3, #8
 8008d6e:	68fa      	ldr	r2, [r7, #12]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d74:	693b      	ldr	r3, [r7, #16]
 8008d76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	031b      	lsls	r3, r3, #12
 8008d82:	693a      	ldr	r2, [r7, #16]
 8008d84:	4313      	orrs	r3, r2
 8008d86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	4a18      	ldr	r2, [pc, #96]	; (8008dec <TIM_OC4_SetConfig+0xc0>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d00f      	beq.n	8008db0 <TIM_OC4_SetConfig+0x84>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	4a17      	ldr	r2, [pc, #92]	; (8008df0 <TIM_OC4_SetConfig+0xc4>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d00b      	beq.n	8008db0 <TIM_OC4_SetConfig+0x84>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a16      	ldr	r2, [pc, #88]	; (8008df4 <TIM_OC4_SetConfig+0xc8>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d007      	beq.n	8008db0 <TIM_OC4_SetConfig+0x84>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	4a15      	ldr	r2, [pc, #84]	; (8008df8 <TIM_OC4_SetConfig+0xcc>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d003      	beq.n	8008db0 <TIM_OC4_SetConfig+0x84>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	4a14      	ldr	r2, [pc, #80]	; (8008dfc <TIM_OC4_SetConfig+0xd0>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d109      	bne.n	8008dc4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008db6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	695b      	ldr	r3, [r3, #20]
 8008dbc:	019b      	lsls	r3, r3, #6
 8008dbe:	697a      	ldr	r2, [r7, #20]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	697a      	ldr	r2, [r7, #20]
 8008dc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	68fa      	ldr	r2, [r7, #12]
 8008dce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	685a      	ldr	r2, [r3, #4]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	693a      	ldr	r2, [r7, #16]
 8008ddc:	621a      	str	r2, [r3, #32]
}
 8008dde:	bf00      	nop
 8008de0:	371c      	adds	r7, #28
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	40012c00 	.word	0x40012c00
 8008df0:	40013400 	.word	0x40013400
 8008df4:	40014000 	.word	0x40014000
 8008df8:	40014400 	.word	0x40014400
 8008dfc:	40014800 	.word	0x40014800

08008e00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b087      	sub	sp, #28
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6a1b      	ldr	r3, [r3, #32]
 8008e0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6a1b      	ldr	r3, [r3, #32]
 8008e14:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	68fa      	ldr	r2, [r7, #12]
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008e44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	041b      	lsls	r3, r3, #16
 8008e4c:	693a      	ldr	r2, [r7, #16]
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a17      	ldr	r2, [pc, #92]	; (8008eb4 <TIM_OC5_SetConfig+0xb4>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d00f      	beq.n	8008e7a <TIM_OC5_SetConfig+0x7a>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a16      	ldr	r2, [pc, #88]	; (8008eb8 <TIM_OC5_SetConfig+0xb8>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d00b      	beq.n	8008e7a <TIM_OC5_SetConfig+0x7a>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a15      	ldr	r2, [pc, #84]	; (8008ebc <TIM_OC5_SetConfig+0xbc>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d007      	beq.n	8008e7a <TIM_OC5_SetConfig+0x7a>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a14      	ldr	r2, [pc, #80]	; (8008ec0 <TIM_OC5_SetConfig+0xc0>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d003      	beq.n	8008e7a <TIM_OC5_SetConfig+0x7a>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a13      	ldr	r2, [pc, #76]	; (8008ec4 <TIM_OC5_SetConfig+0xc4>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d109      	bne.n	8008e8e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	695b      	ldr	r3, [r3, #20]
 8008e86:	021b      	lsls	r3, r3, #8
 8008e88:	697a      	ldr	r2, [r7, #20]
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	68fa      	ldr	r2, [r7, #12]
 8008e98:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	685a      	ldr	r2, [r3, #4]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	693a      	ldr	r2, [r7, #16]
 8008ea6:	621a      	str	r2, [r3, #32]
}
 8008ea8:	bf00      	nop
 8008eaa:	371c      	adds	r7, #28
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr
 8008eb4:	40012c00 	.word	0x40012c00
 8008eb8:	40013400 	.word	0x40013400
 8008ebc:	40014000 	.word	0x40014000
 8008ec0:	40014400 	.word	0x40014400
 8008ec4:	40014800 	.word	0x40014800

08008ec8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b087      	sub	sp, #28
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a1b      	ldr	r3, [r3, #32]
 8008ed6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6a1b      	ldr	r3, [r3, #32]
 8008edc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008ef6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008efa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	021b      	lsls	r3, r3, #8
 8008f02:	68fa      	ldr	r2, [r7, #12]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008f0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	051b      	lsls	r3, r3, #20
 8008f16:	693a      	ldr	r2, [r7, #16]
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	4a18      	ldr	r2, [pc, #96]	; (8008f80 <TIM_OC6_SetConfig+0xb8>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d00f      	beq.n	8008f44 <TIM_OC6_SetConfig+0x7c>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	4a17      	ldr	r2, [pc, #92]	; (8008f84 <TIM_OC6_SetConfig+0xbc>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d00b      	beq.n	8008f44 <TIM_OC6_SetConfig+0x7c>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	4a16      	ldr	r2, [pc, #88]	; (8008f88 <TIM_OC6_SetConfig+0xc0>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d007      	beq.n	8008f44 <TIM_OC6_SetConfig+0x7c>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	4a15      	ldr	r2, [pc, #84]	; (8008f8c <TIM_OC6_SetConfig+0xc4>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d003      	beq.n	8008f44 <TIM_OC6_SetConfig+0x7c>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4a14      	ldr	r2, [pc, #80]	; (8008f90 <TIM_OC6_SetConfig+0xc8>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d109      	bne.n	8008f58 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	695b      	ldr	r3, [r3, #20]
 8008f50:	029b      	lsls	r3, r3, #10
 8008f52:	697a      	ldr	r2, [r7, #20]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	697a      	ldr	r2, [r7, #20]
 8008f5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	685a      	ldr	r2, [r3, #4]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	693a      	ldr	r2, [r7, #16]
 8008f70:	621a      	str	r2, [r3, #32]
}
 8008f72:	bf00      	nop
 8008f74:	371c      	adds	r7, #28
 8008f76:	46bd      	mov	sp, r7
 8008f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7c:	4770      	bx	lr
 8008f7e:	bf00      	nop
 8008f80:	40012c00 	.word	0x40012c00
 8008f84:	40013400 	.word	0x40013400
 8008f88:	40014000 	.word	0x40014000
 8008f8c:	40014400 	.word	0x40014400
 8008f90:	40014800 	.word	0x40014800

08008f94 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b087      	sub	sp, #28
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	60b9      	str	r1, [r7, #8]
 8008f9e:	607a      	str	r2, [r7, #4]
 8008fa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6a1b      	ldr	r3, [r3, #32]
 8008fa6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6a1b      	ldr	r3, [r3, #32]
 8008fac:	f023 0201 	bic.w	r2, r3, #1
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	699b      	ldr	r3, [r3, #24]
 8008fb8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	4a26      	ldr	r2, [pc, #152]	; (8009058 <TIM_TI1_SetConfig+0xc4>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d017      	beq.n	8008ff2 <TIM_TI1_SetConfig+0x5e>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fc8:	d013      	beq.n	8008ff2 <TIM_TI1_SetConfig+0x5e>
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	4a23      	ldr	r2, [pc, #140]	; (800905c <TIM_TI1_SetConfig+0xc8>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d00f      	beq.n	8008ff2 <TIM_TI1_SetConfig+0x5e>
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	4a22      	ldr	r2, [pc, #136]	; (8009060 <TIM_TI1_SetConfig+0xcc>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d00b      	beq.n	8008ff2 <TIM_TI1_SetConfig+0x5e>
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	4a21      	ldr	r2, [pc, #132]	; (8009064 <TIM_TI1_SetConfig+0xd0>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d007      	beq.n	8008ff2 <TIM_TI1_SetConfig+0x5e>
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	4a20      	ldr	r2, [pc, #128]	; (8009068 <TIM_TI1_SetConfig+0xd4>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d003      	beq.n	8008ff2 <TIM_TI1_SetConfig+0x5e>
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	4a1f      	ldr	r2, [pc, #124]	; (800906c <TIM_TI1_SetConfig+0xd8>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d101      	bne.n	8008ff6 <TIM_TI1_SetConfig+0x62>
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e000      	b.n	8008ff8 <TIM_TI1_SetConfig+0x64>
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d008      	beq.n	800900e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	f023 0303 	bic.w	r3, r3, #3
 8009002:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009004:	697a      	ldr	r2, [r7, #20]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4313      	orrs	r3, r2
 800900a:	617b      	str	r3, [r7, #20]
 800900c:	e003      	b.n	8009016 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	f043 0301 	orr.w	r3, r3, #1
 8009014:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800901c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	011b      	lsls	r3, r3, #4
 8009022:	b2db      	uxtb	r3, r3
 8009024:	697a      	ldr	r2, [r7, #20]
 8009026:	4313      	orrs	r3, r2
 8009028:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	f023 030a 	bic.w	r3, r3, #10
 8009030:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	f003 030a 	and.w	r3, r3, #10
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	4313      	orrs	r3, r2
 800903c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	697a      	ldr	r2, [r7, #20]
 8009042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	693a      	ldr	r2, [r7, #16]
 8009048:	621a      	str	r2, [r3, #32]
}
 800904a:	bf00      	nop
 800904c:	371c      	adds	r7, #28
 800904e:	46bd      	mov	sp, r7
 8009050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009054:	4770      	bx	lr
 8009056:	bf00      	nop
 8009058:	40012c00 	.word	0x40012c00
 800905c:	40000400 	.word	0x40000400
 8009060:	40000800 	.word	0x40000800
 8009064:	40000c00 	.word	0x40000c00
 8009068:	40013400 	.word	0x40013400
 800906c:	40014000 	.word	0x40014000

08009070 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009070:	b480      	push	{r7}
 8009072:	b087      	sub	sp, #28
 8009074:	af00      	add	r7, sp, #0
 8009076:	60f8      	str	r0, [r7, #12]
 8009078:	60b9      	str	r1, [r7, #8]
 800907a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	6a1b      	ldr	r3, [r3, #32]
 8009080:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	6a1b      	ldr	r3, [r3, #32]
 8009086:	f023 0201 	bic.w	r2, r3, #1
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	699b      	ldr	r3, [r3, #24]
 8009092:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800909a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	011b      	lsls	r3, r3, #4
 80090a0:	693a      	ldr	r2, [r7, #16]
 80090a2:	4313      	orrs	r3, r2
 80090a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	f023 030a 	bic.w	r3, r3, #10
 80090ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80090ae:	697a      	ldr	r2, [r7, #20]
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	4313      	orrs	r3, r2
 80090b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	693a      	ldr	r2, [r7, #16]
 80090ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	697a      	ldr	r2, [r7, #20]
 80090c0:	621a      	str	r2, [r3, #32]
}
 80090c2:	bf00      	nop
 80090c4:	371c      	adds	r7, #28
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr

080090ce <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80090ce:	b480      	push	{r7}
 80090d0:	b087      	sub	sp, #28
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	60f8      	str	r0, [r7, #12]
 80090d6:	60b9      	str	r1, [r7, #8]
 80090d8:	607a      	str	r2, [r7, #4]
 80090da:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6a1b      	ldr	r3, [r3, #32]
 80090e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6a1b      	ldr	r3, [r3, #32]
 80090e6:	f023 0210 	bic.w	r2, r3, #16
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	699b      	ldr	r3, [r3, #24]
 80090f2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	021b      	lsls	r3, r3, #8
 8009100:	693a      	ldr	r2, [r7, #16]
 8009102:	4313      	orrs	r3, r2
 8009104:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800910c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	031b      	lsls	r3, r3, #12
 8009112:	b29b      	uxth	r3, r3
 8009114:	693a      	ldr	r2, [r7, #16]
 8009116:	4313      	orrs	r3, r2
 8009118:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009120:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	011b      	lsls	r3, r3, #4
 8009126:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800912a:	697a      	ldr	r2, [r7, #20]
 800912c:	4313      	orrs	r3, r2
 800912e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	693a      	ldr	r2, [r7, #16]
 8009134:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	697a      	ldr	r2, [r7, #20]
 800913a:	621a      	str	r2, [r3, #32]
}
 800913c:	bf00      	nop
 800913e:	371c      	adds	r7, #28
 8009140:	46bd      	mov	sp, r7
 8009142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009146:	4770      	bx	lr

08009148 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009148:	b480      	push	{r7}
 800914a:	b087      	sub	sp, #28
 800914c:	af00      	add	r7, sp, #0
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6a1b      	ldr	r3, [r3, #32]
 8009158:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	6a1b      	ldr	r3, [r3, #32]
 800915e:	f023 0210 	bic.w	r2, r3, #16
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	699b      	ldr	r3, [r3, #24]
 800916a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009172:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	031b      	lsls	r3, r3, #12
 8009178:	693a      	ldr	r2, [r7, #16]
 800917a:	4313      	orrs	r3, r2
 800917c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009184:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	011b      	lsls	r3, r3, #4
 800918a:	697a      	ldr	r2, [r7, #20]
 800918c:	4313      	orrs	r3, r2
 800918e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	693a      	ldr	r2, [r7, #16]
 8009194:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	697a      	ldr	r2, [r7, #20]
 800919a:	621a      	str	r2, [r3, #32]
}
 800919c:	bf00      	nop
 800919e:	371c      	adds	r7, #28
 80091a0:	46bd      	mov	sp, r7
 80091a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a6:	4770      	bx	lr

080091a8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b087      	sub	sp, #28
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
 80091b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	6a1b      	ldr	r3, [r3, #32]
 80091ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	6a1b      	ldr	r3, [r3, #32]
 80091c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	69db      	ldr	r3, [r3, #28]
 80091cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	f023 0303 	bic.w	r3, r3, #3
 80091d4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80091d6:	693a      	ldr	r2, [r7, #16]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	4313      	orrs	r3, r2
 80091dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80091e4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	011b      	lsls	r3, r3, #4
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	4313      	orrs	r3, r2
 80091f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80091f8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	021b      	lsls	r3, r3, #8
 80091fe:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009202:	697a      	ldr	r2, [r7, #20]
 8009204:	4313      	orrs	r3, r2
 8009206:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	693a      	ldr	r2, [r7, #16]
 800920c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	697a      	ldr	r2, [r7, #20]
 8009212:	621a      	str	r2, [r3, #32]
}
 8009214:	bf00      	nop
 8009216:	371c      	adds	r7, #28
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr

08009220 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009220:	b480      	push	{r7}
 8009222:	b087      	sub	sp, #28
 8009224:	af00      	add	r7, sp, #0
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	60b9      	str	r1, [r7, #8]
 800922a:	607a      	str	r2, [r7, #4]
 800922c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	6a1b      	ldr	r3, [r3, #32]
 8009232:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6a1b      	ldr	r3, [r3, #32]
 8009238:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	69db      	ldr	r3, [r3, #28]
 8009244:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800924c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	021b      	lsls	r3, r3, #8
 8009252:	693a      	ldr	r2, [r7, #16]
 8009254:	4313      	orrs	r3, r2
 8009256:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800925e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	031b      	lsls	r3, r3, #12
 8009264:	b29b      	uxth	r3, r3
 8009266:	693a      	ldr	r2, [r7, #16]
 8009268:	4313      	orrs	r3, r2
 800926a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009272:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	031b      	lsls	r3, r3, #12
 8009278:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800927c:	697a      	ldr	r2, [r7, #20]
 800927e:	4313      	orrs	r3, r2
 8009280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	693a      	ldr	r2, [r7, #16]
 8009286:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	697a      	ldr	r2, [r7, #20]
 800928c:	621a      	str	r2, [r3, #32]
}
 800928e:	bf00      	nop
 8009290:	371c      	adds	r7, #28
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr

0800929a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800929a:	b480      	push	{r7}
 800929c:	b085      	sub	sp, #20
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
 80092a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80092b2:	683a      	ldr	r2, [r7, #0]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	4313      	orrs	r3, r2
 80092b8:	f043 0307 	orr.w	r3, r3, #7
 80092bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	68fa      	ldr	r2, [r7, #12]
 80092c2:	609a      	str	r2, [r3, #8]
}
 80092c4:	bf00      	nop
 80092c6:	3714      	adds	r7, #20
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr

080092d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b087      	sub	sp, #28
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	60b9      	str	r1, [r7, #8]
 80092da:	607a      	str	r2, [r7, #4]
 80092dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80092ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	021a      	lsls	r2, r3, #8
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	431a      	orrs	r2, r3
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	697a      	ldr	r2, [r7, #20]
 80092fa:	4313      	orrs	r3, r2
 80092fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	697a      	ldr	r2, [r7, #20]
 8009302:	609a      	str	r2, [r3, #8]
}
 8009304:	bf00      	nop
 8009306:	371c      	adds	r7, #28
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr

08009310 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009310:	b480      	push	{r7}
 8009312:	b087      	sub	sp, #28
 8009314:	af00      	add	r7, sp, #0
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	f003 031f 	and.w	r3, r3, #31
 8009322:	2201      	movs	r2, #1
 8009324:	fa02 f303 	lsl.w	r3, r2, r3
 8009328:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	6a1a      	ldr	r2, [r3, #32]
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	43db      	mvns	r3, r3
 8009332:	401a      	ands	r2, r3
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	6a1a      	ldr	r2, [r3, #32]
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	f003 031f 	and.w	r3, r3, #31
 8009342:	6879      	ldr	r1, [r7, #4]
 8009344:	fa01 f303 	lsl.w	r3, r1, r3
 8009348:	431a      	orrs	r2, r3
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	621a      	str	r2, [r3, #32]
}
 800934e:	bf00      	nop
 8009350:	371c      	adds	r7, #28
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr
	...

0800935c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800935c:	b480      	push	{r7}
 800935e:	b085      	sub	sp, #20
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800936c:	2b01      	cmp	r3, #1
 800936e:	d101      	bne.n	8009374 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009370:	2302      	movs	r3, #2
 8009372:	e068      	b.n	8009446 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2201      	movs	r2, #1
 8009378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2202      	movs	r2, #2
 8009380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a2e      	ldr	r2, [pc, #184]	; (8009454 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d004      	beq.n	80093a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a2d      	ldr	r2, [pc, #180]	; (8009458 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d108      	bne.n	80093ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80093ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	68fa      	ldr	r2, [r7, #12]
 80093b6:	4313      	orrs	r3, r2
 80093b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	68fa      	ldr	r2, [r7, #12]
 80093c8:	4313      	orrs	r3, r2
 80093ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	68fa      	ldr	r2, [r7, #12]
 80093d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a1e      	ldr	r2, [pc, #120]	; (8009454 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d01d      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093e6:	d018      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a1b      	ldr	r2, [pc, #108]	; (800945c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d013      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a1a      	ldr	r2, [pc, #104]	; (8009460 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d00e      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a18      	ldr	r2, [pc, #96]	; (8009464 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d009      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a13      	ldr	r2, [pc, #76]	; (8009458 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d004      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a14      	ldr	r2, [pc, #80]	; (8009468 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d10c      	bne.n	8009434 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009420:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	68ba      	ldr	r2, [r7, #8]
 8009428:	4313      	orrs	r3, r2
 800942a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	68ba      	ldr	r2, [r7, #8]
 8009432:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2200      	movs	r2, #0
 8009440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	3714      	adds	r7, #20
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr
 8009452:	bf00      	nop
 8009454:	40012c00 	.word	0x40012c00
 8009458:	40013400 	.word	0x40013400
 800945c:	40000400 	.word	0x40000400
 8009460:	40000800 	.word	0x40000800
 8009464:	40000c00 	.word	0x40000c00
 8009468:	40014000 	.word	0x40014000

0800946c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800946c:	b480      	push	{r7}
 800946e:	b085      	sub	sp, #20
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009476:	2300      	movs	r3, #0
 8009478:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009480:	2b01      	cmp	r3, #1
 8009482:	d101      	bne.n	8009488 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009484:	2302      	movs	r3, #2
 8009486:	e065      	b.n	8009554 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2201      	movs	r2, #1
 800948c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	4313      	orrs	r3, r2
 800949c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	4313      	orrs	r3, r2
 80094b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	691b      	ldr	r3, [r3, #16]
 80094d2:	4313      	orrs	r3, r2
 80094d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	695b      	ldr	r3, [r3, #20]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094ee:	4313      	orrs	r3, r2
 80094f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	699b      	ldr	r3, [r3, #24]
 80094fc:	041b      	lsls	r3, r3, #16
 80094fe:	4313      	orrs	r3, r2
 8009500:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a16      	ldr	r2, [pc, #88]	; (8009560 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d004      	beq.n	8009516 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a14      	ldr	r2, [pc, #80]	; (8009564 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d115      	bne.n	8009542 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009520:	051b      	lsls	r3, r3, #20
 8009522:	4313      	orrs	r3, r2
 8009524:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	69db      	ldr	r3, [r3, #28]
 8009530:	4313      	orrs	r3, r2
 8009532:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	6a1b      	ldr	r3, [r3, #32]
 800953e:	4313      	orrs	r3, r2
 8009540:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2200      	movs	r2, #0
 800954e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009552:	2300      	movs	r3, #0
}
 8009554:	4618      	mov	r0, r3
 8009556:	3714      	adds	r7, #20
 8009558:	46bd      	mov	sp, r7
 800955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955e:	4770      	bx	lr
 8009560:	40012c00 	.word	0x40012c00
 8009564:	40013400 	.word	0x40013400

08009568 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009568:	b480      	push	{r7}
 800956a:	b083      	sub	sp, #12
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009570:	bf00      	nop
 8009572:	370c      	adds	r7, #12
 8009574:	46bd      	mov	sp, r7
 8009576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957a:	4770      	bx	lr

0800957c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800957c:	b480      	push	{r7}
 800957e:	b083      	sub	sp, #12
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009584:	bf00      	nop
 8009586:	370c      	adds	r7, #12
 8009588:	46bd      	mov	sp, r7
 800958a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958e:	4770      	bx	lr

08009590 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009590:	b480      	push	{r7}
 8009592:	b083      	sub	sp, #12
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009598:	bf00      	nop
 800959a:	370c      	adds	r7, #12
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr

080095a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b082      	sub	sp, #8
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d101      	bne.n	80095b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	e040      	b.n	8009638 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d106      	bne.n	80095cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2200      	movs	r2, #0
 80095c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7f9 ff7e 	bl	80034c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2224      	movs	r2, #36	; 0x24
 80095d0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f022 0201 	bic.w	r2, r2, #1
 80095e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d002      	beq.n	80095f0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f001 f866 	bl	800a6bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f000 fdab 	bl	800a14c <UART_SetConfig>
 80095f6:	4603      	mov	r3, r0
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d101      	bne.n	8009600 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80095fc:	2301      	movs	r3, #1
 80095fe:	e01b      	b.n	8009638 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	685a      	ldr	r2, [r3, #4]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800960e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	689a      	ldr	r2, [r3, #8]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800961e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	681a      	ldr	r2, [r3, #0]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f042 0201 	orr.w	r2, r2, #1
 800962e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f001 f8e5 	bl	800a800 <UART_CheckIdleState>
 8009636:	4603      	mov	r3, r0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3708      	adds	r7, #8
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d101      	bne.n	8009652 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800964e:	2301      	movs	r3, #1
 8009650:	e048      	b.n	80096e4 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009656:	2b00      	cmp	r3, #0
 8009658:	d106      	bne.n	8009668 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2200      	movs	r2, #0
 800965e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f7f9 ff30 	bl	80034c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2224      	movs	r2, #36	; 0x24
 800966c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f022 0201 	bic.w	r2, r2, #1
 800967c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009682:	2b00      	cmp	r3, #0
 8009684:	d002      	beq.n	800968c <HAL_HalfDuplex_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f001 f818 	bl	800a6bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f000 fd5d 	bl	800a14c <UART_SetConfig>
 8009692:	4603      	mov	r3, r0
 8009694:	2b01      	cmp	r3, #1
 8009696:	d101      	bne.n	800969c <HAL_HalfDuplex_Init+0x5c>
  {
    return HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	e023      	b.n	80096e4 <HAL_HalfDuplex_Init+0xa4>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	685a      	ldr	r2, [r3, #4]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80096aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	689a      	ldr	r2, [r3, #8]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80096ba:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	689a      	ldr	r2, [r3, #8]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f042 0208 	orr.w	r2, r2, #8
 80096ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f042 0201 	orr.w	r2, r2, #1
 80096da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f001 f88f 	bl	800a800 <UART_CheckIdleState>
 80096e2:	4603      	mov	r3, r0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3708      	adds	r7, #8
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b08a      	sub	sp, #40	; 0x28
 80096f0:	af02      	add	r7, sp, #8
 80096f2:	60f8      	str	r0, [r7, #12]
 80096f4:	60b9      	str	r1, [r7, #8]
 80096f6:	603b      	str	r3, [r7, #0]
 80096f8:	4613      	mov	r3, r2
 80096fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009700:	2b20      	cmp	r3, #32
 8009702:	d178      	bne.n	80097f6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d002      	beq.n	8009710 <HAL_UART_Transmit+0x24>
 800970a:	88fb      	ldrh	r3, [r7, #6]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d101      	bne.n	8009714 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009710:	2301      	movs	r3, #1
 8009712:	e071      	b.n	80097f8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2200      	movs	r2, #0
 8009718:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2221      	movs	r2, #33	; 0x21
 8009720:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009722:	f7fa fa73 	bl	8003c0c <HAL_GetTick>
 8009726:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	88fa      	ldrh	r2, [r7, #6]
 800972c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	88fa      	ldrh	r2, [r7, #6]
 8009734:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009740:	d108      	bne.n	8009754 <HAL_UART_Transmit+0x68>
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	691b      	ldr	r3, [r3, #16]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d104      	bne.n	8009754 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800974a:	2300      	movs	r3, #0
 800974c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	61bb      	str	r3, [r7, #24]
 8009752:	e003      	b.n	800975c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009758:	2300      	movs	r3, #0
 800975a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800975c:	e030      	b.n	80097c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	9300      	str	r3, [sp, #0]
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	2200      	movs	r2, #0
 8009766:	2180      	movs	r1, #128	; 0x80
 8009768:	68f8      	ldr	r0, [r7, #12]
 800976a:	f001 f8f1 	bl	800a950 <UART_WaitOnFlagUntilTimeout>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d004      	beq.n	800977e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	2220      	movs	r2, #32
 8009778:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800977a:	2303      	movs	r3, #3
 800977c:	e03c      	b.n	80097f8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800977e:	69fb      	ldr	r3, [r7, #28]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10b      	bne.n	800979c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009784:	69bb      	ldr	r3, [r7, #24]
 8009786:	881a      	ldrh	r2, [r3, #0]
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009790:	b292      	uxth	r2, r2
 8009792:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009794:	69bb      	ldr	r3, [r7, #24]
 8009796:	3302      	adds	r3, #2
 8009798:	61bb      	str	r3, [r7, #24]
 800979a:	e008      	b.n	80097ae <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800979c:	69fb      	ldr	r3, [r7, #28]
 800979e:	781a      	ldrb	r2, [r3, #0]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	b292      	uxth	r2, r2
 80097a6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80097a8:	69fb      	ldr	r3, [r7, #28]
 80097aa:	3301      	adds	r3, #1
 80097ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	3b01      	subs	r3, #1
 80097b8:	b29a      	uxth	r2, r3
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80097c6:	b29b      	uxth	r3, r3
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d1c8      	bne.n	800975e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	9300      	str	r3, [sp, #0]
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	2200      	movs	r2, #0
 80097d4:	2140      	movs	r1, #64	; 0x40
 80097d6:	68f8      	ldr	r0, [r7, #12]
 80097d8:	f001 f8ba 	bl	800a950 <UART_WaitOnFlagUntilTimeout>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d004      	beq.n	80097ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	2220      	movs	r2, #32
 80097e6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80097e8:	2303      	movs	r3, #3
 80097ea:	e005      	b.n	80097f8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	2220      	movs	r2, #32
 80097f0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80097f2:	2300      	movs	r3, #0
 80097f4:	e000      	b.n	80097f8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80097f6:	2302      	movs	r3, #2
  }
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3720      	adds	r7, #32
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}

08009800 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b08a      	sub	sp, #40	; 0x28
 8009804:	af02      	add	r7, sp, #8
 8009806:	60f8      	str	r0, [r7, #12]
 8009808:	60b9      	str	r1, [r7, #8]
 800980a:	603b      	str	r3, [r7, #0]
 800980c:	4613      	mov	r3, r2
 800980e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009816:	2b20      	cmp	r3, #32
 8009818:	f040 80b6 	bne.w	8009988 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d002      	beq.n	8009828 <HAL_UART_Receive+0x28>
 8009822:	88fb      	ldrh	r3, [r7, #6]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d101      	bne.n	800982c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8009828:	2301      	movs	r3, #1
 800982a:	e0ae      	b.n	800998a <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2200      	movs	r2, #0
 8009830:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2222      	movs	r2, #34	; 0x22
 8009838:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2200      	movs	r2, #0
 8009840:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009842:	f7fa f9e3 	bl	8003c0c <HAL_GetTick>
 8009846:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	88fa      	ldrh	r2, [r7, #6]
 800984c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	88fa      	ldrh	r2, [r7, #6]
 8009854:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	689b      	ldr	r3, [r3, #8]
 800985c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009860:	d10e      	bne.n	8009880 <HAL_UART_Receive+0x80>
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	691b      	ldr	r3, [r3, #16]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d105      	bne.n	8009876 <HAL_UART_Receive+0x76>
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009870:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009874:	e02d      	b.n	80098d2 <HAL_UART_Receive+0xd2>
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	22ff      	movs	r2, #255	; 0xff
 800987a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800987e:	e028      	b.n	80098d2 <HAL_UART_Receive+0xd2>
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10d      	bne.n	80098a4 <HAL_UART_Receive+0xa4>
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	691b      	ldr	r3, [r3, #16]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d104      	bne.n	800989a <HAL_UART_Receive+0x9a>
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	22ff      	movs	r2, #255	; 0xff
 8009894:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009898:	e01b      	b.n	80098d2 <HAL_UART_Receive+0xd2>
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	227f      	movs	r2, #127	; 0x7f
 800989e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80098a2:	e016      	b.n	80098d2 <HAL_UART_Receive+0xd2>
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80098ac:	d10d      	bne.n	80098ca <HAL_UART_Receive+0xca>
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	691b      	ldr	r3, [r3, #16]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d104      	bne.n	80098c0 <HAL_UART_Receive+0xc0>
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	227f      	movs	r2, #127	; 0x7f
 80098ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80098be:	e008      	b.n	80098d2 <HAL_UART_Receive+0xd2>
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	223f      	movs	r2, #63	; 0x3f
 80098c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80098c8:	e003      	b.n	80098d2 <HAL_UART_Receive+0xd2>
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2200      	movs	r2, #0
 80098ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80098d8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098e2:	d108      	bne.n	80098f6 <HAL_UART_Receive+0xf6>
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d104      	bne.n	80098f6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80098ec:	2300      	movs	r3, #0
 80098ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	61bb      	str	r3, [r7, #24]
 80098f4:	e003      	b.n	80098fe <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80098fa:	2300      	movs	r3, #0
 80098fc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80098fe:	e037      	b.n	8009970 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	9300      	str	r3, [sp, #0]
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	2200      	movs	r2, #0
 8009908:	2120      	movs	r1, #32
 800990a:	68f8      	ldr	r0, [r7, #12]
 800990c:	f001 f820 	bl	800a950 <UART_WaitOnFlagUntilTimeout>
 8009910:	4603      	mov	r3, r0
 8009912:	2b00      	cmp	r3, #0
 8009914:	d005      	beq.n	8009922 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2220      	movs	r2, #32
 800991a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800991e:	2303      	movs	r3, #3
 8009920:	e033      	b.n	800998a <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8009922:	69fb      	ldr	r3, [r7, #28]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d10c      	bne.n	8009942 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800992e:	b29a      	uxth	r2, r3
 8009930:	8a7b      	ldrh	r3, [r7, #18]
 8009932:	4013      	ands	r3, r2
 8009934:	b29a      	uxth	r2, r3
 8009936:	69bb      	ldr	r3, [r7, #24]
 8009938:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800993a:	69bb      	ldr	r3, [r7, #24]
 800993c:	3302      	adds	r3, #2
 800993e:	61bb      	str	r3, [r7, #24]
 8009940:	e00d      	b.n	800995e <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009948:	b29b      	uxth	r3, r3
 800994a:	b2da      	uxtb	r2, r3
 800994c:	8a7b      	ldrh	r3, [r7, #18]
 800994e:	b2db      	uxtb	r3, r3
 8009950:	4013      	ands	r3, r2
 8009952:	b2da      	uxtb	r2, r3
 8009954:	69fb      	ldr	r3, [r7, #28]
 8009956:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	3301      	adds	r3, #1
 800995c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009964:	b29b      	uxth	r3, r3
 8009966:	3b01      	subs	r3, #1
 8009968:	b29a      	uxth	r2, r3
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009976:	b29b      	uxth	r3, r3
 8009978:	2b00      	cmp	r3, #0
 800997a:	d1c1      	bne.n	8009900 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2220      	movs	r2, #32
 8009980:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8009984:	2300      	movs	r3, #0
 8009986:	e000      	b.n	800998a <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8009988:	2302      	movs	r3, #2
  }
}
 800998a:	4618      	mov	r0, r3
 800998c:	3720      	adds	r7, #32
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
	...

08009994 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b08a      	sub	sp, #40	; 0x28
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	4613      	mov	r3, r2
 80099a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099a8:	2b20      	cmp	r3, #32
 80099aa:	d137      	bne.n	8009a1c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d002      	beq.n	80099b8 <HAL_UART_Receive_IT+0x24>
 80099b2:	88fb      	ldrh	r3, [r7, #6]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d101      	bne.n	80099bc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	e030      	b.n	8009a1e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2200      	movs	r2, #0
 80099c0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a18      	ldr	r2, [pc, #96]	; (8009a28 <HAL_UART_Receive_IT+0x94>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d01f      	beq.n	8009a0c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d018      	beq.n	8009a0c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	e853 3f00 	ldrex	r3, [r3]
 80099e6:	613b      	str	r3, [r7, #16]
   return(result);
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80099ee:	627b      	str	r3, [r7, #36]	; 0x24
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	461a      	mov	r2, r3
 80099f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f8:	623b      	str	r3, [r7, #32]
 80099fa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099fc:	69f9      	ldr	r1, [r7, #28]
 80099fe:	6a3a      	ldr	r2, [r7, #32]
 8009a00:	e841 2300 	strex	r3, r2, [r1]
 8009a04:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a06:	69bb      	ldr	r3, [r7, #24]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d1e6      	bne.n	80099da <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a0c:	88fb      	ldrh	r3, [r7, #6]
 8009a0e:	461a      	mov	r2, r3
 8009a10:	68b9      	ldr	r1, [r7, #8]
 8009a12:	68f8      	ldr	r0, [r7, #12]
 8009a14:	f001 f804 	bl	800aa20 <UART_Start_Receive_IT>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	e000      	b.n	8009a1e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009a1c:	2302      	movs	r3, #2
  }
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	3728      	adds	r7, #40	; 0x28
 8009a22:	46bd      	mov	sp, r7
 8009a24:	bd80      	pop	{r7, pc}
 8009a26:	bf00      	nop
 8009a28:	40008000 	.word	0x40008000

08009a2c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b08a      	sub	sp, #40	; 0x28
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	4613      	mov	r3, r2
 8009a38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a3e:	2b20      	cmp	r3, #32
 8009a40:	d165      	bne.n	8009b0e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d002      	beq.n	8009a4e <HAL_UART_Transmit_DMA+0x22>
 8009a48:	88fb      	ldrh	r3, [r7, #6]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d101      	bne.n	8009a52 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e05e      	b.n	8009b10 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	68ba      	ldr	r2, [r7, #8]
 8009a56:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	88fa      	ldrh	r2, [r7, #6]
 8009a5c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	88fa      	ldrh	r2, [r7, #6]
 8009a64:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2221      	movs	r2, #33	; 0x21
 8009a74:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d027      	beq.n	8009ace <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a82:	4a25      	ldr	r2, [pc, #148]	; (8009b18 <HAL_UART_Transmit_DMA+0xec>)
 8009a84:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a8a:	4a24      	ldr	r2, [pc, #144]	; (8009b1c <HAL_UART_Transmit_DMA+0xf0>)
 8009a8c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a92:	4a23      	ldr	r2, [pc, #140]	; (8009b20 <HAL_UART_Transmit_DMA+0xf4>)
 8009a94:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	3328      	adds	r3, #40	; 0x28
 8009aae:	461a      	mov	r2, r3
 8009ab0:	88fb      	ldrh	r3, [r7, #6]
 8009ab2:	f7fc f805 	bl	8005ac0 <HAL_DMA_Start_IT>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d008      	beq.n	8009ace <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2210      	movs	r2, #16
 8009ac0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2220      	movs	r2, #32
 8009ac8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8009aca:	2301      	movs	r3, #1
 8009acc:	e020      	b.n	8009b10 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2240      	movs	r2, #64	; 0x40
 8009ad4:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	3308      	adds	r3, #8
 8009adc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	e853 3f00 	ldrex	r3, [r3]
 8009ae4:	613b      	str	r3, [r7, #16]
   return(result);
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009aec:	627b      	str	r3, [r7, #36]	; 0x24
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	3308      	adds	r3, #8
 8009af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009af6:	623a      	str	r2, [r7, #32]
 8009af8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afa:	69f9      	ldr	r1, [r7, #28]
 8009afc:	6a3a      	ldr	r2, [r7, #32]
 8009afe:	e841 2300 	strex	r3, r2, [r1]
 8009b02:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d1e5      	bne.n	8009ad6 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	e000      	b.n	8009b10 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8009b0e:	2302      	movs	r3, #2
  }
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3728      	adds	r7, #40	; 0x28
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}
 8009b18:	0800acc1 	.word	0x0800acc1
 8009b1c:	0800ad5b 	.word	0x0800ad5b
 8009b20:	0800ad77 	.word	0x0800ad77

08009b24 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b0ba      	sub	sp, #232	; 0xe8
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	69db      	ldr	r3, [r3, #28]
 8009b32:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	689b      	ldr	r3, [r3, #8]
 8009b46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009b4a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009b4e:	f640 030f 	movw	r3, #2063	; 0x80f
 8009b52:	4013      	ands	r3, r2
 8009b54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009b58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d115      	bne.n	8009b8c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b64:	f003 0320 	and.w	r3, r3, #32
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d00f      	beq.n	8009b8c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b70:	f003 0320 	and.w	r3, r3, #32
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d009      	beq.n	8009b8c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	f000 82ae 	beq.w	800a0de <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	4798      	blx	r3
      }
      return;
 8009b8a:	e2a8      	b.n	800a0de <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8009b8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	f000 8117 	beq.w	8009dc4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009b96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b9a:	f003 0301 	and.w	r3, r3, #1
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d106      	bne.n	8009bb0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009ba2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009ba6:	4b85      	ldr	r3, [pc, #532]	; (8009dbc <HAL_UART_IRQHandler+0x298>)
 8009ba8:	4013      	ands	r3, r2
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	f000 810a 	beq.w	8009dc4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009bb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bb4:	f003 0301 	and.w	r3, r3, #1
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d011      	beq.n	8009be0 <HAL_UART_IRQHandler+0xbc>
 8009bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d00b      	beq.n	8009be0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	2201      	movs	r2, #1
 8009bce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009bd6:	f043 0201 	orr.w	r2, r3, #1
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009be4:	f003 0302 	and.w	r3, r3, #2
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d011      	beq.n	8009c10 <HAL_UART_IRQHandler+0xec>
 8009bec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009bf0:	f003 0301 	and.w	r3, r3, #1
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d00b      	beq.n	8009c10 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	2202      	movs	r2, #2
 8009bfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c06:	f043 0204 	orr.w	r2, r3, #4
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c14:	f003 0304 	and.w	r3, r3, #4
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d011      	beq.n	8009c40 <HAL_UART_IRQHandler+0x11c>
 8009c1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c20:	f003 0301 	and.w	r3, r3, #1
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d00b      	beq.n	8009c40 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	2204      	movs	r2, #4
 8009c2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c36:	f043 0202 	orr.w	r2, r3, #2
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c44:	f003 0308 	and.w	r3, r3, #8
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d017      	beq.n	8009c7c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c50:	f003 0320 	and.w	r3, r3, #32
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d105      	bne.n	8009c64 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009c58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c5c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d00b      	beq.n	8009c7c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2208      	movs	r2, #8
 8009c6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c72:	f043 0208 	orr.w	r2, r3, #8
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009c7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d012      	beq.n	8009cae <HAL_UART_IRQHandler+0x18a>
 8009c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c8c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d00c      	beq.n	8009cae <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009c9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009ca4:	f043 0220 	orr.w	r2, r3, #32
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	f000 8214 	beq.w	800a0e2 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cbe:	f003 0320 	and.w	r3, r3, #32
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d00d      	beq.n	8009ce2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009cc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cca:	f003 0320 	and.w	r3, r3, #32
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d007      	beq.n	8009ce2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d003      	beq.n	8009ce2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009ce8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	689b      	ldr	r3, [r3, #8]
 8009cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cf6:	2b40      	cmp	r3, #64	; 0x40
 8009cf8:	d005      	beq.n	8009d06 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009cfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009cfe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d04f      	beq.n	8009da6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 ff76 	bl	800abf8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	689b      	ldr	r3, [r3, #8]
 8009d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d16:	2b40      	cmp	r3, #64	; 0x40
 8009d18:	d141      	bne.n	8009d9e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	3308      	adds	r3, #8
 8009d20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d24:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d28:	e853 3f00 	ldrex	r3, [r3]
 8009d2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009d30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009d34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	3308      	adds	r3, #8
 8009d42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009d46:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009d4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009d52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009d56:	e841 2300 	strex	r3, r2, [r1]
 8009d5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009d5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1d9      	bne.n	8009d1a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d013      	beq.n	8009d96 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d72:	4a13      	ldr	r2, [pc, #76]	; (8009dc0 <HAL_UART_IRQHandler+0x29c>)
 8009d74:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7fb ff3e 	bl	8005bfc <HAL_DMA_Abort_IT>
 8009d80:	4603      	mov	r3, r0
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d017      	beq.n	8009db6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009d90:	4610      	mov	r0, r2
 8009d92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d94:	e00f      	b.n	8009db6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 f9c2 	bl	800a120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d9c:	e00b      	b.n	8009db6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 f9be 	bl	800a120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009da4:	e007      	b.n	8009db6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f9ba 	bl	800a120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2200      	movs	r2, #0
 8009db0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8009db4:	e195      	b.n	800a0e2 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009db6:	bf00      	nop
    return;
 8009db8:	e193      	b.n	800a0e2 <HAL_UART_IRQHandler+0x5be>
 8009dba:	bf00      	nop
 8009dbc:	04000120 	.word	0x04000120
 8009dc0:	0800adf5 	.word	0x0800adf5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009dc8:	2b01      	cmp	r3, #1
 8009dca:	f040 814e 	bne.w	800a06a <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009dd2:	f003 0310 	and.w	r3, r3, #16
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	f000 8147 	beq.w	800a06a <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009de0:	f003 0310 	and.w	r3, r3, #16
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	f000 8140 	beq.w	800a06a <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	2210      	movs	r2, #16
 8009df0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dfc:	2b40      	cmp	r3, #64	; 0x40
 8009dfe:	f040 80b8 	bne.w	8009f72 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009e0e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	f000 8167 	beq.w	800a0e6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009e1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e22:	429a      	cmp	r2, r3
 8009e24:	f080 815f 	bcs.w	800a0e6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e2e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f003 0320 	and.w	r3, r3, #32
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	f040 8086 	bne.w	8009f50 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e50:	e853 3f00 	ldrex	r3, [r3]
 8009e54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009e58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009e5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009e60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	461a      	mov	r2, r3
 8009e6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009e6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009e72:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e76:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009e7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009e7e:	e841 2300 	strex	r3, r2, [r1]
 8009e82:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009e86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d1da      	bne.n	8009e44 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3308      	adds	r3, #8
 8009e94:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e98:	e853 3f00 	ldrex	r3, [r3]
 8009e9c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009e9e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009ea0:	f023 0301 	bic.w	r3, r3, #1
 8009ea4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	3308      	adds	r3, #8
 8009eae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009eb2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009eb6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009eba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009ebe:	e841 2300 	strex	r3, r2, [r1]
 8009ec2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009ec4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1e1      	bne.n	8009e8e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3308      	adds	r3, #8
 8009ed0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ed4:	e853 3f00 	ldrex	r3, [r3]
 8009ed8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009eda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009edc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ee0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	3308      	adds	r3, #8
 8009eea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009eee:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009ef0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009ef4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009ef6:	e841 2300 	strex	r3, r2, [r1]
 8009efa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009efc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1e3      	bne.n	8009eca <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2220      	movs	r2, #32
 8009f06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f18:	e853 3f00 	ldrex	r3, [r3]
 8009f1c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f20:	f023 0310 	bic.w	r3, r3, #16
 8009f24:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	461a      	mov	r2, r3
 8009f2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009f32:	65bb      	str	r3, [r7, #88]	; 0x58
 8009f34:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f36:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009f38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009f3a:	e841 2300 	strex	r3, r2, [r1]
 8009f3e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009f40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d1e4      	bne.n	8009f10 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f7fb fe18 	bl	8005b80 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2202      	movs	r2, #2
 8009f54:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	1ad3      	subs	r3, r2, r3
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	4619      	mov	r1, r3
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f000 f8e2 	bl	800a134 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009f70:	e0b9      	b.n	800a0e6 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	1ad3      	subs	r3, r2, r3
 8009f82:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	f000 80ab 	beq.w	800a0ea <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8009f94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	f000 80a6 	beq.w	800a0ea <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fa6:	e853 3f00 	ldrex	r3, [r3]
 8009faa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009fb2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	461a      	mov	r2, r3
 8009fbc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009fc0:	647b      	str	r3, [r7, #68]	; 0x44
 8009fc2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009fc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009fc8:	e841 2300 	strex	r3, r2, [r1]
 8009fcc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009fce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d1e4      	bne.n	8009f9e <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	3308      	adds	r3, #8
 8009fda:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fde:	e853 3f00 	ldrex	r3, [r3]
 8009fe2:	623b      	str	r3, [r7, #32]
   return(result);
 8009fe4:	6a3b      	ldr	r3, [r7, #32]
 8009fe6:	f023 0301 	bic.w	r3, r3, #1
 8009fea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	3308      	adds	r3, #8
 8009ff4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009ff8:	633a      	str	r2, [r7, #48]	; 0x30
 8009ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ffc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ffe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a000:	e841 2300 	strex	r3, r2, [r1]
 800a004:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d1e3      	bne.n	8009fd4 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2220      	movs	r2, #32
 800a010:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2200      	movs	r2, #0
 800a018:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2200      	movs	r2, #0
 800a01e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	e853 3f00 	ldrex	r3, [r3]
 800a02c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f023 0310 	bic.w	r3, r3, #16
 800a034:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	461a      	mov	r2, r3
 800a03e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a042:	61fb      	str	r3, [r7, #28]
 800a044:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a046:	69b9      	ldr	r1, [r7, #24]
 800a048:	69fa      	ldr	r2, [r7, #28]
 800a04a:	e841 2300 	strex	r3, r2, [r1]
 800a04e:	617b      	str	r3, [r7, #20]
   return(result);
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d1e4      	bne.n	800a020 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2202      	movs	r2, #2
 800a05a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a05c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a060:	4619      	mov	r1, r3
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 f866 	bl	800a134 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a068:	e03f      	b.n	800a0ea <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a06a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a06e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00e      	beq.n	800a094 <HAL_UART_IRQHandler+0x570>
 800a076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a07a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d008      	beq.n	800a094 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a08a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f001 f8ad 	bl	800b1ec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a092:	e02d      	b.n	800a0f0 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a098:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d00e      	beq.n	800a0be <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a0a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d008      	beq.n	800a0be <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d01c      	beq.n	800a0ee <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	4798      	blx	r3
    }
    return;
 800a0bc:	e017      	b.n	800a0ee <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a0be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d012      	beq.n	800a0f0 <HAL_UART_IRQHandler+0x5cc>
 800a0ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d00c      	beq.n	800a0f0 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800a0d6:	6878      	ldr	r0, [r7, #4]
 800a0d8:	f000 fea2 	bl	800ae20 <UART_EndTransmit_IT>
    return;
 800a0dc:	e008      	b.n	800a0f0 <HAL_UART_IRQHandler+0x5cc>
      return;
 800a0de:	bf00      	nop
 800a0e0:	e006      	b.n	800a0f0 <HAL_UART_IRQHandler+0x5cc>
    return;
 800a0e2:	bf00      	nop
 800a0e4:	e004      	b.n	800a0f0 <HAL_UART_IRQHandler+0x5cc>
      return;
 800a0e6:	bf00      	nop
 800a0e8:	e002      	b.n	800a0f0 <HAL_UART_IRQHandler+0x5cc>
      return;
 800a0ea:	bf00      	nop
 800a0ec:	e000      	b.n	800a0f0 <HAL_UART_IRQHandler+0x5cc>
    return;
 800a0ee:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800a0f0:	37e8      	adds	r7, #232	; 0xe8
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}
 800a0f6:	bf00      	nop

0800a0f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b083      	sub	sp, #12
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a100:	bf00      	nop
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr

0800a10c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a114:	bf00      	nop
 800a116:	370c      	adds	r7, #12
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a128:	bf00      	nop
 800a12a:	370c      	adds	r7, #12
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr

0800a134 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a134:	b480      	push	{r7}
 800a136:	b083      	sub	sp, #12
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	460b      	mov	r3, r1
 800a13e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a140:	bf00      	nop
 800a142:	370c      	adds	r7, #12
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a14c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a150:	b08a      	sub	sp, #40	; 0x28
 800a152:	af00      	add	r7, sp, #0
 800a154:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a156:	2300      	movs	r3, #0
 800a158:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	689a      	ldr	r2, [r3, #8]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	691b      	ldr	r3, [r3, #16]
 800a164:	431a      	orrs	r2, r3
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	695b      	ldr	r3, [r3, #20]
 800a16a:	431a      	orrs	r2, r3
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	69db      	ldr	r3, [r3, #28]
 800a170:	4313      	orrs	r3, r2
 800a172:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	681a      	ldr	r2, [r3, #0]
 800a17a:	4ba4      	ldr	r3, [pc, #656]	; (800a40c <UART_SetConfig+0x2c0>)
 800a17c:	4013      	ands	r3, r2
 800a17e:	68fa      	ldr	r2, [r7, #12]
 800a180:	6812      	ldr	r2, [r2, #0]
 800a182:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a184:	430b      	orrs	r3, r1
 800a186:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	68da      	ldr	r2, [r3, #12]
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	430a      	orrs	r2, r1
 800a19c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	699b      	ldr	r3, [r3, #24]
 800a1a2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4a99      	ldr	r2, [pc, #612]	; (800a410 <UART_SetConfig+0x2c4>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d004      	beq.n	800a1b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	6a1b      	ldr	r3, [r3, #32]
 800a1b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	689b      	ldr	r3, [r3, #8]
 800a1be:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1c8:	430a      	orrs	r2, r1
 800a1ca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a90      	ldr	r2, [pc, #576]	; (800a414 <UART_SetConfig+0x2c8>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d126      	bne.n	800a224 <UART_SetConfig+0xd8>
 800a1d6:	4b90      	ldr	r3, [pc, #576]	; (800a418 <UART_SetConfig+0x2cc>)
 800a1d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1dc:	f003 0303 	and.w	r3, r3, #3
 800a1e0:	2b03      	cmp	r3, #3
 800a1e2:	d81b      	bhi.n	800a21c <UART_SetConfig+0xd0>
 800a1e4:	a201      	add	r2, pc, #4	; (adr r2, 800a1ec <UART_SetConfig+0xa0>)
 800a1e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ea:	bf00      	nop
 800a1ec:	0800a1fd 	.word	0x0800a1fd
 800a1f0:	0800a20d 	.word	0x0800a20d
 800a1f4:	0800a205 	.word	0x0800a205
 800a1f8:	0800a215 	.word	0x0800a215
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a202:	e116      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a204:	2302      	movs	r3, #2
 800a206:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a20a:	e112      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a20c:	2304      	movs	r3, #4
 800a20e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a212:	e10e      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a214:	2308      	movs	r3, #8
 800a216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a21a:	e10a      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a21c:	2310      	movs	r3, #16
 800a21e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a222:	e106      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a7c      	ldr	r2, [pc, #496]	; (800a41c <UART_SetConfig+0x2d0>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d138      	bne.n	800a2a0 <UART_SetConfig+0x154>
 800a22e:	4b7a      	ldr	r3, [pc, #488]	; (800a418 <UART_SetConfig+0x2cc>)
 800a230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a234:	f003 030c 	and.w	r3, r3, #12
 800a238:	2b0c      	cmp	r3, #12
 800a23a:	d82d      	bhi.n	800a298 <UART_SetConfig+0x14c>
 800a23c:	a201      	add	r2, pc, #4	; (adr r2, 800a244 <UART_SetConfig+0xf8>)
 800a23e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a242:	bf00      	nop
 800a244:	0800a279 	.word	0x0800a279
 800a248:	0800a299 	.word	0x0800a299
 800a24c:	0800a299 	.word	0x0800a299
 800a250:	0800a299 	.word	0x0800a299
 800a254:	0800a289 	.word	0x0800a289
 800a258:	0800a299 	.word	0x0800a299
 800a25c:	0800a299 	.word	0x0800a299
 800a260:	0800a299 	.word	0x0800a299
 800a264:	0800a281 	.word	0x0800a281
 800a268:	0800a299 	.word	0x0800a299
 800a26c:	0800a299 	.word	0x0800a299
 800a270:	0800a299 	.word	0x0800a299
 800a274:	0800a291 	.word	0x0800a291
 800a278:	2300      	movs	r3, #0
 800a27a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a27e:	e0d8      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a280:	2302      	movs	r3, #2
 800a282:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a286:	e0d4      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a288:	2304      	movs	r3, #4
 800a28a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a28e:	e0d0      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a290:	2308      	movs	r3, #8
 800a292:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a296:	e0cc      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a298:	2310      	movs	r3, #16
 800a29a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a29e:	e0c8      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a5e      	ldr	r2, [pc, #376]	; (800a420 <UART_SetConfig+0x2d4>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d125      	bne.n	800a2f6 <UART_SetConfig+0x1aa>
 800a2aa:	4b5b      	ldr	r3, [pc, #364]	; (800a418 <UART_SetConfig+0x2cc>)
 800a2ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2b0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a2b4:	2b30      	cmp	r3, #48	; 0x30
 800a2b6:	d016      	beq.n	800a2e6 <UART_SetConfig+0x19a>
 800a2b8:	2b30      	cmp	r3, #48	; 0x30
 800a2ba:	d818      	bhi.n	800a2ee <UART_SetConfig+0x1a2>
 800a2bc:	2b20      	cmp	r3, #32
 800a2be:	d00a      	beq.n	800a2d6 <UART_SetConfig+0x18a>
 800a2c0:	2b20      	cmp	r3, #32
 800a2c2:	d814      	bhi.n	800a2ee <UART_SetConfig+0x1a2>
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d002      	beq.n	800a2ce <UART_SetConfig+0x182>
 800a2c8:	2b10      	cmp	r3, #16
 800a2ca:	d008      	beq.n	800a2de <UART_SetConfig+0x192>
 800a2cc:	e00f      	b.n	800a2ee <UART_SetConfig+0x1a2>
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2d4:	e0ad      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a2d6:	2302      	movs	r3, #2
 800a2d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2dc:	e0a9      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a2de:	2304      	movs	r3, #4
 800a2e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2e4:	e0a5      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a2e6:	2308      	movs	r3, #8
 800a2e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2ec:	e0a1      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a2ee:	2310      	movs	r3, #16
 800a2f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2f4:	e09d      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a4a      	ldr	r2, [pc, #296]	; (800a424 <UART_SetConfig+0x2d8>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d125      	bne.n	800a34c <UART_SetConfig+0x200>
 800a300:	4b45      	ldr	r3, [pc, #276]	; (800a418 <UART_SetConfig+0x2cc>)
 800a302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a306:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a30a:	2bc0      	cmp	r3, #192	; 0xc0
 800a30c:	d016      	beq.n	800a33c <UART_SetConfig+0x1f0>
 800a30e:	2bc0      	cmp	r3, #192	; 0xc0
 800a310:	d818      	bhi.n	800a344 <UART_SetConfig+0x1f8>
 800a312:	2b80      	cmp	r3, #128	; 0x80
 800a314:	d00a      	beq.n	800a32c <UART_SetConfig+0x1e0>
 800a316:	2b80      	cmp	r3, #128	; 0x80
 800a318:	d814      	bhi.n	800a344 <UART_SetConfig+0x1f8>
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d002      	beq.n	800a324 <UART_SetConfig+0x1d8>
 800a31e:	2b40      	cmp	r3, #64	; 0x40
 800a320:	d008      	beq.n	800a334 <UART_SetConfig+0x1e8>
 800a322:	e00f      	b.n	800a344 <UART_SetConfig+0x1f8>
 800a324:	2300      	movs	r3, #0
 800a326:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a32a:	e082      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a32c:	2302      	movs	r3, #2
 800a32e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a332:	e07e      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a334:	2304      	movs	r3, #4
 800a336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a33a:	e07a      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a33c:	2308      	movs	r3, #8
 800a33e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a342:	e076      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a344:	2310      	movs	r3, #16
 800a346:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a34a:	e072      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a35      	ldr	r2, [pc, #212]	; (800a428 <UART_SetConfig+0x2dc>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d12a      	bne.n	800a3ac <UART_SetConfig+0x260>
 800a356:	4b30      	ldr	r3, [pc, #192]	; (800a418 <UART_SetConfig+0x2cc>)
 800a358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a35c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a360:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a364:	d01a      	beq.n	800a39c <UART_SetConfig+0x250>
 800a366:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a36a:	d81b      	bhi.n	800a3a4 <UART_SetConfig+0x258>
 800a36c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a370:	d00c      	beq.n	800a38c <UART_SetConfig+0x240>
 800a372:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a376:	d815      	bhi.n	800a3a4 <UART_SetConfig+0x258>
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d003      	beq.n	800a384 <UART_SetConfig+0x238>
 800a37c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a380:	d008      	beq.n	800a394 <UART_SetConfig+0x248>
 800a382:	e00f      	b.n	800a3a4 <UART_SetConfig+0x258>
 800a384:	2300      	movs	r3, #0
 800a386:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a38a:	e052      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a38c:	2302      	movs	r3, #2
 800a38e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a392:	e04e      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a394:	2304      	movs	r3, #4
 800a396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a39a:	e04a      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a39c:	2308      	movs	r3, #8
 800a39e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3a2:	e046      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a3a4:	2310      	movs	r3, #16
 800a3a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3aa:	e042      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a17      	ldr	r2, [pc, #92]	; (800a410 <UART_SetConfig+0x2c4>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d13a      	bne.n	800a42c <UART_SetConfig+0x2e0>
 800a3b6:	4b18      	ldr	r3, [pc, #96]	; (800a418 <UART_SetConfig+0x2cc>)
 800a3b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a3c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a3c4:	d01a      	beq.n	800a3fc <UART_SetConfig+0x2b0>
 800a3c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a3ca:	d81b      	bhi.n	800a404 <UART_SetConfig+0x2b8>
 800a3cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a3d0:	d00c      	beq.n	800a3ec <UART_SetConfig+0x2a0>
 800a3d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a3d6:	d815      	bhi.n	800a404 <UART_SetConfig+0x2b8>
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d003      	beq.n	800a3e4 <UART_SetConfig+0x298>
 800a3dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3e0:	d008      	beq.n	800a3f4 <UART_SetConfig+0x2a8>
 800a3e2:	e00f      	b.n	800a404 <UART_SetConfig+0x2b8>
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3ea:	e022      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a3ec:	2302      	movs	r3, #2
 800a3ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3f2:	e01e      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a3f4:	2304      	movs	r3, #4
 800a3f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3fa:	e01a      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a3fc:	2308      	movs	r3, #8
 800a3fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a402:	e016      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a404:	2310      	movs	r3, #16
 800a406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a40a:	e012      	b.n	800a432 <UART_SetConfig+0x2e6>
 800a40c:	efff69f3 	.word	0xefff69f3
 800a410:	40008000 	.word	0x40008000
 800a414:	40013800 	.word	0x40013800
 800a418:	40021000 	.word	0x40021000
 800a41c:	40004400 	.word	0x40004400
 800a420:	40004800 	.word	0x40004800
 800a424:	40004c00 	.word	0x40004c00
 800a428:	40005000 	.word	0x40005000
 800a42c:	2310      	movs	r3, #16
 800a42e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a9f      	ldr	r2, [pc, #636]	; (800a6b4 <UART_SetConfig+0x568>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d17a      	bne.n	800a532 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a43c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a440:	2b08      	cmp	r3, #8
 800a442:	d824      	bhi.n	800a48e <UART_SetConfig+0x342>
 800a444:	a201      	add	r2, pc, #4	; (adr r2, 800a44c <UART_SetConfig+0x300>)
 800a446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a44a:	bf00      	nop
 800a44c:	0800a471 	.word	0x0800a471
 800a450:	0800a48f 	.word	0x0800a48f
 800a454:	0800a479 	.word	0x0800a479
 800a458:	0800a48f 	.word	0x0800a48f
 800a45c:	0800a47f 	.word	0x0800a47f
 800a460:	0800a48f 	.word	0x0800a48f
 800a464:	0800a48f 	.word	0x0800a48f
 800a468:	0800a48f 	.word	0x0800a48f
 800a46c:	0800a487 	.word	0x0800a487
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a470:	f7fc fdca 	bl	8007008 <HAL_RCC_GetPCLK1Freq>
 800a474:	61f8      	str	r0, [r7, #28]
        break;
 800a476:	e010      	b.n	800a49a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a478:	4b8f      	ldr	r3, [pc, #572]	; (800a6b8 <UART_SetConfig+0x56c>)
 800a47a:	61fb      	str	r3, [r7, #28]
        break;
 800a47c:	e00d      	b.n	800a49a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a47e:	f7fc fd2b 	bl	8006ed8 <HAL_RCC_GetSysClockFreq>
 800a482:	61f8      	str	r0, [r7, #28]
        break;
 800a484:	e009      	b.n	800a49a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a486:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a48a:	61fb      	str	r3, [r7, #28]
        break;
 800a48c:	e005      	b.n	800a49a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800a48e:	2300      	movs	r3, #0
 800a490:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a492:	2301      	movs	r3, #1
 800a494:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a498:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a49a:	69fb      	ldr	r3, [r7, #28]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	f000 80fb 	beq.w	800a698 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	685a      	ldr	r2, [r3, #4]
 800a4a6:	4613      	mov	r3, r2
 800a4a8:	005b      	lsls	r3, r3, #1
 800a4aa:	4413      	add	r3, r2
 800a4ac:	69fa      	ldr	r2, [r7, #28]
 800a4ae:	429a      	cmp	r2, r3
 800a4b0:	d305      	bcc.n	800a4be <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a4b8:	69fa      	ldr	r2, [r7, #28]
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d903      	bls.n	800a4c6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a4c4:	e0e8      	b.n	800a698 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a4c6:	69fb      	ldr	r3, [r7, #28]
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	461c      	mov	r4, r3
 800a4cc:	4615      	mov	r5, r2
 800a4ce:	f04f 0200 	mov.w	r2, #0
 800a4d2:	f04f 0300 	mov.w	r3, #0
 800a4d6:	022b      	lsls	r3, r5, #8
 800a4d8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a4dc:	0222      	lsls	r2, r4, #8
 800a4de:	68f9      	ldr	r1, [r7, #12]
 800a4e0:	6849      	ldr	r1, [r1, #4]
 800a4e2:	0849      	lsrs	r1, r1, #1
 800a4e4:	2000      	movs	r0, #0
 800a4e6:	4688      	mov	r8, r1
 800a4e8:	4681      	mov	r9, r0
 800a4ea:	eb12 0a08 	adds.w	sl, r2, r8
 800a4ee:	eb43 0b09 	adc.w	fp, r3, r9
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	603b      	str	r3, [r7, #0]
 800a4fa:	607a      	str	r2, [r7, #4]
 800a4fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a500:	4650      	mov	r0, sl
 800a502:	4659      	mov	r1, fp
 800a504:	f7f6 fba0 	bl	8000c48 <__aeabi_uldivmod>
 800a508:	4602      	mov	r2, r0
 800a50a:	460b      	mov	r3, r1
 800a50c:	4613      	mov	r3, r2
 800a50e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a510:	69bb      	ldr	r3, [r7, #24]
 800a512:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a516:	d308      	bcc.n	800a52a <UART_SetConfig+0x3de>
 800a518:	69bb      	ldr	r3, [r7, #24]
 800a51a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a51e:	d204      	bcs.n	800a52a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	69ba      	ldr	r2, [r7, #24]
 800a526:	60da      	str	r2, [r3, #12]
 800a528:	e0b6      	b.n	800a698 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a52a:	2301      	movs	r3, #1
 800a52c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a530:	e0b2      	b.n	800a698 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	69db      	ldr	r3, [r3, #28]
 800a536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a53a:	d15e      	bne.n	800a5fa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a53c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a540:	2b08      	cmp	r3, #8
 800a542:	d828      	bhi.n	800a596 <UART_SetConfig+0x44a>
 800a544:	a201      	add	r2, pc, #4	; (adr r2, 800a54c <UART_SetConfig+0x400>)
 800a546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a54a:	bf00      	nop
 800a54c:	0800a571 	.word	0x0800a571
 800a550:	0800a579 	.word	0x0800a579
 800a554:	0800a581 	.word	0x0800a581
 800a558:	0800a597 	.word	0x0800a597
 800a55c:	0800a587 	.word	0x0800a587
 800a560:	0800a597 	.word	0x0800a597
 800a564:	0800a597 	.word	0x0800a597
 800a568:	0800a597 	.word	0x0800a597
 800a56c:	0800a58f 	.word	0x0800a58f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a570:	f7fc fd4a 	bl	8007008 <HAL_RCC_GetPCLK1Freq>
 800a574:	61f8      	str	r0, [r7, #28]
        break;
 800a576:	e014      	b.n	800a5a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a578:	f7fc fd5c 	bl	8007034 <HAL_RCC_GetPCLK2Freq>
 800a57c:	61f8      	str	r0, [r7, #28]
        break;
 800a57e:	e010      	b.n	800a5a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a580:	4b4d      	ldr	r3, [pc, #308]	; (800a6b8 <UART_SetConfig+0x56c>)
 800a582:	61fb      	str	r3, [r7, #28]
        break;
 800a584:	e00d      	b.n	800a5a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a586:	f7fc fca7 	bl	8006ed8 <HAL_RCC_GetSysClockFreq>
 800a58a:	61f8      	str	r0, [r7, #28]
        break;
 800a58c:	e009      	b.n	800a5a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a58e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a592:	61fb      	str	r3, [r7, #28]
        break;
 800a594:	e005      	b.n	800a5a2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800a596:	2300      	movs	r3, #0
 800a598:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a59a:	2301      	movs	r3, #1
 800a59c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a5a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a5a2:	69fb      	ldr	r3, [r7, #28]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d077      	beq.n	800a698 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a5a8:	69fb      	ldr	r3, [r7, #28]
 800a5aa:	005a      	lsls	r2, r3, #1
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	085b      	lsrs	r3, r3, #1
 800a5b2:	441a      	add	r2, r3
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5bc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5be:	69bb      	ldr	r3, [r7, #24]
 800a5c0:	2b0f      	cmp	r3, #15
 800a5c2:	d916      	bls.n	800a5f2 <UART_SetConfig+0x4a6>
 800a5c4:	69bb      	ldr	r3, [r7, #24]
 800a5c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5ca:	d212      	bcs.n	800a5f2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a5cc:	69bb      	ldr	r3, [r7, #24]
 800a5ce:	b29b      	uxth	r3, r3
 800a5d0:	f023 030f 	bic.w	r3, r3, #15
 800a5d4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a5d6:	69bb      	ldr	r3, [r7, #24]
 800a5d8:	085b      	lsrs	r3, r3, #1
 800a5da:	b29b      	uxth	r3, r3
 800a5dc:	f003 0307 	and.w	r3, r3, #7
 800a5e0:	b29a      	uxth	r2, r3
 800a5e2:	8afb      	ldrh	r3, [r7, #22]
 800a5e4:	4313      	orrs	r3, r2
 800a5e6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	8afa      	ldrh	r2, [r7, #22]
 800a5ee:	60da      	str	r2, [r3, #12]
 800a5f0:	e052      	b.n	800a698 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a5f8:	e04e      	b.n	800a698 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a5fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a5fe:	2b08      	cmp	r3, #8
 800a600:	d827      	bhi.n	800a652 <UART_SetConfig+0x506>
 800a602:	a201      	add	r2, pc, #4	; (adr r2, 800a608 <UART_SetConfig+0x4bc>)
 800a604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a608:	0800a62d 	.word	0x0800a62d
 800a60c:	0800a635 	.word	0x0800a635
 800a610:	0800a63d 	.word	0x0800a63d
 800a614:	0800a653 	.word	0x0800a653
 800a618:	0800a643 	.word	0x0800a643
 800a61c:	0800a653 	.word	0x0800a653
 800a620:	0800a653 	.word	0x0800a653
 800a624:	0800a653 	.word	0x0800a653
 800a628:	0800a64b 	.word	0x0800a64b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a62c:	f7fc fcec 	bl	8007008 <HAL_RCC_GetPCLK1Freq>
 800a630:	61f8      	str	r0, [r7, #28]
        break;
 800a632:	e014      	b.n	800a65e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a634:	f7fc fcfe 	bl	8007034 <HAL_RCC_GetPCLK2Freq>
 800a638:	61f8      	str	r0, [r7, #28]
        break;
 800a63a:	e010      	b.n	800a65e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a63c:	4b1e      	ldr	r3, [pc, #120]	; (800a6b8 <UART_SetConfig+0x56c>)
 800a63e:	61fb      	str	r3, [r7, #28]
        break;
 800a640:	e00d      	b.n	800a65e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a642:	f7fc fc49 	bl	8006ed8 <HAL_RCC_GetSysClockFreq>
 800a646:	61f8      	str	r0, [r7, #28]
        break;
 800a648:	e009      	b.n	800a65e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a64a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a64e:	61fb      	str	r3, [r7, #28]
        break;
 800a650:	e005      	b.n	800a65e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800a652:	2300      	movs	r3, #0
 800a654:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a656:	2301      	movs	r3, #1
 800a658:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a65c:	bf00      	nop
    }

    if (pclk != 0U)
 800a65e:	69fb      	ldr	r3, [r7, #28]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d019      	beq.n	800a698 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	085a      	lsrs	r2, r3, #1
 800a66a:	69fb      	ldr	r3, [r7, #28]
 800a66c:	441a      	add	r2, r3
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	685b      	ldr	r3, [r3, #4]
 800a672:	fbb2 f3f3 	udiv	r3, r2, r3
 800a676:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a678:	69bb      	ldr	r3, [r7, #24]
 800a67a:	2b0f      	cmp	r3, #15
 800a67c:	d909      	bls.n	800a692 <UART_SetConfig+0x546>
 800a67e:	69bb      	ldr	r3, [r7, #24]
 800a680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a684:	d205      	bcs.n	800a692 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a686:	69bb      	ldr	r3, [r7, #24]
 800a688:	b29a      	uxth	r2, r3
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	60da      	str	r2, [r3, #12]
 800a690:	e002      	b.n	800a698 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a692:	2301      	movs	r3, #1
 800a694:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	2200      	movs	r2, #0
 800a69c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a6a4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3728      	adds	r7, #40	; 0x28
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a6b2:	bf00      	nop
 800a6b4:	40008000 	.word	0x40008000
 800a6b8:	00f42400 	.word	0x00f42400

0800a6bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6c8:	f003 0308 	and.w	r3, r3, #8
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00a      	beq.n	800a6e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	430a      	orrs	r2, r1
 800a6e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ea:	f003 0301 	and.w	r3, r3, #1
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d00a      	beq.n	800a708 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	430a      	orrs	r2, r1
 800a706:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a70c:	f003 0302 	and.w	r3, r3, #2
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00a      	beq.n	800a72a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	685b      	ldr	r3, [r3, #4]
 800a71a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	430a      	orrs	r2, r1
 800a728:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a72e:	f003 0304 	and.w	r3, r3, #4
 800a732:	2b00      	cmp	r3, #0
 800a734:	d00a      	beq.n	800a74c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	685b      	ldr	r3, [r3, #4]
 800a73c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	430a      	orrs	r2, r1
 800a74a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a750:	f003 0310 	and.w	r3, r3, #16
 800a754:	2b00      	cmp	r3, #0
 800a756:	d00a      	beq.n	800a76e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	430a      	orrs	r2, r1
 800a76c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a772:	f003 0320 	and.w	r3, r3, #32
 800a776:	2b00      	cmp	r3, #0
 800a778:	d00a      	beq.n	800a790 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	430a      	orrs	r2, r1
 800a78e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d01a      	beq.n	800a7d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	430a      	orrs	r2, r1
 800a7b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a7ba:	d10a      	bne.n	800a7d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	430a      	orrs	r2, r1
 800a7d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00a      	beq.n	800a7f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	430a      	orrs	r2, r1
 800a7f2:	605a      	str	r2, [r3, #4]
  }
}
 800a7f4:	bf00      	nop
 800a7f6:	370c      	adds	r7, #12
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fe:	4770      	bx	lr

0800a800 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b098      	sub	sp, #96	; 0x60
 800a804:	af02      	add	r7, sp, #8
 800a806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2200      	movs	r2, #0
 800a80c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a810:	f7f9 f9fc 	bl	8003c0c <HAL_GetTick>
 800a814:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f003 0308 	and.w	r3, r3, #8
 800a820:	2b08      	cmp	r3, #8
 800a822:	d12e      	bne.n	800a882 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a824:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a828:	9300      	str	r3, [sp, #0]
 800a82a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a82c:	2200      	movs	r2, #0
 800a82e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 f88c 	bl	800a950 <UART_WaitOnFlagUntilTimeout>
 800a838:	4603      	mov	r3, r0
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d021      	beq.n	800a882 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a846:	e853 3f00 	ldrex	r3, [r3]
 800a84a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a84c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a84e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a852:	653b      	str	r3, [r7, #80]	; 0x50
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	461a      	mov	r2, r3
 800a85a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a85c:	647b      	str	r3, [r7, #68]	; 0x44
 800a85e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a860:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a862:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a864:	e841 2300 	strex	r3, r2, [r1]
 800a868:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a86a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d1e6      	bne.n	800a83e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2220      	movs	r2, #32
 800a874:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2200      	movs	r2, #0
 800a87a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a87e:	2303      	movs	r3, #3
 800a880:	e062      	b.n	800a948 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f003 0304 	and.w	r3, r3, #4
 800a88c:	2b04      	cmp	r3, #4
 800a88e:	d149      	bne.n	800a924 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a890:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a894:	9300      	str	r3, [sp, #0]
 800a896:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a898:	2200      	movs	r2, #0
 800a89a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f000 f856 	bl	800a950 <UART_WaitOnFlagUntilTimeout>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d03c      	beq.n	800a924 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8b2:	e853 3f00 	ldrex	r3, [r3]
 800a8b6:	623b      	str	r3, [r7, #32]
   return(result);
 800a8b8:	6a3b      	ldr	r3, [r7, #32]
 800a8ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a8be:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a8c8:	633b      	str	r3, [r7, #48]	; 0x30
 800a8ca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a8ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8d0:	e841 2300 	strex	r3, r2, [r1]
 800a8d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a8d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d1e6      	bne.n	800a8aa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	3308      	adds	r3, #8
 800a8e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	e853 3f00 	ldrex	r3, [r3]
 800a8ea:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f023 0301 	bic.w	r3, r3, #1
 800a8f2:	64bb      	str	r3, [r7, #72]	; 0x48
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	3308      	adds	r3, #8
 800a8fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a8fc:	61fa      	str	r2, [r7, #28]
 800a8fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a900:	69b9      	ldr	r1, [r7, #24]
 800a902:	69fa      	ldr	r2, [r7, #28]
 800a904:	e841 2300 	strex	r3, r2, [r1]
 800a908:	617b      	str	r3, [r7, #20]
   return(result);
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d1e5      	bne.n	800a8dc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2220      	movs	r2, #32
 800a914:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2200      	movs	r2, #0
 800a91c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a920:	2303      	movs	r3, #3
 800a922:	e011      	b.n	800a948 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2220      	movs	r2, #32
 800a928:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2220      	movs	r2, #32
 800a92e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2200      	movs	r2, #0
 800a936:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2200      	movs	r2, #0
 800a93c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2200      	movs	r2, #0
 800a942:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800a946:	2300      	movs	r3, #0
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3758      	adds	r7, #88	; 0x58
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b084      	sub	sp, #16
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	603b      	str	r3, [r7, #0]
 800a95c:	4613      	mov	r3, r2
 800a95e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a960:	e049      	b.n	800a9f6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a962:	69bb      	ldr	r3, [r7, #24]
 800a964:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a968:	d045      	beq.n	800a9f6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a96a:	f7f9 f94f 	bl	8003c0c <HAL_GetTick>
 800a96e:	4602      	mov	r2, r0
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	1ad3      	subs	r3, r2, r3
 800a974:	69ba      	ldr	r2, [r7, #24]
 800a976:	429a      	cmp	r2, r3
 800a978:	d302      	bcc.n	800a980 <UART_WaitOnFlagUntilTimeout+0x30>
 800a97a:	69bb      	ldr	r3, [r7, #24]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d101      	bne.n	800a984 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a980:	2303      	movs	r3, #3
 800a982:	e048      	b.n	800aa16 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f003 0304 	and.w	r3, r3, #4
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d031      	beq.n	800a9f6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	69db      	ldr	r3, [r3, #28]
 800a998:	f003 0308 	and.w	r3, r3, #8
 800a99c:	2b08      	cmp	r3, #8
 800a99e:	d110      	bne.n	800a9c2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	2208      	movs	r2, #8
 800a9a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a9a8:	68f8      	ldr	r0, [r7, #12]
 800a9aa:	f000 f925 	bl	800abf8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	2208      	movs	r2, #8
 800a9b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	e029      	b.n	800aa16 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	69db      	ldr	r3, [r3, #28]
 800a9c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a9cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a9d0:	d111      	bne.n	800a9f6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a9da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a9dc:	68f8      	ldr	r0, [r7, #12]
 800a9de:	f000 f90b 	bl	800abf8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	2220      	movs	r2, #32
 800a9e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800a9f2:	2303      	movs	r3, #3
 800a9f4:	e00f      	b.n	800aa16 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	69da      	ldr	r2, [r3, #28]
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	4013      	ands	r3, r2
 800aa00:	68ba      	ldr	r2, [r7, #8]
 800aa02:	429a      	cmp	r2, r3
 800aa04:	bf0c      	ite	eq
 800aa06:	2301      	moveq	r3, #1
 800aa08:	2300      	movne	r3, #0
 800aa0a:	b2db      	uxtb	r3, r3
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	79fb      	ldrb	r3, [r7, #7]
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d0a6      	beq.n	800a962 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3710      	adds	r7, #16
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
	...

0800aa20 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b097      	sub	sp, #92	; 0x5c
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	60f8      	str	r0, [r7, #12]
 800aa28:	60b9      	str	r1, [r7, #8]
 800aa2a:	4613      	mov	r3, r2
 800aa2c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	68ba      	ldr	r2, [r7, #8]
 800aa32:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	88fa      	ldrh	r2, [r7, #6]
 800aa38:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	88fa      	ldrh	r2, [r7, #6]
 800aa40:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2200      	movs	r2, #0
 800aa48:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	689b      	ldr	r3, [r3, #8]
 800aa4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa52:	d10e      	bne.n	800aa72 <UART_Start_Receive_IT+0x52>
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	691b      	ldr	r3, [r3, #16]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d105      	bne.n	800aa68 <UART_Start_Receive_IT+0x48>
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800aa62:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa66:	e02d      	b.n	800aac4 <UART_Start_Receive_IT+0xa4>
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	22ff      	movs	r2, #255	; 0xff
 800aa6c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa70:	e028      	b.n	800aac4 <UART_Start_Receive_IT+0xa4>
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	689b      	ldr	r3, [r3, #8]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d10d      	bne.n	800aa96 <UART_Start_Receive_IT+0x76>
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	691b      	ldr	r3, [r3, #16]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d104      	bne.n	800aa8c <UART_Start_Receive_IT+0x6c>
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	22ff      	movs	r2, #255	; 0xff
 800aa86:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa8a:	e01b      	b.n	800aac4 <UART_Start_Receive_IT+0xa4>
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	227f      	movs	r2, #127	; 0x7f
 800aa90:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa94:	e016      	b.n	800aac4 <UART_Start_Receive_IT+0xa4>
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	689b      	ldr	r3, [r3, #8]
 800aa9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa9e:	d10d      	bne.n	800aabc <UART_Start_Receive_IT+0x9c>
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	691b      	ldr	r3, [r3, #16]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d104      	bne.n	800aab2 <UART_Start_Receive_IT+0x92>
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	227f      	movs	r2, #127	; 0x7f
 800aaac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aab0:	e008      	b.n	800aac4 <UART_Start_Receive_IT+0xa4>
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	223f      	movs	r2, #63	; 0x3f
 800aab6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aaba:	e003      	b.n	800aac4 <UART_Start_Receive_IT+0xa4>
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2200      	movs	r2, #0
 800aac0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2200      	movs	r2, #0
 800aac8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	2222      	movs	r2, #34	; 0x22
 800aad0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	3308      	adds	r3, #8
 800aada:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aadc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aade:	e853 3f00 	ldrex	r3, [r3]
 800aae2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aae6:	f043 0301 	orr.w	r3, r3, #1
 800aaea:	657b      	str	r3, [r7, #84]	; 0x54
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	3308      	adds	r3, #8
 800aaf2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aaf4:	64ba      	str	r2, [r7, #72]	; 0x48
 800aaf6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800aafa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aafc:	e841 2300 	strex	r3, r2, [r1]
 800ab00:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ab02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d1e5      	bne.n	800aad4 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	689b      	ldr	r3, [r3, #8]
 800ab0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab10:	d107      	bne.n	800ab22 <UART_Start_Receive_IT+0x102>
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d103      	bne.n	800ab22 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	4a21      	ldr	r2, [pc, #132]	; (800aba4 <UART_Start_Receive_IT+0x184>)
 800ab1e:	669a      	str	r2, [r3, #104]	; 0x68
 800ab20:	e002      	b.n	800ab28 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	4a20      	ldr	r2, [pc, #128]	; (800aba8 <UART_Start_Receive_IT+0x188>)
 800ab26:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	691b      	ldr	r3, [r3, #16]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d019      	beq.n	800ab64 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab38:	e853 3f00 	ldrex	r3, [r3]
 800ab3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ab3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab40:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800ab44:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab4e:	637b      	str	r3, [r7, #52]	; 0x34
 800ab50:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab52:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ab54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ab56:	e841 2300 	strex	r3, r2, [r1]
 800ab5a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ab5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d1e6      	bne.n	800ab30 <UART_Start_Receive_IT+0x110>
 800ab62:	e018      	b.n	800ab96 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	e853 3f00 	ldrex	r3, [r3]
 800ab70:	613b      	str	r3, [r7, #16]
   return(result);
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	f043 0320 	orr.w	r3, r3, #32
 800ab78:	653b      	str	r3, [r7, #80]	; 0x50
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	461a      	mov	r2, r3
 800ab80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab82:	623b      	str	r3, [r7, #32]
 800ab84:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab86:	69f9      	ldr	r1, [r7, #28]
 800ab88:	6a3a      	ldr	r2, [r7, #32]
 800ab8a:	e841 2300 	strex	r3, r2, [r1]
 800ab8e:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab90:	69bb      	ldr	r3, [r7, #24]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d1e6      	bne.n	800ab64 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800ab96:	2300      	movs	r3, #0
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	375c      	adds	r7, #92	; 0x5c
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr
 800aba4:	0800b031 	.word	0x0800b031
 800aba8:	0800ae75 	.word	0x0800ae75

0800abac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800abac:	b480      	push	{r7}
 800abae:	b089      	sub	sp, #36	; 0x24
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	e853 3f00 	ldrex	r3, [r3]
 800abc0:	60bb      	str	r3, [r7, #8]
   return(result);
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800abc8:	61fb      	str	r3, [r7, #28]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	461a      	mov	r2, r3
 800abd0:	69fb      	ldr	r3, [r7, #28]
 800abd2:	61bb      	str	r3, [r7, #24]
 800abd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd6:	6979      	ldr	r1, [r7, #20]
 800abd8:	69ba      	ldr	r2, [r7, #24]
 800abda:	e841 2300 	strex	r3, r2, [r1]
 800abde:	613b      	str	r3, [r7, #16]
   return(result);
 800abe0:	693b      	ldr	r3, [r7, #16]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d1e6      	bne.n	800abb4 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2220      	movs	r2, #32
 800abea:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800abec:	bf00      	nop
 800abee:	3724      	adds	r7, #36	; 0x24
 800abf0:	46bd      	mov	sp, r7
 800abf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf6:	4770      	bx	lr

0800abf8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b095      	sub	sp, #84	; 0x54
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac08:	e853 3f00 	ldrex	r3, [r3]
 800ac0c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ac0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ac14:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac1e:	643b      	str	r3, [r7, #64]	; 0x40
 800ac20:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac22:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ac24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ac26:	e841 2300 	strex	r3, r2, [r1]
 800ac2a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ac2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d1e6      	bne.n	800ac00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	3308      	adds	r3, #8
 800ac38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac3a:	6a3b      	ldr	r3, [r7, #32]
 800ac3c:	e853 3f00 	ldrex	r3, [r3]
 800ac40:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	f023 0301 	bic.w	r3, r3, #1
 800ac48:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	3308      	adds	r3, #8
 800ac50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ac52:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ac54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ac58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac5a:	e841 2300 	strex	r3, r2, [r1]
 800ac5e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ac60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d1e5      	bne.n	800ac32 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac6a:	2b01      	cmp	r3, #1
 800ac6c:	d118      	bne.n	800aca0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	e853 3f00 	ldrex	r3, [r3]
 800ac7a:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	f023 0310 	bic.w	r3, r3, #16
 800ac82:	647b      	str	r3, [r7, #68]	; 0x44
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	461a      	mov	r2, r3
 800ac8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac8c:	61bb      	str	r3, [r7, #24]
 800ac8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac90:	6979      	ldr	r1, [r7, #20]
 800ac92:	69ba      	ldr	r2, [r7, #24]
 800ac94:	e841 2300 	strex	r3, r2, [r1]
 800ac98:	613b      	str	r3, [r7, #16]
   return(result);
 800ac9a:	693b      	ldr	r3, [r7, #16]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d1e6      	bne.n	800ac6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2220      	movs	r2, #32
 800aca4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2200      	movs	r2, #0
 800acac:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2200      	movs	r2, #0
 800acb2:	669a      	str	r2, [r3, #104]	; 0x68
}
 800acb4:	bf00      	nop
 800acb6:	3754      	adds	r7, #84	; 0x54
 800acb8:	46bd      	mov	sp, r7
 800acba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbe:	4770      	bx	lr

0800acc0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b090      	sub	sp, #64	; 0x40
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800accc:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f003 0320 	and.w	r3, r3, #32
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d137      	bne.n	800ad4c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800acdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acde:	2200      	movs	r2, #0
 800ace0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ace4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	3308      	adds	r3, #8
 800acea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acee:	e853 3f00 	ldrex	r3, [r3]
 800acf2:	623b      	str	r3, [r7, #32]
   return(result);
 800acf4:	6a3b      	ldr	r3, [r7, #32]
 800acf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800acfa:	63bb      	str	r3, [r7, #56]	; 0x38
 800acfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	3308      	adds	r3, #8
 800ad02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad04:	633a      	str	r2, [r7, #48]	; 0x30
 800ad06:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad0c:	e841 2300 	strex	r3, r2, [r1]
 800ad10:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ad12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d1e5      	bne.n	800ace4 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	e853 3f00 	ldrex	r3, [r3]
 800ad24:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad2c:	637b      	str	r3, [r7, #52]	; 0x34
 800ad2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	461a      	mov	r2, r3
 800ad34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad36:	61fb      	str	r3, [r7, #28]
 800ad38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad3a:	69b9      	ldr	r1, [r7, #24]
 800ad3c:	69fa      	ldr	r2, [r7, #28]
 800ad3e:	e841 2300 	strex	r3, r2, [r1]
 800ad42:	617b      	str	r3, [r7, #20]
   return(result);
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d1e6      	bne.n	800ad18 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ad4a:	e002      	b.n	800ad52 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800ad4c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ad4e:	f7ff f9d3 	bl	800a0f8 <HAL_UART_TxCpltCallback>
}
 800ad52:	bf00      	nop
 800ad54:	3740      	adds	r7, #64	; 0x40
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}

0800ad5a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ad5a:	b580      	push	{r7, lr}
 800ad5c:	b084      	sub	sp, #16
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad66:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ad68:	68f8      	ldr	r0, [r7, #12]
 800ad6a:	f7ff f9cf 	bl	800a10c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad6e:	bf00      	nop
 800ad70:	3710      	adds	r7, #16
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}

0800ad76 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ad76:	b580      	push	{r7, lr}
 800ad78:	b086      	sub	sp, #24
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad82:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad88:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad90:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	689b      	ldr	r3, [r3, #8]
 800ad98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad9c:	2b80      	cmp	r3, #128	; 0x80
 800ad9e:	d109      	bne.n	800adb4 <UART_DMAError+0x3e>
 800ada0:	693b      	ldr	r3, [r7, #16]
 800ada2:	2b21      	cmp	r3, #33	; 0x21
 800ada4:	d106      	bne.n	800adb4 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	2200      	movs	r2, #0
 800adaa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800adae:	6978      	ldr	r0, [r7, #20]
 800adb0:	f7ff fefc 	bl	800abac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	689b      	ldr	r3, [r3, #8]
 800adba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adbe:	2b40      	cmp	r3, #64	; 0x40
 800adc0:	d109      	bne.n	800add6 <UART_DMAError+0x60>
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2b22      	cmp	r3, #34	; 0x22
 800adc6:	d106      	bne.n	800add6 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	2200      	movs	r2, #0
 800adcc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800add0:	6978      	ldr	r0, [r7, #20]
 800add2:	f7ff ff11 	bl	800abf8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800add6:	697b      	ldr	r3, [r7, #20]
 800add8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800addc:	f043 0210 	orr.w	r2, r3, #16
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ade6:	6978      	ldr	r0, [r7, #20]
 800ade8:	f7ff f99a 	bl	800a120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adec:	bf00      	nop
 800adee:	3718      	adds	r7, #24
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2200      	movs	r2, #0
 800ae06:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ae12:	68f8      	ldr	r0, [r7, #12]
 800ae14:	f7ff f984 	bl	800a120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae18:	bf00      	nop
 800ae1a:	3710      	adds	r7, #16
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}

0800ae20 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b088      	sub	sp, #32
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	e853 3f00 	ldrex	r3, [r3]
 800ae34:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae3c:	61fb      	str	r3, [r7, #28]
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	461a      	mov	r2, r3
 800ae44:	69fb      	ldr	r3, [r7, #28]
 800ae46:	61bb      	str	r3, [r7, #24]
 800ae48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae4a:	6979      	ldr	r1, [r7, #20]
 800ae4c:	69ba      	ldr	r2, [r7, #24]
 800ae4e:	e841 2300 	strex	r3, r2, [r1]
 800ae52:	613b      	str	r3, [r7, #16]
   return(result);
 800ae54:	693b      	ldr	r3, [r7, #16]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d1e6      	bne.n	800ae28 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2220      	movs	r2, #32
 800ae5e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2200      	movs	r2, #0
 800ae64:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f7ff f946 	bl	800a0f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae6c:	bf00      	nop
 800ae6e:	3720      	adds	r7, #32
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b09c      	sub	sp, #112	; 0x70
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ae82:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ae8c:	2b22      	cmp	r3, #34	; 0x22
 800ae8e:	f040 80be 	bne.w	800b00e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ae98:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ae9c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800aea0:	b2d9      	uxtb	r1, r3
 800aea2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800aea6:	b2da      	uxtb	r2, r3
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aeac:	400a      	ands	r2, r1
 800aeae:	b2d2      	uxtb	r2, r2
 800aeb0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aeb6:	1c5a      	adds	r2, r3, #1
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aec2:	b29b      	uxth	r3, r3
 800aec4:	3b01      	subs	r3, #1
 800aec6:	b29a      	uxth	r2, r3
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aed4:	b29b      	uxth	r3, r3
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	f040 80a3 	bne.w	800b022 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aee4:	e853 3f00 	ldrex	r3, [r3]
 800aee8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800aeea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aeec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aef0:	66bb      	str	r3, [r7, #104]	; 0x68
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	461a      	mov	r2, r3
 800aef8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800aefa:	65bb      	str	r3, [r7, #88]	; 0x58
 800aefc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aefe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800af00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800af02:	e841 2300 	strex	r3, r2, [r1]
 800af06:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800af08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d1e6      	bne.n	800aedc <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	3308      	adds	r3, #8
 800af14:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af18:	e853 3f00 	ldrex	r3, [r3]
 800af1c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800af1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af20:	f023 0301 	bic.w	r3, r3, #1
 800af24:	667b      	str	r3, [r7, #100]	; 0x64
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	3308      	adds	r3, #8
 800af2c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800af2e:	647a      	str	r2, [r7, #68]	; 0x44
 800af30:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af32:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800af34:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af36:	e841 2300 	strex	r3, r2, [r1]
 800af3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800af3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d1e5      	bne.n	800af0e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2220      	movs	r2, #32
 800af46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2200      	movs	r2, #0
 800af4e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2200      	movs	r2, #0
 800af54:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4a34      	ldr	r2, [pc, #208]	; (800b02c <UART_RxISR_8BIT+0x1b8>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d01f      	beq.n	800afa0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	685b      	ldr	r3, [r3, #4]
 800af66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d018      	beq.n	800afa0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af76:	e853 3f00 	ldrex	r3, [r3]
 800af7a:	623b      	str	r3, [r7, #32]
   return(result);
 800af7c:	6a3b      	ldr	r3, [r7, #32]
 800af7e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800af82:	663b      	str	r3, [r7, #96]	; 0x60
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	461a      	mov	r2, r3
 800af8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800af8c:	633b      	str	r3, [r7, #48]	; 0x30
 800af8e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af90:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800af92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af94:	e841 2300 	strex	r3, r2, [r1]
 800af98:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800af9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d1e6      	bne.n	800af6e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d12e      	bne.n	800b006 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2200      	movs	r2, #0
 800afac:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	e853 3f00 	ldrex	r3, [r3]
 800afba:	60fb      	str	r3, [r7, #12]
   return(result);
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	f023 0310 	bic.w	r3, r3, #16
 800afc2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	461a      	mov	r2, r3
 800afca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800afcc:	61fb      	str	r3, [r7, #28]
 800afce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afd0:	69b9      	ldr	r1, [r7, #24]
 800afd2:	69fa      	ldr	r2, [r7, #28]
 800afd4:	e841 2300 	strex	r3, r2, [r1]
 800afd8:	617b      	str	r3, [r7, #20]
   return(result);
 800afda:	697b      	ldr	r3, [r7, #20]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d1e6      	bne.n	800afae <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	69db      	ldr	r3, [r3, #28]
 800afe6:	f003 0310 	and.w	r3, r3, #16
 800afea:	2b10      	cmp	r3, #16
 800afec:	d103      	bne.n	800aff6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	2210      	movs	r2, #16
 800aff4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800affc:	4619      	mov	r1, r3
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f7ff f898 	bl	800a134 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b004:	e00d      	b.n	800b022 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f7f7 fcf4 	bl	80029f4 <HAL_UART_RxCpltCallback>
}
 800b00c:	e009      	b.n	800b022 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	8b1b      	ldrh	r3, [r3, #24]
 800b014:	b29a      	uxth	r2, r3
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f042 0208 	orr.w	r2, r2, #8
 800b01e:	b292      	uxth	r2, r2
 800b020:	831a      	strh	r2, [r3, #24]
}
 800b022:	bf00      	nop
 800b024:	3770      	adds	r7, #112	; 0x70
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}
 800b02a:	bf00      	nop
 800b02c:	40008000 	.word	0x40008000

0800b030 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b09c      	sub	sp, #112	; 0x70
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b03e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b048:	2b22      	cmp	r3, #34	; 0x22
 800b04a:	f040 80be 	bne.w	800b1ca <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b054:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b05c:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b05e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800b062:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800b066:	4013      	ands	r3, r2
 800b068:	b29a      	uxth	r2, r3
 800b06a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b06c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b072:	1c9a      	adds	r2, r3, #2
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b07e:	b29b      	uxth	r3, r3
 800b080:	3b01      	subs	r3, #1
 800b082:	b29a      	uxth	r2, r3
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b090:	b29b      	uxth	r3, r3
 800b092:	2b00      	cmp	r3, #0
 800b094:	f040 80a3 	bne.w	800b1de <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b09e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0a0:	e853 3f00 	ldrex	r3, [r3]
 800b0a4:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800b0a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b0ac:	667b      	str	r3, [r7, #100]	; 0x64
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b0b6:	657b      	str	r3, [r7, #84]	; 0x54
 800b0b8:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b0bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b0be:	e841 2300 	strex	r3, r2, [r1]
 800b0c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b0c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d1e6      	bne.n	800b098 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	3308      	adds	r3, #8
 800b0d0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0d4:	e853 3f00 	ldrex	r3, [r3]
 800b0d8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0dc:	f023 0301 	bic.w	r3, r3, #1
 800b0e0:	663b      	str	r3, [r7, #96]	; 0x60
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	3308      	adds	r3, #8
 800b0e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b0ea:	643a      	str	r2, [r7, #64]	; 0x40
 800b0ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ee:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b0f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b0f2:	e841 2300 	strex	r3, r2, [r1]
 800b0f6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b0f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d1e5      	bne.n	800b0ca <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2220      	movs	r2, #32
 800b102:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2200      	movs	r2, #0
 800b10a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2200      	movs	r2, #0
 800b110:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	4a34      	ldr	r2, [pc, #208]	; (800b1e8 <UART_RxISR_16BIT+0x1b8>)
 800b118:	4293      	cmp	r3, r2
 800b11a:	d01f      	beq.n	800b15c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	685b      	ldr	r3, [r3, #4]
 800b122:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b126:	2b00      	cmp	r3, #0
 800b128:	d018      	beq.n	800b15c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b130:	6a3b      	ldr	r3, [r7, #32]
 800b132:	e853 3f00 	ldrex	r3, [r3]
 800b136:	61fb      	str	r3, [r7, #28]
   return(result);
 800b138:	69fb      	ldr	r3, [r7, #28]
 800b13a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b13e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	461a      	mov	r2, r3
 800b146:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b148:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b14a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b14c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b14e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b150:	e841 2300 	strex	r3, r2, [r1]
 800b154:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d1e6      	bne.n	800b12a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b160:	2b01      	cmp	r3, #1
 800b162:	d12e      	bne.n	800b1c2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	2200      	movs	r2, #0
 800b168:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	e853 3f00 	ldrex	r3, [r3]
 800b176:	60bb      	str	r3, [r7, #8]
   return(result);
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	f023 0310 	bic.w	r3, r3, #16
 800b17e:	65bb      	str	r3, [r7, #88]	; 0x58
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	461a      	mov	r2, r3
 800b186:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b188:	61bb      	str	r3, [r7, #24]
 800b18a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b18c:	6979      	ldr	r1, [r7, #20]
 800b18e:	69ba      	ldr	r2, [r7, #24]
 800b190:	e841 2300 	strex	r3, r2, [r1]
 800b194:	613b      	str	r3, [r7, #16]
   return(result);
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d1e6      	bne.n	800b16a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	69db      	ldr	r3, [r3, #28]
 800b1a2:	f003 0310 	and.w	r3, r3, #16
 800b1a6:	2b10      	cmp	r3, #16
 800b1a8:	d103      	bne.n	800b1b2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	2210      	movs	r2, #16
 800b1b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b1b8:	4619      	mov	r1, r3
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	f7fe ffba 	bl	800a134 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b1c0:	e00d      	b.n	800b1de <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f7f7 fc16 	bl	80029f4 <HAL_UART_RxCpltCallback>
}
 800b1c8:	e009      	b.n	800b1de <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	8b1b      	ldrh	r3, [r3, #24]
 800b1d0:	b29a      	uxth	r2, r3
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f042 0208 	orr.w	r2, r2, #8
 800b1da:	b292      	uxth	r2, r2
 800b1dc:	831a      	strh	r2, [r3, #24]
}
 800b1de:	bf00      	nop
 800b1e0:	3770      	adds	r7, #112	; 0x70
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	40008000 	.word	0x40008000

0800b1ec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b083      	sub	sp, #12
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b1f4:	bf00      	nop
 800b1f6:	370c      	adds	r7, #12
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <atoi>:
 800b200:	220a      	movs	r2, #10
 800b202:	2100      	movs	r1, #0
 800b204:	f000 b882 	b.w	800b30c <strtol>

0800b208 <_strtol_l.constprop.0>:
 800b208:	2b01      	cmp	r3, #1
 800b20a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b20e:	d001      	beq.n	800b214 <_strtol_l.constprop.0+0xc>
 800b210:	2b24      	cmp	r3, #36	; 0x24
 800b212:	d906      	bls.n	800b222 <_strtol_l.constprop.0+0x1a>
 800b214:	f000 fe74 	bl	800bf00 <__errno>
 800b218:	2316      	movs	r3, #22
 800b21a:	6003      	str	r3, [r0, #0]
 800b21c:	2000      	movs	r0, #0
 800b21e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b222:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b308 <_strtol_l.constprop.0+0x100>
 800b226:	460d      	mov	r5, r1
 800b228:	462e      	mov	r6, r5
 800b22a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b22e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800b232:	f017 0708 	ands.w	r7, r7, #8
 800b236:	d1f7      	bne.n	800b228 <_strtol_l.constprop.0+0x20>
 800b238:	2c2d      	cmp	r4, #45	; 0x2d
 800b23a:	d132      	bne.n	800b2a2 <_strtol_l.constprop.0+0x9a>
 800b23c:	782c      	ldrb	r4, [r5, #0]
 800b23e:	2701      	movs	r7, #1
 800b240:	1cb5      	adds	r5, r6, #2
 800b242:	2b00      	cmp	r3, #0
 800b244:	d05b      	beq.n	800b2fe <_strtol_l.constprop.0+0xf6>
 800b246:	2b10      	cmp	r3, #16
 800b248:	d109      	bne.n	800b25e <_strtol_l.constprop.0+0x56>
 800b24a:	2c30      	cmp	r4, #48	; 0x30
 800b24c:	d107      	bne.n	800b25e <_strtol_l.constprop.0+0x56>
 800b24e:	782c      	ldrb	r4, [r5, #0]
 800b250:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b254:	2c58      	cmp	r4, #88	; 0x58
 800b256:	d14d      	bne.n	800b2f4 <_strtol_l.constprop.0+0xec>
 800b258:	786c      	ldrb	r4, [r5, #1]
 800b25a:	2310      	movs	r3, #16
 800b25c:	3502      	adds	r5, #2
 800b25e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b262:	f108 38ff 	add.w	r8, r8, #4294967295
 800b266:	f04f 0e00 	mov.w	lr, #0
 800b26a:	fbb8 f9f3 	udiv	r9, r8, r3
 800b26e:	4676      	mov	r6, lr
 800b270:	fb03 8a19 	mls	sl, r3, r9, r8
 800b274:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b278:	f1bc 0f09 	cmp.w	ip, #9
 800b27c:	d816      	bhi.n	800b2ac <_strtol_l.constprop.0+0xa4>
 800b27e:	4664      	mov	r4, ip
 800b280:	42a3      	cmp	r3, r4
 800b282:	dd24      	ble.n	800b2ce <_strtol_l.constprop.0+0xc6>
 800b284:	f1be 3fff 	cmp.w	lr, #4294967295
 800b288:	d008      	beq.n	800b29c <_strtol_l.constprop.0+0x94>
 800b28a:	45b1      	cmp	r9, r6
 800b28c:	d31c      	bcc.n	800b2c8 <_strtol_l.constprop.0+0xc0>
 800b28e:	d101      	bne.n	800b294 <_strtol_l.constprop.0+0x8c>
 800b290:	45a2      	cmp	sl, r4
 800b292:	db19      	blt.n	800b2c8 <_strtol_l.constprop.0+0xc0>
 800b294:	fb06 4603 	mla	r6, r6, r3, r4
 800b298:	f04f 0e01 	mov.w	lr, #1
 800b29c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b2a0:	e7e8      	b.n	800b274 <_strtol_l.constprop.0+0x6c>
 800b2a2:	2c2b      	cmp	r4, #43	; 0x2b
 800b2a4:	bf04      	itt	eq
 800b2a6:	782c      	ldrbeq	r4, [r5, #0]
 800b2a8:	1cb5      	addeq	r5, r6, #2
 800b2aa:	e7ca      	b.n	800b242 <_strtol_l.constprop.0+0x3a>
 800b2ac:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b2b0:	f1bc 0f19 	cmp.w	ip, #25
 800b2b4:	d801      	bhi.n	800b2ba <_strtol_l.constprop.0+0xb2>
 800b2b6:	3c37      	subs	r4, #55	; 0x37
 800b2b8:	e7e2      	b.n	800b280 <_strtol_l.constprop.0+0x78>
 800b2ba:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b2be:	f1bc 0f19 	cmp.w	ip, #25
 800b2c2:	d804      	bhi.n	800b2ce <_strtol_l.constprop.0+0xc6>
 800b2c4:	3c57      	subs	r4, #87	; 0x57
 800b2c6:	e7db      	b.n	800b280 <_strtol_l.constprop.0+0x78>
 800b2c8:	f04f 3eff 	mov.w	lr, #4294967295
 800b2cc:	e7e6      	b.n	800b29c <_strtol_l.constprop.0+0x94>
 800b2ce:	f1be 3fff 	cmp.w	lr, #4294967295
 800b2d2:	d105      	bne.n	800b2e0 <_strtol_l.constprop.0+0xd8>
 800b2d4:	2322      	movs	r3, #34	; 0x22
 800b2d6:	6003      	str	r3, [r0, #0]
 800b2d8:	4646      	mov	r6, r8
 800b2da:	b942      	cbnz	r2, 800b2ee <_strtol_l.constprop.0+0xe6>
 800b2dc:	4630      	mov	r0, r6
 800b2de:	e79e      	b.n	800b21e <_strtol_l.constprop.0+0x16>
 800b2e0:	b107      	cbz	r7, 800b2e4 <_strtol_l.constprop.0+0xdc>
 800b2e2:	4276      	negs	r6, r6
 800b2e4:	2a00      	cmp	r2, #0
 800b2e6:	d0f9      	beq.n	800b2dc <_strtol_l.constprop.0+0xd4>
 800b2e8:	f1be 0f00 	cmp.w	lr, #0
 800b2ec:	d000      	beq.n	800b2f0 <_strtol_l.constprop.0+0xe8>
 800b2ee:	1e69      	subs	r1, r5, #1
 800b2f0:	6011      	str	r1, [r2, #0]
 800b2f2:	e7f3      	b.n	800b2dc <_strtol_l.constprop.0+0xd4>
 800b2f4:	2430      	movs	r4, #48	; 0x30
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d1b1      	bne.n	800b25e <_strtol_l.constprop.0+0x56>
 800b2fa:	2308      	movs	r3, #8
 800b2fc:	e7af      	b.n	800b25e <_strtol_l.constprop.0+0x56>
 800b2fe:	2c30      	cmp	r4, #48	; 0x30
 800b300:	d0a5      	beq.n	800b24e <_strtol_l.constprop.0+0x46>
 800b302:	230a      	movs	r3, #10
 800b304:	e7ab      	b.n	800b25e <_strtol_l.constprop.0+0x56>
 800b306:	bf00      	nop
 800b308:	0800e169 	.word	0x0800e169

0800b30c <strtol>:
 800b30c:	4613      	mov	r3, r2
 800b30e:	460a      	mov	r2, r1
 800b310:	4601      	mov	r1, r0
 800b312:	4802      	ldr	r0, [pc, #8]	; (800b31c <strtol+0x10>)
 800b314:	6800      	ldr	r0, [r0, #0]
 800b316:	f7ff bf77 	b.w	800b208 <_strtol_l.constprop.0>
 800b31a:	bf00      	nop
 800b31c:	20000164 	.word	0x20000164

0800b320 <__cvt>:
 800b320:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b324:	ec55 4b10 	vmov	r4, r5, d0
 800b328:	2d00      	cmp	r5, #0
 800b32a:	460e      	mov	r6, r1
 800b32c:	4619      	mov	r1, r3
 800b32e:	462b      	mov	r3, r5
 800b330:	bfbb      	ittet	lt
 800b332:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b336:	461d      	movlt	r5, r3
 800b338:	2300      	movge	r3, #0
 800b33a:	232d      	movlt	r3, #45	; 0x2d
 800b33c:	700b      	strb	r3, [r1, #0]
 800b33e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b340:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b344:	4691      	mov	r9, r2
 800b346:	f023 0820 	bic.w	r8, r3, #32
 800b34a:	bfbc      	itt	lt
 800b34c:	4622      	movlt	r2, r4
 800b34e:	4614      	movlt	r4, r2
 800b350:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b354:	d005      	beq.n	800b362 <__cvt+0x42>
 800b356:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b35a:	d100      	bne.n	800b35e <__cvt+0x3e>
 800b35c:	3601      	adds	r6, #1
 800b35e:	2102      	movs	r1, #2
 800b360:	e000      	b.n	800b364 <__cvt+0x44>
 800b362:	2103      	movs	r1, #3
 800b364:	ab03      	add	r3, sp, #12
 800b366:	9301      	str	r3, [sp, #4]
 800b368:	ab02      	add	r3, sp, #8
 800b36a:	9300      	str	r3, [sp, #0]
 800b36c:	ec45 4b10 	vmov	d0, r4, r5
 800b370:	4653      	mov	r3, sl
 800b372:	4632      	mov	r2, r6
 800b374:	f000 fe88 	bl	800c088 <_dtoa_r>
 800b378:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b37c:	4607      	mov	r7, r0
 800b37e:	d102      	bne.n	800b386 <__cvt+0x66>
 800b380:	f019 0f01 	tst.w	r9, #1
 800b384:	d022      	beq.n	800b3cc <__cvt+0xac>
 800b386:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b38a:	eb07 0906 	add.w	r9, r7, r6
 800b38e:	d110      	bne.n	800b3b2 <__cvt+0x92>
 800b390:	783b      	ldrb	r3, [r7, #0]
 800b392:	2b30      	cmp	r3, #48	; 0x30
 800b394:	d10a      	bne.n	800b3ac <__cvt+0x8c>
 800b396:	2200      	movs	r2, #0
 800b398:	2300      	movs	r3, #0
 800b39a:	4620      	mov	r0, r4
 800b39c:	4629      	mov	r1, r5
 800b39e:	f7f5 fb93 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3a2:	b918      	cbnz	r0, 800b3ac <__cvt+0x8c>
 800b3a4:	f1c6 0601 	rsb	r6, r6, #1
 800b3a8:	f8ca 6000 	str.w	r6, [sl]
 800b3ac:	f8da 3000 	ldr.w	r3, [sl]
 800b3b0:	4499      	add	r9, r3
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	4620      	mov	r0, r4
 800b3b8:	4629      	mov	r1, r5
 800b3ba:	f7f5 fb85 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3be:	b108      	cbz	r0, 800b3c4 <__cvt+0xa4>
 800b3c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800b3c4:	2230      	movs	r2, #48	; 0x30
 800b3c6:	9b03      	ldr	r3, [sp, #12]
 800b3c8:	454b      	cmp	r3, r9
 800b3ca:	d307      	bcc.n	800b3dc <__cvt+0xbc>
 800b3cc:	9b03      	ldr	r3, [sp, #12]
 800b3ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3d0:	1bdb      	subs	r3, r3, r7
 800b3d2:	4638      	mov	r0, r7
 800b3d4:	6013      	str	r3, [r2, #0]
 800b3d6:	b004      	add	sp, #16
 800b3d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3dc:	1c59      	adds	r1, r3, #1
 800b3de:	9103      	str	r1, [sp, #12]
 800b3e0:	701a      	strb	r2, [r3, #0]
 800b3e2:	e7f0      	b.n	800b3c6 <__cvt+0xa6>

0800b3e4 <__exponent>:
 800b3e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	2900      	cmp	r1, #0
 800b3ea:	bfb8      	it	lt
 800b3ec:	4249      	neglt	r1, r1
 800b3ee:	f803 2b02 	strb.w	r2, [r3], #2
 800b3f2:	bfb4      	ite	lt
 800b3f4:	222d      	movlt	r2, #45	; 0x2d
 800b3f6:	222b      	movge	r2, #43	; 0x2b
 800b3f8:	2909      	cmp	r1, #9
 800b3fa:	7042      	strb	r2, [r0, #1]
 800b3fc:	dd2a      	ble.n	800b454 <__exponent+0x70>
 800b3fe:	f10d 0207 	add.w	r2, sp, #7
 800b402:	4617      	mov	r7, r2
 800b404:	260a      	movs	r6, #10
 800b406:	4694      	mov	ip, r2
 800b408:	fb91 f5f6 	sdiv	r5, r1, r6
 800b40c:	fb06 1415 	mls	r4, r6, r5, r1
 800b410:	3430      	adds	r4, #48	; 0x30
 800b412:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b416:	460c      	mov	r4, r1
 800b418:	2c63      	cmp	r4, #99	; 0x63
 800b41a:	f102 32ff 	add.w	r2, r2, #4294967295
 800b41e:	4629      	mov	r1, r5
 800b420:	dcf1      	bgt.n	800b406 <__exponent+0x22>
 800b422:	3130      	adds	r1, #48	; 0x30
 800b424:	f1ac 0402 	sub.w	r4, ip, #2
 800b428:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b42c:	1c41      	adds	r1, r0, #1
 800b42e:	4622      	mov	r2, r4
 800b430:	42ba      	cmp	r2, r7
 800b432:	d30a      	bcc.n	800b44a <__exponent+0x66>
 800b434:	f10d 0209 	add.w	r2, sp, #9
 800b438:	eba2 020c 	sub.w	r2, r2, ip
 800b43c:	42bc      	cmp	r4, r7
 800b43e:	bf88      	it	hi
 800b440:	2200      	movhi	r2, #0
 800b442:	4413      	add	r3, r2
 800b444:	1a18      	subs	r0, r3, r0
 800b446:	b003      	add	sp, #12
 800b448:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b44a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b44e:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b452:	e7ed      	b.n	800b430 <__exponent+0x4c>
 800b454:	2330      	movs	r3, #48	; 0x30
 800b456:	3130      	adds	r1, #48	; 0x30
 800b458:	7083      	strb	r3, [r0, #2]
 800b45a:	70c1      	strb	r1, [r0, #3]
 800b45c:	1d03      	adds	r3, r0, #4
 800b45e:	e7f1      	b.n	800b444 <__exponent+0x60>

0800b460 <_printf_float>:
 800b460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b464:	ed2d 8b02 	vpush	{d8}
 800b468:	b08d      	sub	sp, #52	; 0x34
 800b46a:	460c      	mov	r4, r1
 800b46c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b470:	4616      	mov	r6, r2
 800b472:	461f      	mov	r7, r3
 800b474:	4605      	mov	r5, r0
 800b476:	f000 fcf9 	bl	800be6c <_localeconv_r>
 800b47a:	f8d0 a000 	ldr.w	sl, [r0]
 800b47e:	4650      	mov	r0, sl
 800b480:	f7f4 fef6 	bl	8000270 <strlen>
 800b484:	2300      	movs	r3, #0
 800b486:	930a      	str	r3, [sp, #40]	; 0x28
 800b488:	6823      	ldr	r3, [r4, #0]
 800b48a:	9305      	str	r3, [sp, #20]
 800b48c:	f8d8 3000 	ldr.w	r3, [r8]
 800b490:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b494:	3307      	adds	r3, #7
 800b496:	f023 0307 	bic.w	r3, r3, #7
 800b49a:	f103 0208 	add.w	r2, r3, #8
 800b49e:	f8c8 2000 	str.w	r2, [r8]
 800b4a2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b4a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b4aa:	9307      	str	r3, [sp, #28]
 800b4ac:	f8cd 8018 	str.w	r8, [sp, #24]
 800b4b0:	ee08 0a10 	vmov	s16, r0
 800b4b4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b4b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4bc:	4b9e      	ldr	r3, [pc, #632]	; (800b738 <_printf_float+0x2d8>)
 800b4be:	f04f 32ff 	mov.w	r2, #4294967295
 800b4c2:	f7f5 fb33 	bl	8000b2c <__aeabi_dcmpun>
 800b4c6:	bb88      	cbnz	r0, 800b52c <_printf_float+0xcc>
 800b4c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4cc:	4b9a      	ldr	r3, [pc, #616]	; (800b738 <_printf_float+0x2d8>)
 800b4ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d2:	f7f5 fb0d 	bl	8000af0 <__aeabi_dcmple>
 800b4d6:	bb48      	cbnz	r0, 800b52c <_printf_float+0xcc>
 800b4d8:	2200      	movs	r2, #0
 800b4da:	2300      	movs	r3, #0
 800b4dc:	4640      	mov	r0, r8
 800b4de:	4649      	mov	r1, r9
 800b4e0:	f7f5 fafc 	bl	8000adc <__aeabi_dcmplt>
 800b4e4:	b110      	cbz	r0, 800b4ec <_printf_float+0x8c>
 800b4e6:	232d      	movs	r3, #45	; 0x2d
 800b4e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4ec:	4a93      	ldr	r2, [pc, #588]	; (800b73c <_printf_float+0x2dc>)
 800b4ee:	4b94      	ldr	r3, [pc, #592]	; (800b740 <_printf_float+0x2e0>)
 800b4f0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b4f4:	bf94      	ite	ls
 800b4f6:	4690      	movls	r8, r2
 800b4f8:	4698      	movhi	r8, r3
 800b4fa:	2303      	movs	r3, #3
 800b4fc:	6123      	str	r3, [r4, #16]
 800b4fe:	9b05      	ldr	r3, [sp, #20]
 800b500:	f023 0304 	bic.w	r3, r3, #4
 800b504:	6023      	str	r3, [r4, #0]
 800b506:	f04f 0900 	mov.w	r9, #0
 800b50a:	9700      	str	r7, [sp, #0]
 800b50c:	4633      	mov	r3, r6
 800b50e:	aa0b      	add	r2, sp, #44	; 0x2c
 800b510:	4621      	mov	r1, r4
 800b512:	4628      	mov	r0, r5
 800b514:	f000 f9da 	bl	800b8cc <_printf_common>
 800b518:	3001      	adds	r0, #1
 800b51a:	f040 8090 	bne.w	800b63e <_printf_float+0x1de>
 800b51e:	f04f 30ff 	mov.w	r0, #4294967295
 800b522:	b00d      	add	sp, #52	; 0x34
 800b524:	ecbd 8b02 	vpop	{d8}
 800b528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b52c:	4642      	mov	r2, r8
 800b52e:	464b      	mov	r3, r9
 800b530:	4640      	mov	r0, r8
 800b532:	4649      	mov	r1, r9
 800b534:	f7f5 fafa 	bl	8000b2c <__aeabi_dcmpun>
 800b538:	b140      	cbz	r0, 800b54c <_printf_float+0xec>
 800b53a:	464b      	mov	r3, r9
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	bfbc      	itt	lt
 800b540:	232d      	movlt	r3, #45	; 0x2d
 800b542:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b546:	4a7f      	ldr	r2, [pc, #508]	; (800b744 <_printf_float+0x2e4>)
 800b548:	4b7f      	ldr	r3, [pc, #508]	; (800b748 <_printf_float+0x2e8>)
 800b54a:	e7d1      	b.n	800b4f0 <_printf_float+0x90>
 800b54c:	6863      	ldr	r3, [r4, #4]
 800b54e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b552:	9206      	str	r2, [sp, #24]
 800b554:	1c5a      	adds	r2, r3, #1
 800b556:	d13f      	bne.n	800b5d8 <_printf_float+0x178>
 800b558:	2306      	movs	r3, #6
 800b55a:	6063      	str	r3, [r4, #4]
 800b55c:	9b05      	ldr	r3, [sp, #20]
 800b55e:	6861      	ldr	r1, [r4, #4]
 800b560:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b564:	2300      	movs	r3, #0
 800b566:	9303      	str	r3, [sp, #12]
 800b568:	ab0a      	add	r3, sp, #40	; 0x28
 800b56a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b56e:	ab09      	add	r3, sp, #36	; 0x24
 800b570:	ec49 8b10 	vmov	d0, r8, r9
 800b574:	9300      	str	r3, [sp, #0]
 800b576:	6022      	str	r2, [r4, #0]
 800b578:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b57c:	4628      	mov	r0, r5
 800b57e:	f7ff fecf 	bl	800b320 <__cvt>
 800b582:	9b06      	ldr	r3, [sp, #24]
 800b584:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b586:	2b47      	cmp	r3, #71	; 0x47
 800b588:	4680      	mov	r8, r0
 800b58a:	d108      	bne.n	800b59e <_printf_float+0x13e>
 800b58c:	1cc8      	adds	r0, r1, #3
 800b58e:	db02      	blt.n	800b596 <_printf_float+0x136>
 800b590:	6863      	ldr	r3, [r4, #4]
 800b592:	4299      	cmp	r1, r3
 800b594:	dd41      	ble.n	800b61a <_printf_float+0x1ba>
 800b596:	f1ab 0302 	sub.w	r3, fp, #2
 800b59a:	fa5f fb83 	uxtb.w	fp, r3
 800b59e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b5a2:	d820      	bhi.n	800b5e6 <_printf_float+0x186>
 800b5a4:	3901      	subs	r1, #1
 800b5a6:	465a      	mov	r2, fp
 800b5a8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b5ac:	9109      	str	r1, [sp, #36]	; 0x24
 800b5ae:	f7ff ff19 	bl	800b3e4 <__exponent>
 800b5b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5b4:	1813      	adds	r3, r2, r0
 800b5b6:	2a01      	cmp	r2, #1
 800b5b8:	4681      	mov	r9, r0
 800b5ba:	6123      	str	r3, [r4, #16]
 800b5bc:	dc02      	bgt.n	800b5c4 <_printf_float+0x164>
 800b5be:	6822      	ldr	r2, [r4, #0]
 800b5c0:	07d2      	lsls	r2, r2, #31
 800b5c2:	d501      	bpl.n	800b5c8 <_printf_float+0x168>
 800b5c4:	3301      	adds	r3, #1
 800b5c6:	6123      	str	r3, [r4, #16]
 800b5c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d09c      	beq.n	800b50a <_printf_float+0xaa>
 800b5d0:	232d      	movs	r3, #45	; 0x2d
 800b5d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5d6:	e798      	b.n	800b50a <_printf_float+0xaa>
 800b5d8:	9a06      	ldr	r2, [sp, #24]
 800b5da:	2a47      	cmp	r2, #71	; 0x47
 800b5dc:	d1be      	bne.n	800b55c <_printf_float+0xfc>
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d1bc      	bne.n	800b55c <_printf_float+0xfc>
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	e7b9      	b.n	800b55a <_printf_float+0xfa>
 800b5e6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b5ea:	d118      	bne.n	800b61e <_printf_float+0x1be>
 800b5ec:	2900      	cmp	r1, #0
 800b5ee:	6863      	ldr	r3, [r4, #4]
 800b5f0:	dd0b      	ble.n	800b60a <_printf_float+0x1aa>
 800b5f2:	6121      	str	r1, [r4, #16]
 800b5f4:	b913      	cbnz	r3, 800b5fc <_printf_float+0x19c>
 800b5f6:	6822      	ldr	r2, [r4, #0]
 800b5f8:	07d0      	lsls	r0, r2, #31
 800b5fa:	d502      	bpl.n	800b602 <_printf_float+0x1a2>
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	440b      	add	r3, r1
 800b600:	6123      	str	r3, [r4, #16]
 800b602:	65a1      	str	r1, [r4, #88]	; 0x58
 800b604:	f04f 0900 	mov.w	r9, #0
 800b608:	e7de      	b.n	800b5c8 <_printf_float+0x168>
 800b60a:	b913      	cbnz	r3, 800b612 <_printf_float+0x1b2>
 800b60c:	6822      	ldr	r2, [r4, #0]
 800b60e:	07d2      	lsls	r2, r2, #31
 800b610:	d501      	bpl.n	800b616 <_printf_float+0x1b6>
 800b612:	3302      	adds	r3, #2
 800b614:	e7f4      	b.n	800b600 <_printf_float+0x1a0>
 800b616:	2301      	movs	r3, #1
 800b618:	e7f2      	b.n	800b600 <_printf_float+0x1a0>
 800b61a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b61e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b620:	4299      	cmp	r1, r3
 800b622:	db05      	blt.n	800b630 <_printf_float+0x1d0>
 800b624:	6823      	ldr	r3, [r4, #0]
 800b626:	6121      	str	r1, [r4, #16]
 800b628:	07d8      	lsls	r0, r3, #31
 800b62a:	d5ea      	bpl.n	800b602 <_printf_float+0x1a2>
 800b62c:	1c4b      	adds	r3, r1, #1
 800b62e:	e7e7      	b.n	800b600 <_printf_float+0x1a0>
 800b630:	2900      	cmp	r1, #0
 800b632:	bfd4      	ite	le
 800b634:	f1c1 0202 	rsble	r2, r1, #2
 800b638:	2201      	movgt	r2, #1
 800b63a:	4413      	add	r3, r2
 800b63c:	e7e0      	b.n	800b600 <_printf_float+0x1a0>
 800b63e:	6823      	ldr	r3, [r4, #0]
 800b640:	055a      	lsls	r2, r3, #21
 800b642:	d407      	bmi.n	800b654 <_printf_float+0x1f4>
 800b644:	6923      	ldr	r3, [r4, #16]
 800b646:	4642      	mov	r2, r8
 800b648:	4631      	mov	r1, r6
 800b64a:	4628      	mov	r0, r5
 800b64c:	47b8      	blx	r7
 800b64e:	3001      	adds	r0, #1
 800b650:	d12c      	bne.n	800b6ac <_printf_float+0x24c>
 800b652:	e764      	b.n	800b51e <_printf_float+0xbe>
 800b654:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b658:	f240 80e0 	bls.w	800b81c <_printf_float+0x3bc>
 800b65c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b660:	2200      	movs	r2, #0
 800b662:	2300      	movs	r3, #0
 800b664:	f7f5 fa30 	bl	8000ac8 <__aeabi_dcmpeq>
 800b668:	2800      	cmp	r0, #0
 800b66a:	d034      	beq.n	800b6d6 <_printf_float+0x276>
 800b66c:	4a37      	ldr	r2, [pc, #220]	; (800b74c <_printf_float+0x2ec>)
 800b66e:	2301      	movs	r3, #1
 800b670:	4631      	mov	r1, r6
 800b672:	4628      	mov	r0, r5
 800b674:	47b8      	blx	r7
 800b676:	3001      	adds	r0, #1
 800b678:	f43f af51 	beq.w	800b51e <_printf_float+0xbe>
 800b67c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b680:	429a      	cmp	r2, r3
 800b682:	db02      	blt.n	800b68a <_printf_float+0x22a>
 800b684:	6823      	ldr	r3, [r4, #0]
 800b686:	07d8      	lsls	r0, r3, #31
 800b688:	d510      	bpl.n	800b6ac <_printf_float+0x24c>
 800b68a:	ee18 3a10 	vmov	r3, s16
 800b68e:	4652      	mov	r2, sl
 800b690:	4631      	mov	r1, r6
 800b692:	4628      	mov	r0, r5
 800b694:	47b8      	blx	r7
 800b696:	3001      	adds	r0, #1
 800b698:	f43f af41 	beq.w	800b51e <_printf_float+0xbe>
 800b69c:	f04f 0800 	mov.w	r8, #0
 800b6a0:	f104 091a 	add.w	r9, r4, #26
 800b6a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6a6:	3b01      	subs	r3, #1
 800b6a8:	4543      	cmp	r3, r8
 800b6aa:	dc09      	bgt.n	800b6c0 <_printf_float+0x260>
 800b6ac:	6823      	ldr	r3, [r4, #0]
 800b6ae:	079b      	lsls	r3, r3, #30
 800b6b0:	f100 8107 	bmi.w	800b8c2 <_printf_float+0x462>
 800b6b4:	68e0      	ldr	r0, [r4, #12]
 800b6b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6b8:	4298      	cmp	r0, r3
 800b6ba:	bfb8      	it	lt
 800b6bc:	4618      	movlt	r0, r3
 800b6be:	e730      	b.n	800b522 <_printf_float+0xc2>
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	464a      	mov	r2, r9
 800b6c4:	4631      	mov	r1, r6
 800b6c6:	4628      	mov	r0, r5
 800b6c8:	47b8      	blx	r7
 800b6ca:	3001      	adds	r0, #1
 800b6cc:	f43f af27 	beq.w	800b51e <_printf_float+0xbe>
 800b6d0:	f108 0801 	add.w	r8, r8, #1
 800b6d4:	e7e6      	b.n	800b6a4 <_printf_float+0x244>
 800b6d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	dc39      	bgt.n	800b750 <_printf_float+0x2f0>
 800b6dc:	4a1b      	ldr	r2, [pc, #108]	; (800b74c <_printf_float+0x2ec>)
 800b6de:	2301      	movs	r3, #1
 800b6e0:	4631      	mov	r1, r6
 800b6e2:	4628      	mov	r0, r5
 800b6e4:	47b8      	blx	r7
 800b6e6:	3001      	adds	r0, #1
 800b6e8:	f43f af19 	beq.w	800b51e <_printf_float+0xbe>
 800b6ec:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	d102      	bne.n	800b6fa <_printf_float+0x29a>
 800b6f4:	6823      	ldr	r3, [r4, #0]
 800b6f6:	07d9      	lsls	r1, r3, #31
 800b6f8:	d5d8      	bpl.n	800b6ac <_printf_float+0x24c>
 800b6fa:	ee18 3a10 	vmov	r3, s16
 800b6fe:	4652      	mov	r2, sl
 800b700:	4631      	mov	r1, r6
 800b702:	4628      	mov	r0, r5
 800b704:	47b8      	blx	r7
 800b706:	3001      	adds	r0, #1
 800b708:	f43f af09 	beq.w	800b51e <_printf_float+0xbe>
 800b70c:	f04f 0900 	mov.w	r9, #0
 800b710:	f104 0a1a 	add.w	sl, r4, #26
 800b714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b716:	425b      	negs	r3, r3
 800b718:	454b      	cmp	r3, r9
 800b71a:	dc01      	bgt.n	800b720 <_printf_float+0x2c0>
 800b71c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b71e:	e792      	b.n	800b646 <_printf_float+0x1e6>
 800b720:	2301      	movs	r3, #1
 800b722:	4652      	mov	r2, sl
 800b724:	4631      	mov	r1, r6
 800b726:	4628      	mov	r0, r5
 800b728:	47b8      	blx	r7
 800b72a:	3001      	adds	r0, #1
 800b72c:	f43f aef7 	beq.w	800b51e <_printf_float+0xbe>
 800b730:	f109 0901 	add.w	r9, r9, #1
 800b734:	e7ee      	b.n	800b714 <_printf_float+0x2b4>
 800b736:	bf00      	nop
 800b738:	7fefffff 	.word	0x7fefffff
 800b73c:	0800e269 	.word	0x0800e269
 800b740:	0800e26d 	.word	0x0800e26d
 800b744:	0800e271 	.word	0x0800e271
 800b748:	0800e275 	.word	0x0800e275
 800b74c:	0800e279 	.word	0x0800e279
 800b750:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b752:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b754:	429a      	cmp	r2, r3
 800b756:	bfa8      	it	ge
 800b758:	461a      	movge	r2, r3
 800b75a:	2a00      	cmp	r2, #0
 800b75c:	4691      	mov	r9, r2
 800b75e:	dc37      	bgt.n	800b7d0 <_printf_float+0x370>
 800b760:	f04f 0b00 	mov.w	fp, #0
 800b764:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b768:	f104 021a 	add.w	r2, r4, #26
 800b76c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b76e:	9305      	str	r3, [sp, #20]
 800b770:	eba3 0309 	sub.w	r3, r3, r9
 800b774:	455b      	cmp	r3, fp
 800b776:	dc33      	bgt.n	800b7e0 <_printf_float+0x380>
 800b778:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b77c:	429a      	cmp	r2, r3
 800b77e:	db3b      	blt.n	800b7f8 <_printf_float+0x398>
 800b780:	6823      	ldr	r3, [r4, #0]
 800b782:	07da      	lsls	r2, r3, #31
 800b784:	d438      	bmi.n	800b7f8 <_printf_float+0x398>
 800b786:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b78a:	eba2 0903 	sub.w	r9, r2, r3
 800b78e:	9b05      	ldr	r3, [sp, #20]
 800b790:	1ad2      	subs	r2, r2, r3
 800b792:	4591      	cmp	r9, r2
 800b794:	bfa8      	it	ge
 800b796:	4691      	movge	r9, r2
 800b798:	f1b9 0f00 	cmp.w	r9, #0
 800b79c:	dc35      	bgt.n	800b80a <_printf_float+0x3aa>
 800b79e:	f04f 0800 	mov.w	r8, #0
 800b7a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7a6:	f104 0a1a 	add.w	sl, r4, #26
 800b7aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7ae:	1a9b      	subs	r3, r3, r2
 800b7b0:	eba3 0309 	sub.w	r3, r3, r9
 800b7b4:	4543      	cmp	r3, r8
 800b7b6:	f77f af79 	ble.w	800b6ac <_printf_float+0x24c>
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	4652      	mov	r2, sl
 800b7be:	4631      	mov	r1, r6
 800b7c0:	4628      	mov	r0, r5
 800b7c2:	47b8      	blx	r7
 800b7c4:	3001      	adds	r0, #1
 800b7c6:	f43f aeaa 	beq.w	800b51e <_printf_float+0xbe>
 800b7ca:	f108 0801 	add.w	r8, r8, #1
 800b7ce:	e7ec      	b.n	800b7aa <_printf_float+0x34a>
 800b7d0:	4613      	mov	r3, r2
 800b7d2:	4631      	mov	r1, r6
 800b7d4:	4642      	mov	r2, r8
 800b7d6:	4628      	mov	r0, r5
 800b7d8:	47b8      	blx	r7
 800b7da:	3001      	adds	r0, #1
 800b7dc:	d1c0      	bne.n	800b760 <_printf_float+0x300>
 800b7de:	e69e      	b.n	800b51e <_printf_float+0xbe>
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	4631      	mov	r1, r6
 800b7e4:	4628      	mov	r0, r5
 800b7e6:	9205      	str	r2, [sp, #20]
 800b7e8:	47b8      	blx	r7
 800b7ea:	3001      	adds	r0, #1
 800b7ec:	f43f ae97 	beq.w	800b51e <_printf_float+0xbe>
 800b7f0:	9a05      	ldr	r2, [sp, #20]
 800b7f2:	f10b 0b01 	add.w	fp, fp, #1
 800b7f6:	e7b9      	b.n	800b76c <_printf_float+0x30c>
 800b7f8:	ee18 3a10 	vmov	r3, s16
 800b7fc:	4652      	mov	r2, sl
 800b7fe:	4631      	mov	r1, r6
 800b800:	4628      	mov	r0, r5
 800b802:	47b8      	blx	r7
 800b804:	3001      	adds	r0, #1
 800b806:	d1be      	bne.n	800b786 <_printf_float+0x326>
 800b808:	e689      	b.n	800b51e <_printf_float+0xbe>
 800b80a:	9a05      	ldr	r2, [sp, #20]
 800b80c:	464b      	mov	r3, r9
 800b80e:	4442      	add	r2, r8
 800b810:	4631      	mov	r1, r6
 800b812:	4628      	mov	r0, r5
 800b814:	47b8      	blx	r7
 800b816:	3001      	adds	r0, #1
 800b818:	d1c1      	bne.n	800b79e <_printf_float+0x33e>
 800b81a:	e680      	b.n	800b51e <_printf_float+0xbe>
 800b81c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b81e:	2a01      	cmp	r2, #1
 800b820:	dc01      	bgt.n	800b826 <_printf_float+0x3c6>
 800b822:	07db      	lsls	r3, r3, #31
 800b824:	d53a      	bpl.n	800b89c <_printf_float+0x43c>
 800b826:	2301      	movs	r3, #1
 800b828:	4642      	mov	r2, r8
 800b82a:	4631      	mov	r1, r6
 800b82c:	4628      	mov	r0, r5
 800b82e:	47b8      	blx	r7
 800b830:	3001      	adds	r0, #1
 800b832:	f43f ae74 	beq.w	800b51e <_printf_float+0xbe>
 800b836:	ee18 3a10 	vmov	r3, s16
 800b83a:	4652      	mov	r2, sl
 800b83c:	4631      	mov	r1, r6
 800b83e:	4628      	mov	r0, r5
 800b840:	47b8      	blx	r7
 800b842:	3001      	adds	r0, #1
 800b844:	f43f ae6b 	beq.w	800b51e <_printf_float+0xbe>
 800b848:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b84c:	2200      	movs	r2, #0
 800b84e:	2300      	movs	r3, #0
 800b850:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b854:	f7f5 f938 	bl	8000ac8 <__aeabi_dcmpeq>
 800b858:	b9d8      	cbnz	r0, 800b892 <_printf_float+0x432>
 800b85a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b85e:	f108 0201 	add.w	r2, r8, #1
 800b862:	4631      	mov	r1, r6
 800b864:	4628      	mov	r0, r5
 800b866:	47b8      	blx	r7
 800b868:	3001      	adds	r0, #1
 800b86a:	d10e      	bne.n	800b88a <_printf_float+0x42a>
 800b86c:	e657      	b.n	800b51e <_printf_float+0xbe>
 800b86e:	2301      	movs	r3, #1
 800b870:	4652      	mov	r2, sl
 800b872:	4631      	mov	r1, r6
 800b874:	4628      	mov	r0, r5
 800b876:	47b8      	blx	r7
 800b878:	3001      	adds	r0, #1
 800b87a:	f43f ae50 	beq.w	800b51e <_printf_float+0xbe>
 800b87e:	f108 0801 	add.w	r8, r8, #1
 800b882:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b884:	3b01      	subs	r3, #1
 800b886:	4543      	cmp	r3, r8
 800b888:	dcf1      	bgt.n	800b86e <_printf_float+0x40e>
 800b88a:	464b      	mov	r3, r9
 800b88c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b890:	e6da      	b.n	800b648 <_printf_float+0x1e8>
 800b892:	f04f 0800 	mov.w	r8, #0
 800b896:	f104 0a1a 	add.w	sl, r4, #26
 800b89a:	e7f2      	b.n	800b882 <_printf_float+0x422>
 800b89c:	2301      	movs	r3, #1
 800b89e:	4642      	mov	r2, r8
 800b8a0:	e7df      	b.n	800b862 <_printf_float+0x402>
 800b8a2:	2301      	movs	r3, #1
 800b8a4:	464a      	mov	r2, r9
 800b8a6:	4631      	mov	r1, r6
 800b8a8:	4628      	mov	r0, r5
 800b8aa:	47b8      	blx	r7
 800b8ac:	3001      	adds	r0, #1
 800b8ae:	f43f ae36 	beq.w	800b51e <_printf_float+0xbe>
 800b8b2:	f108 0801 	add.w	r8, r8, #1
 800b8b6:	68e3      	ldr	r3, [r4, #12]
 800b8b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b8ba:	1a5b      	subs	r3, r3, r1
 800b8bc:	4543      	cmp	r3, r8
 800b8be:	dcf0      	bgt.n	800b8a2 <_printf_float+0x442>
 800b8c0:	e6f8      	b.n	800b6b4 <_printf_float+0x254>
 800b8c2:	f04f 0800 	mov.w	r8, #0
 800b8c6:	f104 0919 	add.w	r9, r4, #25
 800b8ca:	e7f4      	b.n	800b8b6 <_printf_float+0x456>

0800b8cc <_printf_common>:
 800b8cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8d0:	4616      	mov	r6, r2
 800b8d2:	4699      	mov	r9, r3
 800b8d4:	688a      	ldr	r2, [r1, #8]
 800b8d6:	690b      	ldr	r3, [r1, #16]
 800b8d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b8dc:	4293      	cmp	r3, r2
 800b8de:	bfb8      	it	lt
 800b8e0:	4613      	movlt	r3, r2
 800b8e2:	6033      	str	r3, [r6, #0]
 800b8e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b8e8:	4607      	mov	r7, r0
 800b8ea:	460c      	mov	r4, r1
 800b8ec:	b10a      	cbz	r2, 800b8f2 <_printf_common+0x26>
 800b8ee:	3301      	adds	r3, #1
 800b8f0:	6033      	str	r3, [r6, #0]
 800b8f2:	6823      	ldr	r3, [r4, #0]
 800b8f4:	0699      	lsls	r1, r3, #26
 800b8f6:	bf42      	ittt	mi
 800b8f8:	6833      	ldrmi	r3, [r6, #0]
 800b8fa:	3302      	addmi	r3, #2
 800b8fc:	6033      	strmi	r3, [r6, #0]
 800b8fe:	6825      	ldr	r5, [r4, #0]
 800b900:	f015 0506 	ands.w	r5, r5, #6
 800b904:	d106      	bne.n	800b914 <_printf_common+0x48>
 800b906:	f104 0a19 	add.w	sl, r4, #25
 800b90a:	68e3      	ldr	r3, [r4, #12]
 800b90c:	6832      	ldr	r2, [r6, #0]
 800b90e:	1a9b      	subs	r3, r3, r2
 800b910:	42ab      	cmp	r3, r5
 800b912:	dc26      	bgt.n	800b962 <_printf_common+0x96>
 800b914:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b918:	1e13      	subs	r3, r2, #0
 800b91a:	6822      	ldr	r2, [r4, #0]
 800b91c:	bf18      	it	ne
 800b91e:	2301      	movne	r3, #1
 800b920:	0692      	lsls	r2, r2, #26
 800b922:	d42b      	bmi.n	800b97c <_printf_common+0xb0>
 800b924:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b928:	4649      	mov	r1, r9
 800b92a:	4638      	mov	r0, r7
 800b92c:	47c0      	blx	r8
 800b92e:	3001      	adds	r0, #1
 800b930:	d01e      	beq.n	800b970 <_printf_common+0xa4>
 800b932:	6823      	ldr	r3, [r4, #0]
 800b934:	6922      	ldr	r2, [r4, #16]
 800b936:	f003 0306 	and.w	r3, r3, #6
 800b93a:	2b04      	cmp	r3, #4
 800b93c:	bf02      	ittt	eq
 800b93e:	68e5      	ldreq	r5, [r4, #12]
 800b940:	6833      	ldreq	r3, [r6, #0]
 800b942:	1aed      	subeq	r5, r5, r3
 800b944:	68a3      	ldr	r3, [r4, #8]
 800b946:	bf0c      	ite	eq
 800b948:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b94c:	2500      	movne	r5, #0
 800b94e:	4293      	cmp	r3, r2
 800b950:	bfc4      	itt	gt
 800b952:	1a9b      	subgt	r3, r3, r2
 800b954:	18ed      	addgt	r5, r5, r3
 800b956:	2600      	movs	r6, #0
 800b958:	341a      	adds	r4, #26
 800b95a:	42b5      	cmp	r5, r6
 800b95c:	d11a      	bne.n	800b994 <_printf_common+0xc8>
 800b95e:	2000      	movs	r0, #0
 800b960:	e008      	b.n	800b974 <_printf_common+0xa8>
 800b962:	2301      	movs	r3, #1
 800b964:	4652      	mov	r2, sl
 800b966:	4649      	mov	r1, r9
 800b968:	4638      	mov	r0, r7
 800b96a:	47c0      	blx	r8
 800b96c:	3001      	adds	r0, #1
 800b96e:	d103      	bne.n	800b978 <_printf_common+0xac>
 800b970:	f04f 30ff 	mov.w	r0, #4294967295
 800b974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b978:	3501      	adds	r5, #1
 800b97a:	e7c6      	b.n	800b90a <_printf_common+0x3e>
 800b97c:	18e1      	adds	r1, r4, r3
 800b97e:	1c5a      	adds	r2, r3, #1
 800b980:	2030      	movs	r0, #48	; 0x30
 800b982:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b986:	4422      	add	r2, r4
 800b988:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b98c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b990:	3302      	adds	r3, #2
 800b992:	e7c7      	b.n	800b924 <_printf_common+0x58>
 800b994:	2301      	movs	r3, #1
 800b996:	4622      	mov	r2, r4
 800b998:	4649      	mov	r1, r9
 800b99a:	4638      	mov	r0, r7
 800b99c:	47c0      	blx	r8
 800b99e:	3001      	adds	r0, #1
 800b9a0:	d0e6      	beq.n	800b970 <_printf_common+0xa4>
 800b9a2:	3601      	adds	r6, #1
 800b9a4:	e7d9      	b.n	800b95a <_printf_common+0x8e>
	...

0800b9a8 <_printf_i>:
 800b9a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9ac:	7e0f      	ldrb	r7, [r1, #24]
 800b9ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b9b0:	2f78      	cmp	r7, #120	; 0x78
 800b9b2:	4691      	mov	r9, r2
 800b9b4:	4680      	mov	r8, r0
 800b9b6:	460c      	mov	r4, r1
 800b9b8:	469a      	mov	sl, r3
 800b9ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b9be:	d807      	bhi.n	800b9d0 <_printf_i+0x28>
 800b9c0:	2f62      	cmp	r7, #98	; 0x62
 800b9c2:	d80a      	bhi.n	800b9da <_printf_i+0x32>
 800b9c4:	2f00      	cmp	r7, #0
 800b9c6:	f000 80d4 	beq.w	800bb72 <_printf_i+0x1ca>
 800b9ca:	2f58      	cmp	r7, #88	; 0x58
 800b9cc:	f000 80c0 	beq.w	800bb50 <_printf_i+0x1a8>
 800b9d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b9d8:	e03a      	b.n	800ba50 <_printf_i+0xa8>
 800b9da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b9de:	2b15      	cmp	r3, #21
 800b9e0:	d8f6      	bhi.n	800b9d0 <_printf_i+0x28>
 800b9e2:	a101      	add	r1, pc, #4	; (adr r1, 800b9e8 <_printf_i+0x40>)
 800b9e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b9e8:	0800ba41 	.word	0x0800ba41
 800b9ec:	0800ba55 	.word	0x0800ba55
 800b9f0:	0800b9d1 	.word	0x0800b9d1
 800b9f4:	0800b9d1 	.word	0x0800b9d1
 800b9f8:	0800b9d1 	.word	0x0800b9d1
 800b9fc:	0800b9d1 	.word	0x0800b9d1
 800ba00:	0800ba55 	.word	0x0800ba55
 800ba04:	0800b9d1 	.word	0x0800b9d1
 800ba08:	0800b9d1 	.word	0x0800b9d1
 800ba0c:	0800b9d1 	.word	0x0800b9d1
 800ba10:	0800b9d1 	.word	0x0800b9d1
 800ba14:	0800bb59 	.word	0x0800bb59
 800ba18:	0800ba81 	.word	0x0800ba81
 800ba1c:	0800bb13 	.word	0x0800bb13
 800ba20:	0800b9d1 	.word	0x0800b9d1
 800ba24:	0800b9d1 	.word	0x0800b9d1
 800ba28:	0800bb7b 	.word	0x0800bb7b
 800ba2c:	0800b9d1 	.word	0x0800b9d1
 800ba30:	0800ba81 	.word	0x0800ba81
 800ba34:	0800b9d1 	.word	0x0800b9d1
 800ba38:	0800b9d1 	.word	0x0800b9d1
 800ba3c:	0800bb1b 	.word	0x0800bb1b
 800ba40:	682b      	ldr	r3, [r5, #0]
 800ba42:	1d1a      	adds	r2, r3, #4
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	602a      	str	r2, [r5, #0]
 800ba48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba50:	2301      	movs	r3, #1
 800ba52:	e09f      	b.n	800bb94 <_printf_i+0x1ec>
 800ba54:	6820      	ldr	r0, [r4, #0]
 800ba56:	682b      	ldr	r3, [r5, #0]
 800ba58:	0607      	lsls	r7, r0, #24
 800ba5a:	f103 0104 	add.w	r1, r3, #4
 800ba5e:	6029      	str	r1, [r5, #0]
 800ba60:	d501      	bpl.n	800ba66 <_printf_i+0xbe>
 800ba62:	681e      	ldr	r6, [r3, #0]
 800ba64:	e003      	b.n	800ba6e <_printf_i+0xc6>
 800ba66:	0646      	lsls	r6, r0, #25
 800ba68:	d5fb      	bpl.n	800ba62 <_printf_i+0xba>
 800ba6a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ba6e:	2e00      	cmp	r6, #0
 800ba70:	da03      	bge.n	800ba7a <_printf_i+0xd2>
 800ba72:	232d      	movs	r3, #45	; 0x2d
 800ba74:	4276      	negs	r6, r6
 800ba76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba7a:	485a      	ldr	r0, [pc, #360]	; (800bbe4 <_printf_i+0x23c>)
 800ba7c:	230a      	movs	r3, #10
 800ba7e:	e012      	b.n	800baa6 <_printf_i+0xfe>
 800ba80:	682b      	ldr	r3, [r5, #0]
 800ba82:	6820      	ldr	r0, [r4, #0]
 800ba84:	1d19      	adds	r1, r3, #4
 800ba86:	6029      	str	r1, [r5, #0]
 800ba88:	0605      	lsls	r5, r0, #24
 800ba8a:	d501      	bpl.n	800ba90 <_printf_i+0xe8>
 800ba8c:	681e      	ldr	r6, [r3, #0]
 800ba8e:	e002      	b.n	800ba96 <_printf_i+0xee>
 800ba90:	0641      	lsls	r1, r0, #25
 800ba92:	d5fb      	bpl.n	800ba8c <_printf_i+0xe4>
 800ba94:	881e      	ldrh	r6, [r3, #0]
 800ba96:	4853      	ldr	r0, [pc, #332]	; (800bbe4 <_printf_i+0x23c>)
 800ba98:	2f6f      	cmp	r7, #111	; 0x6f
 800ba9a:	bf0c      	ite	eq
 800ba9c:	2308      	moveq	r3, #8
 800ba9e:	230a      	movne	r3, #10
 800baa0:	2100      	movs	r1, #0
 800baa2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800baa6:	6865      	ldr	r5, [r4, #4]
 800baa8:	60a5      	str	r5, [r4, #8]
 800baaa:	2d00      	cmp	r5, #0
 800baac:	bfa2      	ittt	ge
 800baae:	6821      	ldrge	r1, [r4, #0]
 800bab0:	f021 0104 	bicge.w	r1, r1, #4
 800bab4:	6021      	strge	r1, [r4, #0]
 800bab6:	b90e      	cbnz	r6, 800babc <_printf_i+0x114>
 800bab8:	2d00      	cmp	r5, #0
 800baba:	d04b      	beq.n	800bb54 <_printf_i+0x1ac>
 800babc:	4615      	mov	r5, r2
 800babe:	fbb6 f1f3 	udiv	r1, r6, r3
 800bac2:	fb03 6711 	mls	r7, r3, r1, r6
 800bac6:	5dc7      	ldrb	r7, [r0, r7]
 800bac8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bacc:	4637      	mov	r7, r6
 800bace:	42bb      	cmp	r3, r7
 800bad0:	460e      	mov	r6, r1
 800bad2:	d9f4      	bls.n	800babe <_printf_i+0x116>
 800bad4:	2b08      	cmp	r3, #8
 800bad6:	d10b      	bne.n	800baf0 <_printf_i+0x148>
 800bad8:	6823      	ldr	r3, [r4, #0]
 800bada:	07de      	lsls	r6, r3, #31
 800badc:	d508      	bpl.n	800baf0 <_printf_i+0x148>
 800bade:	6923      	ldr	r3, [r4, #16]
 800bae0:	6861      	ldr	r1, [r4, #4]
 800bae2:	4299      	cmp	r1, r3
 800bae4:	bfde      	ittt	le
 800bae6:	2330      	movle	r3, #48	; 0x30
 800bae8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800baec:	f105 35ff 	addle.w	r5, r5, #4294967295
 800baf0:	1b52      	subs	r2, r2, r5
 800baf2:	6122      	str	r2, [r4, #16]
 800baf4:	f8cd a000 	str.w	sl, [sp]
 800baf8:	464b      	mov	r3, r9
 800bafa:	aa03      	add	r2, sp, #12
 800bafc:	4621      	mov	r1, r4
 800bafe:	4640      	mov	r0, r8
 800bb00:	f7ff fee4 	bl	800b8cc <_printf_common>
 800bb04:	3001      	adds	r0, #1
 800bb06:	d14a      	bne.n	800bb9e <_printf_i+0x1f6>
 800bb08:	f04f 30ff 	mov.w	r0, #4294967295
 800bb0c:	b004      	add	sp, #16
 800bb0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb12:	6823      	ldr	r3, [r4, #0]
 800bb14:	f043 0320 	orr.w	r3, r3, #32
 800bb18:	6023      	str	r3, [r4, #0]
 800bb1a:	4833      	ldr	r0, [pc, #204]	; (800bbe8 <_printf_i+0x240>)
 800bb1c:	2778      	movs	r7, #120	; 0x78
 800bb1e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bb22:	6823      	ldr	r3, [r4, #0]
 800bb24:	6829      	ldr	r1, [r5, #0]
 800bb26:	061f      	lsls	r7, r3, #24
 800bb28:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb2c:	d402      	bmi.n	800bb34 <_printf_i+0x18c>
 800bb2e:	065f      	lsls	r7, r3, #25
 800bb30:	bf48      	it	mi
 800bb32:	b2b6      	uxthmi	r6, r6
 800bb34:	07df      	lsls	r7, r3, #31
 800bb36:	bf48      	it	mi
 800bb38:	f043 0320 	orrmi.w	r3, r3, #32
 800bb3c:	6029      	str	r1, [r5, #0]
 800bb3e:	bf48      	it	mi
 800bb40:	6023      	strmi	r3, [r4, #0]
 800bb42:	b91e      	cbnz	r6, 800bb4c <_printf_i+0x1a4>
 800bb44:	6823      	ldr	r3, [r4, #0]
 800bb46:	f023 0320 	bic.w	r3, r3, #32
 800bb4a:	6023      	str	r3, [r4, #0]
 800bb4c:	2310      	movs	r3, #16
 800bb4e:	e7a7      	b.n	800baa0 <_printf_i+0xf8>
 800bb50:	4824      	ldr	r0, [pc, #144]	; (800bbe4 <_printf_i+0x23c>)
 800bb52:	e7e4      	b.n	800bb1e <_printf_i+0x176>
 800bb54:	4615      	mov	r5, r2
 800bb56:	e7bd      	b.n	800bad4 <_printf_i+0x12c>
 800bb58:	682b      	ldr	r3, [r5, #0]
 800bb5a:	6826      	ldr	r6, [r4, #0]
 800bb5c:	6961      	ldr	r1, [r4, #20]
 800bb5e:	1d18      	adds	r0, r3, #4
 800bb60:	6028      	str	r0, [r5, #0]
 800bb62:	0635      	lsls	r5, r6, #24
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	d501      	bpl.n	800bb6c <_printf_i+0x1c4>
 800bb68:	6019      	str	r1, [r3, #0]
 800bb6a:	e002      	b.n	800bb72 <_printf_i+0x1ca>
 800bb6c:	0670      	lsls	r0, r6, #25
 800bb6e:	d5fb      	bpl.n	800bb68 <_printf_i+0x1c0>
 800bb70:	8019      	strh	r1, [r3, #0]
 800bb72:	2300      	movs	r3, #0
 800bb74:	6123      	str	r3, [r4, #16]
 800bb76:	4615      	mov	r5, r2
 800bb78:	e7bc      	b.n	800baf4 <_printf_i+0x14c>
 800bb7a:	682b      	ldr	r3, [r5, #0]
 800bb7c:	1d1a      	adds	r2, r3, #4
 800bb7e:	602a      	str	r2, [r5, #0]
 800bb80:	681d      	ldr	r5, [r3, #0]
 800bb82:	6862      	ldr	r2, [r4, #4]
 800bb84:	2100      	movs	r1, #0
 800bb86:	4628      	mov	r0, r5
 800bb88:	f7f4 fb22 	bl	80001d0 <memchr>
 800bb8c:	b108      	cbz	r0, 800bb92 <_printf_i+0x1ea>
 800bb8e:	1b40      	subs	r0, r0, r5
 800bb90:	6060      	str	r0, [r4, #4]
 800bb92:	6863      	ldr	r3, [r4, #4]
 800bb94:	6123      	str	r3, [r4, #16]
 800bb96:	2300      	movs	r3, #0
 800bb98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb9c:	e7aa      	b.n	800baf4 <_printf_i+0x14c>
 800bb9e:	6923      	ldr	r3, [r4, #16]
 800bba0:	462a      	mov	r2, r5
 800bba2:	4649      	mov	r1, r9
 800bba4:	4640      	mov	r0, r8
 800bba6:	47d0      	blx	sl
 800bba8:	3001      	adds	r0, #1
 800bbaa:	d0ad      	beq.n	800bb08 <_printf_i+0x160>
 800bbac:	6823      	ldr	r3, [r4, #0]
 800bbae:	079b      	lsls	r3, r3, #30
 800bbb0:	d413      	bmi.n	800bbda <_printf_i+0x232>
 800bbb2:	68e0      	ldr	r0, [r4, #12]
 800bbb4:	9b03      	ldr	r3, [sp, #12]
 800bbb6:	4298      	cmp	r0, r3
 800bbb8:	bfb8      	it	lt
 800bbba:	4618      	movlt	r0, r3
 800bbbc:	e7a6      	b.n	800bb0c <_printf_i+0x164>
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	4632      	mov	r2, r6
 800bbc2:	4649      	mov	r1, r9
 800bbc4:	4640      	mov	r0, r8
 800bbc6:	47d0      	blx	sl
 800bbc8:	3001      	adds	r0, #1
 800bbca:	d09d      	beq.n	800bb08 <_printf_i+0x160>
 800bbcc:	3501      	adds	r5, #1
 800bbce:	68e3      	ldr	r3, [r4, #12]
 800bbd0:	9903      	ldr	r1, [sp, #12]
 800bbd2:	1a5b      	subs	r3, r3, r1
 800bbd4:	42ab      	cmp	r3, r5
 800bbd6:	dcf2      	bgt.n	800bbbe <_printf_i+0x216>
 800bbd8:	e7eb      	b.n	800bbb2 <_printf_i+0x20a>
 800bbda:	2500      	movs	r5, #0
 800bbdc:	f104 0619 	add.w	r6, r4, #25
 800bbe0:	e7f5      	b.n	800bbce <_printf_i+0x226>
 800bbe2:	bf00      	nop
 800bbe4:	0800e27b 	.word	0x0800e27b
 800bbe8:	0800e28c 	.word	0x0800e28c

0800bbec <std>:
 800bbec:	2300      	movs	r3, #0
 800bbee:	b510      	push	{r4, lr}
 800bbf0:	4604      	mov	r4, r0
 800bbf2:	e9c0 3300 	strd	r3, r3, [r0]
 800bbf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bbfa:	6083      	str	r3, [r0, #8]
 800bbfc:	8181      	strh	r1, [r0, #12]
 800bbfe:	6643      	str	r3, [r0, #100]	; 0x64
 800bc00:	81c2      	strh	r2, [r0, #14]
 800bc02:	6183      	str	r3, [r0, #24]
 800bc04:	4619      	mov	r1, r3
 800bc06:	2208      	movs	r2, #8
 800bc08:	305c      	adds	r0, #92	; 0x5c
 800bc0a:	f000 f926 	bl	800be5a <memset>
 800bc0e:	4b0d      	ldr	r3, [pc, #52]	; (800bc44 <std+0x58>)
 800bc10:	6263      	str	r3, [r4, #36]	; 0x24
 800bc12:	4b0d      	ldr	r3, [pc, #52]	; (800bc48 <std+0x5c>)
 800bc14:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc16:	4b0d      	ldr	r3, [pc, #52]	; (800bc4c <std+0x60>)
 800bc18:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc1a:	4b0d      	ldr	r3, [pc, #52]	; (800bc50 <std+0x64>)
 800bc1c:	6323      	str	r3, [r4, #48]	; 0x30
 800bc1e:	4b0d      	ldr	r3, [pc, #52]	; (800bc54 <std+0x68>)
 800bc20:	6224      	str	r4, [r4, #32]
 800bc22:	429c      	cmp	r4, r3
 800bc24:	d006      	beq.n	800bc34 <std+0x48>
 800bc26:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800bc2a:	4294      	cmp	r4, r2
 800bc2c:	d002      	beq.n	800bc34 <std+0x48>
 800bc2e:	33d0      	adds	r3, #208	; 0xd0
 800bc30:	429c      	cmp	r4, r3
 800bc32:	d105      	bne.n	800bc40 <std+0x54>
 800bc34:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bc38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc3c:	f000 b98a 	b.w	800bf54 <__retarget_lock_init_recursive>
 800bc40:	bd10      	pop	{r4, pc}
 800bc42:	bf00      	nop
 800bc44:	0800bdd5 	.word	0x0800bdd5
 800bc48:	0800bdf7 	.word	0x0800bdf7
 800bc4c:	0800be2f 	.word	0x0800be2f
 800bc50:	0800be53 	.word	0x0800be53
 800bc54:	2000082c 	.word	0x2000082c

0800bc58 <stdio_exit_handler>:
 800bc58:	4a02      	ldr	r2, [pc, #8]	; (800bc64 <stdio_exit_handler+0xc>)
 800bc5a:	4903      	ldr	r1, [pc, #12]	; (800bc68 <stdio_exit_handler+0x10>)
 800bc5c:	4803      	ldr	r0, [pc, #12]	; (800bc6c <stdio_exit_handler+0x14>)
 800bc5e:	f000 b869 	b.w	800bd34 <_fwalk_sglue>
 800bc62:	bf00      	nop
 800bc64:	2000010c 	.word	0x2000010c
 800bc68:	0800dba9 	.word	0x0800dba9
 800bc6c:	20000118 	.word	0x20000118

0800bc70 <cleanup_stdio>:
 800bc70:	6841      	ldr	r1, [r0, #4]
 800bc72:	4b0c      	ldr	r3, [pc, #48]	; (800bca4 <cleanup_stdio+0x34>)
 800bc74:	4299      	cmp	r1, r3
 800bc76:	b510      	push	{r4, lr}
 800bc78:	4604      	mov	r4, r0
 800bc7a:	d001      	beq.n	800bc80 <cleanup_stdio+0x10>
 800bc7c:	f001 ff94 	bl	800dba8 <_fflush_r>
 800bc80:	68a1      	ldr	r1, [r4, #8]
 800bc82:	4b09      	ldr	r3, [pc, #36]	; (800bca8 <cleanup_stdio+0x38>)
 800bc84:	4299      	cmp	r1, r3
 800bc86:	d002      	beq.n	800bc8e <cleanup_stdio+0x1e>
 800bc88:	4620      	mov	r0, r4
 800bc8a:	f001 ff8d 	bl	800dba8 <_fflush_r>
 800bc8e:	68e1      	ldr	r1, [r4, #12]
 800bc90:	4b06      	ldr	r3, [pc, #24]	; (800bcac <cleanup_stdio+0x3c>)
 800bc92:	4299      	cmp	r1, r3
 800bc94:	d004      	beq.n	800bca0 <cleanup_stdio+0x30>
 800bc96:	4620      	mov	r0, r4
 800bc98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc9c:	f001 bf84 	b.w	800dba8 <_fflush_r>
 800bca0:	bd10      	pop	{r4, pc}
 800bca2:	bf00      	nop
 800bca4:	2000082c 	.word	0x2000082c
 800bca8:	20000894 	.word	0x20000894
 800bcac:	200008fc 	.word	0x200008fc

0800bcb0 <global_stdio_init.part.0>:
 800bcb0:	b510      	push	{r4, lr}
 800bcb2:	4b0b      	ldr	r3, [pc, #44]	; (800bce0 <global_stdio_init.part.0+0x30>)
 800bcb4:	4c0b      	ldr	r4, [pc, #44]	; (800bce4 <global_stdio_init.part.0+0x34>)
 800bcb6:	4a0c      	ldr	r2, [pc, #48]	; (800bce8 <global_stdio_init.part.0+0x38>)
 800bcb8:	601a      	str	r2, [r3, #0]
 800bcba:	4620      	mov	r0, r4
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	2104      	movs	r1, #4
 800bcc0:	f7ff ff94 	bl	800bbec <std>
 800bcc4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bcc8:	2201      	movs	r2, #1
 800bcca:	2109      	movs	r1, #9
 800bccc:	f7ff ff8e 	bl	800bbec <std>
 800bcd0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bcd4:	2202      	movs	r2, #2
 800bcd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcda:	2112      	movs	r1, #18
 800bcdc:	f7ff bf86 	b.w	800bbec <std>
 800bce0:	20000964 	.word	0x20000964
 800bce4:	2000082c 	.word	0x2000082c
 800bce8:	0800bc59 	.word	0x0800bc59

0800bcec <__sfp_lock_acquire>:
 800bcec:	4801      	ldr	r0, [pc, #4]	; (800bcf4 <__sfp_lock_acquire+0x8>)
 800bcee:	f000 b932 	b.w	800bf56 <__retarget_lock_acquire_recursive>
 800bcf2:	bf00      	nop
 800bcf4:	2000096d 	.word	0x2000096d

0800bcf8 <__sfp_lock_release>:
 800bcf8:	4801      	ldr	r0, [pc, #4]	; (800bd00 <__sfp_lock_release+0x8>)
 800bcfa:	f000 b92d 	b.w	800bf58 <__retarget_lock_release_recursive>
 800bcfe:	bf00      	nop
 800bd00:	2000096d 	.word	0x2000096d

0800bd04 <__sinit>:
 800bd04:	b510      	push	{r4, lr}
 800bd06:	4604      	mov	r4, r0
 800bd08:	f7ff fff0 	bl	800bcec <__sfp_lock_acquire>
 800bd0c:	6a23      	ldr	r3, [r4, #32]
 800bd0e:	b11b      	cbz	r3, 800bd18 <__sinit+0x14>
 800bd10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd14:	f7ff bff0 	b.w	800bcf8 <__sfp_lock_release>
 800bd18:	4b04      	ldr	r3, [pc, #16]	; (800bd2c <__sinit+0x28>)
 800bd1a:	6223      	str	r3, [r4, #32]
 800bd1c:	4b04      	ldr	r3, [pc, #16]	; (800bd30 <__sinit+0x2c>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d1f5      	bne.n	800bd10 <__sinit+0xc>
 800bd24:	f7ff ffc4 	bl	800bcb0 <global_stdio_init.part.0>
 800bd28:	e7f2      	b.n	800bd10 <__sinit+0xc>
 800bd2a:	bf00      	nop
 800bd2c:	0800bc71 	.word	0x0800bc71
 800bd30:	20000964 	.word	0x20000964

0800bd34 <_fwalk_sglue>:
 800bd34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd38:	4607      	mov	r7, r0
 800bd3a:	4688      	mov	r8, r1
 800bd3c:	4614      	mov	r4, r2
 800bd3e:	2600      	movs	r6, #0
 800bd40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd44:	f1b9 0901 	subs.w	r9, r9, #1
 800bd48:	d505      	bpl.n	800bd56 <_fwalk_sglue+0x22>
 800bd4a:	6824      	ldr	r4, [r4, #0]
 800bd4c:	2c00      	cmp	r4, #0
 800bd4e:	d1f7      	bne.n	800bd40 <_fwalk_sglue+0xc>
 800bd50:	4630      	mov	r0, r6
 800bd52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd56:	89ab      	ldrh	r3, [r5, #12]
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	d907      	bls.n	800bd6c <_fwalk_sglue+0x38>
 800bd5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd60:	3301      	adds	r3, #1
 800bd62:	d003      	beq.n	800bd6c <_fwalk_sglue+0x38>
 800bd64:	4629      	mov	r1, r5
 800bd66:	4638      	mov	r0, r7
 800bd68:	47c0      	blx	r8
 800bd6a:	4306      	orrs	r6, r0
 800bd6c:	3568      	adds	r5, #104	; 0x68
 800bd6e:	e7e9      	b.n	800bd44 <_fwalk_sglue+0x10>

0800bd70 <iprintf>:
 800bd70:	b40f      	push	{r0, r1, r2, r3}
 800bd72:	b507      	push	{r0, r1, r2, lr}
 800bd74:	4906      	ldr	r1, [pc, #24]	; (800bd90 <iprintf+0x20>)
 800bd76:	ab04      	add	r3, sp, #16
 800bd78:	6808      	ldr	r0, [r1, #0]
 800bd7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd7e:	6881      	ldr	r1, [r0, #8]
 800bd80:	9301      	str	r3, [sp, #4]
 800bd82:	f001 fd71 	bl	800d868 <_vfiprintf_r>
 800bd86:	b003      	add	sp, #12
 800bd88:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd8c:	b004      	add	sp, #16
 800bd8e:	4770      	bx	lr
 800bd90:	20000164 	.word	0x20000164

0800bd94 <siprintf>:
 800bd94:	b40e      	push	{r1, r2, r3}
 800bd96:	b500      	push	{lr}
 800bd98:	b09c      	sub	sp, #112	; 0x70
 800bd9a:	ab1d      	add	r3, sp, #116	; 0x74
 800bd9c:	9002      	str	r0, [sp, #8]
 800bd9e:	9006      	str	r0, [sp, #24]
 800bda0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bda4:	4809      	ldr	r0, [pc, #36]	; (800bdcc <siprintf+0x38>)
 800bda6:	9107      	str	r1, [sp, #28]
 800bda8:	9104      	str	r1, [sp, #16]
 800bdaa:	4909      	ldr	r1, [pc, #36]	; (800bdd0 <siprintf+0x3c>)
 800bdac:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdb0:	9105      	str	r1, [sp, #20]
 800bdb2:	6800      	ldr	r0, [r0, #0]
 800bdb4:	9301      	str	r3, [sp, #4]
 800bdb6:	a902      	add	r1, sp, #8
 800bdb8:	f001 fc2e 	bl	800d618 <_svfiprintf_r>
 800bdbc:	9b02      	ldr	r3, [sp, #8]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	701a      	strb	r2, [r3, #0]
 800bdc2:	b01c      	add	sp, #112	; 0x70
 800bdc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bdc8:	b003      	add	sp, #12
 800bdca:	4770      	bx	lr
 800bdcc:	20000164 	.word	0x20000164
 800bdd0:	ffff0208 	.word	0xffff0208

0800bdd4 <__sread>:
 800bdd4:	b510      	push	{r4, lr}
 800bdd6:	460c      	mov	r4, r1
 800bdd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bddc:	f000 f86c 	bl	800beb8 <_read_r>
 800bde0:	2800      	cmp	r0, #0
 800bde2:	bfab      	itete	ge
 800bde4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bde6:	89a3      	ldrhlt	r3, [r4, #12]
 800bde8:	181b      	addge	r3, r3, r0
 800bdea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bdee:	bfac      	ite	ge
 800bdf0:	6563      	strge	r3, [r4, #84]	; 0x54
 800bdf2:	81a3      	strhlt	r3, [r4, #12]
 800bdf4:	bd10      	pop	{r4, pc}

0800bdf6 <__swrite>:
 800bdf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdfa:	461f      	mov	r7, r3
 800bdfc:	898b      	ldrh	r3, [r1, #12]
 800bdfe:	05db      	lsls	r3, r3, #23
 800be00:	4605      	mov	r5, r0
 800be02:	460c      	mov	r4, r1
 800be04:	4616      	mov	r6, r2
 800be06:	d505      	bpl.n	800be14 <__swrite+0x1e>
 800be08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be0c:	2302      	movs	r3, #2
 800be0e:	2200      	movs	r2, #0
 800be10:	f000 f840 	bl	800be94 <_lseek_r>
 800be14:	89a3      	ldrh	r3, [r4, #12]
 800be16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be1e:	81a3      	strh	r3, [r4, #12]
 800be20:	4632      	mov	r2, r6
 800be22:	463b      	mov	r3, r7
 800be24:	4628      	mov	r0, r5
 800be26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be2a:	f000 b857 	b.w	800bedc <_write_r>

0800be2e <__sseek>:
 800be2e:	b510      	push	{r4, lr}
 800be30:	460c      	mov	r4, r1
 800be32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be36:	f000 f82d 	bl	800be94 <_lseek_r>
 800be3a:	1c43      	adds	r3, r0, #1
 800be3c:	89a3      	ldrh	r3, [r4, #12]
 800be3e:	bf15      	itete	ne
 800be40:	6560      	strne	r0, [r4, #84]	; 0x54
 800be42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be4a:	81a3      	strheq	r3, [r4, #12]
 800be4c:	bf18      	it	ne
 800be4e:	81a3      	strhne	r3, [r4, #12]
 800be50:	bd10      	pop	{r4, pc}

0800be52 <__sclose>:
 800be52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be56:	f000 b80d 	b.w	800be74 <_close_r>

0800be5a <memset>:
 800be5a:	4402      	add	r2, r0
 800be5c:	4603      	mov	r3, r0
 800be5e:	4293      	cmp	r3, r2
 800be60:	d100      	bne.n	800be64 <memset+0xa>
 800be62:	4770      	bx	lr
 800be64:	f803 1b01 	strb.w	r1, [r3], #1
 800be68:	e7f9      	b.n	800be5e <memset+0x4>
	...

0800be6c <_localeconv_r>:
 800be6c:	4800      	ldr	r0, [pc, #0]	; (800be70 <_localeconv_r+0x4>)
 800be6e:	4770      	bx	lr
 800be70:	20000258 	.word	0x20000258

0800be74 <_close_r>:
 800be74:	b538      	push	{r3, r4, r5, lr}
 800be76:	4d06      	ldr	r5, [pc, #24]	; (800be90 <_close_r+0x1c>)
 800be78:	2300      	movs	r3, #0
 800be7a:	4604      	mov	r4, r0
 800be7c:	4608      	mov	r0, r1
 800be7e:	602b      	str	r3, [r5, #0]
 800be80:	f7f6 fedb 	bl	8002c3a <_close>
 800be84:	1c43      	adds	r3, r0, #1
 800be86:	d102      	bne.n	800be8e <_close_r+0x1a>
 800be88:	682b      	ldr	r3, [r5, #0]
 800be8a:	b103      	cbz	r3, 800be8e <_close_r+0x1a>
 800be8c:	6023      	str	r3, [r4, #0]
 800be8e:	bd38      	pop	{r3, r4, r5, pc}
 800be90:	20000968 	.word	0x20000968

0800be94 <_lseek_r>:
 800be94:	b538      	push	{r3, r4, r5, lr}
 800be96:	4d07      	ldr	r5, [pc, #28]	; (800beb4 <_lseek_r+0x20>)
 800be98:	4604      	mov	r4, r0
 800be9a:	4608      	mov	r0, r1
 800be9c:	4611      	mov	r1, r2
 800be9e:	2200      	movs	r2, #0
 800bea0:	602a      	str	r2, [r5, #0]
 800bea2:	461a      	mov	r2, r3
 800bea4:	f7f6 fef0 	bl	8002c88 <_lseek>
 800bea8:	1c43      	adds	r3, r0, #1
 800beaa:	d102      	bne.n	800beb2 <_lseek_r+0x1e>
 800beac:	682b      	ldr	r3, [r5, #0]
 800beae:	b103      	cbz	r3, 800beb2 <_lseek_r+0x1e>
 800beb0:	6023      	str	r3, [r4, #0]
 800beb2:	bd38      	pop	{r3, r4, r5, pc}
 800beb4:	20000968 	.word	0x20000968

0800beb8 <_read_r>:
 800beb8:	b538      	push	{r3, r4, r5, lr}
 800beba:	4d07      	ldr	r5, [pc, #28]	; (800bed8 <_read_r+0x20>)
 800bebc:	4604      	mov	r4, r0
 800bebe:	4608      	mov	r0, r1
 800bec0:	4611      	mov	r1, r2
 800bec2:	2200      	movs	r2, #0
 800bec4:	602a      	str	r2, [r5, #0]
 800bec6:	461a      	mov	r2, r3
 800bec8:	f7f6 fe7e 	bl	8002bc8 <_read>
 800becc:	1c43      	adds	r3, r0, #1
 800bece:	d102      	bne.n	800bed6 <_read_r+0x1e>
 800bed0:	682b      	ldr	r3, [r5, #0]
 800bed2:	b103      	cbz	r3, 800bed6 <_read_r+0x1e>
 800bed4:	6023      	str	r3, [r4, #0]
 800bed6:	bd38      	pop	{r3, r4, r5, pc}
 800bed8:	20000968 	.word	0x20000968

0800bedc <_write_r>:
 800bedc:	b538      	push	{r3, r4, r5, lr}
 800bede:	4d07      	ldr	r5, [pc, #28]	; (800befc <_write_r+0x20>)
 800bee0:	4604      	mov	r4, r0
 800bee2:	4608      	mov	r0, r1
 800bee4:	4611      	mov	r1, r2
 800bee6:	2200      	movs	r2, #0
 800bee8:	602a      	str	r2, [r5, #0]
 800beea:	461a      	mov	r2, r3
 800beec:	f7f6 fe89 	bl	8002c02 <_write>
 800bef0:	1c43      	adds	r3, r0, #1
 800bef2:	d102      	bne.n	800befa <_write_r+0x1e>
 800bef4:	682b      	ldr	r3, [r5, #0]
 800bef6:	b103      	cbz	r3, 800befa <_write_r+0x1e>
 800bef8:	6023      	str	r3, [r4, #0]
 800befa:	bd38      	pop	{r3, r4, r5, pc}
 800befc:	20000968 	.word	0x20000968

0800bf00 <__errno>:
 800bf00:	4b01      	ldr	r3, [pc, #4]	; (800bf08 <__errno+0x8>)
 800bf02:	6818      	ldr	r0, [r3, #0]
 800bf04:	4770      	bx	lr
 800bf06:	bf00      	nop
 800bf08:	20000164 	.word	0x20000164

0800bf0c <__libc_init_array>:
 800bf0c:	b570      	push	{r4, r5, r6, lr}
 800bf0e:	4d0d      	ldr	r5, [pc, #52]	; (800bf44 <__libc_init_array+0x38>)
 800bf10:	4c0d      	ldr	r4, [pc, #52]	; (800bf48 <__libc_init_array+0x3c>)
 800bf12:	1b64      	subs	r4, r4, r5
 800bf14:	10a4      	asrs	r4, r4, #2
 800bf16:	2600      	movs	r6, #0
 800bf18:	42a6      	cmp	r6, r4
 800bf1a:	d109      	bne.n	800bf30 <__libc_init_array+0x24>
 800bf1c:	4d0b      	ldr	r5, [pc, #44]	; (800bf4c <__libc_init_array+0x40>)
 800bf1e:	4c0c      	ldr	r4, [pc, #48]	; (800bf50 <__libc_init_array+0x44>)
 800bf20:	f002 f896 	bl	800e050 <_init>
 800bf24:	1b64      	subs	r4, r4, r5
 800bf26:	10a4      	asrs	r4, r4, #2
 800bf28:	2600      	movs	r6, #0
 800bf2a:	42a6      	cmp	r6, r4
 800bf2c:	d105      	bne.n	800bf3a <__libc_init_array+0x2e>
 800bf2e:	bd70      	pop	{r4, r5, r6, pc}
 800bf30:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf34:	4798      	blx	r3
 800bf36:	3601      	adds	r6, #1
 800bf38:	e7ee      	b.n	800bf18 <__libc_init_array+0xc>
 800bf3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf3e:	4798      	blx	r3
 800bf40:	3601      	adds	r6, #1
 800bf42:	e7f2      	b.n	800bf2a <__libc_init_array+0x1e>
 800bf44:	0800e4e4 	.word	0x0800e4e4
 800bf48:	0800e4e4 	.word	0x0800e4e4
 800bf4c:	0800e4e4 	.word	0x0800e4e4
 800bf50:	0800e4e8 	.word	0x0800e4e8

0800bf54 <__retarget_lock_init_recursive>:
 800bf54:	4770      	bx	lr

0800bf56 <__retarget_lock_acquire_recursive>:
 800bf56:	4770      	bx	lr

0800bf58 <__retarget_lock_release_recursive>:
 800bf58:	4770      	bx	lr

0800bf5a <memcpy>:
 800bf5a:	440a      	add	r2, r1
 800bf5c:	4291      	cmp	r1, r2
 800bf5e:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf62:	d100      	bne.n	800bf66 <memcpy+0xc>
 800bf64:	4770      	bx	lr
 800bf66:	b510      	push	{r4, lr}
 800bf68:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf70:	4291      	cmp	r1, r2
 800bf72:	d1f9      	bne.n	800bf68 <memcpy+0xe>
 800bf74:	bd10      	pop	{r4, pc}

0800bf76 <quorem>:
 800bf76:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf7a:	6903      	ldr	r3, [r0, #16]
 800bf7c:	690c      	ldr	r4, [r1, #16]
 800bf7e:	42a3      	cmp	r3, r4
 800bf80:	4607      	mov	r7, r0
 800bf82:	db7e      	blt.n	800c082 <quorem+0x10c>
 800bf84:	3c01      	subs	r4, #1
 800bf86:	f101 0814 	add.w	r8, r1, #20
 800bf8a:	f100 0514 	add.w	r5, r0, #20
 800bf8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf92:	9301      	str	r3, [sp, #4]
 800bf94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bf98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf9c:	3301      	adds	r3, #1
 800bf9e:	429a      	cmp	r2, r3
 800bfa0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bfa4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bfa8:	fbb2 f6f3 	udiv	r6, r2, r3
 800bfac:	d331      	bcc.n	800c012 <quorem+0x9c>
 800bfae:	f04f 0e00 	mov.w	lr, #0
 800bfb2:	4640      	mov	r0, r8
 800bfb4:	46ac      	mov	ip, r5
 800bfb6:	46f2      	mov	sl, lr
 800bfb8:	f850 2b04 	ldr.w	r2, [r0], #4
 800bfbc:	b293      	uxth	r3, r2
 800bfbe:	fb06 e303 	mla	r3, r6, r3, lr
 800bfc2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bfc6:	0c1a      	lsrs	r2, r3, #16
 800bfc8:	b29b      	uxth	r3, r3
 800bfca:	ebaa 0303 	sub.w	r3, sl, r3
 800bfce:	f8dc a000 	ldr.w	sl, [ip]
 800bfd2:	fa13 f38a 	uxtah	r3, r3, sl
 800bfd6:	fb06 220e 	mla	r2, r6, lr, r2
 800bfda:	9300      	str	r3, [sp, #0]
 800bfdc:	9b00      	ldr	r3, [sp, #0]
 800bfde:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bfe2:	b292      	uxth	r2, r2
 800bfe4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bfe8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bfec:	f8bd 3000 	ldrh.w	r3, [sp]
 800bff0:	4581      	cmp	r9, r0
 800bff2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bff6:	f84c 3b04 	str.w	r3, [ip], #4
 800bffa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bffe:	d2db      	bcs.n	800bfb8 <quorem+0x42>
 800c000:	f855 300b 	ldr.w	r3, [r5, fp]
 800c004:	b92b      	cbnz	r3, 800c012 <quorem+0x9c>
 800c006:	9b01      	ldr	r3, [sp, #4]
 800c008:	3b04      	subs	r3, #4
 800c00a:	429d      	cmp	r5, r3
 800c00c:	461a      	mov	r2, r3
 800c00e:	d32c      	bcc.n	800c06a <quorem+0xf4>
 800c010:	613c      	str	r4, [r7, #16]
 800c012:	4638      	mov	r0, r7
 800c014:	f001 f9a6 	bl	800d364 <__mcmp>
 800c018:	2800      	cmp	r0, #0
 800c01a:	db22      	blt.n	800c062 <quorem+0xec>
 800c01c:	3601      	adds	r6, #1
 800c01e:	4629      	mov	r1, r5
 800c020:	2000      	movs	r0, #0
 800c022:	f858 2b04 	ldr.w	r2, [r8], #4
 800c026:	f8d1 c000 	ldr.w	ip, [r1]
 800c02a:	b293      	uxth	r3, r2
 800c02c:	1ac3      	subs	r3, r0, r3
 800c02e:	0c12      	lsrs	r2, r2, #16
 800c030:	fa13 f38c 	uxtah	r3, r3, ip
 800c034:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c038:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c03c:	b29b      	uxth	r3, r3
 800c03e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c042:	45c1      	cmp	r9, r8
 800c044:	f841 3b04 	str.w	r3, [r1], #4
 800c048:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c04c:	d2e9      	bcs.n	800c022 <quorem+0xac>
 800c04e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c052:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c056:	b922      	cbnz	r2, 800c062 <quorem+0xec>
 800c058:	3b04      	subs	r3, #4
 800c05a:	429d      	cmp	r5, r3
 800c05c:	461a      	mov	r2, r3
 800c05e:	d30a      	bcc.n	800c076 <quorem+0x100>
 800c060:	613c      	str	r4, [r7, #16]
 800c062:	4630      	mov	r0, r6
 800c064:	b003      	add	sp, #12
 800c066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c06a:	6812      	ldr	r2, [r2, #0]
 800c06c:	3b04      	subs	r3, #4
 800c06e:	2a00      	cmp	r2, #0
 800c070:	d1ce      	bne.n	800c010 <quorem+0x9a>
 800c072:	3c01      	subs	r4, #1
 800c074:	e7c9      	b.n	800c00a <quorem+0x94>
 800c076:	6812      	ldr	r2, [r2, #0]
 800c078:	3b04      	subs	r3, #4
 800c07a:	2a00      	cmp	r2, #0
 800c07c:	d1f0      	bne.n	800c060 <quorem+0xea>
 800c07e:	3c01      	subs	r4, #1
 800c080:	e7eb      	b.n	800c05a <quorem+0xe4>
 800c082:	2000      	movs	r0, #0
 800c084:	e7ee      	b.n	800c064 <quorem+0xee>
	...

0800c088 <_dtoa_r>:
 800c088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c08c:	ed2d 8b04 	vpush	{d8-d9}
 800c090:	69c5      	ldr	r5, [r0, #28]
 800c092:	b093      	sub	sp, #76	; 0x4c
 800c094:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c098:	ec57 6b10 	vmov	r6, r7, d0
 800c09c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c0a0:	9107      	str	r1, [sp, #28]
 800c0a2:	4604      	mov	r4, r0
 800c0a4:	920a      	str	r2, [sp, #40]	; 0x28
 800c0a6:	930d      	str	r3, [sp, #52]	; 0x34
 800c0a8:	b975      	cbnz	r5, 800c0c8 <_dtoa_r+0x40>
 800c0aa:	2010      	movs	r0, #16
 800c0ac:	f000 fe2a 	bl	800cd04 <malloc>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	61e0      	str	r0, [r4, #28]
 800c0b4:	b920      	cbnz	r0, 800c0c0 <_dtoa_r+0x38>
 800c0b6:	4bae      	ldr	r3, [pc, #696]	; (800c370 <_dtoa_r+0x2e8>)
 800c0b8:	21ef      	movs	r1, #239	; 0xef
 800c0ba:	48ae      	ldr	r0, [pc, #696]	; (800c374 <_dtoa_r+0x2ec>)
 800c0bc:	f001 fe5c 	bl	800dd78 <__assert_func>
 800c0c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c0c4:	6005      	str	r5, [r0, #0]
 800c0c6:	60c5      	str	r5, [r0, #12]
 800c0c8:	69e3      	ldr	r3, [r4, #28]
 800c0ca:	6819      	ldr	r1, [r3, #0]
 800c0cc:	b151      	cbz	r1, 800c0e4 <_dtoa_r+0x5c>
 800c0ce:	685a      	ldr	r2, [r3, #4]
 800c0d0:	604a      	str	r2, [r1, #4]
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	4093      	lsls	r3, r2
 800c0d6:	608b      	str	r3, [r1, #8]
 800c0d8:	4620      	mov	r0, r4
 800c0da:	f000 ff07 	bl	800ceec <_Bfree>
 800c0de:	69e3      	ldr	r3, [r4, #28]
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	601a      	str	r2, [r3, #0]
 800c0e4:	1e3b      	subs	r3, r7, #0
 800c0e6:	bfbb      	ittet	lt
 800c0e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c0ec:	9303      	strlt	r3, [sp, #12]
 800c0ee:	2300      	movge	r3, #0
 800c0f0:	2201      	movlt	r2, #1
 800c0f2:	bfac      	ite	ge
 800c0f4:	f8c8 3000 	strge.w	r3, [r8]
 800c0f8:	f8c8 2000 	strlt.w	r2, [r8]
 800c0fc:	4b9e      	ldr	r3, [pc, #632]	; (800c378 <_dtoa_r+0x2f0>)
 800c0fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c102:	ea33 0308 	bics.w	r3, r3, r8
 800c106:	d11b      	bne.n	800c140 <_dtoa_r+0xb8>
 800c108:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c10a:	f242 730f 	movw	r3, #9999	; 0x270f
 800c10e:	6013      	str	r3, [r2, #0]
 800c110:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c114:	4333      	orrs	r3, r6
 800c116:	f000 8593 	beq.w	800cc40 <_dtoa_r+0xbb8>
 800c11a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c11c:	b963      	cbnz	r3, 800c138 <_dtoa_r+0xb0>
 800c11e:	4b97      	ldr	r3, [pc, #604]	; (800c37c <_dtoa_r+0x2f4>)
 800c120:	e027      	b.n	800c172 <_dtoa_r+0xea>
 800c122:	4b97      	ldr	r3, [pc, #604]	; (800c380 <_dtoa_r+0x2f8>)
 800c124:	9300      	str	r3, [sp, #0]
 800c126:	3308      	adds	r3, #8
 800c128:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c12a:	6013      	str	r3, [r2, #0]
 800c12c:	9800      	ldr	r0, [sp, #0]
 800c12e:	b013      	add	sp, #76	; 0x4c
 800c130:	ecbd 8b04 	vpop	{d8-d9}
 800c134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c138:	4b90      	ldr	r3, [pc, #576]	; (800c37c <_dtoa_r+0x2f4>)
 800c13a:	9300      	str	r3, [sp, #0]
 800c13c:	3303      	adds	r3, #3
 800c13e:	e7f3      	b.n	800c128 <_dtoa_r+0xa0>
 800c140:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c144:	2200      	movs	r2, #0
 800c146:	ec51 0b17 	vmov	r0, r1, d7
 800c14a:	eeb0 8a47 	vmov.f32	s16, s14
 800c14e:	eef0 8a67 	vmov.f32	s17, s15
 800c152:	2300      	movs	r3, #0
 800c154:	f7f4 fcb8 	bl	8000ac8 <__aeabi_dcmpeq>
 800c158:	4681      	mov	r9, r0
 800c15a:	b160      	cbz	r0, 800c176 <_dtoa_r+0xee>
 800c15c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c15e:	2301      	movs	r3, #1
 800c160:	6013      	str	r3, [r2, #0]
 800c162:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c164:	2b00      	cmp	r3, #0
 800c166:	f000 8568 	beq.w	800cc3a <_dtoa_r+0xbb2>
 800c16a:	4b86      	ldr	r3, [pc, #536]	; (800c384 <_dtoa_r+0x2fc>)
 800c16c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c16e:	6013      	str	r3, [r2, #0]
 800c170:	3b01      	subs	r3, #1
 800c172:	9300      	str	r3, [sp, #0]
 800c174:	e7da      	b.n	800c12c <_dtoa_r+0xa4>
 800c176:	aa10      	add	r2, sp, #64	; 0x40
 800c178:	a911      	add	r1, sp, #68	; 0x44
 800c17a:	4620      	mov	r0, r4
 800c17c:	eeb0 0a48 	vmov.f32	s0, s16
 800c180:	eef0 0a68 	vmov.f32	s1, s17
 800c184:	f001 f994 	bl	800d4b0 <__d2b>
 800c188:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c18c:	4682      	mov	sl, r0
 800c18e:	2d00      	cmp	r5, #0
 800c190:	d07f      	beq.n	800c292 <_dtoa_r+0x20a>
 800c192:	ee18 3a90 	vmov	r3, s17
 800c196:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c19a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c19e:	ec51 0b18 	vmov	r0, r1, d8
 800c1a2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c1a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c1aa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c1ae:	4619      	mov	r1, r3
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	4b75      	ldr	r3, [pc, #468]	; (800c388 <_dtoa_r+0x300>)
 800c1b4:	f7f4 f868 	bl	8000288 <__aeabi_dsub>
 800c1b8:	a367      	add	r3, pc, #412	; (adr r3, 800c358 <_dtoa_r+0x2d0>)
 800c1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1be:	f7f4 fa1b 	bl	80005f8 <__aeabi_dmul>
 800c1c2:	a367      	add	r3, pc, #412	; (adr r3, 800c360 <_dtoa_r+0x2d8>)
 800c1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c8:	f7f4 f860 	bl	800028c <__adddf3>
 800c1cc:	4606      	mov	r6, r0
 800c1ce:	4628      	mov	r0, r5
 800c1d0:	460f      	mov	r7, r1
 800c1d2:	f7f4 f9a7 	bl	8000524 <__aeabi_i2d>
 800c1d6:	a364      	add	r3, pc, #400	; (adr r3, 800c368 <_dtoa_r+0x2e0>)
 800c1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1dc:	f7f4 fa0c 	bl	80005f8 <__aeabi_dmul>
 800c1e0:	4602      	mov	r2, r0
 800c1e2:	460b      	mov	r3, r1
 800c1e4:	4630      	mov	r0, r6
 800c1e6:	4639      	mov	r1, r7
 800c1e8:	f7f4 f850 	bl	800028c <__adddf3>
 800c1ec:	4606      	mov	r6, r0
 800c1ee:	460f      	mov	r7, r1
 800c1f0:	f7f4 fcb2 	bl	8000b58 <__aeabi_d2iz>
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	4683      	mov	fp, r0
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	4630      	mov	r0, r6
 800c1fc:	4639      	mov	r1, r7
 800c1fe:	f7f4 fc6d 	bl	8000adc <__aeabi_dcmplt>
 800c202:	b148      	cbz	r0, 800c218 <_dtoa_r+0x190>
 800c204:	4658      	mov	r0, fp
 800c206:	f7f4 f98d 	bl	8000524 <__aeabi_i2d>
 800c20a:	4632      	mov	r2, r6
 800c20c:	463b      	mov	r3, r7
 800c20e:	f7f4 fc5b 	bl	8000ac8 <__aeabi_dcmpeq>
 800c212:	b908      	cbnz	r0, 800c218 <_dtoa_r+0x190>
 800c214:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c218:	f1bb 0f16 	cmp.w	fp, #22
 800c21c:	d857      	bhi.n	800c2ce <_dtoa_r+0x246>
 800c21e:	4b5b      	ldr	r3, [pc, #364]	; (800c38c <_dtoa_r+0x304>)
 800c220:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c228:	ec51 0b18 	vmov	r0, r1, d8
 800c22c:	f7f4 fc56 	bl	8000adc <__aeabi_dcmplt>
 800c230:	2800      	cmp	r0, #0
 800c232:	d04e      	beq.n	800c2d2 <_dtoa_r+0x24a>
 800c234:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c238:	2300      	movs	r3, #0
 800c23a:	930c      	str	r3, [sp, #48]	; 0x30
 800c23c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c23e:	1b5b      	subs	r3, r3, r5
 800c240:	1e5a      	subs	r2, r3, #1
 800c242:	bf45      	ittet	mi
 800c244:	f1c3 0301 	rsbmi	r3, r3, #1
 800c248:	9305      	strmi	r3, [sp, #20]
 800c24a:	2300      	movpl	r3, #0
 800c24c:	2300      	movmi	r3, #0
 800c24e:	9206      	str	r2, [sp, #24]
 800c250:	bf54      	ite	pl
 800c252:	9305      	strpl	r3, [sp, #20]
 800c254:	9306      	strmi	r3, [sp, #24]
 800c256:	f1bb 0f00 	cmp.w	fp, #0
 800c25a:	db3c      	blt.n	800c2d6 <_dtoa_r+0x24e>
 800c25c:	9b06      	ldr	r3, [sp, #24]
 800c25e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c262:	445b      	add	r3, fp
 800c264:	9306      	str	r3, [sp, #24]
 800c266:	2300      	movs	r3, #0
 800c268:	9308      	str	r3, [sp, #32]
 800c26a:	9b07      	ldr	r3, [sp, #28]
 800c26c:	2b09      	cmp	r3, #9
 800c26e:	d868      	bhi.n	800c342 <_dtoa_r+0x2ba>
 800c270:	2b05      	cmp	r3, #5
 800c272:	bfc4      	itt	gt
 800c274:	3b04      	subgt	r3, #4
 800c276:	9307      	strgt	r3, [sp, #28]
 800c278:	9b07      	ldr	r3, [sp, #28]
 800c27a:	f1a3 0302 	sub.w	r3, r3, #2
 800c27e:	bfcc      	ite	gt
 800c280:	2500      	movgt	r5, #0
 800c282:	2501      	movle	r5, #1
 800c284:	2b03      	cmp	r3, #3
 800c286:	f200 8085 	bhi.w	800c394 <_dtoa_r+0x30c>
 800c28a:	e8df f003 	tbb	[pc, r3]
 800c28e:	3b2e      	.short	0x3b2e
 800c290:	5839      	.short	0x5839
 800c292:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c296:	441d      	add	r5, r3
 800c298:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c29c:	2b20      	cmp	r3, #32
 800c29e:	bfc1      	itttt	gt
 800c2a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c2a4:	fa08 f803 	lslgt.w	r8, r8, r3
 800c2a8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c2ac:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c2b0:	bfd6      	itet	le
 800c2b2:	f1c3 0320 	rsble	r3, r3, #32
 800c2b6:	ea48 0003 	orrgt.w	r0, r8, r3
 800c2ba:	fa06 f003 	lslle.w	r0, r6, r3
 800c2be:	f7f4 f921 	bl	8000504 <__aeabi_ui2d>
 800c2c2:	2201      	movs	r2, #1
 800c2c4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c2c8:	3d01      	subs	r5, #1
 800c2ca:	920e      	str	r2, [sp, #56]	; 0x38
 800c2cc:	e76f      	b.n	800c1ae <_dtoa_r+0x126>
 800c2ce:	2301      	movs	r3, #1
 800c2d0:	e7b3      	b.n	800c23a <_dtoa_r+0x1b2>
 800c2d2:	900c      	str	r0, [sp, #48]	; 0x30
 800c2d4:	e7b2      	b.n	800c23c <_dtoa_r+0x1b4>
 800c2d6:	9b05      	ldr	r3, [sp, #20]
 800c2d8:	eba3 030b 	sub.w	r3, r3, fp
 800c2dc:	9305      	str	r3, [sp, #20]
 800c2de:	f1cb 0300 	rsb	r3, fp, #0
 800c2e2:	9308      	str	r3, [sp, #32]
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2e8:	e7bf      	b.n	800c26a <_dtoa_r+0x1e2>
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	9309      	str	r3, [sp, #36]	; 0x24
 800c2ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	dc52      	bgt.n	800c39a <_dtoa_r+0x312>
 800c2f4:	2301      	movs	r3, #1
 800c2f6:	9301      	str	r3, [sp, #4]
 800c2f8:	9304      	str	r3, [sp, #16]
 800c2fa:	461a      	mov	r2, r3
 800c2fc:	920a      	str	r2, [sp, #40]	; 0x28
 800c2fe:	e00b      	b.n	800c318 <_dtoa_r+0x290>
 800c300:	2301      	movs	r3, #1
 800c302:	e7f3      	b.n	800c2ec <_dtoa_r+0x264>
 800c304:	2300      	movs	r3, #0
 800c306:	9309      	str	r3, [sp, #36]	; 0x24
 800c308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c30a:	445b      	add	r3, fp
 800c30c:	9301      	str	r3, [sp, #4]
 800c30e:	3301      	adds	r3, #1
 800c310:	2b01      	cmp	r3, #1
 800c312:	9304      	str	r3, [sp, #16]
 800c314:	bfb8      	it	lt
 800c316:	2301      	movlt	r3, #1
 800c318:	69e0      	ldr	r0, [r4, #28]
 800c31a:	2100      	movs	r1, #0
 800c31c:	2204      	movs	r2, #4
 800c31e:	f102 0614 	add.w	r6, r2, #20
 800c322:	429e      	cmp	r6, r3
 800c324:	d93d      	bls.n	800c3a2 <_dtoa_r+0x31a>
 800c326:	6041      	str	r1, [r0, #4]
 800c328:	4620      	mov	r0, r4
 800c32a:	f000 fd9f 	bl	800ce6c <_Balloc>
 800c32e:	9000      	str	r0, [sp, #0]
 800c330:	2800      	cmp	r0, #0
 800c332:	d139      	bne.n	800c3a8 <_dtoa_r+0x320>
 800c334:	4b16      	ldr	r3, [pc, #88]	; (800c390 <_dtoa_r+0x308>)
 800c336:	4602      	mov	r2, r0
 800c338:	f240 11af 	movw	r1, #431	; 0x1af
 800c33c:	e6bd      	b.n	800c0ba <_dtoa_r+0x32>
 800c33e:	2301      	movs	r3, #1
 800c340:	e7e1      	b.n	800c306 <_dtoa_r+0x27e>
 800c342:	2501      	movs	r5, #1
 800c344:	2300      	movs	r3, #0
 800c346:	9307      	str	r3, [sp, #28]
 800c348:	9509      	str	r5, [sp, #36]	; 0x24
 800c34a:	f04f 33ff 	mov.w	r3, #4294967295
 800c34e:	9301      	str	r3, [sp, #4]
 800c350:	9304      	str	r3, [sp, #16]
 800c352:	2200      	movs	r2, #0
 800c354:	2312      	movs	r3, #18
 800c356:	e7d1      	b.n	800c2fc <_dtoa_r+0x274>
 800c358:	636f4361 	.word	0x636f4361
 800c35c:	3fd287a7 	.word	0x3fd287a7
 800c360:	8b60c8b3 	.word	0x8b60c8b3
 800c364:	3fc68a28 	.word	0x3fc68a28
 800c368:	509f79fb 	.word	0x509f79fb
 800c36c:	3fd34413 	.word	0x3fd34413
 800c370:	0800e2aa 	.word	0x0800e2aa
 800c374:	0800e2c1 	.word	0x0800e2c1
 800c378:	7ff00000 	.word	0x7ff00000
 800c37c:	0800e2a6 	.word	0x0800e2a6
 800c380:	0800e29d 	.word	0x0800e29d
 800c384:	0800e27a 	.word	0x0800e27a
 800c388:	3ff80000 	.word	0x3ff80000
 800c38c:	0800e3b0 	.word	0x0800e3b0
 800c390:	0800e319 	.word	0x0800e319
 800c394:	2301      	movs	r3, #1
 800c396:	9309      	str	r3, [sp, #36]	; 0x24
 800c398:	e7d7      	b.n	800c34a <_dtoa_r+0x2c2>
 800c39a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c39c:	9301      	str	r3, [sp, #4]
 800c39e:	9304      	str	r3, [sp, #16]
 800c3a0:	e7ba      	b.n	800c318 <_dtoa_r+0x290>
 800c3a2:	3101      	adds	r1, #1
 800c3a4:	0052      	lsls	r2, r2, #1
 800c3a6:	e7ba      	b.n	800c31e <_dtoa_r+0x296>
 800c3a8:	69e3      	ldr	r3, [r4, #28]
 800c3aa:	9a00      	ldr	r2, [sp, #0]
 800c3ac:	601a      	str	r2, [r3, #0]
 800c3ae:	9b04      	ldr	r3, [sp, #16]
 800c3b0:	2b0e      	cmp	r3, #14
 800c3b2:	f200 80a8 	bhi.w	800c506 <_dtoa_r+0x47e>
 800c3b6:	2d00      	cmp	r5, #0
 800c3b8:	f000 80a5 	beq.w	800c506 <_dtoa_r+0x47e>
 800c3bc:	f1bb 0f00 	cmp.w	fp, #0
 800c3c0:	dd38      	ble.n	800c434 <_dtoa_r+0x3ac>
 800c3c2:	4bc0      	ldr	r3, [pc, #768]	; (800c6c4 <_dtoa_r+0x63c>)
 800c3c4:	f00b 020f 	and.w	r2, fp, #15
 800c3c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3cc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c3d0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c3d4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c3d8:	d019      	beq.n	800c40e <_dtoa_r+0x386>
 800c3da:	4bbb      	ldr	r3, [pc, #748]	; (800c6c8 <_dtoa_r+0x640>)
 800c3dc:	ec51 0b18 	vmov	r0, r1, d8
 800c3e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c3e4:	f7f4 fa32 	bl	800084c <__aeabi_ddiv>
 800c3e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3ec:	f008 080f 	and.w	r8, r8, #15
 800c3f0:	2503      	movs	r5, #3
 800c3f2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c6c8 <_dtoa_r+0x640>
 800c3f6:	f1b8 0f00 	cmp.w	r8, #0
 800c3fa:	d10a      	bne.n	800c412 <_dtoa_r+0x38a>
 800c3fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c400:	4632      	mov	r2, r6
 800c402:	463b      	mov	r3, r7
 800c404:	f7f4 fa22 	bl	800084c <__aeabi_ddiv>
 800c408:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c40c:	e02b      	b.n	800c466 <_dtoa_r+0x3de>
 800c40e:	2502      	movs	r5, #2
 800c410:	e7ef      	b.n	800c3f2 <_dtoa_r+0x36a>
 800c412:	f018 0f01 	tst.w	r8, #1
 800c416:	d008      	beq.n	800c42a <_dtoa_r+0x3a2>
 800c418:	4630      	mov	r0, r6
 800c41a:	4639      	mov	r1, r7
 800c41c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c420:	f7f4 f8ea 	bl	80005f8 <__aeabi_dmul>
 800c424:	3501      	adds	r5, #1
 800c426:	4606      	mov	r6, r0
 800c428:	460f      	mov	r7, r1
 800c42a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c42e:	f109 0908 	add.w	r9, r9, #8
 800c432:	e7e0      	b.n	800c3f6 <_dtoa_r+0x36e>
 800c434:	f000 809f 	beq.w	800c576 <_dtoa_r+0x4ee>
 800c438:	f1cb 0600 	rsb	r6, fp, #0
 800c43c:	4ba1      	ldr	r3, [pc, #644]	; (800c6c4 <_dtoa_r+0x63c>)
 800c43e:	4fa2      	ldr	r7, [pc, #648]	; (800c6c8 <_dtoa_r+0x640>)
 800c440:	f006 020f 	and.w	r2, r6, #15
 800c444:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c44c:	ec51 0b18 	vmov	r0, r1, d8
 800c450:	f7f4 f8d2 	bl	80005f8 <__aeabi_dmul>
 800c454:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c458:	1136      	asrs	r6, r6, #4
 800c45a:	2300      	movs	r3, #0
 800c45c:	2502      	movs	r5, #2
 800c45e:	2e00      	cmp	r6, #0
 800c460:	d17e      	bne.n	800c560 <_dtoa_r+0x4d8>
 800c462:	2b00      	cmp	r3, #0
 800c464:	d1d0      	bne.n	800c408 <_dtoa_r+0x380>
 800c466:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c468:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	f000 8084 	beq.w	800c57a <_dtoa_r+0x4f2>
 800c472:	4b96      	ldr	r3, [pc, #600]	; (800c6cc <_dtoa_r+0x644>)
 800c474:	2200      	movs	r2, #0
 800c476:	4640      	mov	r0, r8
 800c478:	4649      	mov	r1, r9
 800c47a:	f7f4 fb2f 	bl	8000adc <__aeabi_dcmplt>
 800c47e:	2800      	cmp	r0, #0
 800c480:	d07b      	beq.n	800c57a <_dtoa_r+0x4f2>
 800c482:	9b04      	ldr	r3, [sp, #16]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d078      	beq.n	800c57a <_dtoa_r+0x4f2>
 800c488:	9b01      	ldr	r3, [sp, #4]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	dd39      	ble.n	800c502 <_dtoa_r+0x47a>
 800c48e:	4b90      	ldr	r3, [pc, #576]	; (800c6d0 <_dtoa_r+0x648>)
 800c490:	2200      	movs	r2, #0
 800c492:	4640      	mov	r0, r8
 800c494:	4649      	mov	r1, r9
 800c496:	f7f4 f8af 	bl	80005f8 <__aeabi_dmul>
 800c49a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c49e:	9e01      	ldr	r6, [sp, #4]
 800c4a0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c4a4:	3501      	adds	r5, #1
 800c4a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c4aa:	4628      	mov	r0, r5
 800c4ac:	f7f4 f83a 	bl	8000524 <__aeabi_i2d>
 800c4b0:	4642      	mov	r2, r8
 800c4b2:	464b      	mov	r3, r9
 800c4b4:	f7f4 f8a0 	bl	80005f8 <__aeabi_dmul>
 800c4b8:	4b86      	ldr	r3, [pc, #536]	; (800c6d4 <_dtoa_r+0x64c>)
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	f7f3 fee6 	bl	800028c <__adddf3>
 800c4c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c4c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4c8:	9303      	str	r3, [sp, #12]
 800c4ca:	2e00      	cmp	r6, #0
 800c4cc:	d158      	bne.n	800c580 <_dtoa_r+0x4f8>
 800c4ce:	4b82      	ldr	r3, [pc, #520]	; (800c6d8 <_dtoa_r+0x650>)
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	4640      	mov	r0, r8
 800c4d4:	4649      	mov	r1, r9
 800c4d6:	f7f3 fed7 	bl	8000288 <__aeabi_dsub>
 800c4da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c4de:	4680      	mov	r8, r0
 800c4e0:	4689      	mov	r9, r1
 800c4e2:	f7f4 fb19 	bl	8000b18 <__aeabi_dcmpgt>
 800c4e6:	2800      	cmp	r0, #0
 800c4e8:	f040 8296 	bne.w	800ca18 <_dtoa_r+0x990>
 800c4ec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c4f0:	4640      	mov	r0, r8
 800c4f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c4f6:	4649      	mov	r1, r9
 800c4f8:	f7f4 faf0 	bl	8000adc <__aeabi_dcmplt>
 800c4fc:	2800      	cmp	r0, #0
 800c4fe:	f040 8289 	bne.w	800ca14 <_dtoa_r+0x98c>
 800c502:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c506:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c508:	2b00      	cmp	r3, #0
 800c50a:	f2c0 814e 	blt.w	800c7aa <_dtoa_r+0x722>
 800c50e:	f1bb 0f0e 	cmp.w	fp, #14
 800c512:	f300 814a 	bgt.w	800c7aa <_dtoa_r+0x722>
 800c516:	4b6b      	ldr	r3, [pc, #428]	; (800c6c4 <_dtoa_r+0x63c>)
 800c518:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c51c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c522:	2b00      	cmp	r3, #0
 800c524:	f280 80dc 	bge.w	800c6e0 <_dtoa_r+0x658>
 800c528:	9b04      	ldr	r3, [sp, #16]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	f300 80d8 	bgt.w	800c6e0 <_dtoa_r+0x658>
 800c530:	f040 826f 	bne.w	800ca12 <_dtoa_r+0x98a>
 800c534:	4b68      	ldr	r3, [pc, #416]	; (800c6d8 <_dtoa_r+0x650>)
 800c536:	2200      	movs	r2, #0
 800c538:	4640      	mov	r0, r8
 800c53a:	4649      	mov	r1, r9
 800c53c:	f7f4 f85c 	bl	80005f8 <__aeabi_dmul>
 800c540:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c544:	f7f4 fade 	bl	8000b04 <__aeabi_dcmpge>
 800c548:	9e04      	ldr	r6, [sp, #16]
 800c54a:	4637      	mov	r7, r6
 800c54c:	2800      	cmp	r0, #0
 800c54e:	f040 8245 	bne.w	800c9dc <_dtoa_r+0x954>
 800c552:	9d00      	ldr	r5, [sp, #0]
 800c554:	2331      	movs	r3, #49	; 0x31
 800c556:	f805 3b01 	strb.w	r3, [r5], #1
 800c55a:	f10b 0b01 	add.w	fp, fp, #1
 800c55e:	e241      	b.n	800c9e4 <_dtoa_r+0x95c>
 800c560:	07f2      	lsls	r2, r6, #31
 800c562:	d505      	bpl.n	800c570 <_dtoa_r+0x4e8>
 800c564:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c568:	f7f4 f846 	bl	80005f8 <__aeabi_dmul>
 800c56c:	3501      	adds	r5, #1
 800c56e:	2301      	movs	r3, #1
 800c570:	1076      	asrs	r6, r6, #1
 800c572:	3708      	adds	r7, #8
 800c574:	e773      	b.n	800c45e <_dtoa_r+0x3d6>
 800c576:	2502      	movs	r5, #2
 800c578:	e775      	b.n	800c466 <_dtoa_r+0x3de>
 800c57a:	9e04      	ldr	r6, [sp, #16]
 800c57c:	465f      	mov	r7, fp
 800c57e:	e792      	b.n	800c4a6 <_dtoa_r+0x41e>
 800c580:	9900      	ldr	r1, [sp, #0]
 800c582:	4b50      	ldr	r3, [pc, #320]	; (800c6c4 <_dtoa_r+0x63c>)
 800c584:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c588:	4431      	add	r1, r6
 800c58a:	9102      	str	r1, [sp, #8]
 800c58c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c58e:	eeb0 9a47 	vmov.f32	s18, s14
 800c592:	eef0 9a67 	vmov.f32	s19, s15
 800c596:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c59a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c59e:	2900      	cmp	r1, #0
 800c5a0:	d044      	beq.n	800c62c <_dtoa_r+0x5a4>
 800c5a2:	494e      	ldr	r1, [pc, #312]	; (800c6dc <_dtoa_r+0x654>)
 800c5a4:	2000      	movs	r0, #0
 800c5a6:	f7f4 f951 	bl	800084c <__aeabi_ddiv>
 800c5aa:	ec53 2b19 	vmov	r2, r3, d9
 800c5ae:	f7f3 fe6b 	bl	8000288 <__aeabi_dsub>
 800c5b2:	9d00      	ldr	r5, [sp, #0]
 800c5b4:	ec41 0b19 	vmov	d9, r0, r1
 800c5b8:	4649      	mov	r1, r9
 800c5ba:	4640      	mov	r0, r8
 800c5bc:	f7f4 facc 	bl	8000b58 <__aeabi_d2iz>
 800c5c0:	4606      	mov	r6, r0
 800c5c2:	f7f3 ffaf 	bl	8000524 <__aeabi_i2d>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	460b      	mov	r3, r1
 800c5ca:	4640      	mov	r0, r8
 800c5cc:	4649      	mov	r1, r9
 800c5ce:	f7f3 fe5b 	bl	8000288 <__aeabi_dsub>
 800c5d2:	3630      	adds	r6, #48	; 0x30
 800c5d4:	f805 6b01 	strb.w	r6, [r5], #1
 800c5d8:	ec53 2b19 	vmov	r2, r3, d9
 800c5dc:	4680      	mov	r8, r0
 800c5de:	4689      	mov	r9, r1
 800c5e0:	f7f4 fa7c 	bl	8000adc <__aeabi_dcmplt>
 800c5e4:	2800      	cmp	r0, #0
 800c5e6:	d164      	bne.n	800c6b2 <_dtoa_r+0x62a>
 800c5e8:	4642      	mov	r2, r8
 800c5ea:	464b      	mov	r3, r9
 800c5ec:	4937      	ldr	r1, [pc, #220]	; (800c6cc <_dtoa_r+0x644>)
 800c5ee:	2000      	movs	r0, #0
 800c5f0:	f7f3 fe4a 	bl	8000288 <__aeabi_dsub>
 800c5f4:	ec53 2b19 	vmov	r2, r3, d9
 800c5f8:	f7f4 fa70 	bl	8000adc <__aeabi_dcmplt>
 800c5fc:	2800      	cmp	r0, #0
 800c5fe:	f040 80b6 	bne.w	800c76e <_dtoa_r+0x6e6>
 800c602:	9b02      	ldr	r3, [sp, #8]
 800c604:	429d      	cmp	r5, r3
 800c606:	f43f af7c 	beq.w	800c502 <_dtoa_r+0x47a>
 800c60a:	4b31      	ldr	r3, [pc, #196]	; (800c6d0 <_dtoa_r+0x648>)
 800c60c:	ec51 0b19 	vmov	r0, r1, d9
 800c610:	2200      	movs	r2, #0
 800c612:	f7f3 fff1 	bl	80005f8 <__aeabi_dmul>
 800c616:	4b2e      	ldr	r3, [pc, #184]	; (800c6d0 <_dtoa_r+0x648>)
 800c618:	ec41 0b19 	vmov	d9, r0, r1
 800c61c:	2200      	movs	r2, #0
 800c61e:	4640      	mov	r0, r8
 800c620:	4649      	mov	r1, r9
 800c622:	f7f3 ffe9 	bl	80005f8 <__aeabi_dmul>
 800c626:	4680      	mov	r8, r0
 800c628:	4689      	mov	r9, r1
 800c62a:	e7c5      	b.n	800c5b8 <_dtoa_r+0x530>
 800c62c:	ec51 0b17 	vmov	r0, r1, d7
 800c630:	f7f3 ffe2 	bl	80005f8 <__aeabi_dmul>
 800c634:	9b02      	ldr	r3, [sp, #8]
 800c636:	9d00      	ldr	r5, [sp, #0]
 800c638:	930f      	str	r3, [sp, #60]	; 0x3c
 800c63a:	ec41 0b19 	vmov	d9, r0, r1
 800c63e:	4649      	mov	r1, r9
 800c640:	4640      	mov	r0, r8
 800c642:	f7f4 fa89 	bl	8000b58 <__aeabi_d2iz>
 800c646:	4606      	mov	r6, r0
 800c648:	f7f3 ff6c 	bl	8000524 <__aeabi_i2d>
 800c64c:	3630      	adds	r6, #48	; 0x30
 800c64e:	4602      	mov	r2, r0
 800c650:	460b      	mov	r3, r1
 800c652:	4640      	mov	r0, r8
 800c654:	4649      	mov	r1, r9
 800c656:	f7f3 fe17 	bl	8000288 <__aeabi_dsub>
 800c65a:	f805 6b01 	strb.w	r6, [r5], #1
 800c65e:	9b02      	ldr	r3, [sp, #8]
 800c660:	429d      	cmp	r5, r3
 800c662:	4680      	mov	r8, r0
 800c664:	4689      	mov	r9, r1
 800c666:	f04f 0200 	mov.w	r2, #0
 800c66a:	d124      	bne.n	800c6b6 <_dtoa_r+0x62e>
 800c66c:	4b1b      	ldr	r3, [pc, #108]	; (800c6dc <_dtoa_r+0x654>)
 800c66e:	ec51 0b19 	vmov	r0, r1, d9
 800c672:	f7f3 fe0b 	bl	800028c <__adddf3>
 800c676:	4602      	mov	r2, r0
 800c678:	460b      	mov	r3, r1
 800c67a:	4640      	mov	r0, r8
 800c67c:	4649      	mov	r1, r9
 800c67e:	f7f4 fa4b 	bl	8000b18 <__aeabi_dcmpgt>
 800c682:	2800      	cmp	r0, #0
 800c684:	d173      	bne.n	800c76e <_dtoa_r+0x6e6>
 800c686:	ec53 2b19 	vmov	r2, r3, d9
 800c68a:	4914      	ldr	r1, [pc, #80]	; (800c6dc <_dtoa_r+0x654>)
 800c68c:	2000      	movs	r0, #0
 800c68e:	f7f3 fdfb 	bl	8000288 <__aeabi_dsub>
 800c692:	4602      	mov	r2, r0
 800c694:	460b      	mov	r3, r1
 800c696:	4640      	mov	r0, r8
 800c698:	4649      	mov	r1, r9
 800c69a:	f7f4 fa1f 	bl	8000adc <__aeabi_dcmplt>
 800c69e:	2800      	cmp	r0, #0
 800c6a0:	f43f af2f 	beq.w	800c502 <_dtoa_r+0x47a>
 800c6a4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c6a6:	1e6b      	subs	r3, r5, #1
 800c6a8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c6ae:	2b30      	cmp	r3, #48	; 0x30
 800c6b0:	d0f8      	beq.n	800c6a4 <_dtoa_r+0x61c>
 800c6b2:	46bb      	mov	fp, r7
 800c6b4:	e04a      	b.n	800c74c <_dtoa_r+0x6c4>
 800c6b6:	4b06      	ldr	r3, [pc, #24]	; (800c6d0 <_dtoa_r+0x648>)
 800c6b8:	f7f3 ff9e 	bl	80005f8 <__aeabi_dmul>
 800c6bc:	4680      	mov	r8, r0
 800c6be:	4689      	mov	r9, r1
 800c6c0:	e7bd      	b.n	800c63e <_dtoa_r+0x5b6>
 800c6c2:	bf00      	nop
 800c6c4:	0800e3b0 	.word	0x0800e3b0
 800c6c8:	0800e388 	.word	0x0800e388
 800c6cc:	3ff00000 	.word	0x3ff00000
 800c6d0:	40240000 	.word	0x40240000
 800c6d4:	401c0000 	.word	0x401c0000
 800c6d8:	40140000 	.word	0x40140000
 800c6dc:	3fe00000 	.word	0x3fe00000
 800c6e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c6e4:	9d00      	ldr	r5, [sp, #0]
 800c6e6:	4642      	mov	r2, r8
 800c6e8:	464b      	mov	r3, r9
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	4639      	mov	r1, r7
 800c6ee:	f7f4 f8ad 	bl	800084c <__aeabi_ddiv>
 800c6f2:	f7f4 fa31 	bl	8000b58 <__aeabi_d2iz>
 800c6f6:	9001      	str	r0, [sp, #4]
 800c6f8:	f7f3 ff14 	bl	8000524 <__aeabi_i2d>
 800c6fc:	4642      	mov	r2, r8
 800c6fe:	464b      	mov	r3, r9
 800c700:	f7f3 ff7a 	bl	80005f8 <__aeabi_dmul>
 800c704:	4602      	mov	r2, r0
 800c706:	460b      	mov	r3, r1
 800c708:	4630      	mov	r0, r6
 800c70a:	4639      	mov	r1, r7
 800c70c:	f7f3 fdbc 	bl	8000288 <__aeabi_dsub>
 800c710:	9e01      	ldr	r6, [sp, #4]
 800c712:	9f04      	ldr	r7, [sp, #16]
 800c714:	3630      	adds	r6, #48	; 0x30
 800c716:	f805 6b01 	strb.w	r6, [r5], #1
 800c71a:	9e00      	ldr	r6, [sp, #0]
 800c71c:	1bae      	subs	r6, r5, r6
 800c71e:	42b7      	cmp	r7, r6
 800c720:	4602      	mov	r2, r0
 800c722:	460b      	mov	r3, r1
 800c724:	d134      	bne.n	800c790 <_dtoa_r+0x708>
 800c726:	f7f3 fdb1 	bl	800028c <__adddf3>
 800c72a:	4642      	mov	r2, r8
 800c72c:	464b      	mov	r3, r9
 800c72e:	4606      	mov	r6, r0
 800c730:	460f      	mov	r7, r1
 800c732:	f7f4 f9f1 	bl	8000b18 <__aeabi_dcmpgt>
 800c736:	b9c8      	cbnz	r0, 800c76c <_dtoa_r+0x6e4>
 800c738:	4642      	mov	r2, r8
 800c73a:	464b      	mov	r3, r9
 800c73c:	4630      	mov	r0, r6
 800c73e:	4639      	mov	r1, r7
 800c740:	f7f4 f9c2 	bl	8000ac8 <__aeabi_dcmpeq>
 800c744:	b110      	cbz	r0, 800c74c <_dtoa_r+0x6c4>
 800c746:	9b01      	ldr	r3, [sp, #4]
 800c748:	07db      	lsls	r3, r3, #31
 800c74a:	d40f      	bmi.n	800c76c <_dtoa_r+0x6e4>
 800c74c:	4651      	mov	r1, sl
 800c74e:	4620      	mov	r0, r4
 800c750:	f000 fbcc 	bl	800ceec <_Bfree>
 800c754:	2300      	movs	r3, #0
 800c756:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c758:	702b      	strb	r3, [r5, #0]
 800c75a:	f10b 0301 	add.w	r3, fp, #1
 800c75e:	6013      	str	r3, [r2, #0]
 800c760:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c762:	2b00      	cmp	r3, #0
 800c764:	f43f ace2 	beq.w	800c12c <_dtoa_r+0xa4>
 800c768:	601d      	str	r5, [r3, #0]
 800c76a:	e4df      	b.n	800c12c <_dtoa_r+0xa4>
 800c76c:	465f      	mov	r7, fp
 800c76e:	462b      	mov	r3, r5
 800c770:	461d      	mov	r5, r3
 800c772:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c776:	2a39      	cmp	r2, #57	; 0x39
 800c778:	d106      	bne.n	800c788 <_dtoa_r+0x700>
 800c77a:	9a00      	ldr	r2, [sp, #0]
 800c77c:	429a      	cmp	r2, r3
 800c77e:	d1f7      	bne.n	800c770 <_dtoa_r+0x6e8>
 800c780:	9900      	ldr	r1, [sp, #0]
 800c782:	2230      	movs	r2, #48	; 0x30
 800c784:	3701      	adds	r7, #1
 800c786:	700a      	strb	r2, [r1, #0]
 800c788:	781a      	ldrb	r2, [r3, #0]
 800c78a:	3201      	adds	r2, #1
 800c78c:	701a      	strb	r2, [r3, #0]
 800c78e:	e790      	b.n	800c6b2 <_dtoa_r+0x62a>
 800c790:	4ba3      	ldr	r3, [pc, #652]	; (800ca20 <_dtoa_r+0x998>)
 800c792:	2200      	movs	r2, #0
 800c794:	f7f3 ff30 	bl	80005f8 <__aeabi_dmul>
 800c798:	2200      	movs	r2, #0
 800c79a:	2300      	movs	r3, #0
 800c79c:	4606      	mov	r6, r0
 800c79e:	460f      	mov	r7, r1
 800c7a0:	f7f4 f992 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7a4:	2800      	cmp	r0, #0
 800c7a6:	d09e      	beq.n	800c6e6 <_dtoa_r+0x65e>
 800c7a8:	e7d0      	b.n	800c74c <_dtoa_r+0x6c4>
 800c7aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7ac:	2a00      	cmp	r2, #0
 800c7ae:	f000 80ca 	beq.w	800c946 <_dtoa_r+0x8be>
 800c7b2:	9a07      	ldr	r2, [sp, #28]
 800c7b4:	2a01      	cmp	r2, #1
 800c7b6:	f300 80ad 	bgt.w	800c914 <_dtoa_r+0x88c>
 800c7ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7bc:	2a00      	cmp	r2, #0
 800c7be:	f000 80a5 	beq.w	800c90c <_dtoa_r+0x884>
 800c7c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c7c6:	9e08      	ldr	r6, [sp, #32]
 800c7c8:	9d05      	ldr	r5, [sp, #20]
 800c7ca:	9a05      	ldr	r2, [sp, #20]
 800c7cc:	441a      	add	r2, r3
 800c7ce:	9205      	str	r2, [sp, #20]
 800c7d0:	9a06      	ldr	r2, [sp, #24]
 800c7d2:	2101      	movs	r1, #1
 800c7d4:	441a      	add	r2, r3
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	9206      	str	r2, [sp, #24]
 800c7da:	f000 fc3d 	bl	800d058 <__i2b>
 800c7de:	4607      	mov	r7, r0
 800c7e0:	b165      	cbz	r5, 800c7fc <_dtoa_r+0x774>
 800c7e2:	9b06      	ldr	r3, [sp, #24]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	dd09      	ble.n	800c7fc <_dtoa_r+0x774>
 800c7e8:	42ab      	cmp	r3, r5
 800c7ea:	9a05      	ldr	r2, [sp, #20]
 800c7ec:	bfa8      	it	ge
 800c7ee:	462b      	movge	r3, r5
 800c7f0:	1ad2      	subs	r2, r2, r3
 800c7f2:	9205      	str	r2, [sp, #20]
 800c7f4:	9a06      	ldr	r2, [sp, #24]
 800c7f6:	1aed      	subs	r5, r5, r3
 800c7f8:	1ad3      	subs	r3, r2, r3
 800c7fa:	9306      	str	r3, [sp, #24]
 800c7fc:	9b08      	ldr	r3, [sp, #32]
 800c7fe:	b1f3      	cbz	r3, 800c83e <_dtoa_r+0x7b6>
 800c800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c802:	2b00      	cmp	r3, #0
 800c804:	f000 80a3 	beq.w	800c94e <_dtoa_r+0x8c6>
 800c808:	2e00      	cmp	r6, #0
 800c80a:	dd10      	ble.n	800c82e <_dtoa_r+0x7a6>
 800c80c:	4639      	mov	r1, r7
 800c80e:	4632      	mov	r2, r6
 800c810:	4620      	mov	r0, r4
 800c812:	f000 fce1 	bl	800d1d8 <__pow5mult>
 800c816:	4652      	mov	r2, sl
 800c818:	4601      	mov	r1, r0
 800c81a:	4607      	mov	r7, r0
 800c81c:	4620      	mov	r0, r4
 800c81e:	f000 fc31 	bl	800d084 <__multiply>
 800c822:	4651      	mov	r1, sl
 800c824:	4680      	mov	r8, r0
 800c826:	4620      	mov	r0, r4
 800c828:	f000 fb60 	bl	800ceec <_Bfree>
 800c82c:	46c2      	mov	sl, r8
 800c82e:	9b08      	ldr	r3, [sp, #32]
 800c830:	1b9a      	subs	r2, r3, r6
 800c832:	d004      	beq.n	800c83e <_dtoa_r+0x7b6>
 800c834:	4651      	mov	r1, sl
 800c836:	4620      	mov	r0, r4
 800c838:	f000 fcce 	bl	800d1d8 <__pow5mult>
 800c83c:	4682      	mov	sl, r0
 800c83e:	2101      	movs	r1, #1
 800c840:	4620      	mov	r0, r4
 800c842:	f000 fc09 	bl	800d058 <__i2b>
 800c846:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c848:	2b00      	cmp	r3, #0
 800c84a:	4606      	mov	r6, r0
 800c84c:	f340 8081 	ble.w	800c952 <_dtoa_r+0x8ca>
 800c850:	461a      	mov	r2, r3
 800c852:	4601      	mov	r1, r0
 800c854:	4620      	mov	r0, r4
 800c856:	f000 fcbf 	bl	800d1d8 <__pow5mult>
 800c85a:	9b07      	ldr	r3, [sp, #28]
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	4606      	mov	r6, r0
 800c860:	dd7a      	ble.n	800c958 <_dtoa_r+0x8d0>
 800c862:	f04f 0800 	mov.w	r8, #0
 800c866:	6933      	ldr	r3, [r6, #16]
 800c868:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c86c:	6918      	ldr	r0, [r3, #16]
 800c86e:	f000 fba5 	bl	800cfbc <__hi0bits>
 800c872:	f1c0 0020 	rsb	r0, r0, #32
 800c876:	9b06      	ldr	r3, [sp, #24]
 800c878:	4418      	add	r0, r3
 800c87a:	f010 001f 	ands.w	r0, r0, #31
 800c87e:	f000 8094 	beq.w	800c9aa <_dtoa_r+0x922>
 800c882:	f1c0 0320 	rsb	r3, r0, #32
 800c886:	2b04      	cmp	r3, #4
 800c888:	f340 8085 	ble.w	800c996 <_dtoa_r+0x90e>
 800c88c:	9b05      	ldr	r3, [sp, #20]
 800c88e:	f1c0 001c 	rsb	r0, r0, #28
 800c892:	4403      	add	r3, r0
 800c894:	9305      	str	r3, [sp, #20]
 800c896:	9b06      	ldr	r3, [sp, #24]
 800c898:	4403      	add	r3, r0
 800c89a:	4405      	add	r5, r0
 800c89c:	9306      	str	r3, [sp, #24]
 800c89e:	9b05      	ldr	r3, [sp, #20]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	dd05      	ble.n	800c8b0 <_dtoa_r+0x828>
 800c8a4:	4651      	mov	r1, sl
 800c8a6:	461a      	mov	r2, r3
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	f000 fcef 	bl	800d28c <__lshift>
 800c8ae:	4682      	mov	sl, r0
 800c8b0:	9b06      	ldr	r3, [sp, #24]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	dd05      	ble.n	800c8c2 <_dtoa_r+0x83a>
 800c8b6:	4631      	mov	r1, r6
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	4620      	mov	r0, r4
 800c8bc:	f000 fce6 	bl	800d28c <__lshift>
 800c8c0:	4606      	mov	r6, r0
 800c8c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d072      	beq.n	800c9ae <_dtoa_r+0x926>
 800c8c8:	4631      	mov	r1, r6
 800c8ca:	4650      	mov	r0, sl
 800c8cc:	f000 fd4a 	bl	800d364 <__mcmp>
 800c8d0:	2800      	cmp	r0, #0
 800c8d2:	da6c      	bge.n	800c9ae <_dtoa_r+0x926>
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	4651      	mov	r1, sl
 800c8d8:	220a      	movs	r2, #10
 800c8da:	4620      	mov	r0, r4
 800c8dc:	f000 fb28 	bl	800cf30 <__multadd>
 800c8e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c8e6:	4682      	mov	sl, r0
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	f000 81b0 	beq.w	800cc4e <_dtoa_r+0xbc6>
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	4639      	mov	r1, r7
 800c8f2:	220a      	movs	r2, #10
 800c8f4:	4620      	mov	r0, r4
 800c8f6:	f000 fb1b 	bl	800cf30 <__multadd>
 800c8fa:	9b01      	ldr	r3, [sp, #4]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	4607      	mov	r7, r0
 800c900:	f300 8096 	bgt.w	800ca30 <_dtoa_r+0x9a8>
 800c904:	9b07      	ldr	r3, [sp, #28]
 800c906:	2b02      	cmp	r3, #2
 800c908:	dc59      	bgt.n	800c9be <_dtoa_r+0x936>
 800c90a:	e091      	b.n	800ca30 <_dtoa_r+0x9a8>
 800c90c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c90e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c912:	e758      	b.n	800c7c6 <_dtoa_r+0x73e>
 800c914:	9b04      	ldr	r3, [sp, #16]
 800c916:	1e5e      	subs	r6, r3, #1
 800c918:	9b08      	ldr	r3, [sp, #32]
 800c91a:	42b3      	cmp	r3, r6
 800c91c:	bfbf      	itttt	lt
 800c91e:	9b08      	ldrlt	r3, [sp, #32]
 800c920:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c922:	9608      	strlt	r6, [sp, #32]
 800c924:	1af3      	sublt	r3, r6, r3
 800c926:	bfb4      	ite	lt
 800c928:	18d2      	addlt	r2, r2, r3
 800c92a:	1b9e      	subge	r6, r3, r6
 800c92c:	9b04      	ldr	r3, [sp, #16]
 800c92e:	bfbc      	itt	lt
 800c930:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c932:	2600      	movlt	r6, #0
 800c934:	2b00      	cmp	r3, #0
 800c936:	bfb7      	itett	lt
 800c938:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c93c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c940:	1a9d      	sublt	r5, r3, r2
 800c942:	2300      	movlt	r3, #0
 800c944:	e741      	b.n	800c7ca <_dtoa_r+0x742>
 800c946:	9e08      	ldr	r6, [sp, #32]
 800c948:	9d05      	ldr	r5, [sp, #20]
 800c94a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c94c:	e748      	b.n	800c7e0 <_dtoa_r+0x758>
 800c94e:	9a08      	ldr	r2, [sp, #32]
 800c950:	e770      	b.n	800c834 <_dtoa_r+0x7ac>
 800c952:	9b07      	ldr	r3, [sp, #28]
 800c954:	2b01      	cmp	r3, #1
 800c956:	dc19      	bgt.n	800c98c <_dtoa_r+0x904>
 800c958:	9b02      	ldr	r3, [sp, #8]
 800c95a:	b9bb      	cbnz	r3, 800c98c <_dtoa_r+0x904>
 800c95c:	9b03      	ldr	r3, [sp, #12]
 800c95e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c962:	b99b      	cbnz	r3, 800c98c <_dtoa_r+0x904>
 800c964:	9b03      	ldr	r3, [sp, #12]
 800c966:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c96a:	0d1b      	lsrs	r3, r3, #20
 800c96c:	051b      	lsls	r3, r3, #20
 800c96e:	b183      	cbz	r3, 800c992 <_dtoa_r+0x90a>
 800c970:	9b05      	ldr	r3, [sp, #20]
 800c972:	3301      	adds	r3, #1
 800c974:	9305      	str	r3, [sp, #20]
 800c976:	9b06      	ldr	r3, [sp, #24]
 800c978:	3301      	adds	r3, #1
 800c97a:	9306      	str	r3, [sp, #24]
 800c97c:	f04f 0801 	mov.w	r8, #1
 800c980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c982:	2b00      	cmp	r3, #0
 800c984:	f47f af6f 	bne.w	800c866 <_dtoa_r+0x7de>
 800c988:	2001      	movs	r0, #1
 800c98a:	e774      	b.n	800c876 <_dtoa_r+0x7ee>
 800c98c:	f04f 0800 	mov.w	r8, #0
 800c990:	e7f6      	b.n	800c980 <_dtoa_r+0x8f8>
 800c992:	4698      	mov	r8, r3
 800c994:	e7f4      	b.n	800c980 <_dtoa_r+0x8f8>
 800c996:	d082      	beq.n	800c89e <_dtoa_r+0x816>
 800c998:	9a05      	ldr	r2, [sp, #20]
 800c99a:	331c      	adds	r3, #28
 800c99c:	441a      	add	r2, r3
 800c99e:	9205      	str	r2, [sp, #20]
 800c9a0:	9a06      	ldr	r2, [sp, #24]
 800c9a2:	441a      	add	r2, r3
 800c9a4:	441d      	add	r5, r3
 800c9a6:	9206      	str	r2, [sp, #24]
 800c9a8:	e779      	b.n	800c89e <_dtoa_r+0x816>
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	e7f4      	b.n	800c998 <_dtoa_r+0x910>
 800c9ae:	9b04      	ldr	r3, [sp, #16]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	dc37      	bgt.n	800ca24 <_dtoa_r+0x99c>
 800c9b4:	9b07      	ldr	r3, [sp, #28]
 800c9b6:	2b02      	cmp	r3, #2
 800c9b8:	dd34      	ble.n	800ca24 <_dtoa_r+0x99c>
 800c9ba:	9b04      	ldr	r3, [sp, #16]
 800c9bc:	9301      	str	r3, [sp, #4]
 800c9be:	9b01      	ldr	r3, [sp, #4]
 800c9c0:	b963      	cbnz	r3, 800c9dc <_dtoa_r+0x954>
 800c9c2:	4631      	mov	r1, r6
 800c9c4:	2205      	movs	r2, #5
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	f000 fab2 	bl	800cf30 <__multadd>
 800c9cc:	4601      	mov	r1, r0
 800c9ce:	4606      	mov	r6, r0
 800c9d0:	4650      	mov	r0, sl
 800c9d2:	f000 fcc7 	bl	800d364 <__mcmp>
 800c9d6:	2800      	cmp	r0, #0
 800c9d8:	f73f adbb 	bgt.w	800c552 <_dtoa_r+0x4ca>
 800c9dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9de:	9d00      	ldr	r5, [sp, #0]
 800c9e0:	ea6f 0b03 	mvn.w	fp, r3
 800c9e4:	f04f 0800 	mov.w	r8, #0
 800c9e8:	4631      	mov	r1, r6
 800c9ea:	4620      	mov	r0, r4
 800c9ec:	f000 fa7e 	bl	800ceec <_Bfree>
 800c9f0:	2f00      	cmp	r7, #0
 800c9f2:	f43f aeab 	beq.w	800c74c <_dtoa_r+0x6c4>
 800c9f6:	f1b8 0f00 	cmp.w	r8, #0
 800c9fa:	d005      	beq.n	800ca08 <_dtoa_r+0x980>
 800c9fc:	45b8      	cmp	r8, r7
 800c9fe:	d003      	beq.n	800ca08 <_dtoa_r+0x980>
 800ca00:	4641      	mov	r1, r8
 800ca02:	4620      	mov	r0, r4
 800ca04:	f000 fa72 	bl	800ceec <_Bfree>
 800ca08:	4639      	mov	r1, r7
 800ca0a:	4620      	mov	r0, r4
 800ca0c:	f000 fa6e 	bl	800ceec <_Bfree>
 800ca10:	e69c      	b.n	800c74c <_dtoa_r+0x6c4>
 800ca12:	2600      	movs	r6, #0
 800ca14:	4637      	mov	r7, r6
 800ca16:	e7e1      	b.n	800c9dc <_dtoa_r+0x954>
 800ca18:	46bb      	mov	fp, r7
 800ca1a:	4637      	mov	r7, r6
 800ca1c:	e599      	b.n	800c552 <_dtoa_r+0x4ca>
 800ca1e:	bf00      	nop
 800ca20:	40240000 	.word	0x40240000
 800ca24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	f000 80c8 	beq.w	800cbbc <_dtoa_r+0xb34>
 800ca2c:	9b04      	ldr	r3, [sp, #16]
 800ca2e:	9301      	str	r3, [sp, #4]
 800ca30:	2d00      	cmp	r5, #0
 800ca32:	dd05      	ble.n	800ca40 <_dtoa_r+0x9b8>
 800ca34:	4639      	mov	r1, r7
 800ca36:	462a      	mov	r2, r5
 800ca38:	4620      	mov	r0, r4
 800ca3a:	f000 fc27 	bl	800d28c <__lshift>
 800ca3e:	4607      	mov	r7, r0
 800ca40:	f1b8 0f00 	cmp.w	r8, #0
 800ca44:	d05b      	beq.n	800cafe <_dtoa_r+0xa76>
 800ca46:	6879      	ldr	r1, [r7, #4]
 800ca48:	4620      	mov	r0, r4
 800ca4a:	f000 fa0f 	bl	800ce6c <_Balloc>
 800ca4e:	4605      	mov	r5, r0
 800ca50:	b928      	cbnz	r0, 800ca5e <_dtoa_r+0x9d6>
 800ca52:	4b83      	ldr	r3, [pc, #524]	; (800cc60 <_dtoa_r+0xbd8>)
 800ca54:	4602      	mov	r2, r0
 800ca56:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ca5a:	f7ff bb2e 	b.w	800c0ba <_dtoa_r+0x32>
 800ca5e:	693a      	ldr	r2, [r7, #16]
 800ca60:	3202      	adds	r2, #2
 800ca62:	0092      	lsls	r2, r2, #2
 800ca64:	f107 010c 	add.w	r1, r7, #12
 800ca68:	300c      	adds	r0, #12
 800ca6a:	f7ff fa76 	bl	800bf5a <memcpy>
 800ca6e:	2201      	movs	r2, #1
 800ca70:	4629      	mov	r1, r5
 800ca72:	4620      	mov	r0, r4
 800ca74:	f000 fc0a 	bl	800d28c <__lshift>
 800ca78:	9b00      	ldr	r3, [sp, #0]
 800ca7a:	3301      	adds	r3, #1
 800ca7c:	9304      	str	r3, [sp, #16]
 800ca7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca82:	4413      	add	r3, r2
 800ca84:	9308      	str	r3, [sp, #32]
 800ca86:	9b02      	ldr	r3, [sp, #8]
 800ca88:	f003 0301 	and.w	r3, r3, #1
 800ca8c:	46b8      	mov	r8, r7
 800ca8e:	9306      	str	r3, [sp, #24]
 800ca90:	4607      	mov	r7, r0
 800ca92:	9b04      	ldr	r3, [sp, #16]
 800ca94:	4631      	mov	r1, r6
 800ca96:	3b01      	subs	r3, #1
 800ca98:	4650      	mov	r0, sl
 800ca9a:	9301      	str	r3, [sp, #4]
 800ca9c:	f7ff fa6b 	bl	800bf76 <quorem>
 800caa0:	4641      	mov	r1, r8
 800caa2:	9002      	str	r0, [sp, #8]
 800caa4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800caa8:	4650      	mov	r0, sl
 800caaa:	f000 fc5b 	bl	800d364 <__mcmp>
 800caae:	463a      	mov	r2, r7
 800cab0:	9005      	str	r0, [sp, #20]
 800cab2:	4631      	mov	r1, r6
 800cab4:	4620      	mov	r0, r4
 800cab6:	f000 fc71 	bl	800d39c <__mdiff>
 800caba:	68c2      	ldr	r2, [r0, #12]
 800cabc:	4605      	mov	r5, r0
 800cabe:	bb02      	cbnz	r2, 800cb02 <_dtoa_r+0xa7a>
 800cac0:	4601      	mov	r1, r0
 800cac2:	4650      	mov	r0, sl
 800cac4:	f000 fc4e 	bl	800d364 <__mcmp>
 800cac8:	4602      	mov	r2, r0
 800caca:	4629      	mov	r1, r5
 800cacc:	4620      	mov	r0, r4
 800cace:	9209      	str	r2, [sp, #36]	; 0x24
 800cad0:	f000 fa0c 	bl	800ceec <_Bfree>
 800cad4:	9b07      	ldr	r3, [sp, #28]
 800cad6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cad8:	9d04      	ldr	r5, [sp, #16]
 800cada:	ea43 0102 	orr.w	r1, r3, r2
 800cade:	9b06      	ldr	r3, [sp, #24]
 800cae0:	4319      	orrs	r1, r3
 800cae2:	d110      	bne.n	800cb06 <_dtoa_r+0xa7e>
 800cae4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cae8:	d029      	beq.n	800cb3e <_dtoa_r+0xab6>
 800caea:	9b05      	ldr	r3, [sp, #20]
 800caec:	2b00      	cmp	r3, #0
 800caee:	dd02      	ble.n	800caf6 <_dtoa_r+0xa6e>
 800caf0:	9b02      	ldr	r3, [sp, #8]
 800caf2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800caf6:	9b01      	ldr	r3, [sp, #4]
 800caf8:	f883 9000 	strb.w	r9, [r3]
 800cafc:	e774      	b.n	800c9e8 <_dtoa_r+0x960>
 800cafe:	4638      	mov	r0, r7
 800cb00:	e7ba      	b.n	800ca78 <_dtoa_r+0x9f0>
 800cb02:	2201      	movs	r2, #1
 800cb04:	e7e1      	b.n	800caca <_dtoa_r+0xa42>
 800cb06:	9b05      	ldr	r3, [sp, #20]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	db04      	blt.n	800cb16 <_dtoa_r+0xa8e>
 800cb0c:	9907      	ldr	r1, [sp, #28]
 800cb0e:	430b      	orrs	r3, r1
 800cb10:	9906      	ldr	r1, [sp, #24]
 800cb12:	430b      	orrs	r3, r1
 800cb14:	d120      	bne.n	800cb58 <_dtoa_r+0xad0>
 800cb16:	2a00      	cmp	r2, #0
 800cb18:	dded      	ble.n	800caf6 <_dtoa_r+0xa6e>
 800cb1a:	4651      	mov	r1, sl
 800cb1c:	2201      	movs	r2, #1
 800cb1e:	4620      	mov	r0, r4
 800cb20:	f000 fbb4 	bl	800d28c <__lshift>
 800cb24:	4631      	mov	r1, r6
 800cb26:	4682      	mov	sl, r0
 800cb28:	f000 fc1c 	bl	800d364 <__mcmp>
 800cb2c:	2800      	cmp	r0, #0
 800cb2e:	dc03      	bgt.n	800cb38 <_dtoa_r+0xab0>
 800cb30:	d1e1      	bne.n	800caf6 <_dtoa_r+0xa6e>
 800cb32:	f019 0f01 	tst.w	r9, #1
 800cb36:	d0de      	beq.n	800caf6 <_dtoa_r+0xa6e>
 800cb38:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cb3c:	d1d8      	bne.n	800caf0 <_dtoa_r+0xa68>
 800cb3e:	9a01      	ldr	r2, [sp, #4]
 800cb40:	2339      	movs	r3, #57	; 0x39
 800cb42:	7013      	strb	r3, [r2, #0]
 800cb44:	462b      	mov	r3, r5
 800cb46:	461d      	mov	r5, r3
 800cb48:	3b01      	subs	r3, #1
 800cb4a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cb4e:	2a39      	cmp	r2, #57	; 0x39
 800cb50:	d06c      	beq.n	800cc2c <_dtoa_r+0xba4>
 800cb52:	3201      	adds	r2, #1
 800cb54:	701a      	strb	r2, [r3, #0]
 800cb56:	e747      	b.n	800c9e8 <_dtoa_r+0x960>
 800cb58:	2a00      	cmp	r2, #0
 800cb5a:	dd07      	ble.n	800cb6c <_dtoa_r+0xae4>
 800cb5c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cb60:	d0ed      	beq.n	800cb3e <_dtoa_r+0xab6>
 800cb62:	9a01      	ldr	r2, [sp, #4]
 800cb64:	f109 0301 	add.w	r3, r9, #1
 800cb68:	7013      	strb	r3, [r2, #0]
 800cb6a:	e73d      	b.n	800c9e8 <_dtoa_r+0x960>
 800cb6c:	9b04      	ldr	r3, [sp, #16]
 800cb6e:	9a08      	ldr	r2, [sp, #32]
 800cb70:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cb74:	4293      	cmp	r3, r2
 800cb76:	d043      	beq.n	800cc00 <_dtoa_r+0xb78>
 800cb78:	4651      	mov	r1, sl
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	220a      	movs	r2, #10
 800cb7e:	4620      	mov	r0, r4
 800cb80:	f000 f9d6 	bl	800cf30 <__multadd>
 800cb84:	45b8      	cmp	r8, r7
 800cb86:	4682      	mov	sl, r0
 800cb88:	f04f 0300 	mov.w	r3, #0
 800cb8c:	f04f 020a 	mov.w	r2, #10
 800cb90:	4641      	mov	r1, r8
 800cb92:	4620      	mov	r0, r4
 800cb94:	d107      	bne.n	800cba6 <_dtoa_r+0xb1e>
 800cb96:	f000 f9cb 	bl	800cf30 <__multadd>
 800cb9a:	4680      	mov	r8, r0
 800cb9c:	4607      	mov	r7, r0
 800cb9e:	9b04      	ldr	r3, [sp, #16]
 800cba0:	3301      	adds	r3, #1
 800cba2:	9304      	str	r3, [sp, #16]
 800cba4:	e775      	b.n	800ca92 <_dtoa_r+0xa0a>
 800cba6:	f000 f9c3 	bl	800cf30 <__multadd>
 800cbaa:	4639      	mov	r1, r7
 800cbac:	4680      	mov	r8, r0
 800cbae:	2300      	movs	r3, #0
 800cbb0:	220a      	movs	r2, #10
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	f000 f9bc 	bl	800cf30 <__multadd>
 800cbb8:	4607      	mov	r7, r0
 800cbba:	e7f0      	b.n	800cb9e <_dtoa_r+0xb16>
 800cbbc:	9b04      	ldr	r3, [sp, #16]
 800cbbe:	9301      	str	r3, [sp, #4]
 800cbc0:	9d00      	ldr	r5, [sp, #0]
 800cbc2:	4631      	mov	r1, r6
 800cbc4:	4650      	mov	r0, sl
 800cbc6:	f7ff f9d6 	bl	800bf76 <quorem>
 800cbca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cbce:	9b00      	ldr	r3, [sp, #0]
 800cbd0:	f805 9b01 	strb.w	r9, [r5], #1
 800cbd4:	1aea      	subs	r2, r5, r3
 800cbd6:	9b01      	ldr	r3, [sp, #4]
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	dd07      	ble.n	800cbec <_dtoa_r+0xb64>
 800cbdc:	4651      	mov	r1, sl
 800cbde:	2300      	movs	r3, #0
 800cbe0:	220a      	movs	r2, #10
 800cbe2:	4620      	mov	r0, r4
 800cbe4:	f000 f9a4 	bl	800cf30 <__multadd>
 800cbe8:	4682      	mov	sl, r0
 800cbea:	e7ea      	b.n	800cbc2 <_dtoa_r+0xb3a>
 800cbec:	9b01      	ldr	r3, [sp, #4]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	bfc8      	it	gt
 800cbf2:	461d      	movgt	r5, r3
 800cbf4:	9b00      	ldr	r3, [sp, #0]
 800cbf6:	bfd8      	it	le
 800cbf8:	2501      	movle	r5, #1
 800cbfa:	441d      	add	r5, r3
 800cbfc:	f04f 0800 	mov.w	r8, #0
 800cc00:	4651      	mov	r1, sl
 800cc02:	2201      	movs	r2, #1
 800cc04:	4620      	mov	r0, r4
 800cc06:	f000 fb41 	bl	800d28c <__lshift>
 800cc0a:	4631      	mov	r1, r6
 800cc0c:	4682      	mov	sl, r0
 800cc0e:	f000 fba9 	bl	800d364 <__mcmp>
 800cc12:	2800      	cmp	r0, #0
 800cc14:	dc96      	bgt.n	800cb44 <_dtoa_r+0xabc>
 800cc16:	d102      	bne.n	800cc1e <_dtoa_r+0xb96>
 800cc18:	f019 0f01 	tst.w	r9, #1
 800cc1c:	d192      	bne.n	800cb44 <_dtoa_r+0xabc>
 800cc1e:	462b      	mov	r3, r5
 800cc20:	461d      	mov	r5, r3
 800cc22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc26:	2a30      	cmp	r2, #48	; 0x30
 800cc28:	d0fa      	beq.n	800cc20 <_dtoa_r+0xb98>
 800cc2a:	e6dd      	b.n	800c9e8 <_dtoa_r+0x960>
 800cc2c:	9a00      	ldr	r2, [sp, #0]
 800cc2e:	429a      	cmp	r2, r3
 800cc30:	d189      	bne.n	800cb46 <_dtoa_r+0xabe>
 800cc32:	f10b 0b01 	add.w	fp, fp, #1
 800cc36:	2331      	movs	r3, #49	; 0x31
 800cc38:	e796      	b.n	800cb68 <_dtoa_r+0xae0>
 800cc3a:	4b0a      	ldr	r3, [pc, #40]	; (800cc64 <_dtoa_r+0xbdc>)
 800cc3c:	f7ff ba99 	b.w	800c172 <_dtoa_r+0xea>
 800cc40:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	f47f aa6d 	bne.w	800c122 <_dtoa_r+0x9a>
 800cc48:	4b07      	ldr	r3, [pc, #28]	; (800cc68 <_dtoa_r+0xbe0>)
 800cc4a:	f7ff ba92 	b.w	800c172 <_dtoa_r+0xea>
 800cc4e:	9b01      	ldr	r3, [sp, #4]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	dcb5      	bgt.n	800cbc0 <_dtoa_r+0xb38>
 800cc54:	9b07      	ldr	r3, [sp, #28]
 800cc56:	2b02      	cmp	r3, #2
 800cc58:	f73f aeb1 	bgt.w	800c9be <_dtoa_r+0x936>
 800cc5c:	e7b0      	b.n	800cbc0 <_dtoa_r+0xb38>
 800cc5e:	bf00      	nop
 800cc60:	0800e319 	.word	0x0800e319
 800cc64:	0800e279 	.word	0x0800e279
 800cc68:	0800e29d 	.word	0x0800e29d

0800cc6c <_free_r>:
 800cc6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cc6e:	2900      	cmp	r1, #0
 800cc70:	d044      	beq.n	800ccfc <_free_r+0x90>
 800cc72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc76:	9001      	str	r0, [sp, #4]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	f1a1 0404 	sub.w	r4, r1, #4
 800cc7e:	bfb8      	it	lt
 800cc80:	18e4      	addlt	r4, r4, r3
 800cc82:	f000 f8e7 	bl	800ce54 <__malloc_lock>
 800cc86:	4a1e      	ldr	r2, [pc, #120]	; (800cd00 <_free_r+0x94>)
 800cc88:	9801      	ldr	r0, [sp, #4]
 800cc8a:	6813      	ldr	r3, [r2, #0]
 800cc8c:	b933      	cbnz	r3, 800cc9c <_free_r+0x30>
 800cc8e:	6063      	str	r3, [r4, #4]
 800cc90:	6014      	str	r4, [r2, #0]
 800cc92:	b003      	add	sp, #12
 800cc94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc98:	f000 b8e2 	b.w	800ce60 <__malloc_unlock>
 800cc9c:	42a3      	cmp	r3, r4
 800cc9e:	d908      	bls.n	800ccb2 <_free_r+0x46>
 800cca0:	6825      	ldr	r5, [r4, #0]
 800cca2:	1961      	adds	r1, r4, r5
 800cca4:	428b      	cmp	r3, r1
 800cca6:	bf01      	itttt	eq
 800cca8:	6819      	ldreq	r1, [r3, #0]
 800ccaa:	685b      	ldreq	r3, [r3, #4]
 800ccac:	1949      	addeq	r1, r1, r5
 800ccae:	6021      	streq	r1, [r4, #0]
 800ccb0:	e7ed      	b.n	800cc8e <_free_r+0x22>
 800ccb2:	461a      	mov	r2, r3
 800ccb4:	685b      	ldr	r3, [r3, #4]
 800ccb6:	b10b      	cbz	r3, 800ccbc <_free_r+0x50>
 800ccb8:	42a3      	cmp	r3, r4
 800ccba:	d9fa      	bls.n	800ccb2 <_free_r+0x46>
 800ccbc:	6811      	ldr	r1, [r2, #0]
 800ccbe:	1855      	adds	r5, r2, r1
 800ccc0:	42a5      	cmp	r5, r4
 800ccc2:	d10b      	bne.n	800ccdc <_free_r+0x70>
 800ccc4:	6824      	ldr	r4, [r4, #0]
 800ccc6:	4421      	add	r1, r4
 800ccc8:	1854      	adds	r4, r2, r1
 800ccca:	42a3      	cmp	r3, r4
 800cccc:	6011      	str	r1, [r2, #0]
 800ccce:	d1e0      	bne.n	800cc92 <_free_r+0x26>
 800ccd0:	681c      	ldr	r4, [r3, #0]
 800ccd2:	685b      	ldr	r3, [r3, #4]
 800ccd4:	6053      	str	r3, [r2, #4]
 800ccd6:	440c      	add	r4, r1
 800ccd8:	6014      	str	r4, [r2, #0]
 800ccda:	e7da      	b.n	800cc92 <_free_r+0x26>
 800ccdc:	d902      	bls.n	800cce4 <_free_r+0x78>
 800ccde:	230c      	movs	r3, #12
 800cce0:	6003      	str	r3, [r0, #0]
 800cce2:	e7d6      	b.n	800cc92 <_free_r+0x26>
 800cce4:	6825      	ldr	r5, [r4, #0]
 800cce6:	1961      	adds	r1, r4, r5
 800cce8:	428b      	cmp	r3, r1
 800ccea:	bf04      	itt	eq
 800ccec:	6819      	ldreq	r1, [r3, #0]
 800ccee:	685b      	ldreq	r3, [r3, #4]
 800ccf0:	6063      	str	r3, [r4, #4]
 800ccf2:	bf04      	itt	eq
 800ccf4:	1949      	addeq	r1, r1, r5
 800ccf6:	6021      	streq	r1, [r4, #0]
 800ccf8:	6054      	str	r4, [r2, #4]
 800ccfa:	e7ca      	b.n	800cc92 <_free_r+0x26>
 800ccfc:	b003      	add	sp, #12
 800ccfe:	bd30      	pop	{r4, r5, pc}
 800cd00:	20000970 	.word	0x20000970

0800cd04 <malloc>:
 800cd04:	4b02      	ldr	r3, [pc, #8]	; (800cd10 <malloc+0xc>)
 800cd06:	4601      	mov	r1, r0
 800cd08:	6818      	ldr	r0, [r3, #0]
 800cd0a:	f000 b823 	b.w	800cd54 <_malloc_r>
 800cd0e:	bf00      	nop
 800cd10:	20000164 	.word	0x20000164

0800cd14 <sbrk_aligned>:
 800cd14:	b570      	push	{r4, r5, r6, lr}
 800cd16:	4e0e      	ldr	r6, [pc, #56]	; (800cd50 <sbrk_aligned+0x3c>)
 800cd18:	460c      	mov	r4, r1
 800cd1a:	6831      	ldr	r1, [r6, #0]
 800cd1c:	4605      	mov	r5, r0
 800cd1e:	b911      	cbnz	r1, 800cd26 <sbrk_aligned+0x12>
 800cd20:	f001 f81a 	bl	800dd58 <_sbrk_r>
 800cd24:	6030      	str	r0, [r6, #0]
 800cd26:	4621      	mov	r1, r4
 800cd28:	4628      	mov	r0, r5
 800cd2a:	f001 f815 	bl	800dd58 <_sbrk_r>
 800cd2e:	1c43      	adds	r3, r0, #1
 800cd30:	d00a      	beq.n	800cd48 <sbrk_aligned+0x34>
 800cd32:	1cc4      	adds	r4, r0, #3
 800cd34:	f024 0403 	bic.w	r4, r4, #3
 800cd38:	42a0      	cmp	r0, r4
 800cd3a:	d007      	beq.n	800cd4c <sbrk_aligned+0x38>
 800cd3c:	1a21      	subs	r1, r4, r0
 800cd3e:	4628      	mov	r0, r5
 800cd40:	f001 f80a 	bl	800dd58 <_sbrk_r>
 800cd44:	3001      	adds	r0, #1
 800cd46:	d101      	bne.n	800cd4c <sbrk_aligned+0x38>
 800cd48:	f04f 34ff 	mov.w	r4, #4294967295
 800cd4c:	4620      	mov	r0, r4
 800cd4e:	bd70      	pop	{r4, r5, r6, pc}
 800cd50:	20000974 	.word	0x20000974

0800cd54 <_malloc_r>:
 800cd54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd58:	1ccd      	adds	r5, r1, #3
 800cd5a:	f025 0503 	bic.w	r5, r5, #3
 800cd5e:	3508      	adds	r5, #8
 800cd60:	2d0c      	cmp	r5, #12
 800cd62:	bf38      	it	cc
 800cd64:	250c      	movcc	r5, #12
 800cd66:	2d00      	cmp	r5, #0
 800cd68:	4607      	mov	r7, r0
 800cd6a:	db01      	blt.n	800cd70 <_malloc_r+0x1c>
 800cd6c:	42a9      	cmp	r1, r5
 800cd6e:	d905      	bls.n	800cd7c <_malloc_r+0x28>
 800cd70:	230c      	movs	r3, #12
 800cd72:	603b      	str	r3, [r7, #0]
 800cd74:	2600      	movs	r6, #0
 800cd76:	4630      	mov	r0, r6
 800cd78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd7c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ce50 <_malloc_r+0xfc>
 800cd80:	f000 f868 	bl	800ce54 <__malloc_lock>
 800cd84:	f8d8 3000 	ldr.w	r3, [r8]
 800cd88:	461c      	mov	r4, r3
 800cd8a:	bb5c      	cbnz	r4, 800cde4 <_malloc_r+0x90>
 800cd8c:	4629      	mov	r1, r5
 800cd8e:	4638      	mov	r0, r7
 800cd90:	f7ff ffc0 	bl	800cd14 <sbrk_aligned>
 800cd94:	1c43      	adds	r3, r0, #1
 800cd96:	4604      	mov	r4, r0
 800cd98:	d155      	bne.n	800ce46 <_malloc_r+0xf2>
 800cd9a:	f8d8 4000 	ldr.w	r4, [r8]
 800cd9e:	4626      	mov	r6, r4
 800cda0:	2e00      	cmp	r6, #0
 800cda2:	d145      	bne.n	800ce30 <_malloc_r+0xdc>
 800cda4:	2c00      	cmp	r4, #0
 800cda6:	d048      	beq.n	800ce3a <_malloc_r+0xe6>
 800cda8:	6823      	ldr	r3, [r4, #0]
 800cdaa:	4631      	mov	r1, r6
 800cdac:	4638      	mov	r0, r7
 800cdae:	eb04 0903 	add.w	r9, r4, r3
 800cdb2:	f000 ffd1 	bl	800dd58 <_sbrk_r>
 800cdb6:	4581      	cmp	r9, r0
 800cdb8:	d13f      	bne.n	800ce3a <_malloc_r+0xe6>
 800cdba:	6821      	ldr	r1, [r4, #0]
 800cdbc:	1a6d      	subs	r5, r5, r1
 800cdbe:	4629      	mov	r1, r5
 800cdc0:	4638      	mov	r0, r7
 800cdc2:	f7ff ffa7 	bl	800cd14 <sbrk_aligned>
 800cdc6:	3001      	adds	r0, #1
 800cdc8:	d037      	beq.n	800ce3a <_malloc_r+0xe6>
 800cdca:	6823      	ldr	r3, [r4, #0]
 800cdcc:	442b      	add	r3, r5
 800cdce:	6023      	str	r3, [r4, #0]
 800cdd0:	f8d8 3000 	ldr.w	r3, [r8]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d038      	beq.n	800ce4a <_malloc_r+0xf6>
 800cdd8:	685a      	ldr	r2, [r3, #4]
 800cdda:	42a2      	cmp	r2, r4
 800cddc:	d12b      	bne.n	800ce36 <_malloc_r+0xe2>
 800cdde:	2200      	movs	r2, #0
 800cde0:	605a      	str	r2, [r3, #4]
 800cde2:	e00f      	b.n	800ce04 <_malloc_r+0xb0>
 800cde4:	6822      	ldr	r2, [r4, #0]
 800cde6:	1b52      	subs	r2, r2, r5
 800cde8:	d41f      	bmi.n	800ce2a <_malloc_r+0xd6>
 800cdea:	2a0b      	cmp	r2, #11
 800cdec:	d917      	bls.n	800ce1e <_malloc_r+0xca>
 800cdee:	1961      	adds	r1, r4, r5
 800cdf0:	42a3      	cmp	r3, r4
 800cdf2:	6025      	str	r5, [r4, #0]
 800cdf4:	bf18      	it	ne
 800cdf6:	6059      	strne	r1, [r3, #4]
 800cdf8:	6863      	ldr	r3, [r4, #4]
 800cdfa:	bf08      	it	eq
 800cdfc:	f8c8 1000 	streq.w	r1, [r8]
 800ce00:	5162      	str	r2, [r4, r5]
 800ce02:	604b      	str	r3, [r1, #4]
 800ce04:	4638      	mov	r0, r7
 800ce06:	f104 060b 	add.w	r6, r4, #11
 800ce0a:	f000 f829 	bl	800ce60 <__malloc_unlock>
 800ce0e:	f026 0607 	bic.w	r6, r6, #7
 800ce12:	1d23      	adds	r3, r4, #4
 800ce14:	1af2      	subs	r2, r6, r3
 800ce16:	d0ae      	beq.n	800cd76 <_malloc_r+0x22>
 800ce18:	1b9b      	subs	r3, r3, r6
 800ce1a:	50a3      	str	r3, [r4, r2]
 800ce1c:	e7ab      	b.n	800cd76 <_malloc_r+0x22>
 800ce1e:	42a3      	cmp	r3, r4
 800ce20:	6862      	ldr	r2, [r4, #4]
 800ce22:	d1dd      	bne.n	800cde0 <_malloc_r+0x8c>
 800ce24:	f8c8 2000 	str.w	r2, [r8]
 800ce28:	e7ec      	b.n	800ce04 <_malloc_r+0xb0>
 800ce2a:	4623      	mov	r3, r4
 800ce2c:	6864      	ldr	r4, [r4, #4]
 800ce2e:	e7ac      	b.n	800cd8a <_malloc_r+0x36>
 800ce30:	4634      	mov	r4, r6
 800ce32:	6876      	ldr	r6, [r6, #4]
 800ce34:	e7b4      	b.n	800cda0 <_malloc_r+0x4c>
 800ce36:	4613      	mov	r3, r2
 800ce38:	e7cc      	b.n	800cdd4 <_malloc_r+0x80>
 800ce3a:	230c      	movs	r3, #12
 800ce3c:	603b      	str	r3, [r7, #0]
 800ce3e:	4638      	mov	r0, r7
 800ce40:	f000 f80e 	bl	800ce60 <__malloc_unlock>
 800ce44:	e797      	b.n	800cd76 <_malloc_r+0x22>
 800ce46:	6025      	str	r5, [r4, #0]
 800ce48:	e7dc      	b.n	800ce04 <_malloc_r+0xb0>
 800ce4a:	605b      	str	r3, [r3, #4]
 800ce4c:	deff      	udf	#255	; 0xff
 800ce4e:	bf00      	nop
 800ce50:	20000970 	.word	0x20000970

0800ce54 <__malloc_lock>:
 800ce54:	4801      	ldr	r0, [pc, #4]	; (800ce5c <__malloc_lock+0x8>)
 800ce56:	f7ff b87e 	b.w	800bf56 <__retarget_lock_acquire_recursive>
 800ce5a:	bf00      	nop
 800ce5c:	2000096c 	.word	0x2000096c

0800ce60 <__malloc_unlock>:
 800ce60:	4801      	ldr	r0, [pc, #4]	; (800ce68 <__malloc_unlock+0x8>)
 800ce62:	f7ff b879 	b.w	800bf58 <__retarget_lock_release_recursive>
 800ce66:	bf00      	nop
 800ce68:	2000096c 	.word	0x2000096c

0800ce6c <_Balloc>:
 800ce6c:	b570      	push	{r4, r5, r6, lr}
 800ce6e:	69c6      	ldr	r6, [r0, #28]
 800ce70:	4604      	mov	r4, r0
 800ce72:	460d      	mov	r5, r1
 800ce74:	b976      	cbnz	r6, 800ce94 <_Balloc+0x28>
 800ce76:	2010      	movs	r0, #16
 800ce78:	f7ff ff44 	bl	800cd04 <malloc>
 800ce7c:	4602      	mov	r2, r0
 800ce7e:	61e0      	str	r0, [r4, #28]
 800ce80:	b920      	cbnz	r0, 800ce8c <_Balloc+0x20>
 800ce82:	4b18      	ldr	r3, [pc, #96]	; (800cee4 <_Balloc+0x78>)
 800ce84:	4818      	ldr	r0, [pc, #96]	; (800cee8 <_Balloc+0x7c>)
 800ce86:	216b      	movs	r1, #107	; 0x6b
 800ce88:	f000 ff76 	bl	800dd78 <__assert_func>
 800ce8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce90:	6006      	str	r6, [r0, #0]
 800ce92:	60c6      	str	r6, [r0, #12]
 800ce94:	69e6      	ldr	r6, [r4, #28]
 800ce96:	68f3      	ldr	r3, [r6, #12]
 800ce98:	b183      	cbz	r3, 800cebc <_Balloc+0x50>
 800ce9a:	69e3      	ldr	r3, [r4, #28]
 800ce9c:	68db      	ldr	r3, [r3, #12]
 800ce9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cea2:	b9b8      	cbnz	r0, 800ced4 <_Balloc+0x68>
 800cea4:	2101      	movs	r1, #1
 800cea6:	fa01 f605 	lsl.w	r6, r1, r5
 800ceaa:	1d72      	adds	r2, r6, #5
 800ceac:	0092      	lsls	r2, r2, #2
 800ceae:	4620      	mov	r0, r4
 800ceb0:	f000 ff80 	bl	800ddb4 <_calloc_r>
 800ceb4:	b160      	cbz	r0, 800ced0 <_Balloc+0x64>
 800ceb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ceba:	e00e      	b.n	800ceda <_Balloc+0x6e>
 800cebc:	2221      	movs	r2, #33	; 0x21
 800cebe:	2104      	movs	r1, #4
 800cec0:	4620      	mov	r0, r4
 800cec2:	f000 ff77 	bl	800ddb4 <_calloc_r>
 800cec6:	69e3      	ldr	r3, [r4, #28]
 800cec8:	60f0      	str	r0, [r6, #12]
 800ceca:	68db      	ldr	r3, [r3, #12]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d1e4      	bne.n	800ce9a <_Balloc+0x2e>
 800ced0:	2000      	movs	r0, #0
 800ced2:	bd70      	pop	{r4, r5, r6, pc}
 800ced4:	6802      	ldr	r2, [r0, #0]
 800ced6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ceda:	2300      	movs	r3, #0
 800cedc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cee0:	e7f7      	b.n	800ced2 <_Balloc+0x66>
 800cee2:	bf00      	nop
 800cee4:	0800e2aa 	.word	0x0800e2aa
 800cee8:	0800e32a 	.word	0x0800e32a

0800ceec <_Bfree>:
 800ceec:	b570      	push	{r4, r5, r6, lr}
 800ceee:	69c6      	ldr	r6, [r0, #28]
 800cef0:	4605      	mov	r5, r0
 800cef2:	460c      	mov	r4, r1
 800cef4:	b976      	cbnz	r6, 800cf14 <_Bfree+0x28>
 800cef6:	2010      	movs	r0, #16
 800cef8:	f7ff ff04 	bl	800cd04 <malloc>
 800cefc:	4602      	mov	r2, r0
 800cefe:	61e8      	str	r0, [r5, #28]
 800cf00:	b920      	cbnz	r0, 800cf0c <_Bfree+0x20>
 800cf02:	4b09      	ldr	r3, [pc, #36]	; (800cf28 <_Bfree+0x3c>)
 800cf04:	4809      	ldr	r0, [pc, #36]	; (800cf2c <_Bfree+0x40>)
 800cf06:	218f      	movs	r1, #143	; 0x8f
 800cf08:	f000 ff36 	bl	800dd78 <__assert_func>
 800cf0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf10:	6006      	str	r6, [r0, #0]
 800cf12:	60c6      	str	r6, [r0, #12]
 800cf14:	b13c      	cbz	r4, 800cf26 <_Bfree+0x3a>
 800cf16:	69eb      	ldr	r3, [r5, #28]
 800cf18:	6862      	ldr	r2, [r4, #4]
 800cf1a:	68db      	ldr	r3, [r3, #12]
 800cf1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf20:	6021      	str	r1, [r4, #0]
 800cf22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cf26:	bd70      	pop	{r4, r5, r6, pc}
 800cf28:	0800e2aa 	.word	0x0800e2aa
 800cf2c:	0800e32a 	.word	0x0800e32a

0800cf30 <__multadd>:
 800cf30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf34:	690d      	ldr	r5, [r1, #16]
 800cf36:	4607      	mov	r7, r0
 800cf38:	460c      	mov	r4, r1
 800cf3a:	461e      	mov	r6, r3
 800cf3c:	f101 0c14 	add.w	ip, r1, #20
 800cf40:	2000      	movs	r0, #0
 800cf42:	f8dc 3000 	ldr.w	r3, [ip]
 800cf46:	b299      	uxth	r1, r3
 800cf48:	fb02 6101 	mla	r1, r2, r1, r6
 800cf4c:	0c1e      	lsrs	r6, r3, #16
 800cf4e:	0c0b      	lsrs	r3, r1, #16
 800cf50:	fb02 3306 	mla	r3, r2, r6, r3
 800cf54:	b289      	uxth	r1, r1
 800cf56:	3001      	adds	r0, #1
 800cf58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cf5c:	4285      	cmp	r5, r0
 800cf5e:	f84c 1b04 	str.w	r1, [ip], #4
 800cf62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cf66:	dcec      	bgt.n	800cf42 <__multadd+0x12>
 800cf68:	b30e      	cbz	r6, 800cfae <__multadd+0x7e>
 800cf6a:	68a3      	ldr	r3, [r4, #8]
 800cf6c:	42ab      	cmp	r3, r5
 800cf6e:	dc19      	bgt.n	800cfa4 <__multadd+0x74>
 800cf70:	6861      	ldr	r1, [r4, #4]
 800cf72:	4638      	mov	r0, r7
 800cf74:	3101      	adds	r1, #1
 800cf76:	f7ff ff79 	bl	800ce6c <_Balloc>
 800cf7a:	4680      	mov	r8, r0
 800cf7c:	b928      	cbnz	r0, 800cf8a <__multadd+0x5a>
 800cf7e:	4602      	mov	r2, r0
 800cf80:	4b0c      	ldr	r3, [pc, #48]	; (800cfb4 <__multadd+0x84>)
 800cf82:	480d      	ldr	r0, [pc, #52]	; (800cfb8 <__multadd+0x88>)
 800cf84:	21ba      	movs	r1, #186	; 0xba
 800cf86:	f000 fef7 	bl	800dd78 <__assert_func>
 800cf8a:	6922      	ldr	r2, [r4, #16]
 800cf8c:	3202      	adds	r2, #2
 800cf8e:	f104 010c 	add.w	r1, r4, #12
 800cf92:	0092      	lsls	r2, r2, #2
 800cf94:	300c      	adds	r0, #12
 800cf96:	f7fe ffe0 	bl	800bf5a <memcpy>
 800cf9a:	4621      	mov	r1, r4
 800cf9c:	4638      	mov	r0, r7
 800cf9e:	f7ff ffa5 	bl	800ceec <_Bfree>
 800cfa2:	4644      	mov	r4, r8
 800cfa4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cfa8:	3501      	adds	r5, #1
 800cfaa:	615e      	str	r6, [r3, #20]
 800cfac:	6125      	str	r5, [r4, #16]
 800cfae:	4620      	mov	r0, r4
 800cfb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfb4:	0800e319 	.word	0x0800e319
 800cfb8:	0800e32a 	.word	0x0800e32a

0800cfbc <__hi0bits>:
 800cfbc:	0c03      	lsrs	r3, r0, #16
 800cfbe:	041b      	lsls	r3, r3, #16
 800cfc0:	b9d3      	cbnz	r3, 800cff8 <__hi0bits+0x3c>
 800cfc2:	0400      	lsls	r0, r0, #16
 800cfc4:	2310      	movs	r3, #16
 800cfc6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cfca:	bf04      	itt	eq
 800cfcc:	0200      	lsleq	r0, r0, #8
 800cfce:	3308      	addeq	r3, #8
 800cfd0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cfd4:	bf04      	itt	eq
 800cfd6:	0100      	lsleq	r0, r0, #4
 800cfd8:	3304      	addeq	r3, #4
 800cfda:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cfde:	bf04      	itt	eq
 800cfe0:	0080      	lsleq	r0, r0, #2
 800cfe2:	3302      	addeq	r3, #2
 800cfe4:	2800      	cmp	r0, #0
 800cfe6:	db05      	blt.n	800cff4 <__hi0bits+0x38>
 800cfe8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cfec:	f103 0301 	add.w	r3, r3, #1
 800cff0:	bf08      	it	eq
 800cff2:	2320      	moveq	r3, #32
 800cff4:	4618      	mov	r0, r3
 800cff6:	4770      	bx	lr
 800cff8:	2300      	movs	r3, #0
 800cffa:	e7e4      	b.n	800cfc6 <__hi0bits+0xa>

0800cffc <__lo0bits>:
 800cffc:	6803      	ldr	r3, [r0, #0]
 800cffe:	f013 0207 	ands.w	r2, r3, #7
 800d002:	d00c      	beq.n	800d01e <__lo0bits+0x22>
 800d004:	07d9      	lsls	r1, r3, #31
 800d006:	d422      	bmi.n	800d04e <__lo0bits+0x52>
 800d008:	079a      	lsls	r2, r3, #30
 800d00a:	bf49      	itett	mi
 800d00c:	085b      	lsrmi	r3, r3, #1
 800d00e:	089b      	lsrpl	r3, r3, #2
 800d010:	6003      	strmi	r3, [r0, #0]
 800d012:	2201      	movmi	r2, #1
 800d014:	bf5c      	itt	pl
 800d016:	6003      	strpl	r3, [r0, #0]
 800d018:	2202      	movpl	r2, #2
 800d01a:	4610      	mov	r0, r2
 800d01c:	4770      	bx	lr
 800d01e:	b299      	uxth	r1, r3
 800d020:	b909      	cbnz	r1, 800d026 <__lo0bits+0x2a>
 800d022:	0c1b      	lsrs	r3, r3, #16
 800d024:	2210      	movs	r2, #16
 800d026:	b2d9      	uxtb	r1, r3
 800d028:	b909      	cbnz	r1, 800d02e <__lo0bits+0x32>
 800d02a:	3208      	adds	r2, #8
 800d02c:	0a1b      	lsrs	r3, r3, #8
 800d02e:	0719      	lsls	r1, r3, #28
 800d030:	bf04      	itt	eq
 800d032:	091b      	lsreq	r3, r3, #4
 800d034:	3204      	addeq	r2, #4
 800d036:	0799      	lsls	r1, r3, #30
 800d038:	bf04      	itt	eq
 800d03a:	089b      	lsreq	r3, r3, #2
 800d03c:	3202      	addeq	r2, #2
 800d03e:	07d9      	lsls	r1, r3, #31
 800d040:	d403      	bmi.n	800d04a <__lo0bits+0x4e>
 800d042:	085b      	lsrs	r3, r3, #1
 800d044:	f102 0201 	add.w	r2, r2, #1
 800d048:	d003      	beq.n	800d052 <__lo0bits+0x56>
 800d04a:	6003      	str	r3, [r0, #0]
 800d04c:	e7e5      	b.n	800d01a <__lo0bits+0x1e>
 800d04e:	2200      	movs	r2, #0
 800d050:	e7e3      	b.n	800d01a <__lo0bits+0x1e>
 800d052:	2220      	movs	r2, #32
 800d054:	e7e1      	b.n	800d01a <__lo0bits+0x1e>
	...

0800d058 <__i2b>:
 800d058:	b510      	push	{r4, lr}
 800d05a:	460c      	mov	r4, r1
 800d05c:	2101      	movs	r1, #1
 800d05e:	f7ff ff05 	bl	800ce6c <_Balloc>
 800d062:	4602      	mov	r2, r0
 800d064:	b928      	cbnz	r0, 800d072 <__i2b+0x1a>
 800d066:	4b05      	ldr	r3, [pc, #20]	; (800d07c <__i2b+0x24>)
 800d068:	4805      	ldr	r0, [pc, #20]	; (800d080 <__i2b+0x28>)
 800d06a:	f240 1145 	movw	r1, #325	; 0x145
 800d06e:	f000 fe83 	bl	800dd78 <__assert_func>
 800d072:	2301      	movs	r3, #1
 800d074:	6144      	str	r4, [r0, #20]
 800d076:	6103      	str	r3, [r0, #16]
 800d078:	bd10      	pop	{r4, pc}
 800d07a:	bf00      	nop
 800d07c:	0800e319 	.word	0x0800e319
 800d080:	0800e32a 	.word	0x0800e32a

0800d084 <__multiply>:
 800d084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d088:	4691      	mov	r9, r2
 800d08a:	690a      	ldr	r2, [r1, #16]
 800d08c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d090:	429a      	cmp	r2, r3
 800d092:	bfb8      	it	lt
 800d094:	460b      	movlt	r3, r1
 800d096:	460c      	mov	r4, r1
 800d098:	bfbc      	itt	lt
 800d09a:	464c      	movlt	r4, r9
 800d09c:	4699      	movlt	r9, r3
 800d09e:	6927      	ldr	r7, [r4, #16]
 800d0a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d0a4:	68a3      	ldr	r3, [r4, #8]
 800d0a6:	6861      	ldr	r1, [r4, #4]
 800d0a8:	eb07 060a 	add.w	r6, r7, sl
 800d0ac:	42b3      	cmp	r3, r6
 800d0ae:	b085      	sub	sp, #20
 800d0b0:	bfb8      	it	lt
 800d0b2:	3101      	addlt	r1, #1
 800d0b4:	f7ff feda 	bl	800ce6c <_Balloc>
 800d0b8:	b930      	cbnz	r0, 800d0c8 <__multiply+0x44>
 800d0ba:	4602      	mov	r2, r0
 800d0bc:	4b44      	ldr	r3, [pc, #272]	; (800d1d0 <__multiply+0x14c>)
 800d0be:	4845      	ldr	r0, [pc, #276]	; (800d1d4 <__multiply+0x150>)
 800d0c0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d0c4:	f000 fe58 	bl	800dd78 <__assert_func>
 800d0c8:	f100 0514 	add.w	r5, r0, #20
 800d0cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d0d0:	462b      	mov	r3, r5
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	4543      	cmp	r3, r8
 800d0d6:	d321      	bcc.n	800d11c <__multiply+0x98>
 800d0d8:	f104 0314 	add.w	r3, r4, #20
 800d0dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d0e0:	f109 0314 	add.w	r3, r9, #20
 800d0e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d0e8:	9202      	str	r2, [sp, #8]
 800d0ea:	1b3a      	subs	r2, r7, r4
 800d0ec:	3a15      	subs	r2, #21
 800d0ee:	f022 0203 	bic.w	r2, r2, #3
 800d0f2:	3204      	adds	r2, #4
 800d0f4:	f104 0115 	add.w	r1, r4, #21
 800d0f8:	428f      	cmp	r7, r1
 800d0fa:	bf38      	it	cc
 800d0fc:	2204      	movcc	r2, #4
 800d0fe:	9201      	str	r2, [sp, #4]
 800d100:	9a02      	ldr	r2, [sp, #8]
 800d102:	9303      	str	r3, [sp, #12]
 800d104:	429a      	cmp	r2, r3
 800d106:	d80c      	bhi.n	800d122 <__multiply+0x9e>
 800d108:	2e00      	cmp	r6, #0
 800d10a:	dd03      	ble.n	800d114 <__multiply+0x90>
 800d10c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d110:	2b00      	cmp	r3, #0
 800d112:	d05b      	beq.n	800d1cc <__multiply+0x148>
 800d114:	6106      	str	r6, [r0, #16]
 800d116:	b005      	add	sp, #20
 800d118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d11c:	f843 2b04 	str.w	r2, [r3], #4
 800d120:	e7d8      	b.n	800d0d4 <__multiply+0x50>
 800d122:	f8b3 a000 	ldrh.w	sl, [r3]
 800d126:	f1ba 0f00 	cmp.w	sl, #0
 800d12a:	d024      	beq.n	800d176 <__multiply+0xf2>
 800d12c:	f104 0e14 	add.w	lr, r4, #20
 800d130:	46a9      	mov	r9, r5
 800d132:	f04f 0c00 	mov.w	ip, #0
 800d136:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d13a:	f8d9 1000 	ldr.w	r1, [r9]
 800d13e:	fa1f fb82 	uxth.w	fp, r2
 800d142:	b289      	uxth	r1, r1
 800d144:	fb0a 110b 	mla	r1, sl, fp, r1
 800d148:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d14c:	f8d9 2000 	ldr.w	r2, [r9]
 800d150:	4461      	add	r1, ip
 800d152:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d156:	fb0a c20b 	mla	r2, sl, fp, ip
 800d15a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d15e:	b289      	uxth	r1, r1
 800d160:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d164:	4577      	cmp	r7, lr
 800d166:	f849 1b04 	str.w	r1, [r9], #4
 800d16a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d16e:	d8e2      	bhi.n	800d136 <__multiply+0xb2>
 800d170:	9a01      	ldr	r2, [sp, #4]
 800d172:	f845 c002 	str.w	ip, [r5, r2]
 800d176:	9a03      	ldr	r2, [sp, #12]
 800d178:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d17c:	3304      	adds	r3, #4
 800d17e:	f1b9 0f00 	cmp.w	r9, #0
 800d182:	d021      	beq.n	800d1c8 <__multiply+0x144>
 800d184:	6829      	ldr	r1, [r5, #0]
 800d186:	f104 0c14 	add.w	ip, r4, #20
 800d18a:	46ae      	mov	lr, r5
 800d18c:	f04f 0a00 	mov.w	sl, #0
 800d190:	f8bc b000 	ldrh.w	fp, [ip]
 800d194:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d198:	fb09 220b 	mla	r2, r9, fp, r2
 800d19c:	4452      	add	r2, sl
 800d19e:	b289      	uxth	r1, r1
 800d1a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d1a4:	f84e 1b04 	str.w	r1, [lr], #4
 800d1a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d1ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d1b0:	f8be 1000 	ldrh.w	r1, [lr]
 800d1b4:	fb09 110a 	mla	r1, r9, sl, r1
 800d1b8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d1bc:	4567      	cmp	r7, ip
 800d1be:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d1c2:	d8e5      	bhi.n	800d190 <__multiply+0x10c>
 800d1c4:	9a01      	ldr	r2, [sp, #4]
 800d1c6:	50a9      	str	r1, [r5, r2]
 800d1c8:	3504      	adds	r5, #4
 800d1ca:	e799      	b.n	800d100 <__multiply+0x7c>
 800d1cc:	3e01      	subs	r6, #1
 800d1ce:	e79b      	b.n	800d108 <__multiply+0x84>
 800d1d0:	0800e319 	.word	0x0800e319
 800d1d4:	0800e32a 	.word	0x0800e32a

0800d1d8 <__pow5mult>:
 800d1d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1dc:	4615      	mov	r5, r2
 800d1de:	f012 0203 	ands.w	r2, r2, #3
 800d1e2:	4606      	mov	r6, r0
 800d1e4:	460f      	mov	r7, r1
 800d1e6:	d007      	beq.n	800d1f8 <__pow5mult+0x20>
 800d1e8:	4c25      	ldr	r4, [pc, #148]	; (800d280 <__pow5mult+0xa8>)
 800d1ea:	3a01      	subs	r2, #1
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d1f2:	f7ff fe9d 	bl	800cf30 <__multadd>
 800d1f6:	4607      	mov	r7, r0
 800d1f8:	10ad      	asrs	r5, r5, #2
 800d1fa:	d03d      	beq.n	800d278 <__pow5mult+0xa0>
 800d1fc:	69f4      	ldr	r4, [r6, #28]
 800d1fe:	b97c      	cbnz	r4, 800d220 <__pow5mult+0x48>
 800d200:	2010      	movs	r0, #16
 800d202:	f7ff fd7f 	bl	800cd04 <malloc>
 800d206:	4602      	mov	r2, r0
 800d208:	61f0      	str	r0, [r6, #28]
 800d20a:	b928      	cbnz	r0, 800d218 <__pow5mult+0x40>
 800d20c:	4b1d      	ldr	r3, [pc, #116]	; (800d284 <__pow5mult+0xac>)
 800d20e:	481e      	ldr	r0, [pc, #120]	; (800d288 <__pow5mult+0xb0>)
 800d210:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d214:	f000 fdb0 	bl	800dd78 <__assert_func>
 800d218:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d21c:	6004      	str	r4, [r0, #0]
 800d21e:	60c4      	str	r4, [r0, #12]
 800d220:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d224:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d228:	b94c      	cbnz	r4, 800d23e <__pow5mult+0x66>
 800d22a:	f240 2171 	movw	r1, #625	; 0x271
 800d22e:	4630      	mov	r0, r6
 800d230:	f7ff ff12 	bl	800d058 <__i2b>
 800d234:	2300      	movs	r3, #0
 800d236:	f8c8 0008 	str.w	r0, [r8, #8]
 800d23a:	4604      	mov	r4, r0
 800d23c:	6003      	str	r3, [r0, #0]
 800d23e:	f04f 0900 	mov.w	r9, #0
 800d242:	07eb      	lsls	r3, r5, #31
 800d244:	d50a      	bpl.n	800d25c <__pow5mult+0x84>
 800d246:	4639      	mov	r1, r7
 800d248:	4622      	mov	r2, r4
 800d24a:	4630      	mov	r0, r6
 800d24c:	f7ff ff1a 	bl	800d084 <__multiply>
 800d250:	4639      	mov	r1, r7
 800d252:	4680      	mov	r8, r0
 800d254:	4630      	mov	r0, r6
 800d256:	f7ff fe49 	bl	800ceec <_Bfree>
 800d25a:	4647      	mov	r7, r8
 800d25c:	106d      	asrs	r5, r5, #1
 800d25e:	d00b      	beq.n	800d278 <__pow5mult+0xa0>
 800d260:	6820      	ldr	r0, [r4, #0]
 800d262:	b938      	cbnz	r0, 800d274 <__pow5mult+0x9c>
 800d264:	4622      	mov	r2, r4
 800d266:	4621      	mov	r1, r4
 800d268:	4630      	mov	r0, r6
 800d26a:	f7ff ff0b 	bl	800d084 <__multiply>
 800d26e:	6020      	str	r0, [r4, #0]
 800d270:	f8c0 9000 	str.w	r9, [r0]
 800d274:	4604      	mov	r4, r0
 800d276:	e7e4      	b.n	800d242 <__pow5mult+0x6a>
 800d278:	4638      	mov	r0, r7
 800d27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d27e:	bf00      	nop
 800d280:	0800e478 	.word	0x0800e478
 800d284:	0800e2aa 	.word	0x0800e2aa
 800d288:	0800e32a 	.word	0x0800e32a

0800d28c <__lshift>:
 800d28c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d290:	460c      	mov	r4, r1
 800d292:	6849      	ldr	r1, [r1, #4]
 800d294:	6923      	ldr	r3, [r4, #16]
 800d296:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d29a:	68a3      	ldr	r3, [r4, #8]
 800d29c:	4607      	mov	r7, r0
 800d29e:	4691      	mov	r9, r2
 800d2a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d2a4:	f108 0601 	add.w	r6, r8, #1
 800d2a8:	42b3      	cmp	r3, r6
 800d2aa:	db0b      	blt.n	800d2c4 <__lshift+0x38>
 800d2ac:	4638      	mov	r0, r7
 800d2ae:	f7ff fddd 	bl	800ce6c <_Balloc>
 800d2b2:	4605      	mov	r5, r0
 800d2b4:	b948      	cbnz	r0, 800d2ca <__lshift+0x3e>
 800d2b6:	4602      	mov	r2, r0
 800d2b8:	4b28      	ldr	r3, [pc, #160]	; (800d35c <__lshift+0xd0>)
 800d2ba:	4829      	ldr	r0, [pc, #164]	; (800d360 <__lshift+0xd4>)
 800d2bc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d2c0:	f000 fd5a 	bl	800dd78 <__assert_func>
 800d2c4:	3101      	adds	r1, #1
 800d2c6:	005b      	lsls	r3, r3, #1
 800d2c8:	e7ee      	b.n	800d2a8 <__lshift+0x1c>
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	f100 0114 	add.w	r1, r0, #20
 800d2d0:	f100 0210 	add.w	r2, r0, #16
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	4553      	cmp	r3, sl
 800d2d8:	db33      	blt.n	800d342 <__lshift+0xb6>
 800d2da:	6920      	ldr	r0, [r4, #16]
 800d2dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2e0:	f104 0314 	add.w	r3, r4, #20
 800d2e4:	f019 091f 	ands.w	r9, r9, #31
 800d2e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d2ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d2f0:	d02b      	beq.n	800d34a <__lshift+0xbe>
 800d2f2:	f1c9 0e20 	rsb	lr, r9, #32
 800d2f6:	468a      	mov	sl, r1
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	6818      	ldr	r0, [r3, #0]
 800d2fc:	fa00 f009 	lsl.w	r0, r0, r9
 800d300:	4310      	orrs	r0, r2
 800d302:	f84a 0b04 	str.w	r0, [sl], #4
 800d306:	f853 2b04 	ldr.w	r2, [r3], #4
 800d30a:	459c      	cmp	ip, r3
 800d30c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d310:	d8f3      	bhi.n	800d2fa <__lshift+0x6e>
 800d312:	ebac 0304 	sub.w	r3, ip, r4
 800d316:	3b15      	subs	r3, #21
 800d318:	f023 0303 	bic.w	r3, r3, #3
 800d31c:	3304      	adds	r3, #4
 800d31e:	f104 0015 	add.w	r0, r4, #21
 800d322:	4584      	cmp	ip, r0
 800d324:	bf38      	it	cc
 800d326:	2304      	movcc	r3, #4
 800d328:	50ca      	str	r2, [r1, r3]
 800d32a:	b10a      	cbz	r2, 800d330 <__lshift+0xa4>
 800d32c:	f108 0602 	add.w	r6, r8, #2
 800d330:	3e01      	subs	r6, #1
 800d332:	4638      	mov	r0, r7
 800d334:	612e      	str	r6, [r5, #16]
 800d336:	4621      	mov	r1, r4
 800d338:	f7ff fdd8 	bl	800ceec <_Bfree>
 800d33c:	4628      	mov	r0, r5
 800d33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d342:	f842 0f04 	str.w	r0, [r2, #4]!
 800d346:	3301      	adds	r3, #1
 800d348:	e7c5      	b.n	800d2d6 <__lshift+0x4a>
 800d34a:	3904      	subs	r1, #4
 800d34c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d350:	f841 2f04 	str.w	r2, [r1, #4]!
 800d354:	459c      	cmp	ip, r3
 800d356:	d8f9      	bhi.n	800d34c <__lshift+0xc0>
 800d358:	e7ea      	b.n	800d330 <__lshift+0xa4>
 800d35a:	bf00      	nop
 800d35c:	0800e319 	.word	0x0800e319
 800d360:	0800e32a 	.word	0x0800e32a

0800d364 <__mcmp>:
 800d364:	b530      	push	{r4, r5, lr}
 800d366:	6902      	ldr	r2, [r0, #16]
 800d368:	690c      	ldr	r4, [r1, #16]
 800d36a:	1b12      	subs	r2, r2, r4
 800d36c:	d10e      	bne.n	800d38c <__mcmp+0x28>
 800d36e:	f100 0314 	add.w	r3, r0, #20
 800d372:	3114      	adds	r1, #20
 800d374:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d378:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d37c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d380:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d384:	42a5      	cmp	r5, r4
 800d386:	d003      	beq.n	800d390 <__mcmp+0x2c>
 800d388:	d305      	bcc.n	800d396 <__mcmp+0x32>
 800d38a:	2201      	movs	r2, #1
 800d38c:	4610      	mov	r0, r2
 800d38e:	bd30      	pop	{r4, r5, pc}
 800d390:	4283      	cmp	r3, r0
 800d392:	d3f3      	bcc.n	800d37c <__mcmp+0x18>
 800d394:	e7fa      	b.n	800d38c <__mcmp+0x28>
 800d396:	f04f 32ff 	mov.w	r2, #4294967295
 800d39a:	e7f7      	b.n	800d38c <__mcmp+0x28>

0800d39c <__mdiff>:
 800d39c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3a0:	460c      	mov	r4, r1
 800d3a2:	4606      	mov	r6, r0
 800d3a4:	4611      	mov	r1, r2
 800d3a6:	4620      	mov	r0, r4
 800d3a8:	4690      	mov	r8, r2
 800d3aa:	f7ff ffdb 	bl	800d364 <__mcmp>
 800d3ae:	1e05      	subs	r5, r0, #0
 800d3b0:	d110      	bne.n	800d3d4 <__mdiff+0x38>
 800d3b2:	4629      	mov	r1, r5
 800d3b4:	4630      	mov	r0, r6
 800d3b6:	f7ff fd59 	bl	800ce6c <_Balloc>
 800d3ba:	b930      	cbnz	r0, 800d3ca <__mdiff+0x2e>
 800d3bc:	4b3a      	ldr	r3, [pc, #232]	; (800d4a8 <__mdiff+0x10c>)
 800d3be:	4602      	mov	r2, r0
 800d3c0:	f240 2137 	movw	r1, #567	; 0x237
 800d3c4:	4839      	ldr	r0, [pc, #228]	; (800d4ac <__mdiff+0x110>)
 800d3c6:	f000 fcd7 	bl	800dd78 <__assert_func>
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d3d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3d4:	bfa4      	itt	ge
 800d3d6:	4643      	movge	r3, r8
 800d3d8:	46a0      	movge	r8, r4
 800d3da:	4630      	mov	r0, r6
 800d3dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d3e0:	bfa6      	itte	ge
 800d3e2:	461c      	movge	r4, r3
 800d3e4:	2500      	movge	r5, #0
 800d3e6:	2501      	movlt	r5, #1
 800d3e8:	f7ff fd40 	bl	800ce6c <_Balloc>
 800d3ec:	b920      	cbnz	r0, 800d3f8 <__mdiff+0x5c>
 800d3ee:	4b2e      	ldr	r3, [pc, #184]	; (800d4a8 <__mdiff+0x10c>)
 800d3f0:	4602      	mov	r2, r0
 800d3f2:	f240 2145 	movw	r1, #581	; 0x245
 800d3f6:	e7e5      	b.n	800d3c4 <__mdiff+0x28>
 800d3f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d3fc:	6926      	ldr	r6, [r4, #16]
 800d3fe:	60c5      	str	r5, [r0, #12]
 800d400:	f104 0914 	add.w	r9, r4, #20
 800d404:	f108 0514 	add.w	r5, r8, #20
 800d408:	f100 0e14 	add.w	lr, r0, #20
 800d40c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d410:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d414:	f108 0210 	add.w	r2, r8, #16
 800d418:	46f2      	mov	sl, lr
 800d41a:	2100      	movs	r1, #0
 800d41c:	f859 3b04 	ldr.w	r3, [r9], #4
 800d420:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d424:	fa11 f88b 	uxtah	r8, r1, fp
 800d428:	b299      	uxth	r1, r3
 800d42a:	0c1b      	lsrs	r3, r3, #16
 800d42c:	eba8 0801 	sub.w	r8, r8, r1
 800d430:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d434:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d438:	fa1f f888 	uxth.w	r8, r8
 800d43c:	1419      	asrs	r1, r3, #16
 800d43e:	454e      	cmp	r6, r9
 800d440:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d444:	f84a 3b04 	str.w	r3, [sl], #4
 800d448:	d8e8      	bhi.n	800d41c <__mdiff+0x80>
 800d44a:	1b33      	subs	r3, r6, r4
 800d44c:	3b15      	subs	r3, #21
 800d44e:	f023 0303 	bic.w	r3, r3, #3
 800d452:	3304      	adds	r3, #4
 800d454:	3415      	adds	r4, #21
 800d456:	42a6      	cmp	r6, r4
 800d458:	bf38      	it	cc
 800d45a:	2304      	movcc	r3, #4
 800d45c:	441d      	add	r5, r3
 800d45e:	4473      	add	r3, lr
 800d460:	469e      	mov	lr, r3
 800d462:	462e      	mov	r6, r5
 800d464:	4566      	cmp	r6, ip
 800d466:	d30e      	bcc.n	800d486 <__mdiff+0xea>
 800d468:	f10c 0203 	add.w	r2, ip, #3
 800d46c:	1b52      	subs	r2, r2, r5
 800d46e:	f022 0203 	bic.w	r2, r2, #3
 800d472:	3d03      	subs	r5, #3
 800d474:	45ac      	cmp	ip, r5
 800d476:	bf38      	it	cc
 800d478:	2200      	movcc	r2, #0
 800d47a:	4413      	add	r3, r2
 800d47c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d480:	b17a      	cbz	r2, 800d4a2 <__mdiff+0x106>
 800d482:	6107      	str	r7, [r0, #16]
 800d484:	e7a4      	b.n	800d3d0 <__mdiff+0x34>
 800d486:	f856 8b04 	ldr.w	r8, [r6], #4
 800d48a:	fa11 f288 	uxtah	r2, r1, r8
 800d48e:	1414      	asrs	r4, r2, #16
 800d490:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d494:	b292      	uxth	r2, r2
 800d496:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d49a:	f84e 2b04 	str.w	r2, [lr], #4
 800d49e:	1421      	asrs	r1, r4, #16
 800d4a0:	e7e0      	b.n	800d464 <__mdiff+0xc8>
 800d4a2:	3f01      	subs	r7, #1
 800d4a4:	e7ea      	b.n	800d47c <__mdiff+0xe0>
 800d4a6:	bf00      	nop
 800d4a8:	0800e319 	.word	0x0800e319
 800d4ac:	0800e32a 	.word	0x0800e32a

0800d4b0 <__d2b>:
 800d4b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d4b4:	460f      	mov	r7, r1
 800d4b6:	2101      	movs	r1, #1
 800d4b8:	ec59 8b10 	vmov	r8, r9, d0
 800d4bc:	4616      	mov	r6, r2
 800d4be:	f7ff fcd5 	bl	800ce6c <_Balloc>
 800d4c2:	4604      	mov	r4, r0
 800d4c4:	b930      	cbnz	r0, 800d4d4 <__d2b+0x24>
 800d4c6:	4602      	mov	r2, r0
 800d4c8:	4b24      	ldr	r3, [pc, #144]	; (800d55c <__d2b+0xac>)
 800d4ca:	4825      	ldr	r0, [pc, #148]	; (800d560 <__d2b+0xb0>)
 800d4cc:	f240 310f 	movw	r1, #783	; 0x30f
 800d4d0:	f000 fc52 	bl	800dd78 <__assert_func>
 800d4d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d4d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d4dc:	bb2d      	cbnz	r5, 800d52a <__d2b+0x7a>
 800d4de:	9301      	str	r3, [sp, #4]
 800d4e0:	f1b8 0300 	subs.w	r3, r8, #0
 800d4e4:	d026      	beq.n	800d534 <__d2b+0x84>
 800d4e6:	4668      	mov	r0, sp
 800d4e8:	9300      	str	r3, [sp, #0]
 800d4ea:	f7ff fd87 	bl	800cffc <__lo0bits>
 800d4ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d4f2:	b1e8      	cbz	r0, 800d530 <__d2b+0x80>
 800d4f4:	f1c0 0320 	rsb	r3, r0, #32
 800d4f8:	fa02 f303 	lsl.w	r3, r2, r3
 800d4fc:	430b      	orrs	r3, r1
 800d4fe:	40c2      	lsrs	r2, r0
 800d500:	6163      	str	r3, [r4, #20]
 800d502:	9201      	str	r2, [sp, #4]
 800d504:	9b01      	ldr	r3, [sp, #4]
 800d506:	61a3      	str	r3, [r4, #24]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	bf14      	ite	ne
 800d50c:	2202      	movne	r2, #2
 800d50e:	2201      	moveq	r2, #1
 800d510:	6122      	str	r2, [r4, #16]
 800d512:	b1bd      	cbz	r5, 800d544 <__d2b+0x94>
 800d514:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d518:	4405      	add	r5, r0
 800d51a:	603d      	str	r5, [r7, #0]
 800d51c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d520:	6030      	str	r0, [r6, #0]
 800d522:	4620      	mov	r0, r4
 800d524:	b003      	add	sp, #12
 800d526:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d52a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d52e:	e7d6      	b.n	800d4de <__d2b+0x2e>
 800d530:	6161      	str	r1, [r4, #20]
 800d532:	e7e7      	b.n	800d504 <__d2b+0x54>
 800d534:	a801      	add	r0, sp, #4
 800d536:	f7ff fd61 	bl	800cffc <__lo0bits>
 800d53a:	9b01      	ldr	r3, [sp, #4]
 800d53c:	6163      	str	r3, [r4, #20]
 800d53e:	3020      	adds	r0, #32
 800d540:	2201      	movs	r2, #1
 800d542:	e7e5      	b.n	800d510 <__d2b+0x60>
 800d544:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d548:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d54c:	6038      	str	r0, [r7, #0]
 800d54e:	6918      	ldr	r0, [r3, #16]
 800d550:	f7ff fd34 	bl	800cfbc <__hi0bits>
 800d554:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d558:	e7e2      	b.n	800d520 <__d2b+0x70>
 800d55a:	bf00      	nop
 800d55c:	0800e319 	.word	0x0800e319
 800d560:	0800e32a 	.word	0x0800e32a

0800d564 <__ssputs_r>:
 800d564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d568:	688e      	ldr	r6, [r1, #8]
 800d56a:	461f      	mov	r7, r3
 800d56c:	42be      	cmp	r6, r7
 800d56e:	680b      	ldr	r3, [r1, #0]
 800d570:	4682      	mov	sl, r0
 800d572:	460c      	mov	r4, r1
 800d574:	4690      	mov	r8, r2
 800d576:	d82c      	bhi.n	800d5d2 <__ssputs_r+0x6e>
 800d578:	898a      	ldrh	r2, [r1, #12]
 800d57a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d57e:	d026      	beq.n	800d5ce <__ssputs_r+0x6a>
 800d580:	6965      	ldr	r5, [r4, #20]
 800d582:	6909      	ldr	r1, [r1, #16]
 800d584:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d588:	eba3 0901 	sub.w	r9, r3, r1
 800d58c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d590:	1c7b      	adds	r3, r7, #1
 800d592:	444b      	add	r3, r9
 800d594:	106d      	asrs	r5, r5, #1
 800d596:	429d      	cmp	r5, r3
 800d598:	bf38      	it	cc
 800d59a:	461d      	movcc	r5, r3
 800d59c:	0553      	lsls	r3, r2, #21
 800d59e:	d527      	bpl.n	800d5f0 <__ssputs_r+0x8c>
 800d5a0:	4629      	mov	r1, r5
 800d5a2:	f7ff fbd7 	bl	800cd54 <_malloc_r>
 800d5a6:	4606      	mov	r6, r0
 800d5a8:	b360      	cbz	r0, 800d604 <__ssputs_r+0xa0>
 800d5aa:	6921      	ldr	r1, [r4, #16]
 800d5ac:	464a      	mov	r2, r9
 800d5ae:	f7fe fcd4 	bl	800bf5a <memcpy>
 800d5b2:	89a3      	ldrh	r3, [r4, #12]
 800d5b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d5b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d5bc:	81a3      	strh	r3, [r4, #12]
 800d5be:	6126      	str	r6, [r4, #16]
 800d5c0:	6165      	str	r5, [r4, #20]
 800d5c2:	444e      	add	r6, r9
 800d5c4:	eba5 0509 	sub.w	r5, r5, r9
 800d5c8:	6026      	str	r6, [r4, #0]
 800d5ca:	60a5      	str	r5, [r4, #8]
 800d5cc:	463e      	mov	r6, r7
 800d5ce:	42be      	cmp	r6, r7
 800d5d0:	d900      	bls.n	800d5d4 <__ssputs_r+0x70>
 800d5d2:	463e      	mov	r6, r7
 800d5d4:	6820      	ldr	r0, [r4, #0]
 800d5d6:	4632      	mov	r2, r6
 800d5d8:	4641      	mov	r1, r8
 800d5da:	f000 fba3 	bl	800dd24 <memmove>
 800d5de:	68a3      	ldr	r3, [r4, #8]
 800d5e0:	1b9b      	subs	r3, r3, r6
 800d5e2:	60a3      	str	r3, [r4, #8]
 800d5e4:	6823      	ldr	r3, [r4, #0]
 800d5e6:	4433      	add	r3, r6
 800d5e8:	6023      	str	r3, [r4, #0]
 800d5ea:	2000      	movs	r0, #0
 800d5ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5f0:	462a      	mov	r2, r5
 800d5f2:	f000 fc07 	bl	800de04 <_realloc_r>
 800d5f6:	4606      	mov	r6, r0
 800d5f8:	2800      	cmp	r0, #0
 800d5fa:	d1e0      	bne.n	800d5be <__ssputs_r+0x5a>
 800d5fc:	6921      	ldr	r1, [r4, #16]
 800d5fe:	4650      	mov	r0, sl
 800d600:	f7ff fb34 	bl	800cc6c <_free_r>
 800d604:	230c      	movs	r3, #12
 800d606:	f8ca 3000 	str.w	r3, [sl]
 800d60a:	89a3      	ldrh	r3, [r4, #12]
 800d60c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d610:	81a3      	strh	r3, [r4, #12]
 800d612:	f04f 30ff 	mov.w	r0, #4294967295
 800d616:	e7e9      	b.n	800d5ec <__ssputs_r+0x88>

0800d618 <_svfiprintf_r>:
 800d618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d61c:	4698      	mov	r8, r3
 800d61e:	898b      	ldrh	r3, [r1, #12]
 800d620:	061b      	lsls	r3, r3, #24
 800d622:	b09d      	sub	sp, #116	; 0x74
 800d624:	4607      	mov	r7, r0
 800d626:	460d      	mov	r5, r1
 800d628:	4614      	mov	r4, r2
 800d62a:	d50e      	bpl.n	800d64a <_svfiprintf_r+0x32>
 800d62c:	690b      	ldr	r3, [r1, #16]
 800d62e:	b963      	cbnz	r3, 800d64a <_svfiprintf_r+0x32>
 800d630:	2140      	movs	r1, #64	; 0x40
 800d632:	f7ff fb8f 	bl	800cd54 <_malloc_r>
 800d636:	6028      	str	r0, [r5, #0]
 800d638:	6128      	str	r0, [r5, #16]
 800d63a:	b920      	cbnz	r0, 800d646 <_svfiprintf_r+0x2e>
 800d63c:	230c      	movs	r3, #12
 800d63e:	603b      	str	r3, [r7, #0]
 800d640:	f04f 30ff 	mov.w	r0, #4294967295
 800d644:	e0d0      	b.n	800d7e8 <_svfiprintf_r+0x1d0>
 800d646:	2340      	movs	r3, #64	; 0x40
 800d648:	616b      	str	r3, [r5, #20]
 800d64a:	2300      	movs	r3, #0
 800d64c:	9309      	str	r3, [sp, #36]	; 0x24
 800d64e:	2320      	movs	r3, #32
 800d650:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d654:	f8cd 800c 	str.w	r8, [sp, #12]
 800d658:	2330      	movs	r3, #48	; 0x30
 800d65a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d800 <_svfiprintf_r+0x1e8>
 800d65e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d662:	f04f 0901 	mov.w	r9, #1
 800d666:	4623      	mov	r3, r4
 800d668:	469a      	mov	sl, r3
 800d66a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d66e:	b10a      	cbz	r2, 800d674 <_svfiprintf_r+0x5c>
 800d670:	2a25      	cmp	r2, #37	; 0x25
 800d672:	d1f9      	bne.n	800d668 <_svfiprintf_r+0x50>
 800d674:	ebba 0b04 	subs.w	fp, sl, r4
 800d678:	d00b      	beq.n	800d692 <_svfiprintf_r+0x7a>
 800d67a:	465b      	mov	r3, fp
 800d67c:	4622      	mov	r2, r4
 800d67e:	4629      	mov	r1, r5
 800d680:	4638      	mov	r0, r7
 800d682:	f7ff ff6f 	bl	800d564 <__ssputs_r>
 800d686:	3001      	adds	r0, #1
 800d688:	f000 80a9 	beq.w	800d7de <_svfiprintf_r+0x1c6>
 800d68c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d68e:	445a      	add	r2, fp
 800d690:	9209      	str	r2, [sp, #36]	; 0x24
 800d692:	f89a 3000 	ldrb.w	r3, [sl]
 800d696:	2b00      	cmp	r3, #0
 800d698:	f000 80a1 	beq.w	800d7de <_svfiprintf_r+0x1c6>
 800d69c:	2300      	movs	r3, #0
 800d69e:	f04f 32ff 	mov.w	r2, #4294967295
 800d6a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6a6:	f10a 0a01 	add.w	sl, sl, #1
 800d6aa:	9304      	str	r3, [sp, #16]
 800d6ac:	9307      	str	r3, [sp, #28]
 800d6ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d6b2:	931a      	str	r3, [sp, #104]	; 0x68
 800d6b4:	4654      	mov	r4, sl
 800d6b6:	2205      	movs	r2, #5
 800d6b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6bc:	4850      	ldr	r0, [pc, #320]	; (800d800 <_svfiprintf_r+0x1e8>)
 800d6be:	f7f2 fd87 	bl	80001d0 <memchr>
 800d6c2:	9a04      	ldr	r2, [sp, #16]
 800d6c4:	b9d8      	cbnz	r0, 800d6fe <_svfiprintf_r+0xe6>
 800d6c6:	06d0      	lsls	r0, r2, #27
 800d6c8:	bf44      	itt	mi
 800d6ca:	2320      	movmi	r3, #32
 800d6cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d6d0:	0711      	lsls	r1, r2, #28
 800d6d2:	bf44      	itt	mi
 800d6d4:	232b      	movmi	r3, #43	; 0x2b
 800d6d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d6da:	f89a 3000 	ldrb.w	r3, [sl]
 800d6de:	2b2a      	cmp	r3, #42	; 0x2a
 800d6e0:	d015      	beq.n	800d70e <_svfiprintf_r+0xf6>
 800d6e2:	9a07      	ldr	r2, [sp, #28]
 800d6e4:	4654      	mov	r4, sl
 800d6e6:	2000      	movs	r0, #0
 800d6e8:	f04f 0c0a 	mov.w	ip, #10
 800d6ec:	4621      	mov	r1, r4
 800d6ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6f2:	3b30      	subs	r3, #48	; 0x30
 800d6f4:	2b09      	cmp	r3, #9
 800d6f6:	d94d      	bls.n	800d794 <_svfiprintf_r+0x17c>
 800d6f8:	b1b0      	cbz	r0, 800d728 <_svfiprintf_r+0x110>
 800d6fa:	9207      	str	r2, [sp, #28]
 800d6fc:	e014      	b.n	800d728 <_svfiprintf_r+0x110>
 800d6fe:	eba0 0308 	sub.w	r3, r0, r8
 800d702:	fa09 f303 	lsl.w	r3, r9, r3
 800d706:	4313      	orrs	r3, r2
 800d708:	9304      	str	r3, [sp, #16]
 800d70a:	46a2      	mov	sl, r4
 800d70c:	e7d2      	b.n	800d6b4 <_svfiprintf_r+0x9c>
 800d70e:	9b03      	ldr	r3, [sp, #12]
 800d710:	1d19      	adds	r1, r3, #4
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	9103      	str	r1, [sp, #12]
 800d716:	2b00      	cmp	r3, #0
 800d718:	bfbb      	ittet	lt
 800d71a:	425b      	neglt	r3, r3
 800d71c:	f042 0202 	orrlt.w	r2, r2, #2
 800d720:	9307      	strge	r3, [sp, #28]
 800d722:	9307      	strlt	r3, [sp, #28]
 800d724:	bfb8      	it	lt
 800d726:	9204      	strlt	r2, [sp, #16]
 800d728:	7823      	ldrb	r3, [r4, #0]
 800d72a:	2b2e      	cmp	r3, #46	; 0x2e
 800d72c:	d10c      	bne.n	800d748 <_svfiprintf_r+0x130>
 800d72e:	7863      	ldrb	r3, [r4, #1]
 800d730:	2b2a      	cmp	r3, #42	; 0x2a
 800d732:	d134      	bne.n	800d79e <_svfiprintf_r+0x186>
 800d734:	9b03      	ldr	r3, [sp, #12]
 800d736:	1d1a      	adds	r2, r3, #4
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	9203      	str	r2, [sp, #12]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	bfb8      	it	lt
 800d740:	f04f 33ff 	movlt.w	r3, #4294967295
 800d744:	3402      	adds	r4, #2
 800d746:	9305      	str	r3, [sp, #20]
 800d748:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d810 <_svfiprintf_r+0x1f8>
 800d74c:	7821      	ldrb	r1, [r4, #0]
 800d74e:	2203      	movs	r2, #3
 800d750:	4650      	mov	r0, sl
 800d752:	f7f2 fd3d 	bl	80001d0 <memchr>
 800d756:	b138      	cbz	r0, 800d768 <_svfiprintf_r+0x150>
 800d758:	9b04      	ldr	r3, [sp, #16]
 800d75a:	eba0 000a 	sub.w	r0, r0, sl
 800d75e:	2240      	movs	r2, #64	; 0x40
 800d760:	4082      	lsls	r2, r0
 800d762:	4313      	orrs	r3, r2
 800d764:	3401      	adds	r4, #1
 800d766:	9304      	str	r3, [sp, #16]
 800d768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d76c:	4825      	ldr	r0, [pc, #148]	; (800d804 <_svfiprintf_r+0x1ec>)
 800d76e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d772:	2206      	movs	r2, #6
 800d774:	f7f2 fd2c 	bl	80001d0 <memchr>
 800d778:	2800      	cmp	r0, #0
 800d77a:	d038      	beq.n	800d7ee <_svfiprintf_r+0x1d6>
 800d77c:	4b22      	ldr	r3, [pc, #136]	; (800d808 <_svfiprintf_r+0x1f0>)
 800d77e:	bb1b      	cbnz	r3, 800d7c8 <_svfiprintf_r+0x1b0>
 800d780:	9b03      	ldr	r3, [sp, #12]
 800d782:	3307      	adds	r3, #7
 800d784:	f023 0307 	bic.w	r3, r3, #7
 800d788:	3308      	adds	r3, #8
 800d78a:	9303      	str	r3, [sp, #12]
 800d78c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d78e:	4433      	add	r3, r6
 800d790:	9309      	str	r3, [sp, #36]	; 0x24
 800d792:	e768      	b.n	800d666 <_svfiprintf_r+0x4e>
 800d794:	fb0c 3202 	mla	r2, ip, r2, r3
 800d798:	460c      	mov	r4, r1
 800d79a:	2001      	movs	r0, #1
 800d79c:	e7a6      	b.n	800d6ec <_svfiprintf_r+0xd4>
 800d79e:	2300      	movs	r3, #0
 800d7a0:	3401      	adds	r4, #1
 800d7a2:	9305      	str	r3, [sp, #20]
 800d7a4:	4619      	mov	r1, r3
 800d7a6:	f04f 0c0a 	mov.w	ip, #10
 800d7aa:	4620      	mov	r0, r4
 800d7ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7b0:	3a30      	subs	r2, #48	; 0x30
 800d7b2:	2a09      	cmp	r2, #9
 800d7b4:	d903      	bls.n	800d7be <_svfiprintf_r+0x1a6>
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d0c6      	beq.n	800d748 <_svfiprintf_r+0x130>
 800d7ba:	9105      	str	r1, [sp, #20]
 800d7bc:	e7c4      	b.n	800d748 <_svfiprintf_r+0x130>
 800d7be:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7c2:	4604      	mov	r4, r0
 800d7c4:	2301      	movs	r3, #1
 800d7c6:	e7f0      	b.n	800d7aa <_svfiprintf_r+0x192>
 800d7c8:	ab03      	add	r3, sp, #12
 800d7ca:	9300      	str	r3, [sp, #0]
 800d7cc:	462a      	mov	r2, r5
 800d7ce:	4b0f      	ldr	r3, [pc, #60]	; (800d80c <_svfiprintf_r+0x1f4>)
 800d7d0:	a904      	add	r1, sp, #16
 800d7d2:	4638      	mov	r0, r7
 800d7d4:	f7fd fe44 	bl	800b460 <_printf_float>
 800d7d8:	1c42      	adds	r2, r0, #1
 800d7da:	4606      	mov	r6, r0
 800d7dc:	d1d6      	bne.n	800d78c <_svfiprintf_r+0x174>
 800d7de:	89ab      	ldrh	r3, [r5, #12]
 800d7e0:	065b      	lsls	r3, r3, #25
 800d7e2:	f53f af2d 	bmi.w	800d640 <_svfiprintf_r+0x28>
 800d7e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d7e8:	b01d      	add	sp, #116	; 0x74
 800d7ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7ee:	ab03      	add	r3, sp, #12
 800d7f0:	9300      	str	r3, [sp, #0]
 800d7f2:	462a      	mov	r2, r5
 800d7f4:	4b05      	ldr	r3, [pc, #20]	; (800d80c <_svfiprintf_r+0x1f4>)
 800d7f6:	a904      	add	r1, sp, #16
 800d7f8:	4638      	mov	r0, r7
 800d7fa:	f7fe f8d5 	bl	800b9a8 <_printf_i>
 800d7fe:	e7eb      	b.n	800d7d8 <_svfiprintf_r+0x1c0>
 800d800:	0800e484 	.word	0x0800e484
 800d804:	0800e48e 	.word	0x0800e48e
 800d808:	0800b461 	.word	0x0800b461
 800d80c:	0800d565 	.word	0x0800d565
 800d810:	0800e48a 	.word	0x0800e48a

0800d814 <__sfputc_r>:
 800d814:	6893      	ldr	r3, [r2, #8]
 800d816:	3b01      	subs	r3, #1
 800d818:	2b00      	cmp	r3, #0
 800d81a:	b410      	push	{r4}
 800d81c:	6093      	str	r3, [r2, #8]
 800d81e:	da08      	bge.n	800d832 <__sfputc_r+0x1e>
 800d820:	6994      	ldr	r4, [r2, #24]
 800d822:	42a3      	cmp	r3, r4
 800d824:	db01      	blt.n	800d82a <__sfputc_r+0x16>
 800d826:	290a      	cmp	r1, #10
 800d828:	d103      	bne.n	800d832 <__sfputc_r+0x1e>
 800d82a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d82e:	f000 b9e3 	b.w	800dbf8 <__swbuf_r>
 800d832:	6813      	ldr	r3, [r2, #0]
 800d834:	1c58      	adds	r0, r3, #1
 800d836:	6010      	str	r0, [r2, #0]
 800d838:	7019      	strb	r1, [r3, #0]
 800d83a:	4608      	mov	r0, r1
 800d83c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d840:	4770      	bx	lr

0800d842 <__sfputs_r>:
 800d842:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d844:	4606      	mov	r6, r0
 800d846:	460f      	mov	r7, r1
 800d848:	4614      	mov	r4, r2
 800d84a:	18d5      	adds	r5, r2, r3
 800d84c:	42ac      	cmp	r4, r5
 800d84e:	d101      	bne.n	800d854 <__sfputs_r+0x12>
 800d850:	2000      	movs	r0, #0
 800d852:	e007      	b.n	800d864 <__sfputs_r+0x22>
 800d854:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d858:	463a      	mov	r2, r7
 800d85a:	4630      	mov	r0, r6
 800d85c:	f7ff ffda 	bl	800d814 <__sfputc_r>
 800d860:	1c43      	adds	r3, r0, #1
 800d862:	d1f3      	bne.n	800d84c <__sfputs_r+0xa>
 800d864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d868 <_vfiprintf_r>:
 800d868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d86c:	460d      	mov	r5, r1
 800d86e:	b09d      	sub	sp, #116	; 0x74
 800d870:	4614      	mov	r4, r2
 800d872:	4698      	mov	r8, r3
 800d874:	4606      	mov	r6, r0
 800d876:	b118      	cbz	r0, 800d880 <_vfiprintf_r+0x18>
 800d878:	6a03      	ldr	r3, [r0, #32]
 800d87a:	b90b      	cbnz	r3, 800d880 <_vfiprintf_r+0x18>
 800d87c:	f7fe fa42 	bl	800bd04 <__sinit>
 800d880:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d882:	07d9      	lsls	r1, r3, #31
 800d884:	d405      	bmi.n	800d892 <_vfiprintf_r+0x2a>
 800d886:	89ab      	ldrh	r3, [r5, #12]
 800d888:	059a      	lsls	r2, r3, #22
 800d88a:	d402      	bmi.n	800d892 <_vfiprintf_r+0x2a>
 800d88c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d88e:	f7fe fb62 	bl	800bf56 <__retarget_lock_acquire_recursive>
 800d892:	89ab      	ldrh	r3, [r5, #12]
 800d894:	071b      	lsls	r3, r3, #28
 800d896:	d501      	bpl.n	800d89c <_vfiprintf_r+0x34>
 800d898:	692b      	ldr	r3, [r5, #16]
 800d89a:	b99b      	cbnz	r3, 800d8c4 <_vfiprintf_r+0x5c>
 800d89c:	4629      	mov	r1, r5
 800d89e:	4630      	mov	r0, r6
 800d8a0:	f000 f9e8 	bl	800dc74 <__swsetup_r>
 800d8a4:	b170      	cbz	r0, 800d8c4 <_vfiprintf_r+0x5c>
 800d8a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8a8:	07dc      	lsls	r4, r3, #31
 800d8aa:	d504      	bpl.n	800d8b6 <_vfiprintf_r+0x4e>
 800d8ac:	f04f 30ff 	mov.w	r0, #4294967295
 800d8b0:	b01d      	add	sp, #116	; 0x74
 800d8b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8b6:	89ab      	ldrh	r3, [r5, #12]
 800d8b8:	0598      	lsls	r0, r3, #22
 800d8ba:	d4f7      	bmi.n	800d8ac <_vfiprintf_r+0x44>
 800d8bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8be:	f7fe fb4b 	bl	800bf58 <__retarget_lock_release_recursive>
 800d8c2:	e7f3      	b.n	800d8ac <_vfiprintf_r+0x44>
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	9309      	str	r3, [sp, #36]	; 0x24
 800d8c8:	2320      	movs	r3, #32
 800d8ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d8ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800d8d2:	2330      	movs	r3, #48	; 0x30
 800d8d4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800da88 <_vfiprintf_r+0x220>
 800d8d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d8dc:	f04f 0901 	mov.w	r9, #1
 800d8e0:	4623      	mov	r3, r4
 800d8e2:	469a      	mov	sl, r3
 800d8e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8e8:	b10a      	cbz	r2, 800d8ee <_vfiprintf_r+0x86>
 800d8ea:	2a25      	cmp	r2, #37	; 0x25
 800d8ec:	d1f9      	bne.n	800d8e2 <_vfiprintf_r+0x7a>
 800d8ee:	ebba 0b04 	subs.w	fp, sl, r4
 800d8f2:	d00b      	beq.n	800d90c <_vfiprintf_r+0xa4>
 800d8f4:	465b      	mov	r3, fp
 800d8f6:	4622      	mov	r2, r4
 800d8f8:	4629      	mov	r1, r5
 800d8fa:	4630      	mov	r0, r6
 800d8fc:	f7ff ffa1 	bl	800d842 <__sfputs_r>
 800d900:	3001      	adds	r0, #1
 800d902:	f000 80a9 	beq.w	800da58 <_vfiprintf_r+0x1f0>
 800d906:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d908:	445a      	add	r2, fp
 800d90a:	9209      	str	r2, [sp, #36]	; 0x24
 800d90c:	f89a 3000 	ldrb.w	r3, [sl]
 800d910:	2b00      	cmp	r3, #0
 800d912:	f000 80a1 	beq.w	800da58 <_vfiprintf_r+0x1f0>
 800d916:	2300      	movs	r3, #0
 800d918:	f04f 32ff 	mov.w	r2, #4294967295
 800d91c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d920:	f10a 0a01 	add.w	sl, sl, #1
 800d924:	9304      	str	r3, [sp, #16]
 800d926:	9307      	str	r3, [sp, #28]
 800d928:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d92c:	931a      	str	r3, [sp, #104]	; 0x68
 800d92e:	4654      	mov	r4, sl
 800d930:	2205      	movs	r2, #5
 800d932:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d936:	4854      	ldr	r0, [pc, #336]	; (800da88 <_vfiprintf_r+0x220>)
 800d938:	f7f2 fc4a 	bl	80001d0 <memchr>
 800d93c:	9a04      	ldr	r2, [sp, #16]
 800d93e:	b9d8      	cbnz	r0, 800d978 <_vfiprintf_r+0x110>
 800d940:	06d1      	lsls	r1, r2, #27
 800d942:	bf44      	itt	mi
 800d944:	2320      	movmi	r3, #32
 800d946:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d94a:	0713      	lsls	r3, r2, #28
 800d94c:	bf44      	itt	mi
 800d94e:	232b      	movmi	r3, #43	; 0x2b
 800d950:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d954:	f89a 3000 	ldrb.w	r3, [sl]
 800d958:	2b2a      	cmp	r3, #42	; 0x2a
 800d95a:	d015      	beq.n	800d988 <_vfiprintf_r+0x120>
 800d95c:	9a07      	ldr	r2, [sp, #28]
 800d95e:	4654      	mov	r4, sl
 800d960:	2000      	movs	r0, #0
 800d962:	f04f 0c0a 	mov.w	ip, #10
 800d966:	4621      	mov	r1, r4
 800d968:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d96c:	3b30      	subs	r3, #48	; 0x30
 800d96e:	2b09      	cmp	r3, #9
 800d970:	d94d      	bls.n	800da0e <_vfiprintf_r+0x1a6>
 800d972:	b1b0      	cbz	r0, 800d9a2 <_vfiprintf_r+0x13a>
 800d974:	9207      	str	r2, [sp, #28]
 800d976:	e014      	b.n	800d9a2 <_vfiprintf_r+0x13a>
 800d978:	eba0 0308 	sub.w	r3, r0, r8
 800d97c:	fa09 f303 	lsl.w	r3, r9, r3
 800d980:	4313      	orrs	r3, r2
 800d982:	9304      	str	r3, [sp, #16]
 800d984:	46a2      	mov	sl, r4
 800d986:	e7d2      	b.n	800d92e <_vfiprintf_r+0xc6>
 800d988:	9b03      	ldr	r3, [sp, #12]
 800d98a:	1d19      	adds	r1, r3, #4
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	9103      	str	r1, [sp, #12]
 800d990:	2b00      	cmp	r3, #0
 800d992:	bfbb      	ittet	lt
 800d994:	425b      	neglt	r3, r3
 800d996:	f042 0202 	orrlt.w	r2, r2, #2
 800d99a:	9307      	strge	r3, [sp, #28]
 800d99c:	9307      	strlt	r3, [sp, #28]
 800d99e:	bfb8      	it	lt
 800d9a0:	9204      	strlt	r2, [sp, #16]
 800d9a2:	7823      	ldrb	r3, [r4, #0]
 800d9a4:	2b2e      	cmp	r3, #46	; 0x2e
 800d9a6:	d10c      	bne.n	800d9c2 <_vfiprintf_r+0x15a>
 800d9a8:	7863      	ldrb	r3, [r4, #1]
 800d9aa:	2b2a      	cmp	r3, #42	; 0x2a
 800d9ac:	d134      	bne.n	800da18 <_vfiprintf_r+0x1b0>
 800d9ae:	9b03      	ldr	r3, [sp, #12]
 800d9b0:	1d1a      	adds	r2, r3, #4
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	9203      	str	r2, [sp, #12]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	bfb8      	it	lt
 800d9ba:	f04f 33ff 	movlt.w	r3, #4294967295
 800d9be:	3402      	adds	r4, #2
 800d9c0:	9305      	str	r3, [sp, #20]
 800d9c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800da98 <_vfiprintf_r+0x230>
 800d9c6:	7821      	ldrb	r1, [r4, #0]
 800d9c8:	2203      	movs	r2, #3
 800d9ca:	4650      	mov	r0, sl
 800d9cc:	f7f2 fc00 	bl	80001d0 <memchr>
 800d9d0:	b138      	cbz	r0, 800d9e2 <_vfiprintf_r+0x17a>
 800d9d2:	9b04      	ldr	r3, [sp, #16]
 800d9d4:	eba0 000a 	sub.w	r0, r0, sl
 800d9d8:	2240      	movs	r2, #64	; 0x40
 800d9da:	4082      	lsls	r2, r0
 800d9dc:	4313      	orrs	r3, r2
 800d9de:	3401      	adds	r4, #1
 800d9e0:	9304      	str	r3, [sp, #16]
 800d9e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9e6:	4829      	ldr	r0, [pc, #164]	; (800da8c <_vfiprintf_r+0x224>)
 800d9e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d9ec:	2206      	movs	r2, #6
 800d9ee:	f7f2 fbef 	bl	80001d0 <memchr>
 800d9f2:	2800      	cmp	r0, #0
 800d9f4:	d03f      	beq.n	800da76 <_vfiprintf_r+0x20e>
 800d9f6:	4b26      	ldr	r3, [pc, #152]	; (800da90 <_vfiprintf_r+0x228>)
 800d9f8:	bb1b      	cbnz	r3, 800da42 <_vfiprintf_r+0x1da>
 800d9fa:	9b03      	ldr	r3, [sp, #12]
 800d9fc:	3307      	adds	r3, #7
 800d9fe:	f023 0307 	bic.w	r3, r3, #7
 800da02:	3308      	adds	r3, #8
 800da04:	9303      	str	r3, [sp, #12]
 800da06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da08:	443b      	add	r3, r7
 800da0a:	9309      	str	r3, [sp, #36]	; 0x24
 800da0c:	e768      	b.n	800d8e0 <_vfiprintf_r+0x78>
 800da0e:	fb0c 3202 	mla	r2, ip, r2, r3
 800da12:	460c      	mov	r4, r1
 800da14:	2001      	movs	r0, #1
 800da16:	e7a6      	b.n	800d966 <_vfiprintf_r+0xfe>
 800da18:	2300      	movs	r3, #0
 800da1a:	3401      	adds	r4, #1
 800da1c:	9305      	str	r3, [sp, #20]
 800da1e:	4619      	mov	r1, r3
 800da20:	f04f 0c0a 	mov.w	ip, #10
 800da24:	4620      	mov	r0, r4
 800da26:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da2a:	3a30      	subs	r2, #48	; 0x30
 800da2c:	2a09      	cmp	r2, #9
 800da2e:	d903      	bls.n	800da38 <_vfiprintf_r+0x1d0>
 800da30:	2b00      	cmp	r3, #0
 800da32:	d0c6      	beq.n	800d9c2 <_vfiprintf_r+0x15a>
 800da34:	9105      	str	r1, [sp, #20]
 800da36:	e7c4      	b.n	800d9c2 <_vfiprintf_r+0x15a>
 800da38:	fb0c 2101 	mla	r1, ip, r1, r2
 800da3c:	4604      	mov	r4, r0
 800da3e:	2301      	movs	r3, #1
 800da40:	e7f0      	b.n	800da24 <_vfiprintf_r+0x1bc>
 800da42:	ab03      	add	r3, sp, #12
 800da44:	9300      	str	r3, [sp, #0]
 800da46:	462a      	mov	r2, r5
 800da48:	4b12      	ldr	r3, [pc, #72]	; (800da94 <_vfiprintf_r+0x22c>)
 800da4a:	a904      	add	r1, sp, #16
 800da4c:	4630      	mov	r0, r6
 800da4e:	f7fd fd07 	bl	800b460 <_printf_float>
 800da52:	4607      	mov	r7, r0
 800da54:	1c78      	adds	r0, r7, #1
 800da56:	d1d6      	bne.n	800da06 <_vfiprintf_r+0x19e>
 800da58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da5a:	07d9      	lsls	r1, r3, #31
 800da5c:	d405      	bmi.n	800da6a <_vfiprintf_r+0x202>
 800da5e:	89ab      	ldrh	r3, [r5, #12]
 800da60:	059a      	lsls	r2, r3, #22
 800da62:	d402      	bmi.n	800da6a <_vfiprintf_r+0x202>
 800da64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800da66:	f7fe fa77 	bl	800bf58 <__retarget_lock_release_recursive>
 800da6a:	89ab      	ldrh	r3, [r5, #12]
 800da6c:	065b      	lsls	r3, r3, #25
 800da6e:	f53f af1d 	bmi.w	800d8ac <_vfiprintf_r+0x44>
 800da72:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da74:	e71c      	b.n	800d8b0 <_vfiprintf_r+0x48>
 800da76:	ab03      	add	r3, sp, #12
 800da78:	9300      	str	r3, [sp, #0]
 800da7a:	462a      	mov	r2, r5
 800da7c:	4b05      	ldr	r3, [pc, #20]	; (800da94 <_vfiprintf_r+0x22c>)
 800da7e:	a904      	add	r1, sp, #16
 800da80:	4630      	mov	r0, r6
 800da82:	f7fd ff91 	bl	800b9a8 <_printf_i>
 800da86:	e7e4      	b.n	800da52 <_vfiprintf_r+0x1ea>
 800da88:	0800e484 	.word	0x0800e484
 800da8c:	0800e48e 	.word	0x0800e48e
 800da90:	0800b461 	.word	0x0800b461
 800da94:	0800d843 	.word	0x0800d843
 800da98:	0800e48a 	.word	0x0800e48a

0800da9c <__sflush_r>:
 800da9c:	898a      	ldrh	r2, [r1, #12]
 800da9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daa2:	4605      	mov	r5, r0
 800daa4:	0710      	lsls	r0, r2, #28
 800daa6:	460c      	mov	r4, r1
 800daa8:	d458      	bmi.n	800db5c <__sflush_r+0xc0>
 800daaa:	684b      	ldr	r3, [r1, #4]
 800daac:	2b00      	cmp	r3, #0
 800daae:	dc05      	bgt.n	800dabc <__sflush_r+0x20>
 800dab0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	dc02      	bgt.n	800dabc <__sflush_r+0x20>
 800dab6:	2000      	movs	r0, #0
 800dab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dabc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dabe:	2e00      	cmp	r6, #0
 800dac0:	d0f9      	beq.n	800dab6 <__sflush_r+0x1a>
 800dac2:	2300      	movs	r3, #0
 800dac4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dac8:	682f      	ldr	r7, [r5, #0]
 800daca:	6a21      	ldr	r1, [r4, #32]
 800dacc:	602b      	str	r3, [r5, #0]
 800dace:	d032      	beq.n	800db36 <__sflush_r+0x9a>
 800dad0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dad2:	89a3      	ldrh	r3, [r4, #12]
 800dad4:	075a      	lsls	r2, r3, #29
 800dad6:	d505      	bpl.n	800dae4 <__sflush_r+0x48>
 800dad8:	6863      	ldr	r3, [r4, #4]
 800dada:	1ac0      	subs	r0, r0, r3
 800dadc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dade:	b10b      	cbz	r3, 800dae4 <__sflush_r+0x48>
 800dae0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dae2:	1ac0      	subs	r0, r0, r3
 800dae4:	2300      	movs	r3, #0
 800dae6:	4602      	mov	r2, r0
 800dae8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800daea:	6a21      	ldr	r1, [r4, #32]
 800daec:	4628      	mov	r0, r5
 800daee:	47b0      	blx	r6
 800daf0:	1c43      	adds	r3, r0, #1
 800daf2:	89a3      	ldrh	r3, [r4, #12]
 800daf4:	d106      	bne.n	800db04 <__sflush_r+0x68>
 800daf6:	6829      	ldr	r1, [r5, #0]
 800daf8:	291d      	cmp	r1, #29
 800dafa:	d82b      	bhi.n	800db54 <__sflush_r+0xb8>
 800dafc:	4a29      	ldr	r2, [pc, #164]	; (800dba4 <__sflush_r+0x108>)
 800dafe:	410a      	asrs	r2, r1
 800db00:	07d6      	lsls	r6, r2, #31
 800db02:	d427      	bmi.n	800db54 <__sflush_r+0xb8>
 800db04:	2200      	movs	r2, #0
 800db06:	6062      	str	r2, [r4, #4]
 800db08:	04d9      	lsls	r1, r3, #19
 800db0a:	6922      	ldr	r2, [r4, #16]
 800db0c:	6022      	str	r2, [r4, #0]
 800db0e:	d504      	bpl.n	800db1a <__sflush_r+0x7e>
 800db10:	1c42      	adds	r2, r0, #1
 800db12:	d101      	bne.n	800db18 <__sflush_r+0x7c>
 800db14:	682b      	ldr	r3, [r5, #0]
 800db16:	b903      	cbnz	r3, 800db1a <__sflush_r+0x7e>
 800db18:	6560      	str	r0, [r4, #84]	; 0x54
 800db1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800db1c:	602f      	str	r7, [r5, #0]
 800db1e:	2900      	cmp	r1, #0
 800db20:	d0c9      	beq.n	800dab6 <__sflush_r+0x1a>
 800db22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800db26:	4299      	cmp	r1, r3
 800db28:	d002      	beq.n	800db30 <__sflush_r+0x94>
 800db2a:	4628      	mov	r0, r5
 800db2c:	f7ff f89e 	bl	800cc6c <_free_r>
 800db30:	2000      	movs	r0, #0
 800db32:	6360      	str	r0, [r4, #52]	; 0x34
 800db34:	e7c0      	b.n	800dab8 <__sflush_r+0x1c>
 800db36:	2301      	movs	r3, #1
 800db38:	4628      	mov	r0, r5
 800db3a:	47b0      	blx	r6
 800db3c:	1c41      	adds	r1, r0, #1
 800db3e:	d1c8      	bne.n	800dad2 <__sflush_r+0x36>
 800db40:	682b      	ldr	r3, [r5, #0]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d0c5      	beq.n	800dad2 <__sflush_r+0x36>
 800db46:	2b1d      	cmp	r3, #29
 800db48:	d001      	beq.n	800db4e <__sflush_r+0xb2>
 800db4a:	2b16      	cmp	r3, #22
 800db4c:	d101      	bne.n	800db52 <__sflush_r+0xb6>
 800db4e:	602f      	str	r7, [r5, #0]
 800db50:	e7b1      	b.n	800dab6 <__sflush_r+0x1a>
 800db52:	89a3      	ldrh	r3, [r4, #12]
 800db54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db58:	81a3      	strh	r3, [r4, #12]
 800db5a:	e7ad      	b.n	800dab8 <__sflush_r+0x1c>
 800db5c:	690f      	ldr	r7, [r1, #16]
 800db5e:	2f00      	cmp	r7, #0
 800db60:	d0a9      	beq.n	800dab6 <__sflush_r+0x1a>
 800db62:	0793      	lsls	r3, r2, #30
 800db64:	680e      	ldr	r6, [r1, #0]
 800db66:	bf08      	it	eq
 800db68:	694b      	ldreq	r3, [r1, #20]
 800db6a:	600f      	str	r7, [r1, #0]
 800db6c:	bf18      	it	ne
 800db6e:	2300      	movne	r3, #0
 800db70:	eba6 0807 	sub.w	r8, r6, r7
 800db74:	608b      	str	r3, [r1, #8]
 800db76:	f1b8 0f00 	cmp.w	r8, #0
 800db7a:	dd9c      	ble.n	800dab6 <__sflush_r+0x1a>
 800db7c:	6a21      	ldr	r1, [r4, #32]
 800db7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800db80:	4643      	mov	r3, r8
 800db82:	463a      	mov	r2, r7
 800db84:	4628      	mov	r0, r5
 800db86:	47b0      	blx	r6
 800db88:	2800      	cmp	r0, #0
 800db8a:	dc06      	bgt.n	800db9a <__sflush_r+0xfe>
 800db8c:	89a3      	ldrh	r3, [r4, #12]
 800db8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db92:	81a3      	strh	r3, [r4, #12]
 800db94:	f04f 30ff 	mov.w	r0, #4294967295
 800db98:	e78e      	b.n	800dab8 <__sflush_r+0x1c>
 800db9a:	4407      	add	r7, r0
 800db9c:	eba8 0800 	sub.w	r8, r8, r0
 800dba0:	e7e9      	b.n	800db76 <__sflush_r+0xda>
 800dba2:	bf00      	nop
 800dba4:	dfbffffe 	.word	0xdfbffffe

0800dba8 <_fflush_r>:
 800dba8:	b538      	push	{r3, r4, r5, lr}
 800dbaa:	690b      	ldr	r3, [r1, #16]
 800dbac:	4605      	mov	r5, r0
 800dbae:	460c      	mov	r4, r1
 800dbb0:	b913      	cbnz	r3, 800dbb8 <_fflush_r+0x10>
 800dbb2:	2500      	movs	r5, #0
 800dbb4:	4628      	mov	r0, r5
 800dbb6:	bd38      	pop	{r3, r4, r5, pc}
 800dbb8:	b118      	cbz	r0, 800dbc2 <_fflush_r+0x1a>
 800dbba:	6a03      	ldr	r3, [r0, #32]
 800dbbc:	b90b      	cbnz	r3, 800dbc2 <_fflush_r+0x1a>
 800dbbe:	f7fe f8a1 	bl	800bd04 <__sinit>
 800dbc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d0f3      	beq.n	800dbb2 <_fflush_r+0xa>
 800dbca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dbcc:	07d0      	lsls	r0, r2, #31
 800dbce:	d404      	bmi.n	800dbda <_fflush_r+0x32>
 800dbd0:	0599      	lsls	r1, r3, #22
 800dbd2:	d402      	bmi.n	800dbda <_fflush_r+0x32>
 800dbd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dbd6:	f7fe f9be 	bl	800bf56 <__retarget_lock_acquire_recursive>
 800dbda:	4628      	mov	r0, r5
 800dbdc:	4621      	mov	r1, r4
 800dbde:	f7ff ff5d 	bl	800da9c <__sflush_r>
 800dbe2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dbe4:	07da      	lsls	r2, r3, #31
 800dbe6:	4605      	mov	r5, r0
 800dbe8:	d4e4      	bmi.n	800dbb4 <_fflush_r+0xc>
 800dbea:	89a3      	ldrh	r3, [r4, #12]
 800dbec:	059b      	lsls	r3, r3, #22
 800dbee:	d4e1      	bmi.n	800dbb4 <_fflush_r+0xc>
 800dbf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dbf2:	f7fe f9b1 	bl	800bf58 <__retarget_lock_release_recursive>
 800dbf6:	e7dd      	b.n	800dbb4 <_fflush_r+0xc>

0800dbf8 <__swbuf_r>:
 800dbf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbfa:	460e      	mov	r6, r1
 800dbfc:	4614      	mov	r4, r2
 800dbfe:	4605      	mov	r5, r0
 800dc00:	b118      	cbz	r0, 800dc0a <__swbuf_r+0x12>
 800dc02:	6a03      	ldr	r3, [r0, #32]
 800dc04:	b90b      	cbnz	r3, 800dc0a <__swbuf_r+0x12>
 800dc06:	f7fe f87d 	bl	800bd04 <__sinit>
 800dc0a:	69a3      	ldr	r3, [r4, #24]
 800dc0c:	60a3      	str	r3, [r4, #8]
 800dc0e:	89a3      	ldrh	r3, [r4, #12]
 800dc10:	071a      	lsls	r2, r3, #28
 800dc12:	d525      	bpl.n	800dc60 <__swbuf_r+0x68>
 800dc14:	6923      	ldr	r3, [r4, #16]
 800dc16:	b31b      	cbz	r3, 800dc60 <__swbuf_r+0x68>
 800dc18:	6823      	ldr	r3, [r4, #0]
 800dc1a:	6922      	ldr	r2, [r4, #16]
 800dc1c:	1a98      	subs	r0, r3, r2
 800dc1e:	6963      	ldr	r3, [r4, #20]
 800dc20:	b2f6      	uxtb	r6, r6
 800dc22:	4283      	cmp	r3, r0
 800dc24:	4637      	mov	r7, r6
 800dc26:	dc04      	bgt.n	800dc32 <__swbuf_r+0x3a>
 800dc28:	4621      	mov	r1, r4
 800dc2a:	4628      	mov	r0, r5
 800dc2c:	f7ff ffbc 	bl	800dba8 <_fflush_r>
 800dc30:	b9e0      	cbnz	r0, 800dc6c <__swbuf_r+0x74>
 800dc32:	68a3      	ldr	r3, [r4, #8]
 800dc34:	3b01      	subs	r3, #1
 800dc36:	60a3      	str	r3, [r4, #8]
 800dc38:	6823      	ldr	r3, [r4, #0]
 800dc3a:	1c5a      	adds	r2, r3, #1
 800dc3c:	6022      	str	r2, [r4, #0]
 800dc3e:	701e      	strb	r6, [r3, #0]
 800dc40:	6962      	ldr	r2, [r4, #20]
 800dc42:	1c43      	adds	r3, r0, #1
 800dc44:	429a      	cmp	r2, r3
 800dc46:	d004      	beq.n	800dc52 <__swbuf_r+0x5a>
 800dc48:	89a3      	ldrh	r3, [r4, #12]
 800dc4a:	07db      	lsls	r3, r3, #31
 800dc4c:	d506      	bpl.n	800dc5c <__swbuf_r+0x64>
 800dc4e:	2e0a      	cmp	r6, #10
 800dc50:	d104      	bne.n	800dc5c <__swbuf_r+0x64>
 800dc52:	4621      	mov	r1, r4
 800dc54:	4628      	mov	r0, r5
 800dc56:	f7ff ffa7 	bl	800dba8 <_fflush_r>
 800dc5a:	b938      	cbnz	r0, 800dc6c <__swbuf_r+0x74>
 800dc5c:	4638      	mov	r0, r7
 800dc5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc60:	4621      	mov	r1, r4
 800dc62:	4628      	mov	r0, r5
 800dc64:	f000 f806 	bl	800dc74 <__swsetup_r>
 800dc68:	2800      	cmp	r0, #0
 800dc6a:	d0d5      	beq.n	800dc18 <__swbuf_r+0x20>
 800dc6c:	f04f 37ff 	mov.w	r7, #4294967295
 800dc70:	e7f4      	b.n	800dc5c <__swbuf_r+0x64>
	...

0800dc74 <__swsetup_r>:
 800dc74:	b538      	push	{r3, r4, r5, lr}
 800dc76:	4b2a      	ldr	r3, [pc, #168]	; (800dd20 <__swsetup_r+0xac>)
 800dc78:	4605      	mov	r5, r0
 800dc7a:	6818      	ldr	r0, [r3, #0]
 800dc7c:	460c      	mov	r4, r1
 800dc7e:	b118      	cbz	r0, 800dc88 <__swsetup_r+0x14>
 800dc80:	6a03      	ldr	r3, [r0, #32]
 800dc82:	b90b      	cbnz	r3, 800dc88 <__swsetup_r+0x14>
 800dc84:	f7fe f83e 	bl	800bd04 <__sinit>
 800dc88:	89a3      	ldrh	r3, [r4, #12]
 800dc8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dc8e:	0718      	lsls	r0, r3, #28
 800dc90:	d422      	bmi.n	800dcd8 <__swsetup_r+0x64>
 800dc92:	06d9      	lsls	r1, r3, #27
 800dc94:	d407      	bmi.n	800dca6 <__swsetup_r+0x32>
 800dc96:	2309      	movs	r3, #9
 800dc98:	602b      	str	r3, [r5, #0]
 800dc9a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dc9e:	81a3      	strh	r3, [r4, #12]
 800dca0:	f04f 30ff 	mov.w	r0, #4294967295
 800dca4:	e034      	b.n	800dd10 <__swsetup_r+0x9c>
 800dca6:	0758      	lsls	r0, r3, #29
 800dca8:	d512      	bpl.n	800dcd0 <__swsetup_r+0x5c>
 800dcaa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcac:	b141      	cbz	r1, 800dcc0 <__swsetup_r+0x4c>
 800dcae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dcb2:	4299      	cmp	r1, r3
 800dcb4:	d002      	beq.n	800dcbc <__swsetup_r+0x48>
 800dcb6:	4628      	mov	r0, r5
 800dcb8:	f7fe ffd8 	bl	800cc6c <_free_r>
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	6363      	str	r3, [r4, #52]	; 0x34
 800dcc0:	89a3      	ldrh	r3, [r4, #12]
 800dcc2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dcc6:	81a3      	strh	r3, [r4, #12]
 800dcc8:	2300      	movs	r3, #0
 800dcca:	6063      	str	r3, [r4, #4]
 800dccc:	6923      	ldr	r3, [r4, #16]
 800dcce:	6023      	str	r3, [r4, #0]
 800dcd0:	89a3      	ldrh	r3, [r4, #12]
 800dcd2:	f043 0308 	orr.w	r3, r3, #8
 800dcd6:	81a3      	strh	r3, [r4, #12]
 800dcd8:	6923      	ldr	r3, [r4, #16]
 800dcda:	b94b      	cbnz	r3, 800dcf0 <__swsetup_r+0x7c>
 800dcdc:	89a3      	ldrh	r3, [r4, #12]
 800dcde:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dce2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dce6:	d003      	beq.n	800dcf0 <__swsetup_r+0x7c>
 800dce8:	4621      	mov	r1, r4
 800dcea:	4628      	mov	r0, r5
 800dcec:	f000 f8fe 	bl	800deec <__smakebuf_r>
 800dcf0:	89a0      	ldrh	r0, [r4, #12]
 800dcf2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dcf6:	f010 0301 	ands.w	r3, r0, #1
 800dcfa:	d00a      	beq.n	800dd12 <__swsetup_r+0x9e>
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	60a3      	str	r3, [r4, #8]
 800dd00:	6963      	ldr	r3, [r4, #20]
 800dd02:	425b      	negs	r3, r3
 800dd04:	61a3      	str	r3, [r4, #24]
 800dd06:	6923      	ldr	r3, [r4, #16]
 800dd08:	b943      	cbnz	r3, 800dd1c <__swsetup_r+0xa8>
 800dd0a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dd0e:	d1c4      	bne.n	800dc9a <__swsetup_r+0x26>
 800dd10:	bd38      	pop	{r3, r4, r5, pc}
 800dd12:	0781      	lsls	r1, r0, #30
 800dd14:	bf58      	it	pl
 800dd16:	6963      	ldrpl	r3, [r4, #20]
 800dd18:	60a3      	str	r3, [r4, #8]
 800dd1a:	e7f4      	b.n	800dd06 <__swsetup_r+0x92>
 800dd1c:	2000      	movs	r0, #0
 800dd1e:	e7f7      	b.n	800dd10 <__swsetup_r+0x9c>
 800dd20:	20000164 	.word	0x20000164

0800dd24 <memmove>:
 800dd24:	4288      	cmp	r0, r1
 800dd26:	b510      	push	{r4, lr}
 800dd28:	eb01 0402 	add.w	r4, r1, r2
 800dd2c:	d902      	bls.n	800dd34 <memmove+0x10>
 800dd2e:	4284      	cmp	r4, r0
 800dd30:	4623      	mov	r3, r4
 800dd32:	d807      	bhi.n	800dd44 <memmove+0x20>
 800dd34:	1e43      	subs	r3, r0, #1
 800dd36:	42a1      	cmp	r1, r4
 800dd38:	d008      	beq.n	800dd4c <memmove+0x28>
 800dd3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd42:	e7f8      	b.n	800dd36 <memmove+0x12>
 800dd44:	4402      	add	r2, r0
 800dd46:	4601      	mov	r1, r0
 800dd48:	428a      	cmp	r2, r1
 800dd4a:	d100      	bne.n	800dd4e <memmove+0x2a>
 800dd4c:	bd10      	pop	{r4, pc}
 800dd4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd56:	e7f7      	b.n	800dd48 <memmove+0x24>

0800dd58 <_sbrk_r>:
 800dd58:	b538      	push	{r3, r4, r5, lr}
 800dd5a:	4d06      	ldr	r5, [pc, #24]	; (800dd74 <_sbrk_r+0x1c>)
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	4604      	mov	r4, r0
 800dd60:	4608      	mov	r0, r1
 800dd62:	602b      	str	r3, [r5, #0]
 800dd64:	f7f4 ff9e 	bl	8002ca4 <_sbrk>
 800dd68:	1c43      	adds	r3, r0, #1
 800dd6a:	d102      	bne.n	800dd72 <_sbrk_r+0x1a>
 800dd6c:	682b      	ldr	r3, [r5, #0]
 800dd6e:	b103      	cbz	r3, 800dd72 <_sbrk_r+0x1a>
 800dd70:	6023      	str	r3, [r4, #0]
 800dd72:	bd38      	pop	{r3, r4, r5, pc}
 800dd74:	20000968 	.word	0x20000968

0800dd78 <__assert_func>:
 800dd78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd7a:	4614      	mov	r4, r2
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	4b09      	ldr	r3, [pc, #36]	; (800dda4 <__assert_func+0x2c>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	4605      	mov	r5, r0
 800dd84:	68d8      	ldr	r0, [r3, #12]
 800dd86:	b14c      	cbz	r4, 800dd9c <__assert_func+0x24>
 800dd88:	4b07      	ldr	r3, [pc, #28]	; (800dda8 <__assert_func+0x30>)
 800dd8a:	9100      	str	r1, [sp, #0]
 800dd8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dd90:	4906      	ldr	r1, [pc, #24]	; (800ddac <__assert_func+0x34>)
 800dd92:	462b      	mov	r3, r5
 800dd94:	f000 f872 	bl	800de7c <fiprintf>
 800dd98:	f000 f906 	bl	800dfa8 <abort>
 800dd9c:	4b04      	ldr	r3, [pc, #16]	; (800ddb0 <__assert_func+0x38>)
 800dd9e:	461c      	mov	r4, r3
 800dda0:	e7f3      	b.n	800dd8a <__assert_func+0x12>
 800dda2:	bf00      	nop
 800dda4:	20000164 	.word	0x20000164
 800dda8:	0800e49f 	.word	0x0800e49f
 800ddac:	0800e4ac 	.word	0x0800e4ac
 800ddb0:	0800e4da 	.word	0x0800e4da

0800ddb4 <_calloc_r>:
 800ddb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ddb6:	fba1 2402 	umull	r2, r4, r1, r2
 800ddba:	b94c      	cbnz	r4, 800ddd0 <_calloc_r+0x1c>
 800ddbc:	4611      	mov	r1, r2
 800ddbe:	9201      	str	r2, [sp, #4]
 800ddc0:	f7fe ffc8 	bl	800cd54 <_malloc_r>
 800ddc4:	9a01      	ldr	r2, [sp, #4]
 800ddc6:	4605      	mov	r5, r0
 800ddc8:	b930      	cbnz	r0, 800ddd8 <_calloc_r+0x24>
 800ddca:	4628      	mov	r0, r5
 800ddcc:	b003      	add	sp, #12
 800ddce:	bd30      	pop	{r4, r5, pc}
 800ddd0:	220c      	movs	r2, #12
 800ddd2:	6002      	str	r2, [r0, #0]
 800ddd4:	2500      	movs	r5, #0
 800ddd6:	e7f8      	b.n	800ddca <_calloc_r+0x16>
 800ddd8:	4621      	mov	r1, r4
 800ddda:	f7fe f83e 	bl	800be5a <memset>
 800ddde:	e7f4      	b.n	800ddca <_calloc_r+0x16>

0800dde0 <__ascii_mbtowc>:
 800dde0:	b082      	sub	sp, #8
 800dde2:	b901      	cbnz	r1, 800dde6 <__ascii_mbtowc+0x6>
 800dde4:	a901      	add	r1, sp, #4
 800dde6:	b142      	cbz	r2, 800ddfa <__ascii_mbtowc+0x1a>
 800dde8:	b14b      	cbz	r3, 800ddfe <__ascii_mbtowc+0x1e>
 800ddea:	7813      	ldrb	r3, [r2, #0]
 800ddec:	600b      	str	r3, [r1, #0]
 800ddee:	7812      	ldrb	r2, [r2, #0]
 800ddf0:	1e10      	subs	r0, r2, #0
 800ddf2:	bf18      	it	ne
 800ddf4:	2001      	movne	r0, #1
 800ddf6:	b002      	add	sp, #8
 800ddf8:	4770      	bx	lr
 800ddfa:	4610      	mov	r0, r2
 800ddfc:	e7fb      	b.n	800ddf6 <__ascii_mbtowc+0x16>
 800ddfe:	f06f 0001 	mvn.w	r0, #1
 800de02:	e7f8      	b.n	800ddf6 <__ascii_mbtowc+0x16>

0800de04 <_realloc_r>:
 800de04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de08:	4680      	mov	r8, r0
 800de0a:	4614      	mov	r4, r2
 800de0c:	460e      	mov	r6, r1
 800de0e:	b921      	cbnz	r1, 800de1a <_realloc_r+0x16>
 800de10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de14:	4611      	mov	r1, r2
 800de16:	f7fe bf9d 	b.w	800cd54 <_malloc_r>
 800de1a:	b92a      	cbnz	r2, 800de28 <_realloc_r+0x24>
 800de1c:	f7fe ff26 	bl	800cc6c <_free_r>
 800de20:	4625      	mov	r5, r4
 800de22:	4628      	mov	r0, r5
 800de24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de28:	f000 f8c5 	bl	800dfb6 <_malloc_usable_size_r>
 800de2c:	4284      	cmp	r4, r0
 800de2e:	4607      	mov	r7, r0
 800de30:	d802      	bhi.n	800de38 <_realloc_r+0x34>
 800de32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de36:	d812      	bhi.n	800de5e <_realloc_r+0x5a>
 800de38:	4621      	mov	r1, r4
 800de3a:	4640      	mov	r0, r8
 800de3c:	f7fe ff8a 	bl	800cd54 <_malloc_r>
 800de40:	4605      	mov	r5, r0
 800de42:	2800      	cmp	r0, #0
 800de44:	d0ed      	beq.n	800de22 <_realloc_r+0x1e>
 800de46:	42bc      	cmp	r4, r7
 800de48:	4622      	mov	r2, r4
 800de4a:	4631      	mov	r1, r6
 800de4c:	bf28      	it	cs
 800de4e:	463a      	movcs	r2, r7
 800de50:	f7fe f883 	bl	800bf5a <memcpy>
 800de54:	4631      	mov	r1, r6
 800de56:	4640      	mov	r0, r8
 800de58:	f7fe ff08 	bl	800cc6c <_free_r>
 800de5c:	e7e1      	b.n	800de22 <_realloc_r+0x1e>
 800de5e:	4635      	mov	r5, r6
 800de60:	e7df      	b.n	800de22 <_realloc_r+0x1e>

0800de62 <__ascii_wctomb>:
 800de62:	b149      	cbz	r1, 800de78 <__ascii_wctomb+0x16>
 800de64:	2aff      	cmp	r2, #255	; 0xff
 800de66:	bf85      	ittet	hi
 800de68:	238a      	movhi	r3, #138	; 0x8a
 800de6a:	6003      	strhi	r3, [r0, #0]
 800de6c:	700a      	strbls	r2, [r1, #0]
 800de6e:	f04f 30ff 	movhi.w	r0, #4294967295
 800de72:	bf98      	it	ls
 800de74:	2001      	movls	r0, #1
 800de76:	4770      	bx	lr
 800de78:	4608      	mov	r0, r1
 800de7a:	4770      	bx	lr

0800de7c <fiprintf>:
 800de7c:	b40e      	push	{r1, r2, r3}
 800de7e:	b503      	push	{r0, r1, lr}
 800de80:	4601      	mov	r1, r0
 800de82:	ab03      	add	r3, sp, #12
 800de84:	4805      	ldr	r0, [pc, #20]	; (800de9c <fiprintf+0x20>)
 800de86:	f853 2b04 	ldr.w	r2, [r3], #4
 800de8a:	6800      	ldr	r0, [r0, #0]
 800de8c:	9301      	str	r3, [sp, #4]
 800de8e:	f7ff fceb 	bl	800d868 <_vfiprintf_r>
 800de92:	b002      	add	sp, #8
 800de94:	f85d eb04 	ldr.w	lr, [sp], #4
 800de98:	b003      	add	sp, #12
 800de9a:	4770      	bx	lr
 800de9c:	20000164 	.word	0x20000164

0800dea0 <__swhatbuf_r>:
 800dea0:	b570      	push	{r4, r5, r6, lr}
 800dea2:	460c      	mov	r4, r1
 800dea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dea8:	2900      	cmp	r1, #0
 800deaa:	b096      	sub	sp, #88	; 0x58
 800deac:	4615      	mov	r5, r2
 800deae:	461e      	mov	r6, r3
 800deb0:	da0d      	bge.n	800dece <__swhatbuf_r+0x2e>
 800deb2:	89a3      	ldrh	r3, [r4, #12]
 800deb4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800deb8:	f04f 0100 	mov.w	r1, #0
 800debc:	bf0c      	ite	eq
 800debe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800dec2:	2340      	movne	r3, #64	; 0x40
 800dec4:	2000      	movs	r0, #0
 800dec6:	6031      	str	r1, [r6, #0]
 800dec8:	602b      	str	r3, [r5, #0]
 800deca:	b016      	add	sp, #88	; 0x58
 800decc:	bd70      	pop	{r4, r5, r6, pc}
 800dece:	466a      	mov	r2, sp
 800ded0:	f000 f848 	bl	800df64 <_fstat_r>
 800ded4:	2800      	cmp	r0, #0
 800ded6:	dbec      	blt.n	800deb2 <__swhatbuf_r+0x12>
 800ded8:	9901      	ldr	r1, [sp, #4]
 800deda:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800dede:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800dee2:	4259      	negs	r1, r3
 800dee4:	4159      	adcs	r1, r3
 800dee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800deea:	e7eb      	b.n	800dec4 <__swhatbuf_r+0x24>

0800deec <__smakebuf_r>:
 800deec:	898b      	ldrh	r3, [r1, #12]
 800deee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800def0:	079d      	lsls	r5, r3, #30
 800def2:	4606      	mov	r6, r0
 800def4:	460c      	mov	r4, r1
 800def6:	d507      	bpl.n	800df08 <__smakebuf_r+0x1c>
 800def8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800defc:	6023      	str	r3, [r4, #0]
 800defe:	6123      	str	r3, [r4, #16]
 800df00:	2301      	movs	r3, #1
 800df02:	6163      	str	r3, [r4, #20]
 800df04:	b002      	add	sp, #8
 800df06:	bd70      	pop	{r4, r5, r6, pc}
 800df08:	ab01      	add	r3, sp, #4
 800df0a:	466a      	mov	r2, sp
 800df0c:	f7ff ffc8 	bl	800dea0 <__swhatbuf_r>
 800df10:	9900      	ldr	r1, [sp, #0]
 800df12:	4605      	mov	r5, r0
 800df14:	4630      	mov	r0, r6
 800df16:	f7fe ff1d 	bl	800cd54 <_malloc_r>
 800df1a:	b948      	cbnz	r0, 800df30 <__smakebuf_r+0x44>
 800df1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df20:	059a      	lsls	r2, r3, #22
 800df22:	d4ef      	bmi.n	800df04 <__smakebuf_r+0x18>
 800df24:	f023 0303 	bic.w	r3, r3, #3
 800df28:	f043 0302 	orr.w	r3, r3, #2
 800df2c:	81a3      	strh	r3, [r4, #12]
 800df2e:	e7e3      	b.n	800def8 <__smakebuf_r+0xc>
 800df30:	89a3      	ldrh	r3, [r4, #12]
 800df32:	6020      	str	r0, [r4, #0]
 800df34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df38:	81a3      	strh	r3, [r4, #12]
 800df3a:	9b00      	ldr	r3, [sp, #0]
 800df3c:	6163      	str	r3, [r4, #20]
 800df3e:	9b01      	ldr	r3, [sp, #4]
 800df40:	6120      	str	r0, [r4, #16]
 800df42:	b15b      	cbz	r3, 800df5c <__smakebuf_r+0x70>
 800df44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df48:	4630      	mov	r0, r6
 800df4a:	f000 f81d 	bl	800df88 <_isatty_r>
 800df4e:	b128      	cbz	r0, 800df5c <__smakebuf_r+0x70>
 800df50:	89a3      	ldrh	r3, [r4, #12]
 800df52:	f023 0303 	bic.w	r3, r3, #3
 800df56:	f043 0301 	orr.w	r3, r3, #1
 800df5a:	81a3      	strh	r3, [r4, #12]
 800df5c:	89a3      	ldrh	r3, [r4, #12]
 800df5e:	431d      	orrs	r5, r3
 800df60:	81a5      	strh	r5, [r4, #12]
 800df62:	e7cf      	b.n	800df04 <__smakebuf_r+0x18>

0800df64 <_fstat_r>:
 800df64:	b538      	push	{r3, r4, r5, lr}
 800df66:	4d07      	ldr	r5, [pc, #28]	; (800df84 <_fstat_r+0x20>)
 800df68:	2300      	movs	r3, #0
 800df6a:	4604      	mov	r4, r0
 800df6c:	4608      	mov	r0, r1
 800df6e:	4611      	mov	r1, r2
 800df70:	602b      	str	r3, [r5, #0]
 800df72:	f7f4 fe6e 	bl	8002c52 <_fstat>
 800df76:	1c43      	adds	r3, r0, #1
 800df78:	d102      	bne.n	800df80 <_fstat_r+0x1c>
 800df7a:	682b      	ldr	r3, [r5, #0]
 800df7c:	b103      	cbz	r3, 800df80 <_fstat_r+0x1c>
 800df7e:	6023      	str	r3, [r4, #0]
 800df80:	bd38      	pop	{r3, r4, r5, pc}
 800df82:	bf00      	nop
 800df84:	20000968 	.word	0x20000968

0800df88 <_isatty_r>:
 800df88:	b538      	push	{r3, r4, r5, lr}
 800df8a:	4d06      	ldr	r5, [pc, #24]	; (800dfa4 <_isatty_r+0x1c>)
 800df8c:	2300      	movs	r3, #0
 800df8e:	4604      	mov	r4, r0
 800df90:	4608      	mov	r0, r1
 800df92:	602b      	str	r3, [r5, #0]
 800df94:	f7f4 fe6d 	bl	8002c72 <_isatty>
 800df98:	1c43      	adds	r3, r0, #1
 800df9a:	d102      	bne.n	800dfa2 <_isatty_r+0x1a>
 800df9c:	682b      	ldr	r3, [r5, #0]
 800df9e:	b103      	cbz	r3, 800dfa2 <_isatty_r+0x1a>
 800dfa0:	6023      	str	r3, [r4, #0]
 800dfa2:	bd38      	pop	{r3, r4, r5, pc}
 800dfa4:	20000968 	.word	0x20000968

0800dfa8 <abort>:
 800dfa8:	b508      	push	{r3, lr}
 800dfaa:	2006      	movs	r0, #6
 800dfac:	f000 f834 	bl	800e018 <raise>
 800dfb0:	2001      	movs	r0, #1
 800dfb2:	f7f4 fdff 	bl	8002bb4 <_exit>

0800dfb6 <_malloc_usable_size_r>:
 800dfb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfba:	1f18      	subs	r0, r3, #4
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	bfbc      	itt	lt
 800dfc0:	580b      	ldrlt	r3, [r1, r0]
 800dfc2:	18c0      	addlt	r0, r0, r3
 800dfc4:	4770      	bx	lr

0800dfc6 <_raise_r>:
 800dfc6:	291f      	cmp	r1, #31
 800dfc8:	b538      	push	{r3, r4, r5, lr}
 800dfca:	4604      	mov	r4, r0
 800dfcc:	460d      	mov	r5, r1
 800dfce:	d904      	bls.n	800dfda <_raise_r+0x14>
 800dfd0:	2316      	movs	r3, #22
 800dfd2:	6003      	str	r3, [r0, #0]
 800dfd4:	f04f 30ff 	mov.w	r0, #4294967295
 800dfd8:	bd38      	pop	{r3, r4, r5, pc}
 800dfda:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800dfdc:	b112      	cbz	r2, 800dfe4 <_raise_r+0x1e>
 800dfde:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dfe2:	b94b      	cbnz	r3, 800dff8 <_raise_r+0x32>
 800dfe4:	4620      	mov	r0, r4
 800dfe6:	f000 f831 	bl	800e04c <_getpid_r>
 800dfea:	462a      	mov	r2, r5
 800dfec:	4601      	mov	r1, r0
 800dfee:	4620      	mov	r0, r4
 800dff0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dff4:	f000 b818 	b.w	800e028 <_kill_r>
 800dff8:	2b01      	cmp	r3, #1
 800dffa:	d00a      	beq.n	800e012 <_raise_r+0x4c>
 800dffc:	1c59      	adds	r1, r3, #1
 800dffe:	d103      	bne.n	800e008 <_raise_r+0x42>
 800e000:	2316      	movs	r3, #22
 800e002:	6003      	str	r3, [r0, #0]
 800e004:	2001      	movs	r0, #1
 800e006:	e7e7      	b.n	800dfd8 <_raise_r+0x12>
 800e008:	2400      	movs	r4, #0
 800e00a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e00e:	4628      	mov	r0, r5
 800e010:	4798      	blx	r3
 800e012:	2000      	movs	r0, #0
 800e014:	e7e0      	b.n	800dfd8 <_raise_r+0x12>
	...

0800e018 <raise>:
 800e018:	4b02      	ldr	r3, [pc, #8]	; (800e024 <raise+0xc>)
 800e01a:	4601      	mov	r1, r0
 800e01c:	6818      	ldr	r0, [r3, #0]
 800e01e:	f7ff bfd2 	b.w	800dfc6 <_raise_r>
 800e022:	bf00      	nop
 800e024:	20000164 	.word	0x20000164

0800e028 <_kill_r>:
 800e028:	b538      	push	{r3, r4, r5, lr}
 800e02a:	4d07      	ldr	r5, [pc, #28]	; (800e048 <_kill_r+0x20>)
 800e02c:	2300      	movs	r3, #0
 800e02e:	4604      	mov	r4, r0
 800e030:	4608      	mov	r0, r1
 800e032:	4611      	mov	r1, r2
 800e034:	602b      	str	r3, [r5, #0]
 800e036:	f7f4 fdad 	bl	8002b94 <_kill>
 800e03a:	1c43      	adds	r3, r0, #1
 800e03c:	d102      	bne.n	800e044 <_kill_r+0x1c>
 800e03e:	682b      	ldr	r3, [r5, #0]
 800e040:	b103      	cbz	r3, 800e044 <_kill_r+0x1c>
 800e042:	6023      	str	r3, [r4, #0]
 800e044:	bd38      	pop	{r3, r4, r5, pc}
 800e046:	bf00      	nop
 800e048:	20000968 	.word	0x20000968

0800e04c <_getpid_r>:
 800e04c:	f7f4 bd9a 	b.w	8002b84 <_getpid>

0800e050 <_init>:
 800e050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e052:	bf00      	nop
 800e054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e056:	bc08      	pop	{r3}
 800e058:	469e      	mov	lr, r3
 800e05a:	4770      	bx	lr

0800e05c <_fini>:
 800e05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e05e:	bf00      	nop
 800e060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e062:	bc08      	pop	{r3}
 800e064:	469e      	mov	lr, r3
 800e066:	4770      	bx	lr
