

================================================================
== Synthesis Summary Report of 'unpack_blk_to_stream'
================================================================
+ General Information: 
    * Date:           Sun Jan 19 20:57:19 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        SoC_hls_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |         Modules        | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |         & Loops        | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ unpack_blk_to_stream  |     -|  1.46|        -|       -|         -|        0|     -|    rewind|     -|   -|  146 (~0%)|  190 (~0%)|    -|
    | o VITIS_LOOP_255_1     |    II|  5.00|        -|       -|         6|        3|     -|       yes|     -|   -|          -|          -|    -|
    +------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| s_axi_CTRL | 32         | 4             |
+------------+------------+---------------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+--------------+-----------+---------------+-------+-------+-------+--------+-------+-------+--------+
| Interface    | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+--------------+-----------+---------------+-------+-------+-------+--------+-------+-------+--------+
| blk_stream   | in        | both          | 96    |       |       | 1      |       |       | 1      |
| float_stream | out       | both          | 32    | 4     | 1     | 1      | 4     | 32    | 1      |
+--------------+-----------+---------------+-------+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------------------------------------------------+
| Argument     | Direction | Datatype                                           |
+--------------+-----------+----------------------------------------------------+
| blk_stream   | in        | stream<blk, 0>&                                    |
| float_stream | out       | stream<hls::axis<float, 32, 0, 0, '8', false>, 0>& |
+--------------+-----------+----------------------------------------------------+

* SW-to-HW Mapping
+--------------+--------------+-----------+
| Argument     | HW Interface | HW Type   |
+--------------+--------------+-----------+
| blk_stream   | blk_stream   | interface |
| float_stream | float_stream | interface |
+--------------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+----------------------------+-----+--------+----------------+-----+------+---------+
| Name                       | DSP | Pragma | Variable       | Op  | Impl | Latency |
+----------------------------+-----+--------+----------------+-----+------+---------+
| + unpack_blk_to_stream     | 0   |        |                |     |      |         |
|   xor_ln255_fu_121_p2      |     |        | xor_ln255      | xor | auto | 0       |
|   or_ln255_fu_127_p2       |     |        | or_ln255       | or  | auto | 0       |
|   axis_data_last_fu_156_p2 |     |        | axis_data_last | xor | auto | 0       |
|   last_seen_3_fu_161_p2    |     |        | last_seen_3    | or  | auto | 0       |
+----------------------------+-----+--------+----------------+-----+------+---------+


================================================================
== Storage Report
================================================================
+------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                   | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                        |           |           |      |      |        |          |      |         | Banks            |
+------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + unpack_blk_to_stream |           |           | 0    | 0    |        |          |      |         |                  |
|   CTRL_s_axi_U         | interface | s_axilite |      |      |        |          |      |         |                  |
+------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------------------------+----------------------------------------------------+
| Type            | Options                                                        | Location                                           |
+-----------------+----------------------------------------------------------------+----------------------------------------------------+
| interface       | mode = axis port = stream_input name = stream_input            | ../../src/FFT.cpp:4 in read_from_stream            |
| interface       | mode = axis port = fft_input name = fft_input                  | ../../src/FFT.cpp:5 in read_from_stream            |
| pipeline        | II = 1                                                         | ../../src/FFT.cpp:11 in read_from_stream           |
| interface       | mode = axis port = fft_input name = fft_input                  | ../../src/FFT.cpp:30 in call_fft_ip                |
| interface       | mode = axis port = fft_output name = fft_output                | ../../src/FFT.cpp:31 in call_fft_ip                |
| pipeline        | II = 1                                                         | ../../src/FFT.cpp:47 in call_fft_ip                |
| pipeline        | II = 1                                                         | ../../src/FFT.cpp:68 in call_fft_ip                |
| interface       | mode = axis port = fft_output name = fft_output                | ../../src/FFT.cpp:79 in write_to_stream            |
| interface       | mode = axis port = stream_output name = stream_output          | ../../src/FFT.cpp:80 in write_to_stream            |
| pipeline        | II = 2                                                         | ../../src/FFT.cpp:87 in write_to_stream            |
| interface       | mode = axis port = float_stream name = float_stream            | ../../src/FFT.cpp:108 in single_side_max_idx       |
| interface       | mode = s_axilite port = fundamental_idx name = fundamental_idx | ../../src/FFT.cpp:109 in single_side_max_idx       |
| array_partition | variable = A dim = 2 type = complete                           | ../../src/MatCalc.cpp:4 in matmul                  |
| array_partition | variable = B dim = 1 type = complete                           | ../../src/MatCalc.cpp:5 in matmul                  |
| pipeline        | II = 1                                                         | ../../src/MatCalc.cpp:11 in matmul                 |
| interface       | mode = axis port = A_ROW name = A_ROW                          | ../../src/MatCalc.cpp:22 in blockmatmul            |
| interface       | mode = axis port = B_COL name = B_COL                          | ../../src/MatCalc.cpp:23 in blockmatmul            |
| interface       | mode = axis port = A_ROW name = A_ROW                          | ../../src/MatCalc.cpp:42 in blockmatstream         |
| interface       | mode = axis port = B_COL name = B_COL                          | ../../src/MatCalc.cpp:43 in blockmatstream         |
| interface       | mode = axis port = ID name = ID                                | ../../src/MatCalc.cpp:44 in blockmatstream         |
| interface       | mode = axis port = IQ name = IQ                                | ../../src/MatCalc.cpp:45 in blockmatstream         |
| interface       | mode = axis port = IO name = IO                                | ../../src/MatCalc.cpp:46 in blockmatstream         |
| interface       | mode = axis port = blk_stream name = blk_stream                | ../../src/MatCalc.cpp:87 in pack_stream_to_blk     |
| interface       | mode = axis port = float_stream name = float_stream            | ../../src/MatCalc.cpp:88 in pack_stream_to_blk     |
| interface       | mode = s_axilite port = return bundle=CTRL_STRM_BLK            | ../../src/MatCalc.cpp:89 in pack_stream_to_blk     |
| interface       | mode = axis port = A_ROW name = A_ROW                          | ../../src/MatCalc.cpp:121 in parkcalc              |
| interface       | mode = axis port = ID name = ID                                | ../../src/MatCalc.cpp:122 in parkcalc              |
| interface       | mode = axis port = IQ name = IQ                                | ../../src/MatCalc.cpp:123 in parkcalc              |
| interface       | mode = axis port = IO name = IO                                | ../../src/MatCalc.cpp:124 in parkcalc              |
| interface       | mode = s_axilite port = return                                 | ../../src/MatCalc.cpp:125 in parkcalc              |
| interface       | mode = axis port = A_ROW name = A_ROW                          | ../../src/MatCalc.cpp:162 in auto_parkcalc         |
| interface       | mode=s_axilite port=size bundle=AXICTRL name=size              | ../../src/MatCalc.cpp:163 in auto_parkcalc, size   |
| interface       | mode = axis port = ID name = ID                                | ../../src/MatCalc.cpp:164 in auto_parkcalc         |
| interface       | mode = axis port = IQ name = IQ                                | ../../src/MatCalc.cpp:165 in auto_parkcalc         |
| interface       | mode = axis port = IO name = IO                                | ../../src/MatCalc.cpp:166 in auto_parkcalc         |
| interface       | mode=s_axilite port=return bundle=AXICTRL                      | ../../src/MatCalc.cpp:167 in auto_parkcalc, return |
| interface       | mode = axis port = ID name = ID                                | ../../src/MatCalc.cpp:207 in complex_mag           |
| interface       | mode = axis port = IQ name = IQ                                | ../../src/MatCalc.cpp:208 in complex_mag           |
| interface       | mode = s_axilite port = lenSignal name = lenSignal             | ../../src/MatCalc.cpp:209 in complex_mag           |
| interface       | mode = axis port = Pvm name = Pvm                              | ../../src/MatCalc.cpp:210 in complex_mag           |
| interface       | mode = s_axilite port = return                                 | ../../src/MatCalc.cpp:211 in complex_mag           |
| interface       | mode = axis port = blk_stream name = blk_stream                | ../../src/MatCalc.cpp:249 in unpack_blk_to_stream  |
| interface       | mode = axis port = float_stream name = float_stream            | ../../src/MatCalc.cpp:250 in unpack_blk_to_stream  |
| interface       | mode = s_axilite port = return bundle=CTRL                     | ../../src/MatCalc.cpp:251 in unpack_blk_to_stream  |
+-----------------+----------------------------------------------------------------+----------------------------------------------------+


