/*
 * stm32f302xx.h
 *
 *  Created on: Aug 6, 2019
 *      Author: milin
 */

#ifndef INC_STM32F302XX_H_
#define INC_STM32F302XX_H_

#include <stdint.h>

#define __vo volatile
/* Base Address of Memory */

#define FLASH_BASEADDR 		0x08000000U
#define SRAM_BASEADDR  		0x20000000U
#define ROM_BASEADDR		0x1FFFD800U

#define PERIPH_BASE				0x40000000U
#define APB1PERIPH_BASEADDR		PERIPH_BASE
#define	APB2PERIPH_BASEADDR		0x40010000U
#define	AHB1PERIPH_BASEADDR		0x40020000U
#define	AHB2PERIPH_BASEADDR		0x48000000U
#define	AHB3PERIPH_BASEADDR 	0x50000000U

#define GPIOA_BASEADDR (AHB2PERIPH_BASE+0x0000)
#define GPIOB_BASEADDR (AHB2PERIPH_BASE+0x0400)
#define GPIOC_BASEADDR (AHB2PERIPH_BASE+0x0800)
#define GPIOD_BASEADDR (AHB2PERIPH_BASE+0x0C00)
#define GPIOF_BASEADDR (AHB2PERIPH_BASE+0x1400)

#define I2C1_BASEADDR	(APB1PERIPH_BASE + 0X5400)
#define I2C2_BASEADDR	(APB1PERIPH_BASE + 0X5800)
#define I2C3_BASEADDR	(APB1PERIPH_BASE + 0X7800)

#define USART1_BASEADDR	(APB2PERIPH_BASE + 0X3800)
#define USART2_BASEADDR	(APB1PERIPH_BASE + 0X4400)
#define USART3_BASEADDR	(APB1PERIPH_BASE + 0X4800)

#define SPI2_BASEADDR	(APB1PERIPH_BASE + 0X3800)
#define SPI3_BASEADDR	(APB1PERIPH_BASE + 0X3C00)

#define EXTI_BASEADDR 	(APB2PERIPH_BASE + 0X0400)


#endif /* INC_STM32F302XX_H_ */
