digraph "CFG for '_Z21subpixel_enchancementPfS_S_iii' function" {
	label="CFG for '_Z21subpixel_enchancementPfS_S_iii' function";

	Node0x523d970 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = icmp slt i32 %15, %3\l  br i1 %16, label %17, label %61\l|{<s0>T|<s1>F}}"];
	Node0x523d970:s0 -> Node0x523ddc0;
	Node0x523d970:s1 -> Node0x523f990;
	Node0x523ddc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%17:\l17:                                               \l  %18 = sext i32 %15 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %21 = fptosi float %20 to i32\l  %22 = sitofp i32 %21 to float\l  %23 = getelementptr inbounds float, float addrspace(1)* %2, i64 %18\l  store float %22, float addrspace(1)* %23, align 4, !tbaa !7\l  %24 = icmp sgt i32 %21, 0\l  %25 = add nsw i32 %5, -1\l  %26 = icmp sgt i32 %25, %21\l  %27 = select i1 %24, i1 %26, i1 false\l  br i1 %27, label %28, label %61\l|{<s0>T|<s1>F}}"];
	Node0x523ddc0:s0 -> Node0x5240ec0;
	Node0x523ddc0:s1 -> Node0x523f990;
	Node0x5240ec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%28:\l28:                                               \l  %29 = add nsw i32 %21, -1\l  %30 = mul nsw i32 %29, %4\l  %31 = add nsw i32 %30, %15\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %1, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7\l  %35 = mul nsw i32 %21, %4\l  %36 = add nsw i32 %35, %15\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %1, i64 %37\l  %39 = load float, float addrspace(1)* %38, align 4, !tbaa !7\l  %40 = add nuw nsw i32 %21, 1\l  %41 = mul nsw i32 %40, %4\l  %42 = add nsw i32 %41, %15\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %1, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !7\l  %46 = fadd contract float %34, %45\l  %47 = fmul contract float %39, 2.000000e+00\l  %48 = fsub contract float %46, %47\l  %49 = fmul contract float %48, 2.000000e+00\l  %50 = fpext float %49 to double\l  %51 = fcmp contract ogt double %50, 1.000000e-05\l  br i1 %51, label %52, label %61\l|{<s0>T|<s1>F}}"];
	Node0x5240ec0:s0 -> Node0x52427f0;
	Node0x5240ec0:s1 -> Node0x523f990;
	Node0x52427f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%52:\l52:                                               \l  %53 = sitofp i32 %21 to double\l  %54 = fsub contract float %45, %34\l  %55 = fdiv contract float %54, %49\l  %56 = fpext float %55 to double\l  %57 = tail call double @llvm.maxnum.f64(double %56, double -1.000000e+00)\l  %58 = tail call double @llvm.minnum.f64(double %57, double 1.000000e+00)\l  %59 = fsub contract double %53, %58\l  %60 = fptrunc double %59 to float\l  store float %60, float addrspace(1)* %23, align 4, !tbaa !7\l  br label %61\l}"];
	Node0x52427f0 -> Node0x523f990;
	Node0x523f990 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%61:\l61:                                               \l  ret void\l}"];
}
