
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -256.88

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.42

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.42

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[14]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3529.45    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.62    0.51    0.95 ^ cs_registers_i.mcycle_counter_i.counter_q[14]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.95   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.mcycle_counter_i.counter_q[14]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.96    0.96   library removal time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.75    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.29    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[14]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3529.45    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.62    0.51    0.95 ^ cs_registers_i.mcycle_counter_i.counter_q[14]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.95   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.mcycle_counter_i.counter_q[14]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.09    2.11   library recovery time
                                  2.11   data required time
-----------------------------------------------------------------------------
                                  2.11   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  1.16   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    6.86    0.02    0.10    0.10 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.02    0.00    0.10 ^ _16533_/A (BUF_X2)
     9   22.00    0.03    0.05    0.14 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.15 ^ _16562_/A (BUF_X1)
    10   34.92    0.08    0.10    0.25 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.08    0.00    0.25 ^ _16563_/A (BUF_X1)
    10   27.61    0.06    0.09    0.35 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.06    0.00    0.35 ^ _16574_/A (BUF_X1)
    10   30.64    0.07    0.10    0.45 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.07    0.00    0.45 ^ _18317_/A (BUF_X1)
    10   44.48    0.10    0.13    0.58 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.10    0.01    0.59 ^ _18441_/A (AOI221_X1)
     1    2.59    0.03    0.02    0.62 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.62 v _18442_/A3 (NOR3_X1)
     1    1.75    0.03    0.06    0.68 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.68 ^ _18453_/A2 (NOR3_X1)
     1    2.56    0.02    0.02    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.69 v _18471_/A (AOI21_X1)
     8   42.34    0.20    0.24    0.93 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.20    0.02    0.95 ^ _20600_/A (MUX2_X1)
     7   19.38    0.05    0.10    1.05 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    1.05 ^ _20998_/A (BUF_X1)
    10   23.18    0.05    0.08    1.13 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.13 ^ _21067_/A2 (NAND2_X1)
     1    3.84    0.02    0.03    1.16 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.16 v _30197_/B (FA_X1)
     1    4.07    0.02    0.13    1.29 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.29 ^ _30199_/A (FA_X1)
     1    3.76    0.02    0.09    1.38 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.38 v _30202_/B (FA_X1)
     1    4.13    0.02    0.13    1.51 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.51 ^ _30207_/A (FA_X1)
     1    4.09    0.02    0.09    1.60 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.60 v _30211_/A (FA_X1)
     1    4.27    0.02    0.12    1.72 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.72 ^ _30212_/A (FA_X1)
     1    1.82    0.01    0.09    1.81 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.81 v _21502_/A (INV_X1)
     1    3.35    0.01    0.02    1.83 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.83 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.87 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.87 ^ _23588_/A (BUF_X1)
     5    8.76    0.02    0.04    1.92 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.92 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.94 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.94 v _23633_/A3 (NOR3_X1)
     2    3.80    0.04    0.07    2.01 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    2.01 ^ _23682_/A2 (NOR2_X1)
     1    3.50    0.01    0.02    2.03 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.03 v _23683_/B2 (AOI21_X2)
     5   16.56    0.05    0.07    2.09 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.10 ^ _23908_/A3 (AND4_X1)
     2    3.74    0.02    0.07    2.17 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.17 ^ _23966_/A1 (NOR2_X1)
     1    3.39    0.01    0.01    2.18 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.18 v _23969_/B2 (AOI221_X2)
     2    5.00    0.05    0.08    2.27 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.27 ^ _23970_/B (XNOR2_X1)
     1    4.09    0.03    0.05    2.32 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.32 ^ _23971_/B (MUX2_X1)
     2    8.01    0.02    0.06    2.38 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.38 ^ _23972_/B2 (AOI221_X2)
     1    6.32    0.03    0.03    2.41 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.41 v _23981_/A1 (NOR4_X2)
     4   11.79    0.08    0.10    2.51 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.51 ^ _23982_/A (BUF_X2)
    10   20.40    0.03    0.05    2.56 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.56 ^ _24222_/B2 (OAI21_X1)
     1    1.64    0.01    0.02    2.58 v _24222_/ZN (OAI21_X1)
                                         _01381_ (net)
                  0.01    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[14]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3529.45    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.62    0.51    0.95 ^ cs_registers_i.mcycle_counter_i.counter_q[14]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.95   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.mcycle_counter_i.counter_q[14]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.09    2.11   library recovery time
                                  2.11   data required time
-----------------------------------------------------------------------------
                                  2.11   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  1.16   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    6.86    0.02    0.10    0.10 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.02    0.00    0.10 ^ _16533_/A (BUF_X2)
     9   22.00    0.03    0.05    0.14 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.15 ^ _16562_/A (BUF_X1)
    10   34.92    0.08    0.10    0.25 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.08    0.00    0.25 ^ _16563_/A (BUF_X1)
    10   27.61    0.06    0.09    0.35 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.06    0.00    0.35 ^ _16574_/A (BUF_X1)
    10   30.64    0.07    0.10    0.45 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.07    0.00    0.45 ^ _18317_/A (BUF_X1)
    10   44.48    0.10    0.13    0.58 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.10    0.01    0.59 ^ _18441_/A (AOI221_X1)
     1    2.59    0.03    0.02    0.62 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.62 v _18442_/A3 (NOR3_X1)
     1    1.75    0.03    0.06    0.68 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.68 ^ _18453_/A2 (NOR3_X1)
     1    2.56    0.02    0.02    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.69 v _18471_/A (AOI21_X1)
     8   42.34    0.20    0.24    0.93 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.20    0.02    0.95 ^ _20600_/A (MUX2_X1)
     7   19.38    0.05    0.10    1.05 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    1.05 ^ _20998_/A (BUF_X1)
    10   23.18    0.05    0.08    1.13 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.13 ^ _21067_/A2 (NAND2_X1)
     1    3.84    0.02    0.03    1.16 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.16 v _30197_/B (FA_X1)
     1    4.07    0.02    0.13    1.29 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.29 ^ _30199_/A (FA_X1)
     1    3.76    0.02    0.09    1.38 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.38 v _30202_/B (FA_X1)
     1    4.13    0.02    0.13    1.51 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.51 ^ _30207_/A (FA_X1)
     1    4.09    0.02    0.09    1.60 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.60 v _30211_/A (FA_X1)
     1    4.27    0.02    0.12    1.72 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.72 ^ _30212_/A (FA_X1)
     1    1.82    0.01    0.09    1.81 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.81 v _21502_/A (INV_X1)
     1    3.35    0.01    0.02    1.83 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.83 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.87 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.87 ^ _23588_/A (BUF_X1)
     5    8.76    0.02    0.04    1.92 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.92 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.94 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.94 v _23633_/A3 (NOR3_X1)
     2    3.80    0.04    0.07    2.01 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    2.01 ^ _23682_/A2 (NOR2_X1)
     1    3.50    0.01    0.02    2.03 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.03 v _23683_/B2 (AOI21_X2)
     5   16.56    0.05    0.07    2.09 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.10 ^ _23908_/A3 (AND4_X1)
     2    3.74    0.02    0.07    2.17 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.17 ^ _23966_/A1 (NOR2_X1)
     1    3.39    0.01    0.01    2.18 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.18 v _23969_/B2 (AOI221_X2)
     2    5.00    0.05    0.08    2.27 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.27 ^ _23970_/B (XNOR2_X1)
     1    4.09    0.03    0.05    2.32 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.32 ^ _23971_/B (MUX2_X1)
     2    8.01    0.02    0.06    2.38 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.38 ^ _23972_/B2 (AOI221_X2)
     1    6.32    0.03    0.03    2.41 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.41 v _23981_/A1 (NOR4_X2)
     4   11.79    0.08    0.10    2.51 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.51 ^ _23982_/A (BUF_X2)
    10   20.40    0.03    0.05    2.56 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.56 ^ _24222_/B2 (OAI21_X1)
     1    1.64    0.01    0.02    2.58 v _24222_/ZN (OAI21_X1)
                                         _01381_ (net)
                  0.01    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20328_/ZN                              0.20    0.25   -0.06 (VIOLATED)
_20440_/ZN                              0.20    0.24   -0.04 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_18417_/ZN                              0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20328_/ZN                             16.02   35.34  -19.32 (VIOLATED)
_18417_/ZN                             26.02   45.01  -18.99 (VIOLATED)
_18471_/ZN                             25.33   42.34  -17.01 (VIOLATED)
_18303_/ZN                             25.33   41.05  -15.72 (VIOLATED)
_18603_/ZN                             26.02   41.35  -15.33 (VIOLATED)
_18215_/ZN                             26.02   41.26  -15.24 (VIOLATED)
_17048_/Z                              25.33   40.45  -15.12 (VIOLATED)
_22284_/ZN                             23.23   38.13  -14.90 (VIOLATED)
_22089_/ZN                             23.23   38.08  -14.85 (VIOLATED)
_18615_/ZN                             28.99   43.75  -14.75 (VIOLATED)
_22176_/ZN                             23.23   37.78  -14.55 (VIOLATED)
_19924_/ZN                             25.33   39.75  -14.42 (VIOLATED)
_22217_/ZN                             23.23   37.59  -14.36 (VIOLATED)
_18225_/ZN                             26.02   40.25  -14.23 (VIOLATED)
_18429_/ZN                             26.02   39.80  -13.78 (VIOLATED)
_19183_/ZN                             26.70   40.15  -13.45 (VIOLATED)
_18358_/ZN                             25.33   38.66  -13.33 (VIOLATED)
_24776_/ZN                             16.02   29.00  -12.98 (VIOLATED)
_20440_/ZN                             10.47   23.31  -12.84 (VIOLATED)
_22344_/ZN                             23.23   36.00  -12.76 (VIOLATED)
_18977_/ZN                             26.02   38.59  -12.57 (VIOLATED)
_20318_/Z                              25.33   37.44  -12.11 (VIOLATED)
_20319_/Z                              25.33   36.84  -11.51 (VIOLATED)
_22073_/ZN                             23.23   34.55  -11.31 (VIOLATED)
_19863_/ZN                             25.33   36.50  -11.17 (VIOLATED)
_19553_/ZN                             26.02   37.10  -11.08 (VIOLATED)
_19370_/ZN                             26.02   36.56  -10.54 (VIOLATED)
_18055_/ZN                             28.99   38.94   -9.95 (VIOLATED)
_22911_/ZN                             10.47   20.37   -9.90 (VIOLATED)
_18028_/ZN                             26.02   35.57   -9.55 (VIOLATED)
_27504_/ZN                             23.23   32.74   -9.51 (VIOLATED)
_19731_/ZN                             26.02   35.50   -9.48 (VIOLATED)
_19781_/ZN                             25.33   34.40   -9.07 (VIOLATED)
_17534_/ZN                             13.81   22.79   -8.98 (VIOLATED)
_22133_/ZN                             23.23   32.19   -8.96 (VIOLATED)
_19681_/ZN                             25.33   34.29   -8.96 (VIOLATED)
_27512_/ZN                             23.23   31.57   -8.34 (VIOLATED)
_20890_/ZN                             16.02   23.87   -7.85 (VIOLATED)
_19421_/ZN                             25.33   33.11   -7.78 (VIOLATED)
_20147_/ZN                             10.47   18.16   -7.69 (VIOLATED)
_19965_/ZN                             25.33   32.84   -7.51 (VIOLATED)
_22052_/ZN                             23.23   30.71   -7.48 (VIOLATED)
_23513_/ZN                             13.81   20.79   -6.98 (VIOLATED)
_27522_/ZN                             23.23   30.00   -6.77 (VIOLATED)
_25831_/ZN                             10.47   16.19   -5.72 (VIOLATED)
_22868_/ZN                             10.47   15.68   -5.21 (VIOLATED)
_20352_/ZN                             16.02   21.00   -4.98 (VIOLATED)
_22363_/ZN                             26.05   30.61   -4.56 (VIOLATED)
_18991_/ZN                             31.74   35.74   -4.01 (VIOLATED)
_22883_/ZN                             16.02   19.44   -3.42 (VIOLATED)
_21844_/ZN                             10.47   13.45   -2.98 (VIOLATED)
_19384_/ZN                             26.70   29.33   -2.63 (VIOLATED)
_22831_/ZN                             10.47   12.62   -2.15 (VIOLATED)
_23367_/ZN                             16.02   18.10   -2.08 (VIOLATED)
_19718_/ZN                             25.33   27.36   -2.03 (VIOLATED)
_27336_/ZN                             25.33   27.25   -1.92 (VIOLATED)
_23322_/ZN                             10.47   12.35   -1.88 (VIOLATED)
_20148_/ZN                             10.47   12.06   -1.59 (VIOLATED)
_22360_/ZN                             10.47   11.77   -1.30 (VIOLATED)
_26292_/ZN                             26.70   28.00   -1.30 (VIOLATED)
_17917_/ZN                             25.33   26.48   -1.15 (VIOLATED)
_17229_/ZN                             16.02   17.13   -1.11 (VIOLATED)
_19639_/ZN                             26.05   27.13   -1.08 (VIOLATED)
_24996_/ZN                             26.70   27.47   -0.77 (VIOLATED)
_17872_/ZN                             25.33   26.07   -0.74 (VIOLATED)
_20174_/ZN                             11.48   11.80   -0.32 (VIOLATED)
_22195_/ZN                             16.02   16.29   -0.27 (VIOLATED)
_21836_/ZN                             10.47   10.71   -0.24 (VIOLATED)
_20150_/ZN                             11.48   11.50   -0.02 (VIOLATED)
_27230_/ZN                             25.33   25.34   -0.02 (VIOLATED)
_28321_/ZN                             16.02   16.04   -0.01 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05512543395161629

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2777

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-19.31646156311035

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.2056

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 71

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1189

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 131

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
   0.10    0.10 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
   0.05    0.14 ^ _16533_/Z (BUF_X2)
   0.11    0.25 ^ _16562_/Z (BUF_X1)
   0.09    0.35 ^ _16563_/Z (BUF_X1)
   0.10    0.45 ^ _16574_/Z (BUF_X1)
   0.13    0.58 ^ _18317_/Z (BUF_X1)
   0.04    0.62 v _18441_/ZN (AOI221_X1)
   0.06    0.68 ^ _18442_/ZN (NOR3_X1)
   0.02    0.69 v _18453_/ZN (NOR3_X1)
   0.24    0.93 ^ _18471_/ZN (AOI21_X1)
   0.12    1.05 ^ _20600_/Z (MUX2_X1)
   0.09    1.13 ^ _20998_/Z (BUF_X1)
   0.03    1.16 v _21067_/ZN (NAND2_X1)
   0.13    1.29 ^ _30197_/S (FA_X1)
   0.09    1.38 v _30199_/S (FA_X1)
   0.13    1.51 ^ _30202_/S (FA_X1)
   0.09    1.60 v _30207_/S (FA_X1)
   0.12    1.72 ^ _30211_/S (FA_X1)
   0.09    1.81 v _30212_/S (FA_X1)
   0.02    1.83 ^ _21502_/ZN (INV_X1)
   0.04    1.87 ^ _30538_/S (HA_X1)
   0.04    1.92 ^ _23588_/Z (BUF_X1)
   0.02    1.94 v _23632_/ZN (NAND3_X1)
   0.07    2.01 ^ _23633_/ZN (NOR3_X1)
   0.02    2.03 v _23682_/ZN (NOR2_X1)
   0.07    2.09 ^ _23683_/ZN (AOI21_X2)
   0.08    2.17 ^ _23908_/ZN (AND4_X1)
   0.01    2.18 v _23966_/ZN (NOR2_X1)
   0.08    2.27 ^ _23969_/ZN (AOI221_X2)
   0.05    2.32 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.38 ^ _23971_/Z (MUX2_X1)
   0.03    2.41 v _23972_/ZN (AOI221_X2)
   0.10    2.51 ^ _23981_/ZN (NOR4_X2)
   0.05    2.56 ^ _23982_/Z (BUF_X2)
   0.02    2.58 v _24222_/ZN (OAI21_X1)
   0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
           2.58   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.58   data arrival time
---------------------------------------------------------
          -0.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5809

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.4227

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.378008

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.47e-03   1.56e-04   1.27e-02  16.1%
Combinational          2.99e-02   3.56e-02   4.29e-04   6.59e-02  83.5%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.74e-02   5.85e-04   7.90e-02 100.0%
                          51.9%      47.4%       0.7%
