

================================================================
== Vitis HLS Report for 'conv5_Pipeline_F1_1'
================================================================
* Date:           Sun Jan 26 21:47:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.537 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1730|     1730|  17.300 us|  17.300 us|  1729|  1729|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- F1_1    |     1728|     1728|         2|          1|          1|  1728|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     139|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      63|    -|
|Register         |        -|     -|      52|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      52|     202|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln79_1_fu_315_p2   |         +|   0|  0|  30|          23|          12|
    |add_ln79_2_fu_282_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln79_fu_257_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln81_fu_271_p2     |         +|   0|  0|  25|          18|          18|
    |icmp_ln79_1_fu_288_p2  |      icmp|   0|  0|  18|          11|           4|
    |icmp_ln79_fu_251_p2    |      icmp|   0|  0|  18|          11|          10|
    |select_ln79_fu_294_p3  |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 139|          87|          49|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_2               |   9|          2|   11|         22|
    |ap_sig_allocacmp_phi_urem178_load  |   9|          2|   11|         22|
    |h_fu_90                            |   9|          2|   11|         22|
    |phi_mul176_fu_86                   |   9|          2|   23|         46|
    |phi_urem178_fu_82                  |   9|          2|   11|         22|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  63|         14|   69|        138|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |h_fu_90                  |  11|   0|   11|          0|
    |phi_mul176_fu_86         |  23|   0|   23|          0|
    |phi_urem178_fu_82        |  11|   0|   11|          0|
    |trunc_ln79_reg_386       |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  52|   0|   52|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  conv5_Pipeline_F1_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  conv5_Pipeline_F1_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  conv5_Pipeline_F1_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  conv5_Pipeline_F1_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  conv5_Pipeline_F1_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  conv5_Pipeline_F1_1|  return value|
|filter_local_8_address0  |  out|    8|   ap_memory|       filter_local_8|         array|
|filter_local_8_ce0       |  out|    1|   ap_memory|       filter_local_8|         array|
|filter_local_8_we0       |  out|    1|   ap_memory|       filter_local_8|         array|
|filter_local_8_d0        |  out|   32|   ap_memory|       filter_local_8|         array|
|filter_local_7_address0  |  out|    8|   ap_memory|       filter_local_7|         array|
|filter_local_7_ce0       |  out|    1|   ap_memory|       filter_local_7|         array|
|filter_local_7_we0       |  out|    1|   ap_memory|       filter_local_7|         array|
|filter_local_7_d0        |  out|   32|   ap_memory|       filter_local_7|         array|
|filter_local_6_address0  |  out|    8|   ap_memory|       filter_local_6|         array|
|filter_local_6_ce0       |  out|    1|   ap_memory|       filter_local_6|         array|
|filter_local_6_we0       |  out|    1|   ap_memory|       filter_local_6|         array|
|filter_local_6_d0        |  out|   32|   ap_memory|       filter_local_6|         array|
|filter_local_5_address0  |  out|    8|   ap_memory|       filter_local_5|         array|
|filter_local_5_ce0       |  out|    1|   ap_memory|       filter_local_5|         array|
|filter_local_5_we0       |  out|    1|   ap_memory|       filter_local_5|         array|
|filter_local_5_d0        |  out|   32|   ap_memory|       filter_local_5|         array|
|filter_local_4_address0  |  out|    8|   ap_memory|       filter_local_4|         array|
|filter_local_4_ce0       |  out|    1|   ap_memory|       filter_local_4|         array|
|filter_local_4_we0       |  out|    1|   ap_memory|       filter_local_4|         array|
|filter_local_4_d0        |  out|   32|   ap_memory|       filter_local_4|         array|
|filter_local_3_address0  |  out|    8|   ap_memory|       filter_local_3|         array|
|filter_local_3_ce0       |  out|    1|   ap_memory|       filter_local_3|         array|
|filter_local_3_we0       |  out|    1|   ap_memory|       filter_local_3|         array|
|filter_local_3_d0        |  out|   32|   ap_memory|       filter_local_3|         array|
|filter_local_2_address0  |  out|    8|   ap_memory|       filter_local_2|         array|
|filter_local_2_ce0       |  out|    1|   ap_memory|       filter_local_2|         array|
|filter_local_2_we0       |  out|    1|   ap_memory|       filter_local_2|         array|
|filter_local_2_d0        |  out|   32|   ap_memory|       filter_local_2|         array|
|filter_local_1_address0  |  out|    8|   ap_memory|       filter_local_1|         array|
|filter_local_1_ce0       |  out|    1|   ap_memory|       filter_local_1|         array|
|filter_local_1_we0       |  out|    1|   ap_memory|       filter_local_1|         array|
|filter_local_1_d0        |  out|   32|   ap_memory|       filter_local_1|         array|
|filter_local_address0    |  out|    8|   ap_memory|         filter_local|         array|
|filter_local_ce0         |  out|    1|   ap_memory|         filter_local|         array|
|filter_local_we0         |  out|    1|   ap_memory|         filter_local|         array|
|filter_local_d0          |  out|   32|   ap_memory|         filter_local|         array|
|phi_mul183               |   in|   18|     ap_none|           phi_mul183|        scalar|
|filter_conv5_address0    |  out|   19|   ap_memory|         filter_conv5|         array|
|filter_conv5_ce0         |  out|    1|   ap_memory|         filter_conv5|         array|
|filter_conv5_q0          |   in|   32|   ap_memory|         filter_conv5|         array|
+-------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem178 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul176 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 7 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_conv5, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul183_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %phi_mul183"   --->   Operation 9 'read' 'phi_mul183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 0, i11 %h" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 10 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i23 0, i23 %phi_mul176"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem178"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_urem178_load = load i11 %phi_urem178" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 14 'load' 'phi_urem178_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h_2 = load i11 %h" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 15 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%icmp_ln79 = icmp_eq  i11 %h_2, i11 1728" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 16 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln79 = add i11 %h_2, i11 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 17 'add' 'add_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc17.split, void %for.inc26.preheader.exitStub" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 18 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i11 %h_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 19 'zext' 'zext_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i11 %phi_urem178_load" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 20 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.87ns)   --->   "%add_ln81 = add i18 %zext_ln79, i18 %phi_mul183_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 21 'add' 'add_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i18 %add_ln81" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 22 'zext' 'zext_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_conv5_addr = getelementptr i32 %filter_conv5, i64 0, i64 %zext_ln81" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 23 'getelementptr' 'filter_conv5_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%filter_conv5_load = load i19 %filter_conv5_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 24 'load' 'filter_conv5_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 442368> <RAM>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%switch_ln81 = switch i4 %trunc_ln79, void %arrayidx16.case.8, i4 0, void %arrayidx16.case.0, i4 1, void %arrayidx16.case.1, i4 2, void %arrayidx16.case.2, i4 3, void %arrayidx16.case.3, i4 4, void %arrayidx16.case.4, i4 5, void %arrayidx16.case.5, i4 6, void %arrayidx16.case.6, i4 7, void %arrayidx16.case.7" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 25 'switch' 'switch_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.79>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln79_2 = add i11 %phi_urem178_load, i11 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 26 'add' 'add_ln79_2' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln79_1 = icmp_eq  i11 %phi_urem178_load, i11 8" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 27 'icmp' 'icmp_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%select_ln79 = select i1 %icmp_ln79_1, i11 0, i11 %add_ln79_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 28 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 %add_ln79, i11 %h" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 29 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 %select_ln79, i11 %phi_urem178" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 30 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul176_load = load i23 %phi_mul176" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 31 'load' 'phi_mul176_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:80]   --->   Operation 32 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1728, i64 1728, i64 1728" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 34 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.92ns)   --->   "%add_ln79_1 = add i23 %phi_mul176_load, i23 3641" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 35 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %phi_mul176_load, i32 15, i32 22" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i8 %tmp" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 37 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_conv5_load = load i19 %filter_conv5_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 38 'load' 'filter_conv5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 442368> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %filter_conv5_load" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 39 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%filter_local_addr = getelementptr i32 %filter_local, i64 0, i64 %zext_ln79_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 40 'getelementptr' 'filter_local_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%filter_local_1_addr = getelementptr i32 %filter_local_1, i64 0, i64 %zext_ln79_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 41 'getelementptr' 'filter_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%filter_local_2_addr = getelementptr i32 %filter_local_2, i64 0, i64 %zext_ln79_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 42 'getelementptr' 'filter_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%filter_local_3_addr = getelementptr i32 %filter_local_3, i64 0, i64 %zext_ln79_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 43 'getelementptr' 'filter_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%filter_local_4_addr = getelementptr i32 %filter_local_4, i64 0, i64 %zext_ln79_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 44 'getelementptr' 'filter_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%filter_local_5_addr = getelementptr i32 %filter_local_5, i64 0, i64 %zext_ln79_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 45 'getelementptr' 'filter_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%filter_local_6_addr = getelementptr i32 %filter_local_6, i64 0, i64 %zext_ln79_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 46 'getelementptr' 'filter_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%filter_local_7_addr = getelementptr i32 %filter_local_7, i64 0, i64 %zext_ln79_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 47 'getelementptr' 'filter_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%filter_local_8_addr = getelementptr i32 %filter_local_8, i64 0, i64 %zext_ln79_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 48 'getelementptr' 'filter_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_7_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 49 'store' 'store_ln81' <Predicate = (trunc_ln79 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 50 'br' 'br_ln81' <Predicate = (trunc_ln79 == 7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_6_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 51 'store' 'store_ln81' <Predicate = (trunc_ln79 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 52 'br' 'br_ln81' <Predicate = (trunc_ln79 == 6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_5_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 53 'store' 'store_ln81' <Predicate = (trunc_ln79 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 54 'br' 'br_ln81' <Predicate = (trunc_ln79 == 5)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_4_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 55 'store' 'store_ln81' <Predicate = (trunc_ln79 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 56 'br' 'br_ln81' <Predicate = (trunc_ln79 == 4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_3_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 57 'store' 'store_ln81' <Predicate = (trunc_ln79 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 58 'br' 'br_ln81' <Predicate = (trunc_ln79 == 3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_2_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 59 'store' 'store_ln81' <Predicate = (trunc_ln79 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 60 'br' 'br_ln81' <Predicate = (trunc_ln79 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_1_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 61 'store' 'store_ln81' <Predicate = (trunc_ln79 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 62 'br' 'br_ln81' <Predicate = (trunc_ln79 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 63 'store' 'store_ln81' <Predicate = (trunc_ln79 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 64 'br' 'br_ln81' <Predicate = (trunc_ln79 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_8_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 65 'store' 'store_ln81' <Predicate = (trunc_ln79 != 0 & trunc_ln79 != 1 & trunc_ln79 != 2 & trunc_ln79 != 3 & trunc_ln79 != 4 & trunc_ln79 != 5 & trunc_ln79 != 6 & trunc_ln79 != 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 66 'br' 'br_ln81' <Predicate = (trunc_ln79 != 0 & trunc_ln79 != 1 & trunc_ln79 != 2 & trunc_ln79 != 3 & trunc_ln79 != 4 & trunc_ln79 != 5 & trunc_ln79 != 6 & trunc_ln79 != 7)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln79 = store i23 %add_ln79_1, i23 %phi_mul176" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 67 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc17" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 68 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filter_local_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ phi_mul183]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_conv5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem178            (alloca           ) [ 010]
phi_mul176             (alloca           ) [ 011]
h                      (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
phi_mul183_read        (read             ) [ 000]
store_ln79             (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
phi_urem178_load       (load             ) [ 000]
h_2                    (load             ) [ 000]
icmp_ln79              (icmp             ) [ 010]
add_ln79               (add              ) [ 000]
br_ln79                (br               ) [ 000]
zext_ln79              (zext             ) [ 000]
trunc_ln79             (trunc            ) [ 011]
add_ln81               (add              ) [ 000]
zext_ln81              (zext             ) [ 000]
filter_conv5_addr      (getelementptr    ) [ 011]
switch_ln81            (switch           ) [ 000]
add_ln79_2             (add              ) [ 000]
icmp_ln79_1            (icmp             ) [ 000]
select_ln79            (select           ) [ 000]
store_ln79             (store            ) [ 000]
store_ln79             (store            ) [ 000]
phi_mul176_load        (load             ) [ 000]
specpipeline_ln80      (specpipeline     ) [ 000]
speclooptripcount_ln79 (speclooptripcount) [ 000]
specloopname_ln79      (specloopname     ) [ 000]
add_ln79_1             (add              ) [ 000]
tmp                    (partselect       ) [ 000]
zext_ln79_1            (zext             ) [ 000]
filter_conv5_load      (load             ) [ 000]
bitcast_ln81           (bitcast          ) [ 000]
filter_local_addr      (getelementptr    ) [ 000]
filter_local_1_addr    (getelementptr    ) [ 000]
filter_local_2_addr    (getelementptr    ) [ 000]
filter_local_3_addr    (getelementptr    ) [ 000]
filter_local_4_addr    (getelementptr    ) [ 000]
filter_local_5_addr    (getelementptr    ) [ 000]
filter_local_6_addr    (getelementptr    ) [ 000]
filter_local_7_addr    (getelementptr    ) [ 000]
filter_local_8_addr    (getelementptr    ) [ 000]
store_ln81             (store            ) [ 000]
br_ln81                (br               ) [ 000]
store_ln81             (store            ) [ 000]
br_ln81                (br               ) [ 000]
store_ln81             (store            ) [ 000]
br_ln81                (br               ) [ 000]
store_ln81             (store            ) [ 000]
br_ln81                (br               ) [ 000]
store_ln81             (store            ) [ 000]
br_ln81                (br               ) [ 000]
store_ln81             (store            ) [ 000]
br_ln81                (br               ) [ 000]
store_ln81             (store            ) [ 000]
br_ln81                (br               ) [ 000]
store_ln81             (store            ) [ 000]
br_ln81                (br               ) [ 000]
store_ln81             (store            ) [ 000]
br_ln81                (br               ) [ 000]
store_ln79             (store            ) [ 000]
br_ln79                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filter_local_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filter_local_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filter_local_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filter_local_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filter_local_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filter_local_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filter_local_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filter_local_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filter_local">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="phi_mul183">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul183"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="filter_conv5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_conv5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="phi_urem178_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem178/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="phi_mul176_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul176/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="h_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="phi_mul183_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul183_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="filter_conv5_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="18" slack="0"/>
<pin id="104" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_conv5_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="19" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filter_conv5_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="filter_local_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="filter_local_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_1_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="filter_local_2_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_2_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="filter_local_3_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_3_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="filter_local_4_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_4_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="filter_local_5_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_5_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="filter_local_6_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_6_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="filter_local_7_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_7_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="filter_local_8_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_8_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln81_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln81_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln81_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln81_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln81_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln81_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln81_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln81_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln81_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln79_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="23" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="11" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="phi_urem178_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem178_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="h_2_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln79_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="11" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln79_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln79_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln79_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln81_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="18" slack="0"/>
<pin id="274" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln81_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="18" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln79_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln79_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln79_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="0"/>
<pin id="297" dir="0" index="2" bw="11" slack="0"/>
<pin id="298" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln79_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln79_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="0" index="1" bw="11" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="phi_mul176_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="23" slack="1"/>
<pin id="314" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul176_load/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln79_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="23" slack="0"/>
<pin id="317" dir="0" index="1" bw="13" slack="0"/>
<pin id="318" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="23" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="0" index="3" bw="6" slack="0"/>
<pin id="326" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln79_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="bitcast_ln81_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln79_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="23" slack="0"/>
<pin id="359" dir="0" index="1" bw="23" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="phi_urem178_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem178 "/>
</bind>
</comp>

<comp id="369" class="1005" name="phi_mul176_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="23" slack="0"/>
<pin id="371" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul176 "/>
</bind>
</comp>

<comp id="376" class="1005" name="h_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="386" class="1005" name="trunc_ln79_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln79 "/>
</bind>
</comp>

<comp id="390" class="1005" name="filter_conv5_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="19" slack="1"/>
<pin id="392" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="filter_conv5_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="162" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="155" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="148" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="141" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="134" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="127" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="120" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="113" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="169" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="248" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="245" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="263" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="94" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="286"><net_src comp="245" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="245" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="282" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="257" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="294" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="76" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="312" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="78" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="334"><net_src comp="321" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="342"><net_src comp="331" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="343"><net_src comp="331" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="347"><net_src comp="107" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="356"><net_src comp="344" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="361"><net_src comp="315" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="82" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="372"><net_src comp="86" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="379"><net_src comp="90" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="389"><net_src comp="267" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="100" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filter_local_8 | {2 }
	Port: filter_local_7 | {2 }
	Port: filter_local_6 | {2 }
	Port: filter_local_5 | {2 }
	Port: filter_local_4 | {2 }
	Port: filter_local_3 | {2 }
	Port: filter_local_2 | {2 }
	Port: filter_local_1 | {2 }
	Port: filter_local | {2 }
	Port: filter_conv5 | {}
 - Input state : 
	Port: conv5_Pipeline_F1_1 : phi_mul183 | {1 }
	Port: conv5_Pipeline_F1_1 : filter_conv5 | {1 2 }
  - Chain level:
	State 1
		store_ln79 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem178_load : 1
		h_2 : 1
		icmp_ln79 : 2
		add_ln79 : 2
		br_ln79 : 3
		zext_ln79 : 2
		trunc_ln79 : 2
		add_ln81 : 3
		zext_ln81 : 4
		filter_conv5_addr : 5
		filter_conv5_load : 6
		switch_ln81 : 3
		add_ln79_2 : 2
		icmp_ln79_1 : 2
		select_ln79 : 3
		store_ln79 : 3
		store_ln79 : 4
	State 2
		add_ln79_1 : 1
		tmp : 1
		zext_ln79_1 : 2
		bitcast_ln81 : 1
		filter_local_addr : 3
		filter_local_1_addr : 3
		filter_local_2_addr : 3
		filter_local_3_addr : 3
		filter_local_4_addr : 3
		filter_local_5_addr : 3
		filter_local_6_addr : 3
		filter_local_7_addr : 3
		filter_local_8_addr : 3
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln79_fu_257      |    0    |    18   |
|    add   |       add_ln81_fu_271      |    0    |    25   |
|          |      add_ln79_2_fu_282     |    0    |    18   |
|          |      add_ln79_1_fu_315     |    0    |    30   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln79_fu_251      |    0    |    18   |
|          |     icmp_ln79_1_fu_288     |    0    |    18   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln79_fu_294     |    0    |    10   |
|----------|----------------------------|---------|---------|
|   read   | phi_mul183_read_read_fu_94 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln79_fu_263      |    0    |    0    |
|   zext   |      zext_ln81_fu_277      |    0    |    0    |
|          |     zext_ln79_1_fu_331     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln79_fu_267     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         tmp_fu_321         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   137   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|filter_conv5_addr_reg_390|   19   |
|        h_reg_376        |   11   |
|    phi_mul176_reg_369   |   23   |
|   phi_urem178_reg_362   |   11   |
|    trunc_ln79_reg_386   |    4   |
+-------------------------+--------+
|          Total          |   68   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  19  |   38   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   38   ||  0.427  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   137  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   68   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   68   |   146  |
+-----------+--------+--------+--------+
