// Seed: 3971403078
module module_0 (
    input wor id_0,
    output supply1 id_1
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output logic id_2,
    input  tri   id_3,
    output wor   id_4
);
  always_comb @((-1)) id_2 <= -1'd0;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign id_4 = id_6;
endmodule
module module_2 #(
    parameter id_1 = 32'd49,
    parameter id_3 = 32'd90
) (
    output uwire id_0,
    input  wor   _id_1,
    output tri0  id_2,
    input  wor   _id_3,
    output tri1  id_4,
    input  tri   id_5,
    output wire  id_6,
    input  tri0  id_7
);
  logic [1 : id_1] id_9 = id_3;
  wire [-1  ?  ~  -1 : -1 : id_3] id_10;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  assign modCall_1.id_0 = 0;
  wire id_11[id_1 : -1 'b0];
endmodule
