$date
	Tue Jul  6 17:24:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bancoDemux4x1 $end
$var wire 2 ! select [1:0] $end
$var wire 1 " reset $end
$var wire 10 # demuxIn [9:0] $end
$var wire 1 $ clk $end
$var wire 10 % FIFO_3 [9:0] $end
$var wire 10 & FIFO_2 [9:0] $end
$var wire 10 ' FIFO_1 [9:0] $end
$var wire 10 ( FIFO_0 [9:0] $end
$scope module demultiplexor $end
$var wire 2 ) select [1:0] $end
$var wire 1 " reset $end
$var wire 10 * in_conductual [9:0] $end
$var wire 1 $ clk $end
$var reg 10 + out_0 [9:0] $end
$var reg 10 , out_1 [9:0] $end
$var reg 10 - out_2 [9:0] $end
$var reg 10 . out_3 [9:0] $end
$upscope $end
$scope module test $end
$var wire 10 / FIFO_0 [9:0] $end
$var wire 10 0 FIFO_1 [9:0] $end
$var wire 10 1 FIFO_2 [9:0] $end
$var wire 10 2 FIFO_3 [9:0] $end
$var reg 1 $ clk $end
$var reg 10 3 demuxIn [9:0] $end
$var reg 1 " reset $end
$var reg 2 4 select [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 4
b1000000001 3
bx 2
bx 1
bx 0
b1011001100 /
bx .
bx -
bx ,
b1011001100 +
b1000000001 *
b1 )
b1011001100 (
bx '
bx &
bx %
1$
b1000000001 #
1"
b1 !
$end
#1
0$
#2
b1000000001 '
b1000000001 ,
b1000000001 0
b10 !
b10 )
b10 4
0"
1$
#3
0$
#4
b11 !
b11 )
b11 4
b1001111001 #
b1001111001 *
b1001111001 3
1"
1$
#5
0$
#6
b1001111001 %
b1001111001 .
b1001111001 2
b10 !
b10 )
b10 4
1$
#7
0$
#8
b0 !
b0 )
b0 4
b1001111001 &
b1001111001 -
b1001111001 1
1$
#9
0$
#10
b1001111001 (
b1001111001 +
b1001111001 /
b11 !
b11 )
b11 4
1$
#11
0$
#12
1$
#13
0$
#14
1$
#15
0$
#16
1$
#17
0$
#18
1$
#19
0$
#20
1$
#21
0$
#22
1$
#23
0$
#24
1$
#25
0$
#26
1$
