Analysis & Synthesis report for Bootloader
Tue Mar 01 15:16:34 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |Bootloader|PHY_state
  9. State Machine - |Bootloader|state_Tx
 10. State Machine - |Bootloader|PHY_Rx_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated
 17. Source assignments for Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component
 18. Source assignments for Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5
 19. Source assignments for Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6
 20. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated
 21. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_g47:rdptr_g1p
 22. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p
 23. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram
 24. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_ekd:rs_dgwp
 25. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12
 26. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_fkd:ws_dgrp
 27. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15
 28. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component
 29. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated
 30. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated
 31. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated
 32. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated
 33. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated
 34. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr
 35. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr
 36. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1
 37. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component
 38. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated
 39. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p
 40. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_pjc:wrptr_g1p
 41. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_ojc:wrptr_gp
 42. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram
 43. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp
 44. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp
 45. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 46. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16
 47. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 48. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19
 49. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component
 50. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated
 51. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p
 52. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_pjc:wrptr_g1p
 53. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_ojc:wrptr_gp
 54. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram
 55. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp
 56. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp
 57. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 58. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16
 59. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 60. Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19
 61. Parameter Settings for User Entity Instance: Top-level Entity: |Bootloader
 62. Parameter Settings for User Entity Instance: PLL_clocks:PLL_inst|altpll:altpll_component
 63. Parameter Settings for User Entity Instance: Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5
 64. Parameter Settings for User Entity Instance: Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6
 65. Parameter Settings for User Entity Instance: PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 66. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr
 67. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr
 68. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr
 69. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr
 70. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr
 71. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4
 72. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5
 73. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr
 74. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr
 75. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3
 76. Parameter Settings for User Entity Instance: Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component
 77. Parameter Settings for User Entity Instance: Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component
 78. Parameter Settings for User Entity Instance: Led_control:Control_LED0
 79. altpll Parameter Settings by Entity Instance
 80. scfifo Parameter Settings by Entity Instance
 81. dcfifo Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "Led_flash:Flash_LED5"
 83. Port Connectivity Checks: "Led_flash:Flash_LED3"
 84. Port Connectivity Checks: "Led_flash:Flash_LED2"
 85. Port Connectivity Checks: "Led_flash:Flash_LED1"
 86. Port Connectivity Checks: "Led_flash:Flash_LED0"
 87. Port Connectivity Checks: "Rx_fifo:Rx_fifo_JTAG_inst"
 88. Port Connectivity Checks: "Rx_fifo:Rx_fifo_inst"
 89. Port Connectivity Checks: "ASMI:ASMI_inst"
 90. Port Connectivity Checks: "MDIO:MDIO_inst"
 91. Port Connectivity Checks: "Reconfigure:Recon_inst|Remote:Remoteinst"
 92. Port Connectivity Checks: "Reconfigure:Recon_inst"
 93. Port Connectivity Checks: "PLL_clocks:PLL_inst"
 94. Analysis & Synthesis Messages
 95. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 01 15:16:34 2011        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Bootloader                                   ;
; Top-level Entity Name              ; Bootloader                                   ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 2,899                                        ;
;     Total combinational functions  ; 2,319                                        ;
;     Dedicated logic registers      ; 1,697                                        ;
; Total registers                    ; 1697                                         ;
; Total pins                         ; 50                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 20,608                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C40Q240C8       ;                    ;
; Top-level entity name                                                      ; Bootloader         ; Bootloader         ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+
; Rx_fifo.v                        ; yes             ; User Wizard-Generated File   ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/Rx_fifo.v                 ;
; EEPROM.v                         ; yes             ; User Verilog HDL File        ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/EEPROM.v                  ;
; ASMI.v                           ; yes             ; User Wizard-Generated File   ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/ASMI.v                    ;
; Bootloader.v                     ; yes             ; User Verilog HDL File        ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/Bootloader.v              ;
; CRC32.v                          ; yes             ; User Verilog HDL File        ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/CRC32.v                   ;
; Led_control.v                    ; yes             ; User Verilog HDL File        ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/Led_control.v             ;
; Led_flash.v                      ; yes             ; User Verilog HDL File        ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/Led_flash.v               ;
; MDIO.v                           ; yes             ; User Verilog HDL File        ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/MDIO.v                    ;
; PHY_fifo.v                       ; yes             ; User Wizard-Generated File   ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/PHY_fifo.v                ;
; PLL_clocks.v                     ; yes             ; User Wizard-Generated File   ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/PLL_clocks.v              ;
; Reconfigure.v                    ; yes             ; User Verilog HDL File        ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/Reconfigure.v             ;
; Remote.v                         ; yes             ; User Wizard-Generated File   ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/Remote.v                  ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                ;
; db/pll_clocks_altpll.v           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/pll_clocks_altpll.v    ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf           ;
; db/cntr_eri.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/cntr_eri.tdf           ;
; db/cntr_dri.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/cntr_dri.tdf           ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf   ;
; db/dcfifo_fah1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/dcfifo_fah1.tdf        ;
; db/a_graycounter_g47.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_graycounter_g47.tdf  ;
; db/a_graycounter_bic.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_graycounter_bic.tdf  ;
; db/altsyncram_af31.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/altsyncram_af31.tdf    ;
; db/alt_synch_pipe_ekd.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/alt_synch_pipe_ekd.tdf ;
; db/dffpipe_dd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/dffpipe_dd9.tdf        ;
; db/alt_synch_pipe_fkd.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/alt_synch_pipe_fkd.tdf ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/dffpipe_ed9.tdf        ;
; db/cmpr_256.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/cmpr_256.tdf           ;
; db/cntr_s2e.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/cntr_s2e.tdf           ;
; a_graycounter.tdf                ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/a_graycounter.tdf         ;
; db/a_graycounter_cfg.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_graycounter_cfg.tdf  ;
; db/a_graycounter_bfg.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_graycounter_bfg.tdf  ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf           ;
; db/cmpr_und.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/cmpr_und.tdf           ;
; db/cntr_kqi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/cntr_kqi.tdf           ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/scfifo.tdf                ;
; db/scfifo_6ul.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/scfifo_6ul.tdf         ;
; db/a_dpfifo_1as.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_dpfifo_1as.tdf       ;
; db/a_fefifo_48e.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_fefifo_48e.tdf       ;
; db/cntr_7n7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/cntr_7n7.tdf           ;
; db/dpram_flt.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/dpram_flt.tdf          ;
; db/altsyncram_jvj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/altsyncram_jvj1.tdf    ;
; db/cntr_rmb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/cntr_rmb.tdf           ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf                ;
; db/dcfifo_0pj1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/dcfifo_0pj1.tdf        ;
; db/a_gray2bin_ugb.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_gray2bin_ugb.tdf     ;
; db/a_graycounter_t57.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_graycounter_t57.tdf  ;
; db/a_graycounter_pjc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_graycounter_pjc.tdf  ;
; db/a_graycounter_ojc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/a_graycounter_ojc.tdf  ;
; db/altsyncram_7i31.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/altsyncram_7i31.tdf    ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/dffpipe_pe9.tdf        ;
; db/alt_synch_pipe_rld.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/alt_synch_pipe_rld.tdf ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/dffpipe_qe9.tdf        ;
; db/alt_synch_pipe_sld.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/alt_synch_pipe_sld.tdf ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/dffpipe_re9.tdf        ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/db/cmpr_f66.tdf           ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,899                                                                                         ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 2319                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 1065                                                                                          ;
;     -- 3 input functions                    ; 466                                                                                           ;
;     -- <=2 input functions                  ; 788                                                                                           ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 1854                                                                                          ;
;     -- arithmetic mode                      ; 465                                                                                           ;
;                                             ;                                                                                               ;
; Total registers                             ; 1697                                                                                          ;
;     -- Dedicated logic registers            ; 1697                                                                                          ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 50                                                                                            ;
; Total memory bits                           ; 20608                                                                                         ;
; Total PLLs                                  ; 1                                                                                             ;
; Maximum fan-out node                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1250                                                                                          ;
; Total fan-out                               ; 13184                                                                                         ;
; Average fan-out                             ; 3.18                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                   ; Library Name ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Bootloader                                                             ; 2319 (1217)       ; 1697 (774)   ; 20608       ; 0            ; 0       ; 0         ; 50   ; 0            ; |Bootloader                                                                                                                                                                                           ; work         ;
;    |ASMI:ASMI_inst|                                                     ; 177 (0)           ; 133 (0)      ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Bootloader|ASMI:ASMI_inst                                                                                                                                                                            ;              ;
;       |ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component| ; 177 (101)         ; 133 (72)     ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component                                                                                                            ;              ;
;          |a_graycounter:addbyte_cntr|                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr                                                                                 ;              ;
;             |a_graycounter_cfg:auto_generated|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated                                                ;              ;
;          |a_graycounter:gen_cntr|                                       ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr                                                                                     ;              ;
;             |a_graycounter_cfg:auto_generated|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated                                                    ;              ;
;          |a_graycounter:stage_cntr|                                     ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr                                                                                   ;              ;
;             |a_graycounter_bfg:auto_generated|                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated                                                  ;              ;
;          |a_graycounter:wrstage_cntr|                                   ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr                                                                                 ;              ;
;             |a_graycounter_bfg:auto_generated|                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated                                                ;              ;
;          |lpm_compare:cmpr4|                                            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4                                                                                          ;              ;
;             |cmpr_und:auto_generated|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated                                                                  ;              ;
;          |lpm_compare:cmpr5|                                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5                                                                                          ;              ;
;             |cmpr_und:auto_generated|                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5|cmpr_und:auto_generated                                                                  ;              ;
;          |lpm_counter:pgwr_data_cntr|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr                                                                                 ;              ;
;             |cntr_kqi:auto_generated|                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated                                                         ;              ;
;          |lpm_counter:pgwr_read_cntr|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr                                                                                 ;              ;
;             |cntr_kqi:auto_generated|                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated                                                         ;              ;
;          |scfifo:scfifo3|                                               ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3                                                                                             ;              ;
;             |scfifo_6ul:auto_generated|                                 ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated                                                                   ;              ;
;                |a_dpfifo_1as:dpfifo|                                    ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo                                               ;              ;
;                   |a_fefifo_48e:fifo_state|                             ; 19 (10)           ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state                       ;              ;
;                      |cntr_7n7:count_usedw|                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw  ;              ;
;                   |cntr_rmb:rd_ptr_count|                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count                         ;              ;
;                   |cntr_rmb:wr_ptr|                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr                               ;              ;
;                   |dpram_flt:FIFOram|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram                             ;              ;
;                      |altsyncram_jvj1:altsyncram1|                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ;              ;
;    |CRC32:CRC32_inst|                                                   ; 43 (43)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|CRC32:CRC32_inst                                                                                                                                                                          ;              ;
;    |EEPROM:EEPROM_inst|                                                 ; 179 (179)         ; 167 (167)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|EEPROM:EEPROM_inst                                                                                                                                                                        ;              ;
;    |Led_control:Control_LED0|                                           ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_control:Control_LED0                                                                                                                                                                  ;              ;
;    |Led_flash:Flash_LED0|                                               ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED0                                                                                                                                                                      ;              ;
;    |Led_flash:Flash_LED1|                                               ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED1                                                                                                                                                                      ;              ;
;    |Led_flash:Flash_LED2|                                               ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED2                                                                                                                                                                      ;              ;
;    |Led_flash:Flash_LED3|                                               ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED3                                                                                                                                                                      ;              ;
;    |Led_flash:Flash_LED5|                                               ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED5                                                                                                                                                                      ;              ;
;    |MDIO:MDIO_inst|                                                     ; 128 (128)         ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|MDIO:MDIO_inst                                                                                                                                                                            ;              ;
;    |PHY_fifo:PHY_fifo_inst|                                             ; 32 (0)            ; 53 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst                                                                                                                                                                    ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|               ; 32 (0)            ; 53 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                  ;              ;
;          |dcfifo_fah1:auto_generated|                                   ; 32 (6)            ; 53 (16)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated                                                                                       ;              ;
;             |a_graycounter_bic:wrptr_g1p|                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p                                                           ;              ;
;             |a_graycounter_g47:rdptr_g1p|                               ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_g47:rdptr_g1p                                                           ;              ;
;             |alt_synch_pipe_ekd:rs_dgwp|                                ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_ekd:rs_dgwp                                                            ;              ;
;                |dffpipe_dd9:dffpipe12|                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12                                      ;              ;
;             |alt_synch_pipe_fkd:ws_dgrp|                                ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_fkd:ws_dgrp                                                            ;              ;
;                |dffpipe_ed9:dffpipe15|                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15                                      ;              ;
;             |altsyncram_af31:fifo_ram|                                  ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram                                                              ;              ;
;             |cmpr_256:rdempty_eq_comp|                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|cmpr_256:rdempty_eq_comp                                                              ;              ;
;             |cmpr_256:wrfull_eq_comp|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|cmpr_256:wrfull_eq_comp                                                               ;              ;
;             |cntr_s2e:cntr_b|                                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|cntr_s2e:cntr_b                                                                       ;              ;
;    |PLL_clocks:PLL_inst|                                                ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PLL_clocks:PLL_inst                                                                                                                                                                       ;              ;
;       |altpll:altpll_component|                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PLL_clocks:PLL_inst|altpll:altpll_component                                                                                                                                               ;              ;
;          |PLL_clocks_altpll:auto_generated|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated                                                                                                              ;              ;
;    |Reconfigure:Recon_inst|                                             ; 160 (55)          ; 93 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst                                                                                                                                                                    ;              ;
;       |Remote:Remoteinst|                                               ; 105 (0)           ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst                                                                                                                                                  ;              ;
;          |Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|              ; 105 (92)          ; 70 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component                                                                                                  ;              ;
;             |lpm_counter:cntr5|                                         ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5                                                                                ;              ;
;                |cntr_eri:auto_generated|                                ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5|cntr_eri:auto_generated                                                        ;              ;
;             |lpm_counter:cntr6|                                         ; 6 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6                                                                                ;              ;
;                |cntr_dri:auto_generated|                                ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6|cntr_dri:auto_generated                                                        ;              ;
;    |Rx_fifo:Rx_fifo_JTAG_inst|                                          ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst                                                                                                                                                                 ;              ;
;       |dcfifo:dcfifo_component|                                         ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component                                                                                                                                         ;              ;
;          |dcfifo_0pj1:auto_generated|                                   ; 92 (14)           ; 116 (22)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated                                                                                                              ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                              ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                              ;              ;
;             |a_graycounter_ojc:wrptr_gp|                                ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_ojc:wrptr_gp                                                                                   ;              ;
;             |a_graycounter_t57:rdptr_g1p|                               ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                  ;              ;
;             |alt_synch_pipe_rld:rs_dgwp|                                ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                   ;              ;
;                |dffpipe_qe9:dffpipe16|                                  ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16                                                             ;              ;
;             |alt_synch_pipe_sld:ws_dgrp|                                ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                   ;              ;
;                |dffpipe_re9:dffpipe19|                                  ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19                                                             ;              ;
;             |altsyncram_7i31:fifo_ram|                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram                                                                                     ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                     ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                      ;              ;
;             |dffpipe_pe9:rs_brp|                                        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp                                                                                           ;              ;
;             |dffpipe_pe9:rs_bwp|                                        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp                                                                                           ;              ;
;    |Rx_fifo:Rx_fifo_inst|                                               ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst                                                                                                                                                                      ;              ;
;       |dcfifo:dcfifo_component|                                         ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component                                                                                                                                              ;              ;
;          |dcfifo_0pj1:auto_generated|                                   ; 92 (15)           ; 116 (22)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated                                                                                                                   ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                   ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                   ;              ;
;             |a_graycounter_ojc:wrptr_gp|                                ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_ojc:wrptr_gp                                                                                        ;              ;
;             |a_graycounter_t57:rdptr_g1p|                               ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                       ;              ;
;             |alt_synch_pipe_rld:rs_dgwp|                                ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                        ;              ;
;                |dffpipe_qe9:dffpipe16|                                  ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16                                                                  ;              ;
;             |alt_synch_pipe_sld:ws_dgrp|                                ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                        ;              ;
;                |dffpipe_re9:dffpipe19|                                  ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19                                                                  ;              ;
;             |altsyncram_7i31:fifo_ram|                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram                                                                                          ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                          ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                           ;              ;
;             |dffpipe_pe9:rs_brp|                                        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp                                                                                                ;              ;
;             |dffpipe_pe9:rs_bwp|                                        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                ;              ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 32           ; 4            ; 16           ; 8            ; 128  ; None ;
; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------+
; State Machine - |Bootloader|PHY_state ;
+-----------------+---------------------+
; Name            ; PHY_state.00001     ;
+-----------------+---------------------+
; PHY_state.00000 ; 0                   ;
; PHY_state.00001 ; 1                   ;
+-----------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Bootloader|state_Tx                                                                                    ;
+------------------+--------------+-----------------+-----------------+------------------+---------------+----------------+
; Name             ; state_Tx.CRC ; state_Tx.SENDID ; state_Tx.SENDIP ; state_Tx.SENDMAC ; state_Tx.SEND ; state_Tx.RESET ;
+------------------+--------------+-----------------+-----------------+------------------+---------------+----------------+
; state_Tx.RESET   ; 0            ; 0               ; 0               ; 0                ; 0             ; 0              ;
; state_Tx.SEND    ; 0            ; 0               ; 0               ; 0                ; 1             ; 1              ;
; state_Tx.SENDMAC ; 0            ; 0               ; 0               ; 1                ; 0             ; 1              ;
; state_Tx.SENDIP  ; 0            ; 0               ; 1               ; 0                ; 0             ; 1              ;
; state_Tx.SENDID  ; 0            ; 1               ; 0               ; 0                ; 0             ; 1              ;
; state_Tx.CRC     ; 1            ; 0               ; 0               ; 0                ; 0             ; 1              ;
+------------------+--------------+-----------------+-----------------+------------------+---------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Bootloader|PHY_Rx_state                                                                                                                                                                                                                                                                                                 ;
+------------------------------+----------------------+---------------------+----------------------+--------------------+--------------------------+-------------------------+-----------------------+------------------------------+-----------------------------+---------------------------+-----------------------+--------------------+
; Name                         ; PHY_Rx_state.WRITEIP ; PHY_Rx_state.READIP ; PHY_Rx_state.READMAC ; PHY_Rx_state.ERASE ; PHY_Rx_state.ERASE_FLASH ; PHY_Rx_state.GET_DEVICE ; PHY_Rx_state.WAIT_ACK ; PHY_Rx_state.SEND_TO_J_FIFO2 ; PHY_Rx_state.SEND_TO_J_FIFO ; PHY_Rx_state.SEND_TO_FIFO ; PHY_Rx_state.GET_TYPE ; PHY_Rx_state.START ;
+------------------------------+----------------------+---------------------+----------------------+--------------------+--------------------------+-------------------------+-----------------------+------------------------------+-----------------------------+---------------------------+-----------------------+--------------------+
; PHY_Rx_state.START           ; 0                    ; 0                   ; 0                    ; 0                  ; 0                        ; 0                       ; 0                     ; 0                            ; 0                           ; 0                         ; 0                     ; 0                  ;
; PHY_Rx_state.GET_TYPE        ; 0                    ; 0                   ; 0                    ; 0                  ; 0                        ; 0                       ; 0                     ; 0                            ; 0                           ; 0                         ; 1                     ; 1                  ;
; PHY_Rx_state.SEND_TO_FIFO    ; 0                    ; 0                   ; 0                    ; 0                  ; 0                        ; 0                       ; 0                     ; 0                            ; 0                           ; 1                         ; 0                     ; 1                  ;
; PHY_Rx_state.SEND_TO_J_FIFO  ; 0                    ; 0                   ; 0                    ; 0                  ; 0                        ; 0                       ; 0                     ; 0                            ; 1                           ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.SEND_TO_J_FIFO2 ; 0                    ; 0                   ; 0                    ; 0                  ; 0                        ; 0                       ; 0                     ; 1                            ; 0                           ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.WAIT_ACK        ; 0                    ; 0                   ; 0                    ; 0                  ; 0                        ; 0                       ; 1                     ; 0                            ; 0                           ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.GET_DEVICE      ; 0                    ; 0                   ; 0                    ; 0                  ; 0                        ; 1                       ; 0                     ; 0                            ; 0                           ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.ERASE_FLASH     ; 0                    ; 0                   ; 0                    ; 0                  ; 1                        ; 0                       ; 0                     ; 0                            ; 0                           ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.ERASE           ; 0                    ; 0                   ; 0                    ; 1                  ; 0                        ; 0                       ; 0                     ; 0                            ; 0                           ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.READMAC         ; 0                    ; 0                   ; 1                    ; 0                  ; 0                        ; 0                       ; 0                     ; 0                            ; 0                           ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.READIP          ; 0                    ; 1                   ; 0                    ; 0                  ; 0                        ; 0                       ; 0                     ; 0                            ; 0                           ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.WRITEIP         ; 1                    ; 0                   ; 0                    ; 0                  ; 0                        ; 0                       ; 0                     ; 0                            ; 0                           ; 0                         ; 0                     ; 1                  ;
+------------------------------+----------------------+---------------------+----------------------+--------------------+--------------------------+-------------------------+-----------------------+------------------------------+-----------------------------+---------------------------+-----------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; reply[3..7]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|bulk_erase_reg                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_prot_reg                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|write[4..5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[5][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[4][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[3][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[2][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[1][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_data[0][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[5][0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[5][1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[5][2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[5][3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[5][4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[4][0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[4][1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[4][4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[3][2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[3][4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[2][0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[2][1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[2][4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[1][2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[1][4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[0][1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[0][2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|REG_address[0][4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sprot_rstat_reg                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg                                                            ; Stuck at GND due to stuck port clock_enable                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg2                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|streg_datain_reg                                                            ; Stuck at GND due to stuck port clock_enable                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[0..7]                                                           ; Lost fanout                                                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_opfdly_reg                                                              ; Lost fanout                                                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0..1] ; Stuck at GND due to stuck port clock_enable                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|parity1         ; Lost fanout                                                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg2                                                            ; Lost fanout                                                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg                                                             ; Lost fanout                                                                                              ;
; read_sid                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; read                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                   ;
; read_enable                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; address[0..7]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; shift_count[1,4,7,9]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                   ;
; DISENGAGE[1,5,8]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_reg                                                                    ; Stuck at GND due to stuck port clock_enable                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_sid_reg                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg2                                                                ; Lost fanout                                                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg                                                                 ; Lost fanout                                                                                              ;
; MDIO:MDIO_inst|previous_speed                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; Reconfigure:Recon_inst|ReadSource[0..1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe25a[3..4]                                                     ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[0]                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg                                                                  ; Stuck at GND due to stuck port clock_enable                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg2                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_rbyte_reg                                                               ; Lost fanout                                                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_endrbyte_reg                                                            ; Lost fanout                                                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg2                                                               ; Lost fanout                                                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg                                                                ; Lost fanout                                                                                              ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_read_reg                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[1..7]                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[10]                                                ; Lost fanout                                                                                              ;
; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[10]                                                ; Lost fanout                                                                                              ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[10]                                                     ; Lost fanout                                                                                              ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[10]                                                     ; Lost fanout                                                                                              ;
; MDIO:MDIO_inst|REG_address[0][3]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                             ;
; MDIO:MDIO_inst|REG_address[0][0]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[1][3]                                                             ;
; MDIO:MDIO_inst|REG_address[1][3]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[1][1]                                                             ;
; MDIO:MDIO_inst|REG_address[1][1]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[1][0]                                                             ;
; MDIO:MDIO_inst|REG_address[1][0]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[2][3]                                                             ;
; MDIO:MDIO_inst|REG_address[2][3]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[2][2]                                                             ;
; MDIO:MDIO_inst|REG_address[2][2]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[3][3]                                                             ;
; MDIO:MDIO_inst|REG_address[3][3]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[3][1]                                                             ;
; MDIO:MDIO_inst|REG_address[3][1]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[3][0]                                                             ;
; MDIO:MDIO_inst|REG_address[3][0]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[4][3]                                                             ;
; MDIO:MDIO_inst|REG_address[4][3]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_address[4][2]                                                             ;
; MDIO:MDIO_inst|REG_address[4][2]                                                                                                                           ; Merged with MDIO:MDIO_inst|REG_data[1][15]                                                               ;
; MDIO:MDIO_inst|REG_data[1][15]                                                                                                                             ; Merged with MDIO:MDIO_inst|REG_data[1][8]                                                                ;
; MDIO:MDIO_inst|REG_data[1][8]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_data[1][2]                                                                ;
; MDIO:MDIO_inst|REG_data[1][2]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_data[3][15]                                                               ;
; MDIO:MDIO_inst|REG_data[3][15]                                                                                                                             ; Merged with MDIO:MDIO_inst|REG_data[3][8]                                                                ;
; MDIO:MDIO_inst|REG_data[3][8]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_data[3][2]                                                                ;
; MDIO:MDIO_inst|REG_data[3][2]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_data[3][0]                                                                ;
; MDIO:MDIO_inst|REG_data[3][0]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_data[5][12]                                                               ;
; MDIO:MDIO_inst|REG_data[5][12]                                                                                                                             ; Merged with MDIO:MDIO_inst|REG_data[5][9]                                                                ;
; MDIO:MDIO_inst|REG_data[5][9]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_data[5][8]                                                                ;
; TMS_data[1..4,6]                                                                                                                                           ; Merged with TMS_data[0]                                                                                  ;
; erase_confirm_ACK                                                                                                                                          ; Merged with erase_done_ACK                                                                               ;
; TMS_data[8..9,12..13,16,22,25..26,28]                                                                                                                      ; Merged with TMS_data[5]                                                                                  ;
; TMS_data[10..11,14..15,17..21,23..24,27,29..33]                                                                                                            ; Merged with TMS_data[7]                                                                                  ;
; prog                                                                                                                                                       ; Merged with Rx_enable                                                                                    ;
; start_up[4]                                                                                                                                                ; Merged with start_up[3]                                                                                  ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_op_hdlyreg                                                              ; Merged with ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg ;
; Reconfigure:Recon_inst|ConfigState[6..7]                                                                                                                   ; Merged with Reconfigure:Recon_inst|ConfigState[5]                                                        ;
; TMS_data[5]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; start_up[3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; Reconfigure:Recon_inst|ConfigState[5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; Reconfigure:Recon_inst|DataIn[1..17,19..21]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; shift_count[5]                                                                                                                                             ; Merged with shift_count[3]                                                                               ;
; shift_count[3]                                                                                                                                             ; Merged with shift_count[2]                                                                               ;
; shift_count[6]                                                                                                                                             ; Merged with shift_count[0]                                                                               ;
; DISENGAGE[4,6..7,9]                                                                                                                                        ; Merged with shift_count[0]                                                                               ;
; shift_count[10..11]                                                                                                                                        ; Merged with shift_count[0]                                                                               ;
; DISENGAGE[0,2..3]                                                                                                                                          ; Merged with shift_count[8]                                                                               ;
; data_state[8]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; MDIO:MDIO_inst|read[3..4]                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                              ;
; EEPROM:EEPROM_inst|EEPROM_write_enable[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                   ;
; EEPROM:EEPROM_inst|EEPROM_read[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                   ;
; PHY_state~3                                                                                                                                                ; Lost fanout                                                                                              ;
; PHY_state~4                                                                                                                                                ; Lost fanout                                                                                              ;
; PHY_state~5                                                                                                                                                ; Lost fanout                                                                                              ;
; PHY_state~6                                                                                                                                                ; Lost fanout                                                                                              ;
; state_Tx~8                                                                                                                                                 ; Lost fanout                                                                                              ;
; state_Tx~9                                                                                                                                                 ; Lost fanout                                                                                              ;
; state_Tx~10                                                                                                                                                ; Lost fanout                                                                                              ;
; state_Tx~11                                                                                                                                                ; Lost fanout                                                                                              ;
; state_Tx~12                                                                                                                                                ; Lost fanout                                                                                              ;
; state_Tx~13                                                                                                                                                ; Lost fanout                                                                                              ;
; state_Tx~14                                                                                                                                                ; Lost fanout                                                                                              ;
; PHY_Rx_state~14                                                                                                                                            ; Lost fanout                                                                                              ;
; PHY_Rx_state~15                                                                                                                                            ; Lost fanout                                                                                              ;
; PHY_Rx_state~16                                                                                                                                            ; Lost fanout                                                                                              ;
; PHY_Rx_state~17                                                                                                                                            ; Lost fanout                                                                                              ;
; PHY_Rx_state~18                                                                                                                                            ; Lost fanout                                                                                              ;
; HB_counter[26]                                                                                                                                             ; Lost fanout                                                                                              ;
; Total Number of Removed Registers = 292                                                                                                                    ;                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                   ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Reconfigure:Recon_inst|ConfigState[5]                                                           ; Stuck at GND                   ; Reconfigure:Recon_inst|DataIn[3], Reconfigure:Recon_inst|DataIn[2],                                                                                      ;
;                                                                                                 ; due to stuck port data_in      ; Reconfigure:Recon_inst|DataIn[1], Reconfigure:Recon_inst|DataIn[4],                                                                                      ;
;                                                                                                 ;                                ; Reconfigure:Recon_inst|DataIn[5], Reconfigure:Recon_inst|DataIn[6],                                                                                      ;
;                                                                                                 ;                                ; Reconfigure:Recon_inst|DataIn[7], Reconfigure:Recon_inst|DataIn[8],                                                                                      ;
;                                                                                                 ;                                ; Reconfigure:Recon_inst|DataIn[9], Reconfigure:Recon_inst|DataIn[10],                                                                                     ;
;                                                                                                 ;                                ; Reconfigure:Recon_inst|DataIn[11], Reconfigure:Recon_inst|DataIn[12],                                                                                    ;
;                                                                                                 ;                                ; Reconfigure:Recon_inst|DataIn[13], Reconfigure:Recon_inst|DataIn[14],                                                                                    ;
;                                                                                                 ;                                ; Reconfigure:Recon_inst|DataIn[15], Reconfigure:Recon_inst|DataIn[16],                                                                                    ;
;                                                                                                 ;                                ; Reconfigure:Recon_inst|DataIn[17], Reconfigure:Recon_inst|DataIn[19],                                                                                    ;
;                                                                                                 ;                                ; Reconfigure:Recon_inst|DataIn[20], Reconfigure:Recon_inst|DataIn[21]                                                                                     ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_prot_reg     ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|streg_datain_reg,                                                         ;
;                                                                                                 ; due to stuck port data_in      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[7],                                                           ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_opfdly_reg,                                                           ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1], ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0], ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|parity1,      ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg2,                                                         ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg                                                           ;
; read                                                                                            ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_reg,                                                                 ;
;                                                                                                 ; due to stuck port data_in      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg,                                                               ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg2,                                                              ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg2,                                                            ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg                                                              ;
; read_sid                                                                                        ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_sid_reg,                                                             ;
;                                                                                                 ; due to stuck port data_in      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg2,                                                             ;
;                                                                                                 ;                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg                                                               ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg2                                                         ;
;                                                                                                 ; due to stuck port clock_enable ;                                                                                                                                                          ;
; address[0]                                                                                      ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[0]                                                               ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; address[1]                                                                                      ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[1]                                                               ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; address[2]                                                                                      ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[2]                                                               ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; address[3]                                                                                      ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[3]                                                               ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; address[4]                                                                                      ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[4]                                                               ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; address[5]                                                                                      ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[5]                                                               ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; address[6]                                                                                      ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[6]                                                               ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; address[7]                                                                                      ; Stuck at GND                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[7]                                                               ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; shift_count[1]                                                                                  ; Stuck at GND                   ; data_state[8]                                                                                                                                            ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; Reconfigure:Recon_inst|ReadSource[1]                                                            ; Stuck at GND                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe25a[4]                                                      ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; Reconfigure:Recon_inst|ReadSource[0]                                                            ; Stuck at GND                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe25a[3]                                                      ;
;                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                          ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_rbyte_reg    ; Lost Fanouts                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_endrbyte_reg                                                          ;
+-------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1697  ;
; Number of registers using Synchronous Clear  ; 368   ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 451   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1005  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; EEPROM:EEPROM_inst|CS                                                                                                                              ; 5       ;
; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe8                                                     ; 44      ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                     ; 7       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1 ; 2       ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                        ; 4       ;
; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                ; 8       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1   ; 2       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1     ; 3       ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_g47:rdptr_g1p|counter5a0         ; 7       ;
; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                   ; 4       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1 ; 3       ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_g47:rdptr_g1p|parity6            ; 4       ;
; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity12a0                             ; 1       ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity12a0                                  ; 1       ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|sub_parity9a0      ; 1       ;
; Total number of inverted registers = 15                                                                                                            ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Bootloader|sync_TD[1]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Bootloader|TMS_data[0]                               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |Bootloader|Led_control:Control_LED0|counter[15]      ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |Bootloader|reset_count[6]                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |Bootloader|address[15]                               ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |Bootloader|address[20]                               ;
; 32:1               ; 7 bits    ; 147 LEs       ; 7 LEs                ; 140 LEs                ; Yes        ; |Bootloader|Reconfigure:Recon_inst|loop[4]            ;
; 32:1               ; 3 bits    ; 63 LEs        ; 9 LEs                ; 54 LEs                 ; Yes        ; |Bootloader|Reconfigure:Recon_inst|Param[1]           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|EEPROM_write[46]       ;
; 10:1               ; 31 bits   ; 186 LEs       ; 31 LEs               ; 155 LEs                ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|EEPROM_write[3]        ;
; 17:1               ; 9 bits    ; 99 LEs        ; 9 LEs                ; 90 LEs                 ; Yes        ; |Bootloader|byte_count[1]                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Bootloader|PHY_data_count[3]                         ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|loop_count[4]              ;
; 33:1               ; 5 bits    ; 110 LEs       ; 5 LEs                ; 105 LEs                ; Yes        ; |Bootloader|MDIO:MDIO_inst|read_count[3]              ;
; 33:1               ; 6 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |Bootloader|MDIO:MDIO_inst|preamble2[3]               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|EEPROM_read[12]        ;
; 17:1               ; 7 bits    ; 77 LEs        ; 14 LEs               ; 63 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|mask[6]                    ;
; 33:1               ; 3 bits    ; 66 LEs        ; 24 LEs               ; 42 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|read[4]                    ;
; 34:1               ; 3 bits    ; 66 LEs        ; 45 LEs               ; 21 LEs                 ; Yes        ; |Bootloader|Reconfigure:Recon_inst|ConfigState[2]     ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|address[0]                 ;
; 19:1               ; 7 bits    ; 84 LEs        ; 7 LEs                ; 77 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|preamble[4]                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 4 LEs                ; 84 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|temp_address[1]            ;
; 256:1              ; 2 bits    ; 340 LEs       ; 2 LEs                ; 338 LEs                ; Yes        ; |Bootloader|shift_count[8]                            ;
; 35:1               ; 3 bits    ; 69 LEs        ; 3 LEs                ; 66 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|address2[2]                ;
; 20:1               ; 32 bits   ; 416 LEs       ; 32 LEs               ; 384 LEs                ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|This_IP[25]            ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|EEPROM_write_enable[3] ;
; 512:1              ; 10 bits   ; 3410 LEs      ; 10 LEs               ; 3400 LEs               ; Yes        ; |Bootloader|clock_toggle[4]                           ;
; 512:1              ; 33 bits   ; 11253 LEs     ; 33 LEs               ; 11220 LEs              ; Yes        ; |Bootloader|byte_counter[4]                           ;
; 512:1              ; 12 bits   ; 4092 LEs      ; 12 LEs               ; 4080 LEs               ; Yes        ; |Bootloader|one_count[1]                              ;
; 512:1              ; 6 bits    ; 2046 LEs      ; 6 LEs                ; 2040 LEs               ; Yes        ; |Bootloader|ID_count[3]                               ;
; 512:1              ; 6 bits    ; 2046 LEs      ; 6 LEs                ; 2040 LEs               ; Yes        ; |Bootloader|TMS_data_bit[4]                           ;
; 21:1               ; 2 bits    ; 28 LEs        ; 10 LEs               ; 18 LEs                 ; Yes        ; |Bootloader|state[2]                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |Bootloader|temp_MAC[5]                               ;
; 9:1                ; 40 bits   ; 240 LEs       ; 40 LEs               ; 200 LEs                ; Yes        ; |Bootloader|temp_MAC[24]                              ;
; 513:1              ; 9 bits    ; 3078 LEs      ; 9 LEs                ; 3069 LEs               ; Yes        ; |Bootloader|byte_counter2[0]                          ;
; 513:1              ; 32 bits   ; 10944 LEs     ; 32 LEs               ; 10912 LEs              ; Yes        ; |Bootloader|block_number[20]                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |Bootloader|temp_IP[6]                                ;
; 10:1               ; 24 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |Bootloader|temp_IP[19]                               ;
; 22:1               ; 6 bits    ; 84 LEs        ; 6 LEs                ; 78 LEs                 ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|shift_count[4]         ;
; 512:1              ; 5 bits    ; 1705 LEs      ; 5 LEs                ; 1700 LEs               ; Yes        ; |Bootloader|prog_count[0]                             ;
; 513:1              ; 6 bits    ; 2052 LEs      ; 6 LEs                ; 2046 LEs               ; Yes        ; |Bootloader|bit_locate[1]                             ;
; 514:1              ; 4 bits    ; 1368 LEs      ; 4 LEs                ; 1364 LEs               ; Yes        ; |Bootloader|bit_counter[0]                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |Bootloader|temp_ID[6]                                ;
; 11:1               ; 24 bits   ; 168 LEs       ; 24 LEs               ; 144 LEs                ; Yes        ; |Bootloader|temp_ID[27]                               ;
; 14:1               ; 24 bits   ; 216 LEs       ; 0 LEs                ; 216 LEs                ; Yes        ; |Bootloader|temp_CRC32[13]                            ;
; 15:1               ; 11 bits   ; 110 LEs       ; 11 LEs               ; 99 LEs                 ; Yes        ; |Bootloader|data_count[4]                             ;
; 16:1               ; 7 bits    ; 70 LEs        ; 7 LEs                ; 63 LEs                 ; Yes        ; |Bootloader|rdaddress[3]                              ;
; 522:1              ; 3 bits    ; 1044 LEs      ; 126 LEs              ; 918 LEs                ; Yes        ; |Bootloader|data_state[7]                             ;
; 136:1              ; 5 bits    ; 450 LEs       ; 95 LEs               ; 355 LEs                ; Yes        ; |Bootloader|Tx_data[6]                                ;
; 136:1              ; 3 bits    ; 270 LEs       ; 51 LEs               ; 219 LEs                ; Yes        ; |Bootloader|Tx_data[0]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Bootloader|EEPROM:EEPROM_inst|Mux0                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Bootloader|left_shift                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |Bootloader|state_Tx                                  ;
; 20:1               ; 9 bits    ; 117 LEs       ; 18 LEs               ; 99 LEs                 ; No         ; |Bootloader|Selector62                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated ;
+---------------------------+-------+------+----------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                       ;
+---------------------------+-------+------+----------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104  ; -    ; -                                                        ;
+---------------------------+-------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; c104  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; C101  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; C103  ; -    ; -                                                                    ;
+---------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                     ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                      ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                     ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                      ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated                                                ;
+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                            ; Value                                                                               ; From            ; To                        ;
+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                                ; -               ; -                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                                 ; -               ; -                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                   ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL             ; S102                                                                                ; -               ; wrptr_g                   ;
; CUT                                   ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a*          ; -               ; -                         ;
; CUT                                   ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a*  ; -               ; -                         ;
+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_g47:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity9a0                                                                                               ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity8                                                                                                     ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_ekd:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_fkd:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component ;
+---------------------------+-------+------+------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                         ;
+---------------------------+-------+------+------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C106  ; -    ; -                                                          ;
+---------------------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                    ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                     ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                    ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                     ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated                                                                            ;
+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                            ; Value                                                                               ; From            ; To                        ;
+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                                 ; -               ; -                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                                 ; -               ; -                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                   ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                                ; -               ; -                         ;
; CUT                                   ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe19|dffe20a*          ; -               ; -                         ;
; CUT                                   ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a*  ; -               ; -                         ;
+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                              ;
+---------------------------+-------+------+---------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                      ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_ojc:wrptr_gp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                             ;
+---------------------------+-------+------+--------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                              ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                 ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated                                                                       ;
+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                            ; Value                                                                               ; From            ; To                        ;
+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                                 ; -               ; -                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                                 ; -               ; -                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                   ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                                ; -               ; -                         ;
; CUT                                   ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe19|dffe20a*          ; -               ; -                         ;
; CUT                                   ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a*  ; -               ; -                         ;
+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                              ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_ojc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                  ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                      ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                            ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Bootloader ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; HPSDR_frame    ; 00000011 ; Unsigned Binary                                ;
; Type_1         ; 11101111 ; Unsigned Binary                                ;
; Type_2         ; 11111110 ; Unsigned Binary                                ;
; half_second    ; 5000000  ; Signed Integer                                 ;
; clock_speed    ; 25000000 ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_clocks:PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------+
; Parameter Name                ; Value             ; Type                                 ;
+-------------------------------+-------------------+--------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                              ;
; PLL_TYPE                      ; AUTO              ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 8000              ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                              ;
; LOCK_LOW                      ; 1                 ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                              ;
; SKIP_VCO                      ; OFF               ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                              ;
; BANDWIDTH                     ; 0                 ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 50                ; Signed Integer                       ;
; CLK2_DIVIDE_BY                ; 10                ; Signed Integer                       ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; VCO_MIN                       ; 0                 ; Untyped                              ;
; VCO_MAX                       ; 0                 ; Untyped                              ;
; VCO_CENTER                    ; 0                 ; Untyped                              ;
; PFD_MIN                       ; 0                 ; Untyped                              ;
; PFD_MAX                       ; 0                 ; Untyped                              ;
; M_INITIAL                     ; 0                 ; Untyped                              ;
; M                             ; 0                 ; Untyped                              ;
; N                             ; 1                 ; Untyped                              ;
; M2                            ; 1                 ; Untyped                              ;
; N2                            ; 1                 ; Untyped                              ;
; SS                            ; 1                 ; Untyped                              ;
; C0_HIGH                       ; 0                 ; Untyped                              ;
; C1_HIGH                       ; 0                 ; Untyped                              ;
; C2_HIGH                       ; 0                 ; Untyped                              ;
; C3_HIGH                       ; 0                 ; Untyped                              ;
; C4_HIGH                       ; 0                 ; Untyped                              ;
; C5_HIGH                       ; 0                 ; Untyped                              ;
; C6_HIGH                       ; 0                 ; Untyped                              ;
; C7_HIGH                       ; 0                 ; Untyped                              ;
; C8_HIGH                       ; 0                 ; Untyped                              ;
; C9_HIGH                       ; 0                 ; Untyped                              ;
; C0_LOW                        ; 0                 ; Untyped                              ;
; C1_LOW                        ; 0                 ; Untyped                              ;
; C2_LOW                        ; 0                 ; Untyped                              ;
; C3_LOW                        ; 0                 ; Untyped                              ;
; C4_LOW                        ; 0                 ; Untyped                              ;
; C5_LOW                        ; 0                 ; Untyped                              ;
; C6_LOW                        ; 0                 ; Untyped                              ;
; C7_LOW                        ; 0                 ; Untyped                              ;
; C8_LOW                        ; 0                 ; Untyped                              ;
; C9_LOW                        ; 0                 ; Untyped                              ;
; C0_INITIAL                    ; 0                 ; Untyped                              ;
; C1_INITIAL                    ; 0                 ; Untyped                              ;
; C2_INITIAL                    ; 0                 ; Untyped                              ;
; C3_INITIAL                    ; 0                 ; Untyped                              ;
; C4_INITIAL                    ; 0                 ; Untyped                              ;
; C5_INITIAL                    ; 0                 ; Untyped                              ;
; C6_INITIAL                    ; 0                 ; Untyped                              ;
; C7_INITIAL                    ; 0                 ; Untyped                              ;
; C8_INITIAL                    ; 0                 ; Untyped                              ;
; C9_INITIAL                    ; 0                 ; Untyped                              ;
; C0_MODE                       ; BYPASS            ; Untyped                              ;
; C1_MODE                       ; BYPASS            ; Untyped                              ;
; C2_MODE                       ; BYPASS            ; Untyped                              ;
; C3_MODE                       ; BYPASS            ; Untyped                              ;
; C4_MODE                       ; BYPASS            ; Untyped                              ;
; C5_MODE                       ; BYPASS            ; Untyped                              ;
; C6_MODE                       ; BYPASS            ; Untyped                              ;
; C7_MODE                       ; BYPASS            ; Untyped                              ;
; C8_MODE                       ; BYPASS            ; Untyped                              ;
; C9_MODE                       ; BYPASS            ; Untyped                              ;
; C0_PH                         ; 0                 ; Untyped                              ;
; C1_PH                         ; 0                 ; Untyped                              ;
; C2_PH                         ; 0                 ; Untyped                              ;
; C3_PH                         ; 0                 ; Untyped                              ;
; C4_PH                         ; 0                 ; Untyped                              ;
; C5_PH                         ; 0                 ; Untyped                              ;
; C6_PH                         ; 0                 ; Untyped                              ;
; C7_PH                         ; 0                 ; Untyped                              ;
; C8_PH                         ; 0                 ; Untyped                              ;
; C9_PH                         ; 0                 ; Untyped                              ;
; L0_HIGH                       ; 1                 ; Untyped                              ;
; L1_HIGH                       ; 1                 ; Untyped                              ;
; G0_HIGH                       ; 1                 ; Untyped                              ;
; G1_HIGH                       ; 1                 ; Untyped                              ;
; G2_HIGH                       ; 1                 ; Untyped                              ;
; G3_HIGH                       ; 1                 ; Untyped                              ;
; E0_HIGH                       ; 1                 ; Untyped                              ;
; E1_HIGH                       ; 1                 ; Untyped                              ;
; E2_HIGH                       ; 1                 ; Untyped                              ;
; E3_HIGH                       ; 1                 ; Untyped                              ;
; L0_LOW                        ; 1                 ; Untyped                              ;
; L1_LOW                        ; 1                 ; Untyped                              ;
; G0_LOW                        ; 1                 ; Untyped                              ;
; G1_LOW                        ; 1                 ; Untyped                              ;
; G2_LOW                        ; 1                 ; Untyped                              ;
; G3_LOW                        ; 1                 ; Untyped                              ;
; E0_LOW                        ; 1                 ; Untyped                              ;
; E1_LOW                        ; 1                 ; Untyped                              ;
; E2_LOW                        ; 1                 ; Untyped                              ;
; E3_LOW                        ; 1                 ; Untyped                              ;
; L0_INITIAL                    ; 1                 ; Untyped                              ;
; L1_INITIAL                    ; 1                 ; Untyped                              ;
; G0_INITIAL                    ; 1                 ; Untyped                              ;
; G1_INITIAL                    ; 1                 ; Untyped                              ;
; G2_INITIAL                    ; 1                 ; Untyped                              ;
; G3_INITIAL                    ; 1                 ; Untyped                              ;
; E0_INITIAL                    ; 1                 ; Untyped                              ;
; E1_INITIAL                    ; 1                 ; Untyped                              ;
; E2_INITIAL                    ; 1                 ; Untyped                              ;
; E3_INITIAL                    ; 1                 ; Untyped                              ;
; L0_MODE                       ; BYPASS            ; Untyped                              ;
; L1_MODE                       ; BYPASS            ; Untyped                              ;
; G0_MODE                       ; BYPASS            ; Untyped                              ;
; G1_MODE                       ; BYPASS            ; Untyped                              ;
; G2_MODE                       ; BYPASS            ; Untyped                              ;
; G3_MODE                       ; BYPASS            ; Untyped                              ;
; E0_MODE                       ; BYPASS            ; Untyped                              ;
; E1_MODE                       ; BYPASS            ; Untyped                              ;
; E2_MODE                       ; BYPASS            ; Untyped                              ;
; E3_MODE                       ; BYPASS            ; Untyped                              ;
; L0_PH                         ; 0                 ; Untyped                              ;
; L1_PH                         ; 0                 ; Untyped                              ;
; G0_PH                         ; 0                 ; Untyped                              ;
; G1_PH                         ; 0                 ; Untyped                              ;
; G2_PH                         ; 0                 ; Untyped                              ;
; G3_PH                         ; 0                 ; Untyped                              ;
; E0_PH                         ; 0                 ; Untyped                              ;
; E1_PH                         ; 0                 ; Untyped                              ;
; E2_PH                         ; 0                 ; Untyped                              ;
; E3_PH                         ; 0                 ; Untyped                              ;
; M_PH                          ; 0                 ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK0                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                              ;
; CBXI_PARAMETER                ; PLL_clocks_altpll ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                       ;
+-------------------------------+-------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                   ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                          ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                          ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                          ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; cntr_eri    ; Untyped                                                                                                          ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                   ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                          ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                          ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                          ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; cntr_dri    ; Untyped                                                                                                          ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                         ;
+--------------------------+-------------+------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                      ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                      ;
; LPM_NUMWORDS             ; 32          ; Signed Integer                                                               ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                      ;
; LPM_WIDTH                ; 4           ; Signed Integer                                                               ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                               ;
; LPM_WIDTHU               ; 5           ; Signed Integer                                                               ;
; LPM_WIDTHU_R             ; 4           ; Signed Integer                                                               ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                      ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                      ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                               ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                  ; ON          ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                               ;
; CBXI_PARAMETER           ; dcfifo_fah1 ; Untyped                                                                      ;
+--------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                              ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                           ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                    ;
; CBXI_PARAMETER ; a_graycounter_cfg ; Untyped                                                                                                           ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                          ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                       ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                ;
; CBXI_PARAMETER ; a_graycounter_cfg ; Untyped                                                                                                       ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                              ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                           ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                    ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                           ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                            ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                         ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                  ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                         ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                              ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                           ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                    ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                           ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9           ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                ;
; CBXI_PARAMETER         ; cmpr_und    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9           ; Signed Integer                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                ;
; CBXI_PARAMETER         ; cmpr_und    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                         ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                         ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_kqi    ; Untyped                                                                                                         ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                         ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                         ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_kqi    ; Untyped                                                                                                         ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 258         ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_6ul  ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------+
; Parameter Name          ; Value       ; Type                                              ;
+-------------------------+-------------+---------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                    ;
; LPM_WIDTH               ; 8           ; Signed Integer                                    ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                    ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                           ;
; USE_EAB                 ; ON          ; Untyped                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                           ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                           ;
; CBXI_PARAMETER          ; dcfifo_0pj1 ; Untyped                                           ;
+-------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                         ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_0pj1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Led_control:Control_LED0 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; clock_speed    ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; PLL_clocks:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                             ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                             ;
; Entity Instance            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3 ;
;     -- FIFO Type           ; Single Clock                                                                                  ;
;     -- lpm_width           ; 8                                                                                             ;
;     -- LPM_NUMWORDS        ; 258                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                           ;
;     -- USE_EAB             ; ON                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                   ;
+----------------------------+---------------------------------------------------+
; Name                       ; Value                                             ;
+----------------------------+---------------------------------------------------+
; Number of entity instances ; 2                                                 ;
; Entity Instance            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component      ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 1024                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
; Entity Instance            ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                        ;
;     -- LPM_WIDTH           ; 8                                                 ;
;     -- LPM_NUMWORDS        ; 1024                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                               ;
;     -- USE_EAB             ; ON                                                ;
+----------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED5"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED3"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED2"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED1"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED0"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:Rx_fifo_JTAG_inst"                                         ;
+---------+---------+------------------+--------------------------------------------------------+
; Port    ; Type    ; Severity         ; Details                                                ;
+---------+---------+------------------+--------------------------------------------------------+
; wrusedw ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; wrfull  ; Output  ; Info             ; Explicitly unconnected                                 ;
; wrempty ; Output  ; Info             ; Explicitly unconnected                                 ;
; wrusedw ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+---------+---------+------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:Rx_fifo_inst"                                                                           ;
+---------+---------+------------------+-------------------------------------------------------------------------------------+
; Port    ; Type    ; Severity         ; Details                                                                             ;
+---------+---------+------------------+-------------------------------------------------------------------------------------+
; wrusedw ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; wrfull  ; Output  ; Info             ; Explicitly unconnected                                                              ;
; wrempty ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+---------+------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI:ASMI_inst"                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bulk_erase         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bulk_erase[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; dataout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; illegal_erase      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; epcs_id            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sector_protect     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sector_protect[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; illegal_write      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MDIO:MDIO_inst"                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; read_reg_address     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; register_data[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_data[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; speed                ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reconfigure:Recon_inst|Remote:Remoteinst"                                                                                                               ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data_out        ; Output ; Warning  ; Output or bidir port (29 bits) is wider than the port expression (24 bits) it drives; bit(s) "data_out[28..24]" have no fanouts              ;
; data_out[23..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; data_out[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; reset_timer     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reconfigure:Recon_inst"                                                                                                                                                                           ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_freq            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_freq[4..3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; clk_freq[6..5]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clk_freq[2..1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clk_freq[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BootAddress[23..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BootAddress[19..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BootAddress[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CRC_error           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_clocks:PLL_inst"                                              ;
+--------+---------+------------------+--------------------------------------------------------+
; Port   ; Type    ; Severity         ; Details                                                ;
+--------+---------+------------------+--------------------------------------------------------+
; areset ; Input   ; Info             ; Explicitly unconnected                                 ;
; c0     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+--------+---------+------------------+--------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 01 15:15:11 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Bootloader -c Bootloader
Info: Found 1 design units, including 1 entities, in source file rx_fifo.v
    Info: Found entity 1: Rx_fifo
Info: Found 1 design units, including 1 entities, in source file eeprom.v
    Info: Found entity 1: EEPROM
Info: Found 2 design units, including 2 entities, in source file asmi.v
    Info: Found entity 1: ASMI_altasmi_parallel_cv82
    Info: Found entity 2: ASMI
Info: Found 1 design units, including 1 entities, in source file bootloader.v
    Info: Found entity 1: Bootloader
Info: Found 1 design units, including 1 entities, in source file crc32.v
    Info: Found entity 1: CRC32
Info: Found 1 design units, including 1 entities, in source file led_control.v
    Info: Found entity 1: Led_control
Info: Found 1 design units, including 1 entities, in source file led_flash.v
    Info: Found entity 1: Led_flash
Info: Found 1 design units, including 1 entities, in source file mdio.v
    Info: Found entity 1: MDIO
Info: Found 1 design units, including 1 entities, in source file phy_fifo.v
    Info: Found entity 1: PHY_fifo
Info: Found 1 design units, including 1 entities, in source file pll_clocks.v
    Info: Found entity 1: PLL_clocks
Info: Found 1 design units, including 1 entities, in source file reconfigure.v
    Info: Found entity 1: Reconfigure
Info: Found 2 design units, including 2 entities, in source file remote.v
    Info: Found entity 1: Remote_rmtupdt_svm
    Info: Found entity 2: Remote
Info: Elaborating entity "Bootloader" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Bootloader.v(449): object "duplex" assigned a value but never read
Info: Elaborating entity "PLL_clocks" for hierarchy "PLL_clocks:PLL_inst"
Info: Elaborating entity "altpll" for hierarchy "PLL_clocks:PLL_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL_clocks:PLL_inst|altpll:altpll_component"
Info: Instantiated megafunction "PLL_clocks:PLL_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk1_divide_by" = "5"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "10"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "50"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "1"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "inclk0_input_frequency" = "8000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_clocks"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NO_COMPENSATION"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_UNUSED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_clocks_altpll.v
    Info: Found entity 1: PLL_clocks_altpll
Info: Elaborating entity "PLL_clocks_altpll" for hierarchy "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated"
Info: Elaborating entity "Reconfigure" for hierarchy "Reconfigure:Recon_inst"
Warning (10230): Verilog HDL assignment warning at Reconfigure.v(69): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Reconfigure.v(145): truncated value with size 24 to match size of target (22)
Info: Elaborating entity "Remote" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst"
Info: Elaborating entity "Remote_rmtupdt_svm" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component"
Info: Elaborating entity "lpm_counter" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5"
Info: Elaborated megafunction instantiation "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5"
Info: Instantiated megafunction "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_eri.tdf
    Info: Found entity 1: cntr_eri
Info: Elaborating entity "cntr_eri" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5|cntr_eri:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6"
Info: Elaborated megafunction instantiation "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6"
Info: Instantiated megafunction "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_dri.tdf
    Info: Found entity 1: cntr_dri
Info: Elaborating entity "cntr_dri" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr6|cntr_dri:auto_generated"
Info: Elaborating entity "MDIO" for hierarchy "MDIO:MDIO_inst"
Info: Elaborating entity "PHY_fifo" for hierarchy "PHY_fifo:PHY_fifo_inst"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "4"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "lpm_widthu_r" = "4"
    Info: Parameter "lpm_width_r" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_fah1.tdf
    Info: Found entity 1: dcfifo_fah1
Info: Elaborating entity "dcfifo_fah1" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf
    Info: Found entity 1: a_graycounter_g47
Info: Elaborating entity "a_graycounter_g47" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_g47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_bic.tdf
    Info: Found entity 1: a_graycounter_bic
Info: Elaborating entity "a_graycounter_bic" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_af31.tdf
    Info: Found entity 1: altsyncram_af31
Info: Elaborating entity "altsyncram_af31" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf
    Info: Found entity 1: alt_synch_pipe_ekd
Info: Elaborating entity "alt_synch_pipe_ekd" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_ekd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info: Found entity 1: dffpipe_dd9
Info: Elaborating entity "dffpipe_dd9" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info: Found entity 1: alt_synch_pipe_fkd
Info: Elaborating entity "alt_synch_pipe_fkd" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_fkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info: Found entity 1: dffpipe_ed9
Info: Elaborating entity "dffpipe_ed9" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_256.tdf
    Info: Found entity 1: cmpr_256
Info: Elaborating entity "cmpr_256" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|cmpr_256:rdempty_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_s2e.tdf
    Info: Found entity 1: cntr_s2e
Info: Elaborating entity "cntr_s2e" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|cntr_s2e:cntr_b"
Info: Elaborating entity "EEPROM" for hierarchy "EEPROM:EEPROM_inst"
Info: Elaborating entity "ASMI" for hierarchy "ASMI:ASMI_inst"
Info: Elaborating entity "ASMI_altasmi_parallel_cv82" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component"
Info: Elaborating entity "a_graycounter" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr"
Info: Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr"
Info: Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr" with the following parameter:
    Info: Parameter "width" = "3"
    Info: Parameter "lpm_type" = "a_graycounter"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_cfg.tdf
    Info: Found entity 1: a_graycounter_cfg
Info: Elaborating entity "a_graycounter_cfg" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated"
Info: Elaborating entity "a_graycounter" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr"
Info: Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr"
Info: Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr" with the following parameter:
    Info: Parameter "width" = "2"
    Info: Parameter "lpm_type" = "a_graycounter"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_bfg.tdf
    Info: Found entity 1: a_graycounter_bfg
Info: Elaborating entity "a_graycounter_bfg" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4"
Info: Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4"
Info: Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4" with the following parameter:
    Info: Parameter "lpm_width" = "9"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_und.tdf
    Info: Found entity 1: cmpr_und
Info: Elaborating entity "cmpr_und" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr"
Info: Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr"
Info: Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "9"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_kqi.tdf
    Info: Found entity 1: cntr_kqi
Info: Elaborating entity "cntr_kqi" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated"
Info: Elaborating entity "scfifo" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3"
Info: Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3"
Info: Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3" with the following parameter:
    Info: Parameter "lpm_numwords" = "258"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_6ul.tdf
    Info: Found entity 1: scfifo_6ul
Info: Elaborating entity "scfifo_6ul" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_1as.tdf
    Info: Found entity 1: a_dpfifo_1as
Info: Elaborating entity "a_dpfifo_1as" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_48e.tdf
    Info: Found entity 1: a_fefifo_48e
Info: Elaborating entity "a_fefifo_48e" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_7n7.tdf
    Info: Found entity 1: cntr_7n7
Info: Elaborating entity "cntr_7n7" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_flt.tdf
    Info: Found entity 1: dpram_flt
Info: Elaborating entity "dpram_flt" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jvj1.tdf
    Info: Found entity 1: altsyncram_jvj1
Info: Elaborating entity "altsyncram_jvj1" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rmb.tdf
    Info: Found entity 1: cntr_rmb
Info: Elaborating entity "cntr_rmb" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count"
Info: Elaborating entity "Rx_fifo" for hierarchy "Rx_fifo:Rx_fifo_inst"
Info: Elaborating entity "dcfifo" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component"
Info: Instantiated megafunction "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_0pj1.tdf
    Info: Found entity 1: dcfifo_0pj1
Info: Elaborating entity "dcfifo_0pj1" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info: Found entity 1: a_gray2bin_ugb
Info: Elaborating entity "a_gray2bin_ugb" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info: Found entity 1: a_graycounter_t57
Info: Elaborating entity "a_graycounter_t57" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info: Found entity 1: a_graycounter_pjc
Info: Elaborating entity "a_graycounter_pjc" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info: Found entity 1: a_graycounter_ojc
Info: Elaborating entity "a_graycounter_ojc" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_ojc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7i31.tdf
    Info: Found entity 1: altsyncram_7i31
Info: Elaborating entity "altsyncram_7i31" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info: Found entity 1: alt_synch_pipe_rld
Info: Elaborating entity "alt_synch_pipe_rld" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info: Found entity 1: alt_synch_pipe_sld
Info: Elaborating entity "alt_synch_pipe_sld" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info: Found entity 1: cmpr_f66
Info: Elaborating entity "cmpr_f66" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info: Elaborating entity "CRC32" for hierarchy "CRC32:CRC32_inst"
Info: Elaborating entity "Led_flash" for hierarchy "Led_flash:Flash_LED0"
Info: Elaborating entity "Led_control" for hierarchy "Led_control:Control_LED0"
Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on
Warning: 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: WYSIWYG ASMI primitives converted to equivalent logic
    Info: WYSIWYG SPI primitive "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_cycloneii_asmiblock2_data0out" converted to equivalent logic
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "RAM_A6" is stuck at GND
    Warning (13410): Pin "NCONFIG" is stuck at GND
    Warning (13410): Pin "PHY_RESET_N" is stuck at VCC
Info: 39 registers lost all their fanouts during netlist optimizations. The first 39 are displayed below.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[7]" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[6]" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[5]" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_opfdly_reg" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|parity1" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg2" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg2" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_rbyte_reg" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_endrbyte_reg" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg2" lost all its fanouts during netlist optimizations.
    Info: Register "ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "PHY_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "PHY_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "PHY_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "PHY_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "state_Tx~8" lost all its fanouts during netlist optimizations.
    Info: Register "state_Tx~9" lost all its fanouts during netlist optimizations.
    Info: Register "state_Tx~10" lost all its fanouts during netlist optimizations.
    Info: Register "state_Tx~11" lost all its fanouts during netlist optimizations.
    Info: Register "state_Tx~12" lost all its fanouts during netlist optimizations.
    Info: Register "state_Tx~13" lost all its fanouts during netlist optimizations.
    Info: Register "state_Tx~14" lost all its fanouts during netlist optimizations.
    Info: Register "PHY_Rx_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "PHY_Rx_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "PHY_Rx_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "PHY_Rx_state~17" lost all its fanouts during netlist optimizations.
    Info: Register "PHY_Rx_state~18" lost all its fanouts during netlist optimizations.
    Info: Register "HB_counter[26]" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "OzyII" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name CLOCK_SETTINGS CLK_25MHZ -to CLK_25MHZ -entity OzyII was ignored
    Warning: Assignment for entity set_instance_assignment -name CLOCK_SETTINGS IF_clk -to IF_clk -entity OzyII was ignored
    Warning: Assignment for entity set_instance_assignment -name CLOCK_SETTINGS PHY_CLK125 -to PHY_CLK125 -entity OzyII was ignored
    Warning: Assignment for entity set_instance_assignment -name CLOCK_SETTINGS PHY_TX_CLOCK -to PHY_TX_CLOCK -entity OzyII was ignored
    Warning: Assignment for entity set_instance_assignment -name CLOCK_SETTINGS Tx_clock_2 -to Tx_clock_2 -entity OzyII was ignored
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity OzyII -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity OzyII -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity OzyII -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity OzyII -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity OzyII -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity OzyII -section_id Top was ignored
Info: Generated suppressed messages file C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/Bootloader.map.smsg
Info: Implemented 3006 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 37 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 2926 logic cells
    Info: Implemented 28 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Tue Mar 01 15:16:34 2011
    Info: Elapsed time: 00:01:23
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/HPSDR/WIP/OzyII/Verilog/Beta Code/Bootloader/Bootloader.map.smsg.


