#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\pango\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-CRQ4OKO
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Wed Nov  9 20:48:16 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_sys_clk/clk/Q[0]_Inferred'  from 'u_LED_IC/u_sys_clk/N2/gateop_perm/L4' to: 'u_LED_IC/u_sys_clk/N2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_sys_clk/clk/Q[0]_Inferred'  from 'u_LED_IC/u_sys_clk/N2/gateop_perm/L4' to: 'u_LED_IC/u_sys_clk/N2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_sys_clk/clk/Q[0]_Inferred'  from 'u_LED_IC/u_sys_clk/N2/gateop_perm/L4' to: 'u_LED_IC/u_sys_clk/N2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_sys_clk/clk/Q[0]_Inferred'  from 'u_LED_IC/u_sys_clk/N2/gateop_perm/L4' to: 'u_LED_IC/u_sys_clk/N2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_sys_clk/clk/Q[0]_Inferred'  from 'u_LED_IC/u_sys_clk/N2/gateop_perm/L4' to: 'u_LED_IC/u_sys_clk/N2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_sys_clk/clk/Q[0]_Inferred'  from 'u_LED_IC/u_sys_clk/N2/gateop_perm/L4' to: 'u_LED_IC/u_sys_clk/N2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_sys_clk/clk/Q[0]_Inferred'  from 'u_LED_IC/u_sys_clk/N2/gateop_perm/L4' to: 'u_LED_IC/u_sys_clk/N2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_sys_clk/clk/Q[0]_Inferred'  from 'u_LED_IC/u_sys_clk/N2/gateop_perm/L4' to: 'u_LED_IC/u_sys_clk/N2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred'  from 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/L3' to: 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred'  from 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/L3' to: 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred'  from 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/L3' to: 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred'  from 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/L3' to: 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred'  from 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/L3' to: 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred'  from 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/L3' to: 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred'  from 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/L3' to: 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred'  from 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/L3' to: 'u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z'
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'GCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LE' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'line[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'line[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'line[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'in_hdmi_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'in_hdmi_vs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Wed Nov  9 20:48:38 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                 5           2  {sys_clk}
 in_video_clk_Inferred    1000.000     {0 500}        Declared               144           0  {in_video_clk}
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_LED_IC/u_sys_clk/clk/opit_0_inv/Q}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    135           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                          1000.000     {0 500}        Declared                24           0  {u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    368           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               in_video_clk_Inferred                   
 Inferred_clock_group_0        asynchronous               u_LED_IC/u_sys_clk/clk/Q[0]_Inferred    
 Inferred_clock_group_1        asynchronous               u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_65       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_66       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     348.068 MHz         20.000          2.873         17.127
 in_video_clk_Inferred        1.000 MHz     170.911 MHz       1000.000          5.851        994.149
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                              1.000 MHz     831.947 MHz       1000.000          1.202        998.798
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     156.863 MHz         13.461          6.375          7.086
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     558.971 MHz          2.692          1.789          0.903
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                              1.000 MHz     222.618 MHz       1000.000          4.492        995.508
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     137.760 MHz         10.000          7.259          2.741
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     125.408 MHz         20.000          7.974         12.026
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.127       0.000              0             20
 in_video_clk_Inferred  in_video_clk_Inferred      994.149       0.000              0            433
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                        u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                                                   998.798       0.000              0             24
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     7.086       0.000              0            402
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.903       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.238     -37.062             30             30
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                        u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                                                   995.508       0.000              0            136
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.741       0.000              0           1741
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    12.026       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.294       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.628       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.492       0.000              0             20
 in_video_clk_Inferred  in_video_clk_Inferred        0.300       0.000              0            433
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                        u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                                                     0.448       0.000              0             24
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.373       0.000              0            402
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.448       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.132      -3.937             30             30
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                        u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                                                     0.413       0.000              0            136
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.177       0.000              0           1741
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.334       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.380      -1.934              6             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.698       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.462       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.016       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.486       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.449       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.491       0.000              0              5
 in_video_clk_Inferred                             499.011       0.000              0            144
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred              499.477       0.000              0              9
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.085       0.000              0            135
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.196      -1.568              8             49
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred         499.248       0.000              0             24
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            368
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.661       0.000              0             20
 in_video_clk_Inferred  in_video_clk_Inferred      995.049       0.000              0            433
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                        u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                                                   998.990       0.000              0             24
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.448       0.000              0            402
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.225       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.971     -29.074             30             30
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                        u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                                                   996.377       0.000              0            136
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.165       0.000              0           1741
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.519       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.379       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.224       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.417       0.000              0             20
 in_video_clk_Inferred  in_video_clk_Inferred        0.306       0.000              0            433
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                        u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
                                                     0.390       0.000              0             24
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.323       0.000              0            402
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.390       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.059      -1.722             30             30
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                        u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
                                                     0.368       0.000              0            136
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.260       0.000              0           1741
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.307       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.080      -0.184              5             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.623       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.943       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.601       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.494       0.000              0             85
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.412       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.658       0.000              0              5
 in_video_clk_Inferred                             499.400       0.000              0            144
 u_LED_IC/u_sys_clk/clk/Q[0]_Inferred              499.646       0.000              0              9
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.385       0.000              0            135
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.217      -1.736              8             49
 u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred         499.647       0.000              0             24
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            368
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.742
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.828       4.392         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK

 CLMA_142_212/Q0                   tco                   0.261       4.653 r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.417       5.070         u_LED_IC/u_MBI5353/fre_cnt_G [4]
 CLMA_138_209/Y1                   td                    0.377       5.447 r       u_LED_IC/u_MBI5353/N506_5/gateop_perm/Z
                                   net (fanout=2)        0.261       5.708         u_LED_IC/u_MBI5353/_N3771
 CLMA_138_209/Y2                   td                    0.165       5.873 r       u_LED_IC/u_MBI5353/N2775/gateop_perm/Z
                                   net (fanout=6)        0.742       6.615         u_LED_IC/u_MBI5353/N2775
                                                         0.334       6.949 r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.949         u_LED_IC/u_MBI5353/_N1122
 CLMA_142_208/COUT                 td                    0.095       7.044 f       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.044         u_LED_IC/u_MBI5353/_N1124
 CLMA_142_212/CIN                                                          f       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.044         Logic Levels: 3  
                                                                                   Logic: 1.232ns(46.456%), Route: 1.420ns(53.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.550      23.742         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.650      24.392                          
 clock uncertainty                                      -0.050      24.342                          

 Setup time                                             -0.171      24.171                          

 Data required time                                                 24.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.171                          
 Data arrival time                                                  -7.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.828       4.392         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK

 CLMA_142_212/Q0                   tco                   0.261       4.653 r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.417       5.070         u_LED_IC/u_MBI5353/fre_cnt_G [4]
 CLMA_138_209/Y1                   td                    0.377       5.447 r       u_LED_IC/u_MBI5353/N506_5/gateop_perm/Z
                                   net (fanout=2)        0.261       5.708         u_LED_IC/u_MBI5353/_N3771
 CLMA_138_209/Y2                   td                    0.165       5.873 r       u_LED_IC/u_MBI5353/N2775/gateop_perm/Z
                                   net (fanout=6)        0.742       6.615         u_LED_IC/u_MBI5353/N2775
                                                         0.334       6.949 r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.949         u_LED_IC/u_MBI5353/_N1122
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.949         Logic Levels: 2  
                                                                                   Logic: 1.137ns(44.466%), Route: 1.420ns(55.534%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.545      23.737         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617      24.354                          
 clock uncertainty                                      -0.050      24.304                          

 Setup time                                             -0.164      24.140                          

 Data required time                                                 24.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.140                          
 Data arrival time                                                  -6.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.828       4.392         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK

 CLMA_142_212/Q0                   tco                   0.261       4.653 r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.417       5.070         u_LED_IC/u_MBI5353/fre_cnt_G [4]
 CLMA_138_209/Y1                   td                    0.377       5.447 r       u_LED_IC/u_MBI5353/N506_5/gateop_perm/Z
                                   net (fanout=2)        0.261       5.708         u_LED_IC/u_MBI5353/_N3771
 CLMA_138_209/Y2                   td                    0.165       5.873 r       u_LED_IC/u_MBI5353/N2775/gateop_perm/Z
                                   net (fanout=6)        0.742       6.615         u_LED_IC/u_MBI5353/N2775
 CLMA_142_208/A1                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.615         Logic Levels: 2  
                                                                                   Logic: 0.803ns(36.122%), Route: 1.420ns(63.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.545      23.737         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.617      24.354                          
 clock uncertainty                                      -0.050      24.304                          

 Setup time                                             -0.248      24.056                          

 Data required time                                                 24.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.056                          
 Data arrival time                                                  -6.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.387
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.545       3.737         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK

 CLMA_142_208/Q0                   tco                   0.223       3.960 f       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       4.104         u_LED_IC/u_MBI5353/fre_cnt_G [0]
 CLMA_142_208/A0                                                           f       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.104         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.823       4.387         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.737                          
 clock uncertainty                                       0.000       3.737                          

 Hold time                                              -0.125       3.612                          

 Data required time                                                  3.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.612                          
 Data arrival time                                                  -4.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.387
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.545       3.737         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK

 CLMA_142_208/Q0                   tco                   0.223       3.960 f       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       4.104         u_LED_IC/u_MBI5353/fre_cnt_G [0]
 CLMA_142_208/B0                                                           f       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   4.104         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.823       4.387         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.737                          
 clock uncertainty                                       0.000       3.737                          

 Hold time                                              -0.127       3.610                          

 Data required time                                                  3.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.610                          
 Data arrival time                                                  -4.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  3.742
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.550       3.742         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK

 CLMA_142_212/Q0                   tco                   0.223       3.965 f       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.144       4.109         u_LED_IC/u_MBI5353/fre_cnt_G [4]
 CLMA_142_212/A1                                                           f       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.109         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.828       4.392         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.742                          
 clock uncertainty                                       0.000       3.742                          

 Hold time                                              -0.166       3.576                          

 Data required time                                                  3.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.576                          
 Data arrival time                                                  -4.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/L3
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.391
  Launch Clock Delay      :  3.990
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.855       3.990         video_clk        
 DRM_62_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[3]                 tco                   2.006       5.996 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[3]
                                   net (fanout=1)        3.159       9.155         read_data[19]    
 CLMA_118_264/A3                                                           r       video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   9.155         Logic Levels: 0  
                                                                                   Logic: 2.006ns(38.838%), Route: 3.159ns(61.162%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935    1000.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056    1001.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.568    1003.391         video_clk        
 CLMA_118_264/CLK                                                          r       video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.312    1003.703                          
 clock uncertainty                                      -0.050    1003.653                          

 Setup time                                             -0.349    1003.304                          

 Data required time                                               1003.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.304                          
 Data arrival time                                                  -9.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.149                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.981
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.846       3.981         video_clk        
 CLMA_90_225/CLK                                                           r       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/CLK

 CLMA_90_225/Q0                    tco                   0.261       4.242 r       video_timing_data_m0/color_bar_m0/video_active_d0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        2.108       6.350         read_en          
                                                         0.276       6.626 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.626         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N1033
 CLMA_66_124/Y3                    td                    0.380       7.006 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.472       7.478         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N84 [3]
 CLMS_66_129/Y3                    td                    0.169       7.647 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N85[3]/gateop_perm/Z
                                   net (fanout=1)        1.017       8.664         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.382       9.046 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_0/gateop_A2/Cout
                                                         0.000       9.046         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.co [2]
 CLMA_70_136/COUT                  td                    0.095       9.141 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.141         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N165.co [6]
 CLMA_70_140/CIN                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   9.141         Logic Levels: 3  
                                                                                   Logic: 1.563ns(30.291%), Route: 3.597ns(69.709%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935    1000.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056    1001.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.573    1003.396         video_clk        
 CLMA_70_140/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.312    1003.708                          
 clock uncertainty                                      -0.050    1003.658                          

 Setup time                                             -0.357    1003.301                          

 Data required time                                               1003.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.301                          
 Data arrival time                                                  -9.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.160                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[8]/opit_0_inv_L5Q_perm/L4
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.386
  Launch Clock Delay      :  3.990
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.855       3.990         video_clk        
 DRM_62_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[0]                 tco                   2.006       5.996 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        3.203       9.199         read_data[16]    
 CLMA_118_269/A4                                                           r       video_timing_data_m0/vout_data_r[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.199         Logic Levels: 0  
                                                                                   Logic: 2.006ns(38.510%), Route: 3.203ns(61.490%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935    1000.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056    1001.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.563    1003.386         video_clk        
 CLMA_118_269/CLK                                                          r       video_timing_data_m0/vout_data_r[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.312    1003.698                          
 clock uncertainty                                      -0.050    1003.648                          

 Setup time                                             -0.130    1003.518                          

 Data required time                                               1003.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.518                          
 Data arrival time                                                  -9.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.319                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.413
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935       0.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056       1.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.590       3.413         video_clk        
 CLMA_66_120/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK

 CLMA_66_120/Q2                    tco                   0.223       3.636 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/Q
                                   net (fanout=1)        0.334       3.970         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [5]
 CLMS_66_129/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D

 Data arrival time                                                   3.970         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.036%), Route: 0.334ns(59.964%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.863       3.998         video_clk        
 CLMS_66_129/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                        -0.312       3.686                          
 clock uncertainty                                       0.000       3.686                          

 Hold time                                              -0.016       3.670                          

 Data required time                                                  3.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.670                          
 Data arrival time                                                  -3.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/L0
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.003
  Launch Clock Delay      :  3.413
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935       0.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056       1.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.590       3.413         video_clk        
 CLMA_66_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_124/Q3                    tco                   0.223       3.636 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.259       3.895         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [3]
 CLMA_66_120/B0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.895         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.868       4.003         video_clk        
 CLMA_66_120/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Hold time                                              -0.127       3.564                          

 Data required time                                                  3.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.564                          
 Data arrival time                                                  -3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.937
  Launch Clock Delay      :  3.347
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.935       0.997 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.997         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.056       1.053 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.823         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.823 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.524       3.347         video_clk        
 CLMA_102_48/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK

 CLMA_102_48/Q0                    tco                   0.223       3.570 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.144       3.714         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMA_102_48/AD                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   3.714         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    1.100       1.162 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.162         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.067       1.229 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.135         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       2.135 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.802       3.937         video_clk        
 CLMA_102_48/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.590       3.347                          
 clock uncertainty                                       0.000       3.347                          

 Hold time                                               0.033       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                  -3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/CLK
Endpoint    : u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/D
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.277
  Launch Clock Delay      :  0.376
  Clock Pessimism Removal :  0.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.376       0.376         u_LED_IC/clk     
 CLMA_130_192/CLK                                                          r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/CLK

 CLMA_130_192/Q2                   tco                   0.261       0.637 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.264       0.901         u_LED_IC/DCLK_MBI5353
 CLMA_130_193/Y0                   td                    0.383       1.284 r       u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z
                                   net (fanout=1)        0.177       1.461         u_LED_IC/u_CLK/_N3595
 CLMA_130_192/M1                                                           r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/D

 Data arrival time                                                   1.461         Logic Levels: 1  
                                                                                   Logic: 0.644ns(59.355%), Route: 0.441ns(40.645%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.277    1000.277         u_LED_IC/clk     
 CLMA_130_192/CLK                                                          r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/CLK
 clock pessimism                                         0.099    1000.376                          
 clock uncertainty                                      -0.050    1000.326                          

 Setup time                                             -0.067    1000.259                          

 Data required time                                               1000.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.259                          
 Data arrival time                                                  -1.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/L2
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.307
  Launch Clock Delay      :  0.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.405       0.405         u_LED_IC/clk     
 CLMA_130_181/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_181/Q0                   tco                   0.261       0.666 r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.436       1.102         u_LED_IC/u_CLK/fre_cnt_SPI [0]
 CLMA_130_177/B2                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.102         Logic Levels: 0  
                                                                                   Logic: 0.261ns(37.446%), Route: 0.436ns(62.554%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.307    1000.307         u_LED_IC/clk     
 CLMA_130_177/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.307                          
 clock uncertainty                                      -0.050    1000.257                          

 Setup time                                             -0.346     999.911                          

 Data required time                                                999.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.911                          
 Data arrival time                                                  -1.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/fre_cnt_SPI[3]/opit_0_inv_L5Q_perm/L3
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.307
  Launch Clock Delay      :  0.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.405       0.405         u_LED_IC/clk     
 CLMA_130_181/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_181/Q0                   tco                   0.261       0.666 r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.436       1.102         u_LED_IC/u_CLK/fre_cnt_SPI [0]
 CLMA_130_177/D3                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.102         Logic Levels: 0  
                                                                                   Logic: 0.261ns(37.446%), Route: 0.436ns(62.554%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.307    1000.307         u_LED_IC/clk     
 CLMA_130_177/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.307                          
 clock uncertainty                                      -0.050    1000.257                          

 Setup time                                             -0.340     999.917                          

 Data required time                                                999.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.917                          
 Data arrival time                                                  -1.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.376
  Launch Clock Delay      :  0.277
  Clock Pessimism Removal :  -0.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.277       0.277         u_LED_IC/clk     
 CLMA_130_192/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_192/Q0                   tco                   0.223       0.500 f       u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.144       0.644         u_LED_IC/u_CLK/fre_cnt_D [0]
 CLMA_130_192/A4                                                           f       u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.644         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.376       0.376         u_LED_IC/clk     
 CLMA_130_192/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.099       0.277                          
 clock uncertainty                                       0.000       0.277                          

 Hold time                                              -0.081       0.196                          

 Data required time                                                  0.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.196                          
 Data arrival time                                                  -0.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/DCLK_SPI/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.406
  Launch Clock Delay      :  0.307
  Clock Pessimism Removal :  -0.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.307       0.307         u_LED_IC/clk     
 CLMA_130_177/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_177/Q1                   tco                   0.223       0.530 f       u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.144       0.674         u_LED_IC/u_CLK/fre_cnt_SPI [2]
 CLMA_130_177/A4                                                           f       u_LED_IC/u_CLK/DCLK_SPI/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.674         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.406       0.406         u_LED_IC/clk     
 CLMA_130_177/CLK                                                          r       u_LED_IC/u_CLK/DCLK_SPI/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.099       0.307                          
 clock uncertainty                                       0.000       0.307                          

 Hold time                                              -0.081       0.226                          

 Data required time                                                  0.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.226                          
 Data arrival time                                                  -0.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.405
  Launch Clock Delay      :  0.308
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.308       0.308         u_LED_IC/clk     
 CLMA_130_181/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_181/Q0                   tco                   0.223       0.531 f       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.144       0.675         u_LED_IC/u_CLK/fre_cnt_SPI [0]
 CLMA_130_181/A4                                                           f       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.675         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.405       0.405         u_LED_IC/clk     
 CLMA_130_181/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.097       0.308                          
 clock uncertainty                                       0.000       0.308                          

 Hold time                                              -0.081       0.227                          

 Data required time                                                  0.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.227                          
 Data arrival time                                                  -0.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_reg/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.263
  Launch Clock Delay      :  7.422
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.852       7.422         video_clk_out    
 CLMA_102_236/CLK                                                          r       dvi_encoder_m0/encb/de_reg/opit_0/CLK

 CLMA_102_236/Q3                   tco                   0.261       7.683 r       dvi_encoder_m0/encb/de_reg/opit_0/Q
                                   net (fanout=74)       1.650       9.333         dvi_encoder_m0/encb/de_reg
 CLMA_126_304/Y0                   td                    0.383       9.716 r       dvi_encoder_m0/encr/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.537      10.253         dvi_encoder_m0/encr/N228
 CLMA_118_300/Y0                   td                    0.164      10.417 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.466      10.883         dvi_encoder_m0/encr/nb9 [1]
                                                         0.387      11.270 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000      11.270         dvi_encoder_m0/encr/_N1148
 CLMA_118_313/Y3                   td                    0.380      11.650 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.438      12.088         dvi_encoder_m0/encr/nb6 [3]
 CLMS_114_313/COUT                 td                    0.431      12.519 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.519         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMS_114_317/Y0                   td                    0.198      12.717 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.477      13.194         dvi_encoder_m0/encr/nb5 [4]
 CLMA_106_317/C4                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.194         Logic Levels: 5  
                                                                                   Logic: 2.204ns(38.184%), Route: 3.568ns(61.816%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      18.192 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.532      19.724         video_clk_out    
 CLMA_106_317/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      20.563                          
 clock uncertainty                                      -0.150      20.413                          

 Setup time                                             -0.133      20.280                          

 Data required time                                                 20.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.280                          
 Data arrival time                                                 -13.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.086                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.272
  Launch Clock Delay      :  7.426
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.856       7.426         video_clk_out    
 CLMS_102_269/CLK                                                          r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_102_269/Q2                   tco                   0.261       7.687 r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.674       8.361         dvi_encoder_m0/encg/n1q_m [1]
 CLMS_114_269/Y1                   td                    0.524       8.885 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.261       9.146         _N4              
 CLMS_114_269/Y2                   td                    0.284       9.430 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.820      10.250         dvi_encoder_m0/encg/N228
 CLMA_102_280/Y3                   td                    0.169      10.419 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.943      11.362         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.749 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.749         dvi_encoder_m0/encg/_N1311
 CLMS_114_285/Y3                   td                    0.380      12.129 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.262      12.391         dvi_encoder_m0/encg/nb6 [3]
 CLMA_114_284/COUT                 td                    0.431      12.822 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.822         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMA_114_288/Y0                   td                    0.198      13.020 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.261      13.281         dvi_encoder_m0/encg/nb5 [4]
 CLMA_114_288/B4                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.281         Logic Levels: 6  
                                                                                   Logic: 2.634ns(44.987%), Route: 3.221ns(55.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      18.192 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.541      19.733         video_clk_out    
 CLMA_114_288/CLK                                                          r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.801                          
 clock uncertainty                                      -0.150      20.651                          

 Setup time                                             -0.133      20.518                          

 Data required time                                                 20.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.518                          
 Data arrival time                                                 -13.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.237                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_reg/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.263
  Launch Clock Delay      :  7.422
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.852       7.422         video_clk_out    
 CLMA_102_236/CLK                                                          r       dvi_encoder_m0/encb/de_reg/opit_0/CLK

 CLMA_102_236/Q3                   tco                   0.261       7.683 r       dvi_encoder_m0/encb/de_reg/opit_0/Q
                                   net (fanout=74)       1.650       9.333         dvi_encoder_m0/encb/de_reg
 CLMA_126_304/Y0                   td                    0.383       9.716 r       dvi_encoder_m0/encr/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.537      10.253         dvi_encoder_m0/encr/N228
 CLMA_118_300/Y0                   td                    0.164      10.417 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.466      10.883         dvi_encoder_m0/encr/nb9 [1]
                                                         0.387      11.270 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000      11.270         dvi_encoder_m0/encr/_N1148
 CLMA_118_313/Y3                   td                    0.380      11.650 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.438      12.088         dvi_encoder_m0/encr/nb6 [3]
 CLMS_114_313/Y3                   td                    0.381      12.469 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.520      12.989         dvi_encoder_m0/encr/nb5 [3]
 CLMA_106_317/A4                                                           r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.989         Logic Levels: 4  
                                                                                   Logic: 1.956ns(35.136%), Route: 3.611ns(64.864%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      18.192 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.532      19.724         video_clk_out    
 CLMA_106_317/CLK                                                          r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      20.563                          
 clock uncertainty                                      -0.150      20.413                          

 Setup time                                             -0.130      20.283                          

 Data required time                                                 20.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.283                          
 Data arrival time                                                 -12.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.294                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c1_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c1_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.420
  Launch Clock Delay      :  6.303
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.572       6.303         video_clk_out    
 CLMA_98_233/CLK                                                           r       dvi_encoder_m0/encb/c1_q/opit_0/CLK

 CLMA_98_233/Q0                    tco                   0.224       6.527 r       dvi_encoder_m0/encb/c1_q/opit_0/Q
                                   net (fanout=1)        0.137       6.664         dvi_encoder_m0/encb/c1_q
 CLMA_98_233/M2                                                            r       dvi_encoder_m0/encb/c1_reg/opit_0/D

 Data arrival time                                                   6.664         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.850       7.420         video_clk_out    
 CLMA_98_233/CLK                                                           r       dvi_encoder_m0/encb/c1_reg/opit_0/CLK
 clock pessimism                                        -1.117       6.303                          
 clock uncertainty                                       0.000       6.303                          

 Hold time                                              -0.012       6.291                          

 Data required time                                                  6.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.291                          
 Data arrival time                                                  -6.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c0_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.454
  Launch Clock Delay      :  6.334
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.603       6.334         video_clk_out    
 CLMA_98_248/CLK                                                           r       dvi_encoder_m0/encb/c0_q/opit_0/CLK

 CLMA_98_248/Q0                    tco                   0.224       6.558 r       dvi_encoder_m0/encb/c0_q/opit_0/Q
                                   net (fanout=1)        0.138       6.696         dvi_encoder_m0/encb/c0_q
 CLMA_98_248/M2                                                            r       dvi_encoder_m0/encb/c0_reg/opit_0/D

 Data arrival time                                                   6.696         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.884       7.454         video_clk_out    
 CLMA_98_248/CLK                                                           r       dvi_encoder_m0/encb/c0_reg/opit_0/CLK
 clock pessimism                                        -1.120       6.334                          
 clock uncertainty                                       0.000       6.334                          

 Hold time                                              -0.012       6.322                          

 Data required time                                                  6.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.322                          
 Data arrival time                                                  -6.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/de_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.422
  Launch Clock Delay      :  6.305
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.574       6.305         video_clk_out    
 CLMA_102_236/CLK                                                          r       dvi_encoder_m0/encb/de_q/opit_0/CLK

 CLMA_102_236/Q2                   tco                   0.224       6.529 r       dvi_encoder_m0/encb/de_q/opit_0/Q
                                   net (fanout=1)        0.138       6.667         dvi_encoder_m0/encb/de_q
 CLMA_102_236/M3                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/D

 Data arrival time                                                   6.667         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       5.570 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.852       7.422         video_clk_out    
 CLMA_102_236/CLK                                                          r       dvi_encoder_m0/encb/de_reg/opit_0/CLK
 clock pessimism                                        -1.117       6.305                          
 clock uncertainty                                       0.000       6.305                          

 Hold time                                              -0.012       6.293                          

 Data required time                                                  6.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.293                          
 Data arrival time                                                  -6.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.278
  Launch Clock Delay      :  7.429
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.861       7.429         video_clk5x_out  
 CLMS_134_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK

 CLMS_134_265/Q0                   tco                   0.261       7.690 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.115       8.805         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [1]
 CLMA_146_321/A0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L0

 Data arrival time                                                   8.805         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.968%), Route: 1.115ns(81.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       7.421 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.549       8.970         video_clk5x_out  
 CLMA_146_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
 clock pessimism                                         1.068      10.038                          
 clock uncertainty                                      -0.150       9.888                          

 Setup time                                             -0.180       9.708                          

 Data required time                                                  9.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.708                          
 Data arrival time                                                  -8.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.903                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.378
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.810       7.378         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_126_301/Q3                   tco                   0.261       7.639 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       1.200       8.839         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4]
 CLMA_106_257/A0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q/L0

 Data arrival time                                                   8.839         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.864%), Route: 1.200ns(82.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       7.421 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.587       9.008         video_clk5x_out  
 CLMA_106_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q/CLK
 clock pessimism                                         1.068      10.076                          
 clock uncertainty                                      -0.150       9.926                          

 Setup time                                             -0.180       9.746                          

 Data required time                                                  9.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.746                          
 Data arrival time                                                  -8.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.840       7.408         video_clk5x_out  
 CLMA_126_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK

 CLMA_126_276/Q2                   tco                   0.261       7.669 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.152       8.821         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [1]
 CLMA_146_340/B0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q/L0

 Data arrival time                                                   8.821         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.471%), Route: 1.152ns(81.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       7.421 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.574       8.995         video_clk5x_out  
 CLMA_146_340/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q/CLK
 clock pessimism                                         1.068      10.063                          
 clock uncertainty                                      -0.150       9.913                          

 Setup time                                             -0.174       9.739                          

 Data required time                                                  9.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.739                          
 Data arrival time                                                  -8.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.918                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.378
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.729 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.529       6.258         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_301/Q2                   tco                   0.223       6.481 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.625         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_301/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.810       7.378         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.258                          
 clock uncertainty                                       0.000       6.258                          

 Hold time                                              -0.081       6.177                          

 Data required time                                                  6.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.177                          
 Data arrival time                                                  -6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.378
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.729 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.529       6.258         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_301/Q2                   tco                   0.223       6.481 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.625         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_301/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.810       7.378         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.258                          
 clock uncertainty                                       0.000       6.258                          

 Hold time                                              -0.082       6.176                          

 Data required time                                                  6.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.176                          
 Data arrival time                                                  -6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.378
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.729 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.529       6.258         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_301/Q2                   tco                   0.223       6.481 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.625         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_301/D4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.810       7.378         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.258                          
 clock uncertainty                                       0.000       6.258                          

 Hold time                                              -0.083       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.261
  Launch Clock Delay      :  7.383
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36229.121 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.813   36230.934         video_clk_out    
 CLMA_130_301/CLK                                                          r       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_301/Q0                   tco                   0.261   36231.195 r       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.261   36231.456         dvi_encoder_m0/green [7]
 CLMA_130_300/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q/L4

 Data arrival time                                               36231.456         Logic Levels: 0  
                                                                                   Logic: 0.261ns(50.000%), Route: 0.261ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36228.281 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.532   36229.813         video_clk5x_out  
 CLMA_130_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.688   36230.501                          
 clock uncertainty                                      -0.150   36230.351                          

 Setup time                                             -0.133   36230.218                          

 Data required time                                              36230.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.218                          
 Data arrival time                                              -36231.456                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.238                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.309
  Launch Clock Delay      :  7.431
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36229.121 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.861   36230.982         video_clk_out    
 CLMA_134_264/CLK                                                          r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_134_264/Q0                   tco                   0.261   36231.243 r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.261   36231.504         dvi_encoder_m0/blue [6]
 CLMS_134_265/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L4

 Data arrival time                                               36231.504         Logic Levels: 0  
                                                                                   Logic: 0.261ns(50.000%), Route: 0.261ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36228.281 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.580   36229.861         video_clk5x_out  
 CLMS_134_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.549                          
 clock uncertainty                                      -0.150   36230.399                          

 Setup time                                             -0.133   36230.266                          

 Data required time                                              36230.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.266                          
 Data arrival time                                              -36231.504                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.238                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  7.388
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36229.121 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.818   36230.939         video_clk_out    
 CLMA_130_296/CLK                                                          r       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_130_296/Q1                   tco                   0.261   36231.200 r       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.261   36231.461         dvi_encoder_m0/blue [3]
 CLMA_130_297/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/L4

 Data arrival time                                               36231.461         Logic Levels: 0  
                                                                                   Logic: 0.261ns(50.000%), Route: 0.261ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36228.281 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.537   36229.818         video_clk5x_out  
 CLMA_130_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/CLK
 clock pessimism                                         0.688   36230.506                          
 clock uncertainty                                      -0.150   36230.356                          

 Setup time                                             -0.133   36230.223                          

 Data required time                                              36230.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.223                          
 Data arrival time                                              -36231.461                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.238                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.398
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.549       6.280         video_clk_out    
 CLMA_146_320/CLK                                                          r       dvi_encoder_m0/encb/dout[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_320/Q1                   tco                   0.223       6.503 f       dvi_encoder_m0/encb/dout[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.144       6.647         dvi_encoder_m0/blue [0]
 CLMA_146_321/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L4

 Data arrival time                                                   6.647         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.830       7.398         video_clk5x_out  
 CLMA_146_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
 clock pessimism                                        -0.688       6.710                          
 clock uncertainty                                       0.150       6.860                          

 Hold time                                              -0.081       6.779                          

 Data required time                                                  6.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.779                          
 Data arrival time                                                  -6.647                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.429
  Launch Clock Delay      :  6.311
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.580       6.311         video_clk_out    
 CLMA_134_264/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_134_264/Q1                   tco                   0.223       6.534 f       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.144       6.678         dvi_encoder_m0/blue [2]
 CLMS_134_265/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.678         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.861       7.429         video_clk5x_out  
 CLMS_134_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.741                          
 clock uncertainty                                       0.150       6.891                          

 Hold time                                              -0.081       6.810                          

 Data required time                                                  6.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.810                          
 Data arrival time                                                  -6.678                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.427
  Launch Clock Delay      :  6.309
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.731 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.578       6.309         video_clk_out    
 CLMA_118_256/CLK                                                          r       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_118_256/Q0                   tco                   0.223       6.532 f       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.144       6.676         dvi_encoder_m0/blue [4]
 CLMA_118_257/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/L4

 Data arrival time                                                   6.676         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.568 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.859       7.427         video_clk5x_out  
 CLMA_118_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/CLK
 clock pessimism                                        -0.688       6.739                          
 clock uncertainty                                       0.150       6.889                          

 Hold time                                              -0.081       6.808                          

 Data required time                                                  6.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.808                          
 Data arrival time                                                  -6.676                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.421
  Launch Clock Delay      :  0.706
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.706       0.706         u_LED_IC/DCLK_MBI5353
 CLMA_126_216/CLK                                                          r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_216/Q0                   tco                   0.261       0.967 r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=2)        0.426       1.393         u_LED_IC/u_MBI5353/cnt_wait [8]
 CLMS_126_209/Y2                   td                    0.389       1.782 r       u_LED_IC/u_MBI5353/N471_8/gateop_perm/Z
                                   net (fanout=4)        0.683       2.465         u_LED_IC/u_MBI5353/_N3036
 CLMA_118_201/Y3                   td                    0.377       2.842 r       u_LED_IC/u_MBI5353/N471_13/gateop_perm/Z
                                   net (fanout=2)        0.345       3.187         u_LED_IC/u_MBI5353/_N3901
 CLMA_126_200/Y3                   td                    0.377       3.564 r       u_LED_IC/u_MBI5353/N471_14/gateop_perm/Z
                                   net (fanout=1)        0.422       3.986         u_LED_IC/u_MBI5353/N471
 CLMA_130_200/Y0                   td                    0.211       4.197 r       u_LED_IC/u_MBI5353/N2710_2_5/gateop/F
                                   net (fanout=5)        0.389       4.586         u_LED_IC/u_MBI5353/N2710
 CLMA_138_200/CE                                                           r       u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.586         Logic Levels: 4  
                                                                                   Logic: 1.615ns(41.624%), Route: 2.265ns(58.376%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_192/Q2                                         0.000    1000.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.421    1000.421         u_LED_IC/DCLK_MBI5353
 CLMA_138_200/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.421                          
 clock uncertainty                                      -0.050    1000.371                          

 Setup time                                             -0.277    1000.094                          

 Data required time                                               1000.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.094                          
 Data arrival time                                                  -4.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.421
  Launch Clock Delay      :  0.706
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.706       0.706         u_LED_IC/DCLK_MBI5353
 CLMA_126_216/CLK                                                          r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_216/Q0                   tco                   0.261       0.967 r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=2)        0.426       1.393         u_LED_IC/u_MBI5353/cnt_wait [8]
 CLMS_126_209/Y2                   td                    0.389       1.782 r       u_LED_IC/u_MBI5353/N471_8/gateop_perm/Z
                                   net (fanout=4)        0.683       2.465         u_LED_IC/u_MBI5353/_N3036
 CLMA_118_201/Y3                   td                    0.377       2.842 r       u_LED_IC/u_MBI5353/N471_13/gateop_perm/Z
                                   net (fanout=2)        0.345       3.187         u_LED_IC/u_MBI5353/_N3901
 CLMA_126_200/Y3                   td                    0.377       3.564 r       u_LED_IC/u_MBI5353/N471_14/gateop_perm/Z
                                   net (fanout=1)        0.422       3.986         u_LED_IC/u_MBI5353/N471
 CLMA_130_200/Y0                   td                    0.211       4.197 r       u_LED_IC/u_MBI5353/N2710_2_5/gateop/F
                                   net (fanout=5)        0.389       4.586         u_LED_IC/u_MBI5353/N2710
 CLMA_138_201/CE                                                           r       u_LED_IC/u_MBI5353/flow_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.586         Logic Levels: 4  
                                                                                   Logic: 1.615ns(41.624%), Route: 2.265ns(58.376%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_192/Q2                                         0.000    1000.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.421    1000.421         u_LED_IC/DCLK_MBI5353
 CLMA_138_201/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.421                          
 clock uncertainty                                      -0.050    1000.371                          

 Setup time                                             -0.277    1000.094                          

 Data required time                                               1000.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.094                          
 Data arrival time                                                  -4.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.421
  Launch Clock Delay      :  0.706
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.706       0.706         u_LED_IC/DCLK_MBI5353
 CLMA_126_216/CLK                                                          r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_216/Q0                   tco                   0.261       0.967 r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=2)        0.426       1.393         u_LED_IC/u_MBI5353/cnt_wait [8]
 CLMS_126_209/Y2                   td                    0.389       1.782 r       u_LED_IC/u_MBI5353/N471_8/gateop_perm/Z
                                   net (fanout=4)        0.683       2.465         u_LED_IC/u_MBI5353/_N3036
 CLMA_118_201/Y3                   td                    0.377       2.842 r       u_LED_IC/u_MBI5353/N471_13/gateop_perm/Z
                                   net (fanout=2)        0.345       3.187         u_LED_IC/u_MBI5353/_N3901
 CLMA_126_200/Y3                   td                    0.377       3.564 r       u_LED_IC/u_MBI5353/N471_14/gateop_perm/Z
                                   net (fanout=1)        0.422       3.986         u_LED_IC/u_MBI5353/N471
 CLMA_130_200/Y0                   td                    0.211       4.197 r       u_LED_IC/u_MBI5353/N2710_2_5/gateop/F
                                   net (fanout=5)        0.389       4.586         u_LED_IC/u_MBI5353/N2710
 CLMA_138_201/CE                                                           r       u_LED_IC/u_MBI5353/flow_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.586         Logic Levels: 4  
                                                                                   Logic: 1.615ns(41.624%), Route: 2.265ns(58.376%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_192/Q2                                         0.000    1000.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.421    1000.421         u_LED_IC/DCLK_MBI5353
 CLMA_138_201/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.421                          
 clock uncertainty                                      -0.050    1000.371                          

 Setup time                                             -0.277    1000.094                          

 Data required time                                               1000.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.094                          
 Data arrival time                                                  -4.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/flow_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_MBI5353/LE/opit_0_inv_MUX4TO1Q/S0
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.547
  Launch Clock Delay      :  0.294
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.294       0.294         u_LED_IC/DCLK_MBI5353
 CLMA_130_201/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_201/Q0                   tco                   0.223       0.517 f       u_LED_IC/u_MBI5353/flow_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.175       0.692         u_LED_IC/u_MBI5353/flow_cnt [0]
 CLMA_134_200/A3                                                           f       u_LED_IC/u_MBI5353/LE/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   0.692         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.030%), Route: 0.175ns(43.970%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.547       0.547         u_LED_IC/DCLK_MBI5353
 CLMA_134_200/CLK                                                          r       u_LED_IC/u_MBI5353/LE/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.032       0.515                          
 clock uncertainty                                       0.000       0.515                          

 Hold time                                              -0.236       0.279                          

 Data required time                                                  0.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.279                          
 Data arrival time                                                  -0.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/line[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_MBI5353/line[2]/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.727
  Launch Clock Delay      :  0.551
  Clock Pessimism Removal :  -0.176

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.551       0.551         u_LED_IC/DCLK_MBI5353
 CLMA_146_209/CLK                                                          r       u_LED_IC/u_MBI5353/line[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_209/Q2                   tco                   0.223       0.774 f       u_LED_IC/u_MBI5353/line[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.144       0.918         nt_line[0]       
 CLMA_146_209/A4                                                           f       u_LED_IC/u_MBI5353/line[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.918         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.727       0.727         u_LED_IC/DCLK_MBI5353
 CLMA_146_209/CLK                                                          r       u_LED_IC/u_MBI5353/line[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.176       0.551                          
 clock uncertainty                                       0.000       0.551                          

 Hold time                                              -0.081       0.470                          

 Data required time                                                  0.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.470                          
 Data arrival time                                                  -0.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.555
  Launch Clock Delay      :  0.421
  Clock Pessimism Removal :  -0.134

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.421       0.421         u_LED_IC/DCLK_MBI5353
 CLMA_138_200/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_200/Q0                   tco                   0.223       0.644 f       u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.144       0.788         u_LED_IC/u_MBI5353/flow_cnt [1]
 CLMA_138_200/A4                                                           f       u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.788         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.555       0.555         u_LED_IC/DCLK_MBI5353
 CLMA_138_200/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.134       0.421                          
 clock uncertainty                                       0.000       0.421                          

 Hold time                                              -0.081       0.340                          

 Data required time                                                  0.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.340                          
 Data arrival time                                                  -0.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.260
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.517       9.918         s00_axi_wready   
 CLMA_58_77/Y1                     td                    0.169      10.087 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.283      11.370         u_aq_axi_master/N5
                                                         0.276      11.646 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      11.646         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1061
 CLMA_106_56/Y3                    td                    0.380      12.026 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.430      12.456         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [3]
 CLMA_98_57/Y2                     td                    0.165      12.621 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[3]/gateop_perm/Z
                                   net (fanout=2)        0.753      13.374         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.382      13.756 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_0/gateop_A2/Cout
                                                         0.000      13.756         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [2]
 CLMA_106_73/COUT                  td                    0.095      13.851 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [6]
 CLMA_106_77/CIN                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  13.851         Logic Levels: 4  
                                                                                   Logic: 2.435ns(37.940%), Route: 3.983ns(62.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.526      16.260         ntclkbufg_1      
 CLMA_106_77/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.839      17.099                          
 clock uncertainty                                      -0.150      16.949                          

 Setup time                                             -0.357      16.592                          

 Data required time                                                 16.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.592                          
 Data arrival time                                                 -13.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.263
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.517       9.918         s00_axi_wready   
 CLMA_58_77/Y1                     td                    0.169      10.087 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.283      11.370         u_aq_axi_master/N5
                                                         0.276      11.646 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      11.646         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1061
 CLMA_106_56/Y3                    td                    0.380      12.026 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.430      12.456         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [3]
 CLMA_98_57/Y2                     td                    0.165      12.621 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[3]/gateop_perm/Z
                                   net (fanout=2)        0.599      13.220         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.662 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.662         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.co [5]
 CLMS_102_73/COUT                  td                    0.095      13.757 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.757         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N297_7.co [7]
 CLMS_102_77/CIN                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.757         Logic Levels: 4  
                                                                                   Logic: 2.495ns(39.453%), Route: 3.829ns(60.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.529      16.263         ntclkbufg_1      
 CLMS_102_77/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.839      17.102                          
 clock uncertainty                                      -0.150      16.952                          

 Setup time                                             -0.171      16.781                          

 Data required time                                                 16.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.781                          
 Data arrival time                                                 -13.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/I13
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.260
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.517       9.918         s00_axi_wready   
 CLMA_58_77/Y1                     td                    0.169      10.087 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.283      11.370         u_aq_axi_master/N5
                                                         0.276      11.646 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      11.646         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1061
 CLMA_106_56/COUT                  td                    0.097      11.743 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.743         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1063
                                                         0.060      11.803 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.803         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1065
 CLMA_106_64/COUT                  td                    0.097      11.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1067
                                                         0.060      11.960 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.960         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1069
 CLMA_106_68/Y2                    td                    0.198      12.158 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=2)        0.618      12.776         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [10]
 CLMA_114_76/Y0                    td                    0.164      12.940 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.477      13.417         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_106_77/B3                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  13.417         Logic Levels: 5  
                                                                                   Logic: 2.089ns(34.910%), Route: 3.895ns(65.090%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.526      16.260         ntclkbufg_1      
 CLMA_106_77/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.839      17.099                          
 clock uncertainty                                      -0.150      16.949                          

 Setup time                                             -0.341      16.608                          

 Data required time                                                 16.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.608                          
 Data arrival time                                                 -13.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.191                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.318
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.584       6.318         ntclkbufg_1      
 CLMA_58_125/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_125/Q0                    tco                   0.223       6.541 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.372       6.913         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8]
 DRM_62_104/ADA0[12]                                                       f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   6.913         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.479%), Route: 0.372ns(62.521%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.860       7.433         ntclkbufg_1      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.142       6.736                          

 Data required time                                                  6.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.736                          
 Data arrival time                                                  -6.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.318
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.584       6.318         ntclkbufg_1      
 CLMA_58_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_121/Q3                    tco                   0.223       6.541 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.372       6.913         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7]
 DRM_62_124/ADA0[11]                                                       f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   6.913         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.479%), Route: 0.372ns(62.521%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.850       7.423         ntclkbufg_1      
 DRM_62_124/CLKA[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.839       6.584                          
 clock uncertainty                                       0.000       6.584                          

 Hold time                                               0.142       6.726                          

 Data required time                                                  6.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.726                          
 Data arrival time                                                  -6.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.318
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.584       6.318         ntclkbufg_1      
 CLMA_58_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_58_121/Q0                    tco                   0.223       6.541 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.376       6.917         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [4]
 DRM_62_124/ADA0[8]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   6.917         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.229%), Route: 0.376ns(62.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.850       7.423         ntclkbufg_1      
 DRM_62_124/CLKA[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.839       6.584                          
 clock uncertainty                                       0.000       6.584                          

 Hold time                                               0.142       6.726                          

 Data required time                                                  6.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.726                          
 Data arrival time                                                  -6.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_104/Q0                    tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.651       8.324         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_26_112/Y1                    td                    0.382       8.706 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.427       9.133         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3651
 CLMA_26_108/Y0                    td                    0.282       9.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.264       9.679         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_108/Y1                    td                    0.276       9.955 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.982      10.937         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2981
 CLMS_46_129/Y0                    td                    0.282      11.219 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        2.130      13.349         u_ipsl_hmic_h_top/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  13.349         Logic Levels: 4  
                                                                                   Logic: 1.483ns(24.979%), Route: 4.454ns(75.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.843      25.375                          

 Data required time                                                 25.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.375                          
 Data arrival time                                                 -13.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_104/Q0                    tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.651       8.324         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_26_112/Y1                    td                    0.382       8.706 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.427       9.133         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3651
 CLMA_26_108/Y0                    td                    0.282       9.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.264       9.679         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_108/Y1                    td                    0.276       9.955 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.982      10.937         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2981
 CLMS_46_125/Y1                    td                    0.169      11.106 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.826      12.932         u_ipsl_hmic_h_top/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  12.932         Logic Levels: 4  
                                                                                   Logic: 1.370ns(24.819%), Route: 4.150ns(75.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.873      25.345                          

 Data required time                                                 25.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.345                          
 Data arrival time                                                 -12.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_104/Q0                    tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.651       8.324         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_26_112/Y1                    td                    0.382       8.706 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.427       9.133         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3651
 CLMA_26_108/Y0                    td                    0.282       9.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.264       9.679         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_108/Y1                    td                    0.276       9.955 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.862      10.817         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2981
 CLMA_42_120/Y0                    td                    0.387      11.204 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        1.792      12.996         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  12.996         Logic Levels: 4  
                                                                                   Logic: 1.588ns(28.438%), Route: 3.996ns(71.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.792      25.426                          

 Data required time                                                 25.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.426                          
 Data arrival time                                                 -12.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.353
  Launch Clock Delay      :  6.236
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505       6.236         ntclkbufg_0      
 CLMA_38_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/CLK

 CLMA_38_180/Q1                    tco                   0.223       6.459 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.144       6.603         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [1]
 CLMA_38_180/AD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/D

 Data arrival time                                                   6.603         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.783       7.353         ntclkbufg_0      
 CLMA_38_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.236                          
 clock uncertainty                                       0.000       6.236                          

 Hold time                                               0.033       6.269                          

 Data required time                                                  6.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.269                          
 Data arrival time                                                  -6.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.363
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.515       6.246         ntclkbufg_0      
 CLMS_38_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK

 CLMS_38_173/Q3                    tco                   0.224       6.470 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/Q
                                   net (fanout=3)        0.139       6.609         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [2]
 CLMA_38_172/M3                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[2]/opit_0_inv/D

 Data arrival time                                                   6.609         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.793       7.363         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[2]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.279                          
 clock uncertainty                                       0.000       6.279                          

 Hold time                                              -0.012       6.267                          

 Data required time                                                  6.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.267                          
 Data arrival time                                                  -6.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.359
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511       6.242         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK

 CLMA_30_57/Q2                     tco                   0.224       6.466 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.137       6.603         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [0]
 CLMA_30_57/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   6.603         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.242                          
 clock uncertainty                                       0.000       6.242                          

 Hold time                                              -0.012       6.230                          

 Data required time                                                  6.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.230                          
 Data arrival time                                                  -6.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.272
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.549      22.857         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y0                     td                    0.164      23.021 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.218      23.239         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_89/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.239         Logic Levels: 1  
                                                                                   Logic: 1.568ns(67.152%), Route: 0.767ns(32.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.541      26.272         ntclkbufg_0      
 CLMA_30_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.960                          
 clock uncertainty                                      -0.150      26.810                          

 Setup time                                             -0.277      26.533                          

 Data required time                                                 26.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.533                          
 Data arrival time                                                 -23.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.272
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.549      22.857         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y0                     td                    0.164      23.021 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.218      23.239         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_89/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.239         Logic Levels: 1  
                                                                                   Logic: 1.568ns(67.152%), Route: 0.767ns(32.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.541      26.272         ntclkbufg_0      
 CLMA_30_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.960                          
 clock uncertainty                                      -0.150      26.810                          

 Setup time                                             -0.277      26.533                          

 Data required time                                                 26.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.533                          
 Data arrival time                                                 -23.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.272
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.549      22.857         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y0                     td                    0.164      23.021 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.218      23.239         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_89/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.239         Logic Levels: 1  
                                                                                   Logic: 1.568ns(67.152%), Route: 0.767ns(32.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.541      26.272         ntclkbufg_0      
 CLMA_30_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.960                          
 clock uncertainty                                      -0.150      26.810                          

 Setup time                                             -0.277      26.533                          

 Data required time                                                 26.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.533                          
 Data arrival time                                                 -23.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.107 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.351      26.458         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_88/M0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.458         Logic Levels: 0  
                                                                                   Logic: 1.092ns(75.676%), Route: 0.351ns(24.324%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.016      26.838                          

 Data required time                                                 26.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.838                          
 Data arrival time                                                 -26.458                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.304      26.394         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.394         Logic Levels: 0  
                                                                                   Logic: 1.075ns(77.955%), Route: 0.304ns(22.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.082      26.772                          

 Data required time                                                 26.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.772                          
 Data arrival time                                                 -26.394                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.408      26.453         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.453         Logic Levels: 0  
                                                                                   Logic: 1.030ns(71.627%), Route: 0.408ns(28.373%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.082      26.772                          

 Data required time                                                 26.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.772                          
 Data arrival time                                                 -26.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.387         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.713       8.361         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.361         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.797%), Route: 0.713ns(73.203%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.387         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_85/Q1                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.434       8.082         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.082         Logic Levels: 0  
                                                                                   Logic: 0.261ns(37.554%), Route: 0.434ns(62.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.797       7.367         ntclkbufg_0      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.261       7.628 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.431       8.059         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_76/Y2                     td                    0.165       8.224 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.415       8.639         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   8.639         Logic Levels: 1  
                                                                                   Logic: 0.426ns(33.491%), Route: 0.846ns(66.509%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -8.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_76/Q0                     tco                   0.223       6.483 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.255       6.738         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.738         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.653%), Route: 0.255ns(53.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.674       6.040                          

 Data required time                                                  6.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.040                          
 Data arrival time                                                  -6.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_76/Q1                     tco                   0.223       6.483 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.258       6.741         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.741         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.651       6.017                          

 Data required time                                                  6.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.017                          
 Data arrival time                                                  -6.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       6.262         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q0                     tco                   0.223       6.485 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.359       6.844         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   6.844         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.316%), Route: 0.359ns(61.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.683       6.049                          

 Data required time                                                  6.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.049                          
 Data arrival time                                                  -6.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.795                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.254
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.819       7.392         ntclkbufg_1      
 CLMS_86_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_77/Q0                     tco                   0.261       7.653 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=43)       1.491       9.144         frame_read_write_m0/write_fifo_aclr
 CLMA_114_48/RSCO                  td                    0.118       9.262 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.262         _N48             
 CLMA_114_52/RSCO                  td                    0.089       9.351 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.351         _N47             
 CLMA_114_56/RSCO                  td                    0.089       9.440 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.440         _N46             
 CLMA_114_64/RSCO                  td                    0.089       9.529 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.529         _N45             
 CLMA_114_68/RSCO                  td                    0.089       9.618 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.618         _N44             
 CLMA_114_72/RSCO                  td                    0.089       9.707 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.707         _N43             
 CLMA_114_76/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.707         Logic Levels: 6  
                                                                                   Logic: 0.824ns(35.594%), Route: 1.491ns(64.406%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.520      16.254         ntclkbufg_1      
 CLMA_114_76/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      17.319                          
 clock uncertainty                                      -0.150      17.169                          

 Recovery time                                           0.000      17.169                          

 Data required time                                                 17.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.169                          
 Data arrival time                                                  -9.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.462                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[11]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.254
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.819       7.392         ntclkbufg_1      
 CLMS_86_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_77/Q0                     tco                   0.261       7.653 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=43)       1.491       9.144         frame_read_write_m0/write_fifo_aclr
 CLMA_114_48/RSCO                  td                    0.118       9.262 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.262         _N48             
 CLMA_114_52/RSCO                  td                    0.089       9.351 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.351         _N47             
 CLMA_114_56/RSCO                  td                    0.089       9.440 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.440         _N46             
 CLMA_114_64/RSCO                  td                    0.089       9.529 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.529         _N45             
 CLMA_114_68/RSCO                  td                    0.089       9.618 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.618         _N44             
 CLMA_114_72/RSCO                  td                    0.089       9.707 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.707         _N43             
 CLMA_114_76/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[11]/opit_0/RS

 Data arrival time                                                   9.707         Logic Levels: 6  
                                                                                   Logic: 0.824ns(35.594%), Route: 1.491ns(64.406%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.520      16.254         ntclkbufg_1      
 CLMA_114_76/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[11]/opit_0/CLK
 clock pessimism                                         1.065      17.319                          
 clock uncertainty                                      -0.150      17.169                          

 Recovery time                                           0.000      17.169                          

 Data required time                                                 17.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.169                          
 Data arrival time                                                  -9.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.462                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.249
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.819       7.392         ntclkbufg_1      
 CLMS_86_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_77/Q0                     tco                   0.261       7.653 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=43)       1.491       9.144         frame_read_write_m0/write_fifo_aclr
 CLMA_114_48/RSCO                  td                    0.118       9.262 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.262         _N48             
 CLMA_114_52/RSCO                  td                    0.089       9.351 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.351         _N47             
 CLMA_114_56/RSCO                  td                    0.089       9.440 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.440         _N46             
 CLMA_114_64/RSCO                  td                    0.089       9.529 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.529         _N45             
 CLMA_114_68/RSCO                  td                    0.089       9.618 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.618         _N44             
 CLMA_114_72/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/RS

 Data arrival time                                                   9.618         Logic Levels: 5  
                                                                                   Logic: 0.735ns(33.019%), Route: 1.491ns(66.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.515      16.249         ntclkbufg_1      
 CLMA_114_72/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         1.065      17.314                          
 clock uncertainty                                      -0.150      17.164                          

 Recovery time                                           0.000      17.164                          

 Data required time                                                 17.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.164                          
 Data arrival time                                                  -9.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.546                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.444
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.573       6.307         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_105/Q0                    tco                   0.223       6.530 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.370       6.900         frame_read_write_m0/read_fifo_aclr
 CLMA_70_116/RSCO                  td                    0.113       7.013 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.013         _N19             
 CLMA_70_120/RSCO                  td                    0.078       7.091 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.091         _N18             
 CLMA_70_124/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.091         Logic Levels: 2  
                                                                                   Logic: 0.414ns(52.806%), Route: 0.370ns(47.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.871       7.444         ntclkbufg_1      
 CLMA_70_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.839       6.605                          
 clock uncertainty                                       0.000       6.605                          

 Removal time                                            0.000       6.605                          

 Data required time                                                  6.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.605                          
 Data arrival time                                                  -7.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.486                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.453
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.573       6.307         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_105/Q0                    tco                   0.223       6.530 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.421       6.951         frame_read_write_m0/read_fifo_aclr
 CLMS_78_117/RSCO                  td                    0.113       7.064 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.064         _N32             
 CLMS_78_121/RSCO                  td                    0.078       7.142 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.142         _N31             
 CLMS_78_125/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   7.142         Logic Levels: 2  
                                                                                   Logic: 0.414ns(49.581%), Route: 0.421ns(50.419%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.880       7.453         ntclkbufg_1      
 CLMS_78_125/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.839       6.614                          
 clock uncertainty                                       0.000       6.614                          

 Removal time                                            0.000       6.614                          

 Data required time                                                  6.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.614                          
 Data arrival time                                                  -7.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.528                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.439
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.573       6.307         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_105/Q0                    tco                   0.223       6.530 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.370       6.900         frame_read_write_m0/read_fifo_aclr
 CLMA_70_116/RSCO                  td                    0.113       7.013 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.013         _N19             
 CLMA_70_120/RSCO                  td                    0.078       7.091 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.091         _N18             
 CLMA_70_124/RSCO                  td                    0.078       7.169 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.169         _N17             
 CLMA_70_128/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   7.169         Logic Levels: 3  
                                                                                   Logic: 0.492ns(57.077%), Route: 0.370ns(42.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.866       7.439         ntclkbufg_1      
 CLMA_70_128/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.839       6.600                          
 clock uncertainty                                       0.000       6.600                          

 Removal time                                            0.000       6.600                          

 Data required time                                                  6.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.600                          
 Data arrival time                                                  -7.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.988       9.608         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_168/RSCO                  td                    0.128       9.736 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.736         _N149            
 CLMA_42_172/RSCO                  td                    0.085       9.821 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.821         _N148            
 CLMA_42_176/RSCO                  td                    0.085       9.906 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.906         _N147            
 CLMA_42_180/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.906         Logic Levels: 3  
                                                                                   Logic: 0.559ns(21.947%), Route: 1.988ns(78.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.502      26.233         ntclkbufg_0      
 CLMA_42_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.839      27.072                          
 clock uncertainty                                      -0.150      26.922                          

 Recovery time                                           0.000      26.922                          

 Data required time                                                 26.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.922                          
 Data arrival time                                                  -9.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.988       9.608         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_168/RSCO                  td                    0.128       9.736 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.736         _N149            
 CLMA_42_172/RSCO                  td                    0.085       9.821 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.821         _N148            
 CLMA_42_176/RSCO                  td                    0.085       9.906 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.906         _N147            
 CLMA_42_180/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.906         Logic Levels: 3  
                                                                                   Logic: 0.559ns(21.947%), Route: 1.988ns(78.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.502      26.233         ntclkbufg_0      
 CLMA_42_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.839      27.072                          
 clock uncertainty                                      -0.150      26.922                          

 Recovery time                                           0.000      26.922                          

 Data required time                                                 26.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.922                          
 Data arrival time                                                  -9.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.248
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.988       9.608         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_168/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.608         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.605%), Route: 1.988ns(88.395%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.517      26.248         ntclkbufg_0      
 CLMA_42_168/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.839      27.087                          
 clock uncertainty                                      -0.150      26.937                          

 Recovery time                                          -0.277      26.660                          

 Data required time                                                 26.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.660                          
 Data arrival time                                                  -9.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.412
  Launch Clock Delay      :  6.290
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.559       6.290         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q1                    tco                   0.223       6.513 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.160       6.673         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_100/RSCO                  td                    0.104       6.777 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.777         _N134            
 CLMA_26_104/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   6.777         Logic Levels: 1  
                                                                                   Logic: 0.327ns(67.146%), Route: 0.160ns(32.854%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -1.084       6.328                          
 clock uncertainty                                       0.000       6.328                          

 Removal time                                            0.000       6.328                          

 Data required time                                                  6.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.328                          
 Data arrival time                                                  -6.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.412
  Launch Clock Delay      :  6.290
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.559       6.290         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q1                    tco                   0.223       6.513 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.160       6.673         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_100/RSCO                  td                    0.104       6.777 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.777         _N134            
 CLMA_26_104/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.777         Logic Levels: 1  
                                                                                   Logic: 0.327ns(67.146%), Route: 0.160ns(32.854%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.084       6.328                          
 clock uncertainty                                       0.000       6.328                          

 Removal time                                            0.000       6.328                          

 Data required time                                                  6.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.328                          
 Data arrival time                                                  -6.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  6.242
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511       6.242         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.223       6.465 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       0.290       6.755         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_65/RSCO                   td                    0.104       6.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.859         _N132            
 CLMS_26_69/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.327ns(52.998%), Route: 0.290ns(47.002%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.797       7.367         ntclkbufg_0      
 CLMS_26_69/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.065       6.302                          
 clock uncertainty                                       0.000       6.302                          

 Removal time                                            0.000       6.302                          

 Data required time                                                  6.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.302                          
 Data arrival time                                                  -6.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMS_26_81/Q0                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.688      10.331         nt_ddr_init_done 
 IOL_151_118/DO                    td                    0.128      10.459 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.459         ddr_init_done_obuf/ntO
 IOBD_152_118/PAD                  td                    2.141      12.600 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.092      12.692         ddr_init_done    
 R10                                                                       r       ddr_init_done (port)

 Data arrival time                                                  12.692         Logic Levels: 2  
                                                                                   Logic: 2.530ns(47.646%), Route: 2.780ns(52.354%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.804       7.374         ntclkbufg_0      
 CLMA_30_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_30_76/Q1                     tco                   0.261       7.635 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.564      10.199         nt_ddrphy_rst_done
 IOL_151_110/DO                    td                    0.128      10.327 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.327         ddrphy_rst_done_obuf/ntO
 IOBD_152_110/PAD                  td                    2.141      12.468 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.144      12.612         ddrphy_rst_done  
 U13                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  12.612         Logic Levels: 2  
                                                                                   Logic: 2.530ns(48.301%), Route: 2.708ns(51.699%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       5.696 f       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x_out  
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       8.011 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.011         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020      10.031 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.127         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                  10.127         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.485       3.552         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK

 CLMA_142_212/Q0                   tco                   0.209       3.761 r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.356       4.117         u_LED_IC/u_MBI5353/fre_cnt_G [4]
 CLMA_138_209/Y1                   td                    0.302       4.419 r       u_LED_IC/u_MBI5353/N506_5/gateop_perm/Z
                                   net (fanout=2)        0.240       4.659         u_LED_IC/u_MBI5353/_N3771
 CLMA_138_209/Y2                   td                    0.132       4.791 r       u_LED_IC/u_MBI5353/N2775/gateop_perm/Z
                                   net (fanout=6)        0.591       5.382         u_LED_IC/u_MBI5353/N2775
                                                         0.267       5.649 r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.649         u_LED_IC/u_MBI5353/_N1122
 CLMA_142_208/COUT                 td                    0.082       5.731 f       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.731         u_LED_IC/u_MBI5353/_N1124
 CLMA_142_212/CIN                                                          f       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.731         Logic Levels: 3  
                                                                                   Logic: 0.992ns(45.525%), Route: 1.187ns(54.475%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.289      23.098         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.454      23.552                          
 clock uncertainty                                      -0.050      23.502                          

 Setup time                                             -0.110      23.392                          

 Data required time                                                 23.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.392                          
 Data arrival time                                                  -5.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.485       3.552         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK

 CLMA_142_212/Q0                   tco                   0.209       3.761 r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.356       4.117         u_LED_IC/u_MBI5353/fre_cnt_G [4]
 CLMA_138_209/Y1                   td                    0.302       4.419 r       u_LED_IC/u_MBI5353/N506_5/gateop_perm/Z
                                   net (fanout=2)        0.240       4.659         u_LED_IC/u_MBI5353/_N3771
 CLMA_138_209/Y2                   td                    0.132       4.791 r       u_LED_IC/u_MBI5353/N2775/gateop_perm/Z
                                   net (fanout=6)        0.591       5.382         u_LED_IC/u_MBI5353/N2775
                                                         0.267       5.649 r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.649         u_LED_IC/u_MBI5353/_N1122
                                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.649         Logic Levels: 2  
                                                                                   Logic: 0.910ns(43.395%), Route: 1.187ns(56.605%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.284      23.093         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428      23.521                          
 clock uncertainty                                      -0.050      23.471                          

 Setup time                                             -0.101      23.370                          

 Data required time                                                 23.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.370                          
 Data arrival time                                                  -5.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.485       3.552         sys_clk_g        
 CLMA_142_212/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/CLK

 CLMA_142_212/Q0                   tco                   0.209       3.761 r       u_LED_IC/u_MBI5353/fre_cnt_G[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.356       4.117         u_LED_IC/u_MBI5353/fre_cnt_G [4]
 CLMA_138_209/Y1                   td                    0.302       4.419 r       u_LED_IC/u_MBI5353/N506_5/gateop_perm/Z
                                   net (fanout=2)        0.240       4.659         u_LED_IC/u_MBI5353/_N3771
 CLMA_138_209/Y2                   td                    0.132       4.791 r       u_LED_IC/u_MBI5353/N2775/gateop_perm/Z
                                   net (fanout=6)        0.591       5.382         u_LED_IC/u_MBI5353/N2775
 CLMA_142_208/A1                                                           r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   5.382         Logic Levels: 2  
                                                                                   Logic: 0.643ns(35.137%), Route: 1.187ns(64.863%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.284      23.093         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428      23.521                          
 clock uncertainty                                      -0.050      23.471                          

 Setup time                                             -0.149      23.322                          

 Data required time                                                 23.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.322                          
 Data arrival time                                                  -5.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.284       3.093         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK

 CLMA_142_208/Q0                   tco                   0.197       3.290 f       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.428         u_LED_IC/u_MBI5353/fre_cnt_G [0]
 CLMA_142_208/B0                                                           f       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.428         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.481       3.548         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.093                          
 clock uncertainty                                       0.000       3.093                          

 Hold time                                              -0.082       3.011                          

 Data required time                                                  3.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.011                          
 Data arrival time                                                  -3.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.284       3.093         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK

 CLMA_142_208/Q0                   tco                   0.197       3.290 f       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.428         u_LED_IC/u_MBI5353/fre_cnt_G [0]
 CLMA_142_208/A0                                                           f       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.428         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.481       3.548         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.093                          
 clock uncertainty                                       0.000       3.093                          

 Hold time                                              -0.082       3.011                          

 Data required time                                                  3.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.011                          
 Data arrival time                                                  -3.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/I11
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.284       3.093         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/CLK

 CLMA_142_208/Q3                   tco                   0.197       3.290 f       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.138       3.428         u_LED_IC/u_MBI5353/fre_cnt_G [3]
 CLMA_142_208/D1                                                           f       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   3.428         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.481       3.548         sys_clk_g        
 CLMA_142_208/CLK                                                          r       u_LED_IC/u_MBI5353/fre_cnt_G[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.455       3.093                          
 clock uncertainty                                       0.000       3.093                          

 Hold time                                              -0.112       2.981                          

 Data required time                                                  2.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.981                          
 Data arrival time                                                  -3.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/L3
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.509       3.237         video_clk        
 DRM_62_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[3]                 tco                   1.861       5.098 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[3]
                                   net (fanout=1)        2.628       7.726         read_data[19]    
 CLMA_118_264/A3                                                           f       video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.726         Logic Levels: 0  
                                                                                   Logic: 1.861ns(41.457%), Route: 2.628ns(58.543%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781    1000.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041    1000.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.308    1002.818         video_clk        
 CLMA_118_264/CLK                                                          r       video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.218    1003.036                          
 clock uncertainty                                      -0.050    1002.986                          

 Setup time                                             -0.211    1002.775                          

 Data required time                                               1002.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.775                          
 Data arrival time                                                  -7.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.049                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[8]/opit_0_inv_L5Q_perm/L4
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.814
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.509       3.237         video_clk        
 DRM_62_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[0]                 tco                   1.861       5.098 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.676       7.774         read_data[16]    
 CLMA_118_269/A4                                                           f       video_timing_data_m0/vout_data_r[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.774         Logic Levels: 0  
                                                                                   Logic: 1.861ns(41.018%), Route: 2.676ns(58.982%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781    1000.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041    1000.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.304    1002.814         video_clk        
 CLMA_118_269/CLK                                                          r       video_timing_data_m0/vout_data_r[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.218    1003.032                          
 clock uncertainty                                      -0.050    1002.982                          

 Setup time                                             -0.081    1002.901                          

 Data required time                                               1002.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.901                          
 Data arrival time                                                  -7.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.127                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/L4
Path Group  : in_video_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  3.237
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.509       3.237         video_clk        
 DRM_62_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[4]                 tco                   1.861       5.098 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        2.628       7.726         read_data[20]    
 CLMA_118_264/B4                                                           f       video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.726         Logic Levels: 0  
                                                                                   Logic: 1.861ns(41.457%), Route: 2.628ns(58.543%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 T17                                                     0.000    1000.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062    1000.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781    1000.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041    1000.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000    1001.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.308    1002.818         video_clk        
 CLMA_118_264/CLK                                                          r       video_timing_data_m0/vout_data_r[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.218    1003.036                          
 clock uncertainty                                      -0.050    1002.986                          

 Setup time                                             -0.083    1002.903                          

 Data required time                                               1002.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.903                          
 Data arrival time                                                  -7.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.177                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781       0.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041       0.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.263       2.773         video_clk        
 CLMA_102_48/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK

 CLMA_102_48/Q0                    tco                   0.197       2.970 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.138       3.108         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMA_102_48/AD                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   3.108         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.460       3.188         video_clk        
 CLMA_102_48/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.414       2.774                          
 clock uncertainty                                       0.000       2.774                          

 Hold time                                               0.028       2.802                          

 Data required time                                                  2.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.802                          
 Data arrival time                                                  -3.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781       0.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041       0.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.263       2.773         video_clk        
 CLMA_102_48/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK

 CLMA_102_48/Q3                    tco                   0.197       2.970 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.138       3.108         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMA_102_48/CD                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   3.108         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.460       3.188         video_clk        
 CLMA_102_48/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.414       2.774                          
 clock uncertainty                                       0.000       2.774                          

 Hold time                                               0.027       2.801                          

 Data required time                                                  2.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.801                          
 Data arrival time                                                  -3.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : in_video_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.249
  Launch Clock Delay      :  2.831
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.781       0.843 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.041       0.884 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.510         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.510 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.321       2.831         video_clk        
 CLMA_66_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK

 CLMA_66_116/Q0                    tco                   0.198       3.029 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.162       3.191         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_70_116/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   3.191         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.000%), Route: 0.162ns(45.000%)
----------------------------------------------------------------------------------------------------

 Clock in_video_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T17                                                     0.000       0.000 r       in_video_clk (port)
                                   net (fanout=1)        0.062       0.062         in_video_clk     
 IOBS_152_73/DIN                   td                    0.898       0.960 r       in_video_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.960         in_video_clk_ibuf/ntD
 IOL_151_73/INCK                   td                    0.047       1.007 r       in_video_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.728         _N15             
 USCM_74_109/CLK_USCM              td                    0.000       1.728 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=144)      1.521       3.249         video_clk        
 CLMA_70_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.376       2.873                          
 clock uncertainty                                       0.000       2.873                          

 Hold time                                              -0.003       2.870                          

 Data required time                                                  2.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.870                          
 Data arrival time                                                  -3.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/CLK
Endpoint    : u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/D
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.247
  Launch Clock Delay      :  0.318
  Clock Pessimism Removal :  0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.318       0.318         u_LED_IC/clk     
 CLMA_130_192/CLK                                                          r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/CLK

 CLMA_130_192/Q2                   tco                   0.209       0.527 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.243       0.770         u_LED_IC/DCLK_MBI5353
 CLMA_130_193/Y0                   td                    0.308       1.078 r       u_LED_IC/u_CLK/DCLK_MBI5353_ce_mux[0]/gateop_perm/Z
                                   net (fanout=1)        0.173       1.251         u_LED_IC/u_CLK/_N3595
 CLMA_130_192/M1                                                           r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/D

 Data arrival time                                                   1.251         Logic Levels: 1  
                                                                                   Logic: 0.517ns(55.413%), Route: 0.416ns(44.587%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.247    1000.247         u_LED_IC/clk     
 CLMA_130_192/CLK                                                          r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/CLK
 clock pessimism                                         0.071    1000.318                          
 clock uncertainty                                      -0.050    1000.268                          

 Setup time                                             -0.027    1000.241                          

 Data required time                                               1000.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.241                          
 Data arrival time                                                  -1.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/L2
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.271
  Launch Clock Delay      :  0.340
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.340       0.340         u_LED_IC/clk     
 CLMA_130_181/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_181/Q0                   tco                   0.209       0.549 r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.367       0.916         u_LED_IC/u_CLK/fre_cnt_SPI [0]
 CLMA_130_177/B2                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   0.916         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.285%), Route: 0.367ns(63.715%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.271    1000.271         u_LED_IC/clk     
 CLMA_130_177/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.271                          
 clock uncertainty                                      -0.050    1000.221                          

 Setup time                                             -0.220    1000.001                          

 Data required time                                               1000.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.001                          
 Data arrival time                                                  -0.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/fre_cnt_SPI[3]/opit_0_inv_L5Q_perm/L3
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.271
  Launch Clock Delay      :  0.340
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.340       0.340         u_LED_IC/clk     
 CLMA_130_181/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_181/Q0                   tco                   0.209       0.549 r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.367       0.916         u_LED_IC/u_CLK/fre_cnt_SPI [0]
 CLMA_130_177/D3                                                           r       u_LED_IC/u_CLK/fre_cnt_SPI[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   0.916         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.285%), Route: 0.367ns(63.715%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_188/Q0                                         0.000    1000.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.271    1000.271         u_LED_IC/clk     
 CLMA_130_177/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.271                          
 clock uncertainty                                      -0.050    1000.221                          

 Setup time                                             -0.215    1000.006                          

 Data required time                                               1000.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.006                          
 Data arrival time                                                  -0.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.318
  Launch Clock Delay      :  0.247
  Clock Pessimism Removal :  -0.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.247       0.247         u_LED_IC/clk     
 CLMA_130_192/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_192/Q0                   tco                   0.197       0.444 f       u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.138       0.582         u_LED_IC/u_CLK/fre_cnt_D [0]
 CLMA_130_192/A4                                                           f       u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.582         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.318       0.318         u_LED_IC/clk     
 CLMA_130_192/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_D[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.071       0.247                          
 clock uncertainty                                       0.000       0.247                          

 Hold time                                              -0.055       0.192                          

 Data required time                                                  0.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.192                          
 Data arrival time                                                  -0.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.340
  Launch Clock Delay      :  0.272
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.272       0.272         u_LED_IC/clk     
 CLMA_130_181/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_181/Q0                   tco                   0.197       0.469 f       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.138       0.607         u_LED_IC/u_CLK/fre_cnt_SPI [0]
 CLMA_130_181/A4                                                           f       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.607         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.340       0.340         u_LED_IC/clk     
 CLMA_130_181/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068       0.272                          
 clock uncertainty                                       0.000       0.272                          

 Hold time                                              -0.055       0.217                          

 Data required time                                                  0.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.217                          
 Data arrival time                                                  -0.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_CLK/DCLK_SPI/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_sys_clk/clk/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.341
  Launch Clock Delay      :  0.271
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.271       0.271         u_LED_IC/clk     
 CLMA_130_177/CLK                                                          r       u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_177/Q1                   tco                   0.197       0.468 f       u_LED_IC/u_CLK/fre_cnt_SPI[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.138       0.606         u_LED_IC/u_CLK/fre_cnt_SPI [2]
 CLMA_130_177/A4                                                           f       u_LED_IC/u_CLK/DCLK_SPI/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.606         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_sys_clk/clk/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_188/Q0                                         0.000       0.000 r       u_LED_IC/u_sys_clk/clk/opit_0_inv/Q
                                   net (fanout=10)       0.341       0.341         u_LED_IC/clk     
 CLMA_130_177/CLK                                                          r       u_LED_IC/u_CLK/DCLK_SPI/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.070       0.271                          
 clock uncertainty                                       0.000       0.271                          

 Hold time                                              -0.055       0.216                          

 Data required time                                                  0.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.216                          
 Data arrival time                                                  -0.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_reg/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.982
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.506       5.982         video_clk_out    
 CLMA_102_236/CLK                                                          r       dvi_encoder_m0/encb/de_reg/opit_0/CLK

 CLMA_102_236/Q3                   tco                   0.209       6.191 r       dvi_encoder_m0/encb/de_reg/opit_0/Q
                                   net (fanout=74)       1.235       7.426         dvi_encoder_m0/encb/de_reg
 CLMA_126_304/Y0                   td                    0.308       7.734 r       dvi_encoder_m0/encr/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.423       8.157         dvi_encoder_m0/encr/N228
 CLMA_118_300/Y0                   td                    0.131       8.288 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.364       8.652         dvi_encoder_m0/encr/nb9 [1]
                                                         0.310       8.962 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       8.962         dvi_encoder_m0/encr/_N1148
 CLMA_118_313/Y3                   td                    0.305       9.267 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.372       9.639         dvi_encoder_m0/encr/nb6 [3]
 CLMS_114_313/COUT                 td                    0.346       9.985 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.985         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMS_114_317/Y0                   td                    0.158      10.143 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.400      10.543         dvi_encoder_m0/encr/nb5 [4]
 CLMA_106_317/C4                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.543         Logic Levels: 5  
                                                                                   Logic: 1.767ns(38.742%), Route: 2.794ns(61.258%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      17.354 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.277      18.631         video_clk_out    
 CLMA_106_317/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      19.214                          
 clock uncertainty                                      -0.150      19.064                          

 Setup time                                             -0.073      18.991                          

 Data required time                                                 18.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.991                          
 Data arrival time                                                 -10.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.448                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.177
  Launch Clock Delay      :  5.994
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.518       5.994         video_clk_out    
 CLMS_102_269/CLK                                                          r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_102_269/Q2                   tco                   0.209       6.203 r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.541       6.744         dvi_encoder_m0/encg/n1q_m [1]
 CLMS_114_269/Y1                   td                    0.420       7.164 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.240       7.404         _N4              
 CLMS_114_269/Y2                   td                    0.227       7.631 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.627       8.258         dvi_encoder_m0/encg/N228
 CLMA_102_280/Y3                   td                    0.143       8.401 f       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.703       9.104         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       9.414 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       9.414         dvi_encoder_m0/encg/_N1311
 CLMS_114_285/Y3                   td                    0.305       9.719 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.241       9.960         dvi_encoder_m0/encg/nb6 [3]
 CLMA_114_284/COUT                 td                    0.346      10.306 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.306         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMA_114_288/Y0                   td                    0.158      10.464 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.240      10.704         dvi_encoder_m0/encg/nb5 [4]
 CLMA_114_288/B4                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.704         Logic Levels: 6  
                                                                                   Logic: 2.118ns(44.968%), Route: 2.592ns(55.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      17.354 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.284      18.638         video_clk_out    
 CLMA_114_288/CLK                                                          r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.383                          
 clock uncertainty                                      -0.150      19.233                          

 Setup time                                             -0.073      19.160                          

 Data required time                                                 19.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.160                          
 Data arrival time                                                 -10.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.456                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.186
  Launch Clock Delay      :  5.994
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.518       5.994         video_clk_out    
 CLMS_102_269/CLK                                                          r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_102_269/Q2                   tco                   0.209       6.203 r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.541       6.744         dvi_encoder_m0/encg/n1q_m [1]
 CLMS_114_269/Y1                   td                    0.420       7.164 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.240       7.404         _N4              
 CLMS_114_269/Y2                   td                    0.227       7.631 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.627       8.258         dvi_encoder_m0/encg/N228
 CLMA_102_280/Y3                   td                    0.143       8.401 f       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.703       9.104         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       9.414 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       9.414         dvi_encoder_m0/encg/_N1311
 CLMS_114_285/Y2                   td                    0.158       9.572 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.241       9.813         dvi_encoder_m0/encg/nb6 [2]
 CLMA_114_284/Y3                   td                    0.458      10.271 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.355      10.626         dvi_encoder_m0/encg/nb5 [3]
 CLMA_114_280/A4                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.626         Logic Levels: 5  
                                                                                   Logic: 1.925ns(41.559%), Route: 2.707ns(58.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000      17.354 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.293      18.647         video_clk_out    
 CLMA_114_280/CLK                                                          r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.392                          
 clock uncertainty                                      -0.150      19.242                          

 Setup time                                             -0.071      19.171                          

 Data required time                                                 19.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.171                          
 Data arrival time                                                 -10.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.545                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/din_q[6]/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/q_m_reg[7]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.278       5.171         video_clk_out    
 CLMA_126_296/CLK                                                          r       dvi_encoder_m0/encr/din_q[6]/opit_0/CLK

 CLMA_126_296/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/encr/din_q[6]/opit_0/Q
                                   net (fanout=2)        0.108       5.476         dvi_encoder_m0/encr/din_q [6]
 CLMA_126_288/A4                                                           f       dvi_encoder_m0/encr/q_m_reg[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.476         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.488       5.964         video_clk_out    
 CLMA_126_288/CLK                                                          r       dvi_encoder_m0/encr/q_m_reg[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.756       5.208                          
 clock uncertainty                                       0.000       5.208                          

 Hold time                                              -0.055       5.153                          

 Data required time                                                  5.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.153                          
 Data arrival time                                                  -5.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c1_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c1_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.981
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.308       5.201         video_clk_out    
 CLMA_98_233/CLK                                                           r       dvi_encoder_m0/encb/c1_q/opit_0/CLK

 CLMA_98_233/Q0                    tco                   0.198       5.399 r       dvi_encoder_m0/encb/c1_q/opit_0/Q
                                   net (fanout=1)        0.139       5.538         dvi_encoder_m0/encb/c1_q
 CLMA_98_233/M2                                                            r       dvi_encoder_m0/encb/c1_reg/opit_0/D

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.505       5.981         video_clk_out    
 CLMA_98_233/CLK                                                           r       dvi_encoder_m0/encb/c1_reg/opit_0/CLK
 clock pessimism                                        -0.779       5.202                          
 clock uncertainty                                       0.000       5.202                          

 Hold time                                              -0.003       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                  -5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/de_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/de_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.982
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.309       5.202         video_clk_out    
 CLMA_102_236/CLK                                                          r       dvi_encoder_m0/encb/de_q/opit_0/CLK

 CLMA_102_236/Q2                   tco                   0.198       5.400 r       dvi_encoder_m0/encb/de_q/opit_0/Q
                                   net (fanout=1)        0.140       5.540         dvi_encoder_m0/encb/de_q
 CLMA_102_236/M3                                                           r       dvi_encoder_m0/encb/de_reg/opit_0/D

 Data arrival time                                                   5.540         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       4.476 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.506       5.982         video_clk_out    
 CLMA_102_236/CLK                                                          r       dvi_encoder_m0/encb/de_reg/opit_0/CLK
 clock pessimism                                        -0.779       5.203                          
 clock uncertainty                                       0.000       5.203                          

 Hold time                                              -0.003       5.200                          

 Data required time                                                  5.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.200                          
 Data arrival time                                                  -5.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.220
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.474       5.949         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_126_301/Q3                   tco                   0.206       6.155 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       1.006       7.161         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4]
 CLMA_106_257/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q/L0

 Data arrival time                                                   7.161         Logic Levels: 0  
                                                                                   Logic: 0.206ns(16.997%), Route: 1.006ns(83.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       6.584 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.328       7.912         video_clk5x_out  
 CLMA_106_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q/CLK
 clock pessimism                                         0.745       8.657                          
 clock uncertainty                                      -0.150       8.507                          

 Setup time                                             -0.121       8.386                          

 Data required time                                                  8.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.386                          
 Data arrival time                                                  -7.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.225                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.211
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.501       5.976         video_clk5x_out  
 CLMA_126_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK

 CLMA_126_276/Q2                   tco                   0.206       6.182 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.931       7.113         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [1]
 CLMA_146_340/B0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q/L0

 Data arrival time                                                   7.113         Logic Levels: 0  
                                                                                   Logic: 0.206ns(18.118%), Route: 0.931ns(81.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       6.584 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.319       7.903         video_clk5x_out  
 CLMA_146_340/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q/CLK
 clock pessimism                                         0.745       8.648                          
 clock uncertainty                                      -0.150       8.498                          

 Setup time                                             -0.114       8.384                          

 Data required time                                                  8.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.384                          
 Data arrival time                                                  -7.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.271                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.997
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.522       5.997         video_clk5x_out  
 CLMS_134_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK

 CLMS_134_265/Q0                   tco                   0.206       6.203 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.868       7.071         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [1]
 CLMA_146_321/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L0

 Data arrival time                                                   7.071         Logic Levels: 0  
                                                                                   Logic: 0.206ns(19.181%), Route: 0.868ns(80.819%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       6.584 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.296       7.880         video_clk5x_out  
 CLMA_146_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
 clock pessimism                                         0.745       8.625                          
 clock uncertainty                                      -0.150       8.475                          

 Setup time                                             -0.121       8.354                          

 Data required time                                                  8.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.354                          
 Data arrival time                                                  -7.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.283                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       3.892 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.274       5.166         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_301/Q2                   tco                   0.197       5.363 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.501         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_301/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.474       5.949         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Hold time                                              -0.055       5.111                          

 Data required time                                                  5.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.111                          
 Data arrival time                                                  -5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       3.892 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.274       5.166         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_301/Q2                   tco                   0.197       5.363 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.501         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_301/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.474       5.949         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Hold time                                              -0.056       5.110                          

 Data required time                                                  5.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.110                          
 Data arrival time                                                  -5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       3.892 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.274       5.166         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_126_301/Q2                   tco                   0.197       5.363 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.501         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_126_301/D4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.474       5.949         video_clk5x_out  
 CLMS_126_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Hold time                                              -0.056       5.110                          

 Data required time                                                  5.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.110                          
 Data arrival time                                                  -5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.169
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36228.027 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.477   36229.504         video_clk_out    
 CLMA_130_301/CLK                                                          r       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_301/Q0                   tco                   0.209   36229.713 r       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.240   36229.953         dvi_encoder_m0/green [7]
 CLMA_130_300/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q/L4

 Data arrival time                                               36229.953         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.548%), Route: 0.240ns(53.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36227.444 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.277   36228.721         video_clk5x_out  
 CLMA_130_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.484   36229.205                          
 clock uncertainty                                      -0.150   36229.055                          

 Setup time                                             -0.073   36228.982                          

 Data required time                                              36228.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.982                          
 Data arrival time                                              -36229.953                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.971                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.214
  Launch Clock Delay      :  5.998
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36228.027 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.522   36229.549         video_clk_out    
 CLMA_134_264/CLK                                                          r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_134_264/Q0                   tco                   0.209   36229.758 r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.240   36229.998         dvi_encoder_m0/blue [6]
 CLMS_134_265/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L4

 Data arrival time                                               36229.998         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.548%), Route: 0.240ns(53.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36227.444 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.322   36228.766         video_clk5x_out  
 CLMS_134_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.250                          
 clock uncertainty                                      -0.150   36229.100                          

 Setup time                                             -0.073   36229.027                          

 Data required time                                              36229.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36229.027                          
 Data arrival time                                              -36229.998                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.971                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.174
  Launch Clock Delay      :  5.958
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000   36228.027 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.482   36229.509         video_clk_out    
 CLMA_130_296/CLK                                                          r       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_130_296/Q1                   tco                   0.209   36229.718 r       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.240   36229.958         dvi_encoder_m0/blue [3]
 CLMA_130_297/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/L4

 Data arrival time                                               36229.958         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.548%), Route: 0.240ns(53.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N14             
 USCM_74_106/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000   36227.444 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.282   36228.726         video_clk5x_out  
 CLMA_130_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q/CLK
 clock pessimism                                         0.484   36229.210                          
 clock uncertainty                                      -0.150   36229.060                          

 Setup time                                             -0.073   36228.987                          

 Data required time                                              36228.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.987                          
 Data arrival time                                              -36229.958                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.971                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.210
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.317       5.210         video_clk_out    
 CLMA_118_256/CLK                                                          r       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_118_256/Q0                   tco                   0.197       5.407 f       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.138       5.545         dvi_encoder_m0/blue [4]
 CLMA_118_257/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/L4

 Data arrival time                                                   5.545         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.518       5.993         video_clk5x_out  
 CLMA_118_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q/CLK
 clock pessimism                                        -0.484       5.509                          
 clock uncertainty                                       0.150       5.659                          

 Hold time                                              -0.055       5.604                          

 Data required time                                                  5.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.604                          
 Data arrival time                                                  -5.545                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.059                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.971
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.296       5.189         video_clk_out    
 CLMA_146_320/CLK                                                          r       dvi_encoder_m0/encb/dout[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_320/Q1                   tco                   0.197       5.386 f       dvi_encoder_m0/encb/dout[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.138       5.524         dvi_encoder_m0/blue [0]
 CLMA_146_321/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/L4

 Data arrival time                                                   5.524         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.496       5.971         video_clk5x_out  
 CLMA_146_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
 clock pessimism                                        -0.484       5.487                          
 clock uncertainty                                       0.150       5.637                          

 Hold time                                              -0.055       5.582                          

 Data required time                                                  5.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.582                          
 Data arrival time                                                  -5.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.058                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.997
  Launch Clock Delay      :  5.215
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_out_w  
 USCM_74_108/CLK_USCM              td                    0.000       3.893 r       video_clk_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.322       5.215         video_clk_out    
 CLMA_134_264/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_134_264/Q1                   tco                   0.197       5.412 f       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.138       5.550         dvi_encoder_m0/blue [2]
 CLMS_134_265/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.550         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.475 r       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.522       5.997         video_clk5x_out  
 CLMS_134_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.513                          
 clock uncertainty                                       0.150       5.663                          

 Hold time                                              -0.055       5.608                          

 Data required time                                                  5.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.608                          
 Data arrival time                                                  -5.550                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.362
  Launch Clock Delay      :  0.540
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.540       0.540         u_LED_IC/DCLK_MBI5353
 CLMA_126_216/CLK                                                          r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_216/Q0                   tco                   0.209       0.749 r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=2)        0.363       1.112         u_LED_IC/u_MBI5353/cnt_wait [8]
 CLMS_126_209/Y2                   td                    0.312       1.424 r       u_LED_IC/u_MBI5353/N471_8/gateop_perm/Z
                                   net (fanout=4)        0.502       1.926         u_LED_IC/u_MBI5353/_N3036
 CLMA_118_201/Y1                   td                    0.302       2.228 r       u_LED_IC/u_MBI5353/N494/gateop_perm/Z
                                   net (fanout=11)       0.523       2.751         u_LED_IC/u_MBI5353/N494
 CLMA_130_201/Y3                   td                    0.167       2.918 r       u_LED_IC/u_MBI5353/N2710_2_3/gateop/F
                                   net (fanout=1)        0.239       3.157         u_LED_IC/u_MBI5353/_N3887
 CLMA_130_200/Y0                   td                    0.226       3.383 r       u_LED_IC/u_MBI5353/N2710_2_5/gateop/F
                                   net (fanout=5)        0.329       3.712         u_LED_IC/u_MBI5353/N2710
 CLMA_138_200/CE                                                           r       u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   3.712         Logic Levels: 4  
                                                                                   Logic: 1.216ns(38.335%), Route: 1.956ns(61.665%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_192/Q2                                         0.000    1000.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.362    1000.362         u_LED_IC/DCLK_MBI5353
 CLMA_138_200/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.362                          
 clock uncertainty                                      -0.050    1000.312                          

 Setup time                                             -0.223    1000.089                          

 Data required time                                               1000.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.089                          
 Data arrival time                                                  -3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.362
  Launch Clock Delay      :  0.540
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.540       0.540         u_LED_IC/DCLK_MBI5353
 CLMA_126_216/CLK                                                          r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_216/Q0                   tco                   0.209       0.749 r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=2)        0.363       1.112         u_LED_IC/u_MBI5353/cnt_wait [8]
 CLMS_126_209/Y2                   td                    0.312       1.424 r       u_LED_IC/u_MBI5353/N471_8/gateop_perm/Z
                                   net (fanout=4)        0.502       1.926         u_LED_IC/u_MBI5353/_N3036
 CLMA_118_201/Y1                   td                    0.302       2.228 r       u_LED_IC/u_MBI5353/N494/gateop_perm/Z
                                   net (fanout=11)       0.523       2.751         u_LED_IC/u_MBI5353/N494
 CLMA_130_201/Y3                   td                    0.167       2.918 r       u_LED_IC/u_MBI5353/N2710_2_3/gateop/F
                                   net (fanout=1)        0.239       3.157         u_LED_IC/u_MBI5353/_N3887
 CLMA_130_200/Y0                   td                    0.226       3.383 r       u_LED_IC/u_MBI5353/N2710_2_5/gateop/F
                                   net (fanout=5)        0.329       3.712         u_LED_IC/u_MBI5353/N2710
 CLMA_138_201/CE                                                           r       u_LED_IC/u_MBI5353/flow_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   3.712         Logic Levels: 4  
                                                                                   Logic: 1.216ns(38.335%), Route: 1.956ns(61.665%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_192/Q2                                         0.000    1000.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.362    1000.362         u_LED_IC/DCLK_MBI5353
 CLMA_138_201/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.362                          
 clock uncertainty                                      -0.050    1000.312                          

 Setup time                                             -0.223    1000.089                          

 Data required time                                               1000.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.089                          
 Data arrival time                                                  -3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_LED_IC/u_MBI5353/flow_cnt[4]/opit_0_inv_L5Q_perm/CE
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.362
  Launch Clock Delay      :  0.540
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.540       0.540         u_LED_IC/DCLK_MBI5353
 CLMA_126_216/CLK                                                          r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_216/Q0                   tco                   0.209       0.749 r       u_LED_IC/u_MBI5353/cnt_wait[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=2)        0.363       1.112         u_LED_IC/u_MBI5353/cnt_wait [8]
 CLMS_126_209/Y2                   td                    0.312       1.424 r       u_LED_IC/u_MBI5353/N471_8/gateop_perm/Z
                                   net (fanout=4)        0.502       1.926         u_LED_IC/u_MBI5353/_N3036
 CLMA_118_201/Y1                   td                    0.302       2.228 r       u_LED_IC/u_MBI5353/N494/gateop_perm/Z
                                   net (fanout=11)       0.523       2.751         u_LED_IC/u_MBI5353/N494
 CLMA_130_201/Y3                   td                    0.167       2.918 r       u_LED_IC/u_MBI5353/N2710_2_3/gateop/F
                                   net (fanout=1)        0.239       3.157         u_LED_IC/u_MBI5353/_N3887
 CLMA_130_200/Y0                   td                    0.226       3.383 r       u_LED_IC/u_MBI5353/N2710_2_5/gateop/F
                                   net (fanout=5)        0.329       3.712         u_LED_IC/u_MBI5353/N2710
 CLMA_138_201/CE                                                           r       u_LED_IC/u_MBI5353/flow_cnt[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   3.712         Logic Levels: 4  
                                                                                   Logic: 1.216ns(38.335%), Route: 1.956ns(61.665%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_192/Q2                                         0.000    1000.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.362    1000.362         u_LED_IC/DCLK_MBI5353
 CLMA_138_201/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.362                          
 clock uncertainty                                      -0.050    1000.312                          

 Setup time                                             -0.223    1000.089                          

 Data required time                                               1000.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.089                          
 Data arrival time                                                  -3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/flow_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_MBI5353/LE/opit_0_inv_MUX4TO1Q/S0
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.446
  Launch Clock Delay      :  0.261
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.261       0.261         u_LED_IC/DCLK_MBI5353
 CLMA_130_201/CLK                                                          r       u_LED_IC/u_MBI5353/flow_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_201/Q0                   tco                   0.197       0.458 f       u_LED_IC/u_MBI5353/flow_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.170       0.628         u_LED_IC/u_MBI5353/flow_cnt [0]
 CLMA_134_200/A3                                                           f       u_LED_IC/u_MBI5353/LE/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   0.628         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.678%), Route: 0.170ns(46.322%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.446       0.446         u_LED_IC/DCLK_MBI5353
 CLMA_134_200/CLK                                                          r       u_LED_IC/u_MBI5353/LE/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.016       0.430                          
 clock uncertainty                                       0.000       0.430                          

 Hold time                                              -0.170       0.260                          

 Data required time                                                  0.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.260                          
 Data arrival time                                                  -0.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/line[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_MBI5353/line[2]/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.578
  Launch Clock Delay      :  0.465
  Clock Pessimism Removal :  -0.112

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.465       0.465         u_LED_IC/DCLK_MBI5353
 CLMA_146_209/CLK                                                          r       u_LED_IC/u_MBI5353/line[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_209/Q2                   tco                   0.197       0.662 f       u_LED_IC/u_MBI5353/line[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.138       0.800         nt_line[0]       
 CLMA_146_209/A4                                                           f       u_LED_IC/u_MBI5353/line[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.800         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.578       0.578         u_LED_IC/DCLK_MBI5353
 CLMA_146_209/CLK                                                          r       u_LED_IC/u_MBI5353/line[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.112       0.466                          
 clock uncertainty                                       0.000       0.466                          

 Hold time                                              -0.055       0.411                          

 Data required time                                                  0.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.411                          
 Data arrival time                                                  -0.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_LED_IC/u_MBI5353/line[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_LED_IC/u_MBI5353/line[1]/opit_0_inv_L5Q_perm/L4
Path Group  : u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.578
  Launch Clock Delay      :  0.465
  Clock Pessimism Removal :  -0.112

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.465       0.465         u_LED_IC/DCLK_MBI5353
 CLMA_146_209/CLK                                                          r       u_LED_IC/u_MBI5353/line[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_209/Q2                   tco                   0.197       0.662 f       u_LED_IC/u_MBI5353/line[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.138       0.800         nt_line[0]       
 CLMA_146_209/B4                                                           f       u_LED_IC/u_MBI5353/line[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.800         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock u_LED_IC/u_CLK/DCLK_MBI5353/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_192/Q2                                         0.000       0.000 r       u_LED_IC/u_CLK/DCLK_MBI5353/opit_0_inv/Q
                                   net (fanout=25)       0.578       0.578         u_LED_IC/DCLK_MBI5353
 CLMA_146_209/CLK                                                          r       u_LED_IC/u_MBI5353/line[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.112       0.466                          
 clock uncertainty                                       0.000       0.466                          

 Hold time                                              -0.057       0.409                          

 Data required time                                                  0.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.409                          
 Data arrival time                                                  -0.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.937
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.458       5.937         ntclkbufg_1      
 CLMA_50_76/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_50_76/Q2                     tco                   0.206       6.143 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.204       7.347         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.347         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.610%), Route: 1.204ns(85.390%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.134      10.512                          

 Data required time                                                 10.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.512                          
 Data arrival time                                                  -7.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.488       5.967         ntclkbufg_1      
 CLMA_58_97/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_58_97/Q0                     tco                   0.209       6.176 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.899       7.075         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   7.075         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.863%), Route: 0.899ns(81.137%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.135      10.511                          

 Data required time                                                 10.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.511                          
 Data arrival time                                                  -7.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.236       8.119         s00_axi_wready   
 CLMA_58_77/Y1                     td                    0.143       8.262 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.051       9.313         u_aq_axi_master/N5
                                                         0.221       9.534 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       9.534         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1061
 CLMA_106_56/Y3                    td                    0.305       9.839 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.366      10.205         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N79 [3]
 CLMA_98_57/Y2                     td                    0.132      10.337 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N80[3]/gateop_perm/Z
                                   net (fanout=2)        0.603      10.940         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.307      11.247 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_0/gateop_A2/Cout
                                                         0.000      11.247         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [2]
 CLMA_106_73/COUT                  td                    0.082      11.329 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.329         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N165.co [6]
 CLMA_106_77/CIN                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  11.329         Logic Levels: 4  
                                                                                   Logic: 2.080ns(38.981%), Route: 3.256ns(61.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.264      15.159         ntclkbufg_1      
 CLMA_106_77/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.584      15.743                          
 clock uncertainty                                      -0.150      15.593                          

 Setup time                                             -0.250      15.343                          

 Data required time                                                 15.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.343                          
 Data arrival time                                                 -11.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.014                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.220
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.325       5.220         ntclkbufg_1      
 CLMA_94_124/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK

 CLMA_94_124/Q0                    tco                   0.198       5.418 r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/Q
                                   net (fanout=1)        0.247       5.665         frame_read_write_m0/frame_fifo_read_m0/read_req_d0
 CLMA_94_112/M0                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/D

 Data arrival time                                                   5.665         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.494%), Route: 0.247ns(55.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.513       5.992         ntclkbufg_1      
 CLMA_94_112/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.584       5.408                          
 clock uncertainty                                       0.000       5.408                          

 Hold time                                              -0.003       5.405                          

 Data required time                                                  5.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.405                          
 Data arrival time                                                  -5.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.319       5.214         ntclkbufg_1      
 CLMA_58_125/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_125/Q0                    tco                   0.197       5.411 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.358       5.769         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [8]
 DRM_62_104/ADA0[12]                                                       f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   5.769         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.495%), Route: 0.358ns(64.505%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.514       5.993         ntclkbufg_1      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.063       5.472                          

 Data required time                                                  5.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.472                          
 Data arrival time                                                  -5.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.319       5.214         ntclkbufg_1      
 CLMA_58_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_121/Q3                    tco                   0.197       5.411 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.357       5.768         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [7]
 DRM_62_124/ADA0[11]                                                       f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   5.768         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.560%), Route: 0.357ns(64.440%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.505       5.984         ntclkbufg_1      
 DRM_62_124/CLKA[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.584       5.400                          
 clock uncertainty                                       0.000       5.400                          

 Hold time                                               0.063       5.463                          

 Data required time                                                  5.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.463                          
 Data arrival time                                                  -5.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_104/Q0                    tco                   0.209       6.182 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.537       6.719         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_26_112/Y1                    td                    0.307       7.026 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.365       7.391         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3651
 CLMA_26_108/Y0                    td                    0.226       7.617 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.243       7.860         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_108/Y1                    td                    0.221       8.081 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.778       8.859         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2981
 CLMS_46_129/Y0                    td                    0.225       9.084 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        1.926      11.010         u_ipsl_hmic_h_top/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  11.010         Logic Levels: 4  
                                                                                   Logic: 1.188ns(23.585%), Route: 3.849ns(76.415%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.263      24.529                          

 Data required time                                                 24.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.529                          
 Data arrival time                                                 -11.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_104/Q0                    tco                   0.209       6.182 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.537       6.719         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_26_112/Y1                    td                    0.307       7.026 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.365       7.391         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3651
 CLMA_26_108/Y0                    td                    0.226       7.617 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.243       7.860         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_108/Y1                    td                    0.221       8.081 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.778       8.859         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2981
 CLMS_46_125/Y1                    td                    0.143       9.002 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.691      10.693         u_ipsl_hmic_h_top/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  10.693         Logic Levels: 4  
                                                                                   Logic: 1.106ns(23.432%), Route: 3.614ns(76.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.245      24.547                          

 Data required time                                                 24.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.547                          
 Data arrival time                                                 -10.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_104/Q0                    tco                   0.209       6.182 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.537       6.719         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_26_112/Y1                    td                    0.307       7.026 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.365       7.391         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N3651
 CLMA_26_108/Y0                    td                    0.226       7.617 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.243       7.860         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_108/Y1                    td                    0.221       8.081 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.663       8.744         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N2981
 CLMA_42_120/Y0                    td                    0.297       9.041 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        1.638      10.679         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  10.679         Logic Levels: 4  
                                                                                   Logic: 1.260ns(26.774%), Route: 3.446ns(73.226%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.248      24.544                          

 Data required time                                                 24.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.544                          
 Data arrival time                                                 -10.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.916
  Launch Clock Delay      :  5.137
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.244       5.137         ntclkbufg_0      
 CLMA_38_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/CLK

 CLMA_38_180/Q1                    tco                   0.197       5.334 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.138       5.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [1]
 CLMA_38_180/AD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/D

 Data arrival time                                                   5.472         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.440       5.916         ntclkbufg_0      
 CLMA_38_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.137                          
 clock uncertainty                                       0.000       5.137                          

 Hold time                                               0.028       5.165                          

 Data required time                                                  5.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.165                          
 Data arrival time                                                  -5.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.926
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.253       5.146         ntclkbufg_0      
 CLMS_38_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK

 CLMS_38_173/Q3                    tco                   0.198       5.344 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/Q
                                   net (fanout=3)        0.141       5.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [2]
 CLMA_38_172/M3                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[2]/opit_0_inv/D

 Data arrival time                                                   5.485         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.450       5.926         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[2]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.173                          
 clock uncertainty                                       0.000       5.173                          

 Hold time                                              -0.003       5.170                          

 Data required time                                                  5.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.170                          
 Data arrival time                                                  -5.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[6]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.928
  Launch Clock Delay      :  5.148
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.255       5.148         ntclkbufg_0      
 CLMA_30_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[6]/opit_0_inv/CLK

 CLMA_30_177/Q2                    tco                   0.198       5.346 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.140       5.486         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [6]
 CLMA_30_177/M3                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/D

 Data arrival time                                                   5.486         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.452       5.928         ntclkbufg_0      
 CLMA_30_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.149                          
 clock uncertainty                                       0.000       5.149                          

 Hold time                                              -0.003       5.146                          

 Data required time                                                  5.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.146                          
 Data arrival time                                                  -5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.496      21.571         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y0                     td                    0.131      21.702 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.201      21.903         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_89/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.903         Logic Levels: 1  
                                                                                   Logic: 1.422ns(67.107%), Route: 0.697ns(32.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.278      25.171         ntclkbufg_0      
 CLMA_30_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.655                          
 clock uncertainty                                      -0.150      25.505                          

 Setup time                                             -0.223      25.282                          

 Data required time                                                 25.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.282                          
 Data arrival time                                                 -21.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.496      21.571         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y0                     td                    0.131      21.702 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.201      21.903         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_89/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.903         Logic Levels: 1  
                                                                                   Logic: 1.422ns(67.107%), Route: 0.697ns(32.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.278      25.171         ntclkbufg_0      
 CLMA_30_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.655                          
 clock uncertainty                                      -0.150      25.505                          

 Setup time                                             -0.223      25.282                          

 Data required time                                                 25.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.282                          
 Data arrival time                                                 -21.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.496      21.571         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y0                     td                    0.131      21.702 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.201      21.903         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_89/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.903         Logic Levels: 1  
                                                                                   Logic: 1.422ns(67.107%), Route: 0.697ns(32.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.278      25.171         ntclkbufg_0      
 CLMA_30_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.655                          
 clock uncertainty                                      -0.150      25.505                          

 Setup time                                             -0.223      25.282                          

 Data required time                                                 25.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.282                          
 Data arrival time                                                 -21.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.191 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.293      25.484         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.484         Logic Levels: 0  
                                                                                   Logic: 1.030ns(77.853%), Route: 0.293ns(22.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      25.954         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.056      25.564                          

 Data required time                                                 25.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.564                          
 Data arrival time                                                 -25.484                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.207 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.346      25.553         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_88/M0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.553         Logic Levels: 0  
                                                                                   Logic: 1.046ns(75.144%), Route: 0.346ns(24.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      25.954         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.010      25.610                          

 Data required time                                                 25.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.610                          
 Data arrival time                                                 -25.553                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.403      25.551         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.551         Logic Levels: 0  
                                                                                   Logic: 0.987ns(71.007%), Route: 0.403ns(28.993%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      25.954         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.046      25.574                          

 Data required time                                                 25.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.574                          
 Data arrival time                                                 -25.551                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       5.950         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.209       6.159 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.571       6.730         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.730         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.795%), Route: 0.571ns(73.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -6.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       5.950         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_85/Q1                     tco                   0.209       6.159 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.341       6.500         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.500         Logic Levels: 0  
                                                                                   Logic: 0.209ns(38.000%), Route: 0.341ns(62.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -6.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.931
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.455       5.931         ntclkbufg_0      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.209       6.140 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.368       6.508         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_76/Y2                     td                    0.132       6.640 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.353       6.993         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   6.993         Logic Levels: 1  
                                                                                   Logic: 0.341ns(32.109%), Route: 0.721ns(67.891%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -6.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_76/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.240       5.599         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.599         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.526       4.976                          

 Data required time                                                  4.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.976                          
 Data arrival time                                                  -5.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_76/Q1                     tco                   0.197       5.358 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.247       5.605         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   5.605         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.509       4.959                          

 Data required time                                                  4.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.959                          
 Data arrival time                                                  -5.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.162
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.269       5.162         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q1                     tco                   0.198       5.360 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.339       5.699         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   5.699         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.872%), Route: 0.339ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.720                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.153
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.478       5.957         ntclkbufg_1      
 CLMS_86_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_77/Q0                     tco                   0.206       6.163 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=43)       1.167       7.330         frame_read_write_m0/write_fifo_aclr
 CLMA_114_48/RSCO                  td                    0.102       7.432 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.432         _N48             
 CLMA_114_52/RSCO                  td                    0.074       7.506 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.506         _N47             
 CLMA_114_56/RSCO                  td                    0.074       7.580 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.580         _N46             
 CLMA_114_64/RSCO                  td                    0.074       7.654 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.654         _N45             
 CLMA_114_68/RSCO                  td                    0.074       7.728 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.728         _N44             
 CLMA_114_72/RSCO                  td                    0.074       7.802 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.802         _N43             
 CLMA_114_76/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.802         Logic Levels: 6  
                                                                                   Logic: 0.678ns(36.748%), Route: 1.167ns(63.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.258      15.153         ntclkbufg_1      
 CLMA_114_76/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.742      15.895                          
 clock uncertainty                                      -0.150      15.745                          

 Recovery time                                           0.000      15.745                          

 Data required time                                                 15.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.745                          
 Data arrival time                                                  -7.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.943                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[11]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.153
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.478       5.957         ntclkbufg_1      
 CLMS_86_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_77/Q0                     tco                   0.206       6.163 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=43)       1.167       7.330         frame_read_write_m0/write_fifo_aclr
 CLMA_114_48/RSCO                  td                    0.102       7.432 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.432         _N48             
 CLMA_114_52/RSCO                  td                    0.074       7.506 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.506         _N47             
 CLMA_114_56/RSCO                  td                    0.074       7.580 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.580         _N46             
 CLMA_114_64/RSCO                  td                    0.074       7.654 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.654         _N45             
 CLMA_114_68/RSCO                  td                    0.074       7.728 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.728         _N44             
 CLMA_114_72/RSCO                  td                    0.074       7.802 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.802         _N43             
 CLMA_114_76/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[11]/opit_0/RS

 Data arrival time                                                   7.802         Logic Levels: 6  
                                                                                   Logic: 0.678ns(36.748%), Route: 1.167ns(63.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.258      15.153         ntclkbufg_1      
 CLMA_114_76/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.742      15.895                          
 clock uncertainty                                      -0.150      15.745                          

 Recovery time                                           0.000      15.745                          

 Data required time                                                 15.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.745                          
 Data arrival time                                                  -7.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.943                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.478       5.957         ntclkbufg_1      
 CLMS_86_77/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_86_77/Q0                     tco                   0.206       6.163 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=43)       1.167       7.330         frame_read_write_m0/write_fifo_aclr
 CLMA_114_48/RSCO                  td                    0.102       7.432 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.432         _N48             
 CLMA_114_52/RSCO                  td                    0.074       7.506 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.506         _N47             
 CLMA_114_56/RSCO                  td                    0.074       7.580 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.580         _N46             
 CLMA_114_64/RSCO                  td                    0.074       7.654 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.654         _N45             
 CLMA_114_68/RSCO                  td                    0.074       7.728 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.728         _N44             
 CLMA_114_72/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/RS

 Data arrival time                                                   7.728         Logic Levels: 5  
                                                                                   Logic: 0.604ns(34.105%), Route: 1.167ns(65.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.253      15.148         ntclkbufg_1      
 CLMA_114_72/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.742      15.890                          
 clock uncertainty                                      -0.150      15.740                          

 Recovery time                                           0.000      15.740                          

 Data required time                                                 15.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.740                          
 Data arrival time                                                  -7.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.012                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.005
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.310       5.205         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_105/Q0                    tco                   0.198       5.403 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.349       5.752         frame_read_write_m0/read_fifo_aclr
 CLMA_70_116/RSCO                  td                    0.092       5.844 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.844         _N19             
 CLMA_70_120/RSCO                  td                    0.071       5.915 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.915         _N18             
 CLMA_70_124/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.915         Logic Levels: 2  
                                                                                   Logic: 0.361ns(50.845%), Route: 0.349ns(49.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.526       6.005         ntclkbufg_1      
 CLMA_70_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.584       5.421                          
 clock uncertainty                                       0.000       5.421                          

 Removal time                                            0.000       5.421                          

 Data required time                                                  5.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.421                          
 Data arrival time                                                  -5.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.015
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.310       5.205         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_105/Q0                    tco                   0.198       5.403 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.397       5.800         frame_read_write_m0/read_fifo_aclr
 CLMS_78_117/RSCO                  td                    0.092       5.892 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.892         _N32             
 CLMS_78_121/RSCO                  td                    0.071       5.963 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.963         _N31             
 CLMS_78_125/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   5.963         Logic Levels: 2  
                                                                                   Logic: 0.361ns(47.625%), Route: 0.397ns(52.375%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.536       6.015         ntclkbufg_1      
 CLMS_78_125/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.584       5.431                          
 clock uncertainty                                       0.000       5.431                          

 Removal time                                            0.000       5.431                          

 Data required time                                                  5.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.431                          
 Data arrival time                                                  -5.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.532                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[11]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.000
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.310       5.205         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_105/Q0                    tco                   0.198       5.403 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.349       5.752         frame_read_write_m0/read_fifo_aclr
 CLMA_70_116/RSCO                  td                    0.092       5.844 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.844         _N19             
 CLMA_70_120/RSCO                  td                    0.071       5.915 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.915         _N18             
 CLMA_70_124/RSCO                  td                    0.071       5.986 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.986         _N17             
 CLMA_70_128/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[11]/opit_0/RS

 Data arrival time                                                   5.986         Logic Levels: 3  
                                                                                   Logic: 0.432ns(55.314%), Route: 0.349ns(44.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=368)      1.521       6.000         ntclkbufg_1      
 CLMA_70_128/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[11]/opit_0/CLK
 clock pessimism                                        -0.584       5.416                          
 clock uncertainty                                       0.000       5.416                          

 Removal time                                            0.000       5.416                          

 Data required time                                                  5.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.416                          
 Data arrival time                                                  -5.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.133
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.206       6.129 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.586       7.715         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_168/RSCO                  td                    0.094       7.809 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.809         _N149            
 CLMA_42_172/RSCO                  td                    0.078       7.887 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.887         _N148            
 CLMA_42_176/RSCO                  td                    0.078       7.965 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.965         _N147            
 CLMA_42_180/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.965         Logic Levels: 3  
                                                                                   Logic: 0.456ns(22.331%), Route: 1.586ns(77.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.240      25.133         ntclkbufg_0      
 CLMA_42_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.583      25.716                          
 clock uncertainty                                      -0.150      25.566                          

 Recovery time                                           0.000      25.566                          

 Data required time                                                 25.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.566                          
 Data arrival time                                                  -7.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.133
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.206       6.129 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.586       7.715         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_168/RSCO                  td                    0.094       7.809 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.809         _N149            
 CLMA_42_172/RSCO                  td                    0.078       7.887 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.887         _N148            
 CLMA_42_176/RSCO                  td                    0.078       7.965 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.965         _N147            
 CLMA_42_180/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.965         Logic Levels: 3  
                                                                                   Logic: 0.456ns(22.331%), Route: 1.586ns(77.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.240      25.133         ntclkbufg_0      
 CLMA_42_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.583      25.716                          
 clock uncertainty                                      -0.150      25.566                          

 Recovery time                                           0.000      25.566                          

 Data required time                                                 25.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.566                          
 Data arrival time                                                  -7.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.147
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.206       6.129 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.586       7.715         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_168/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.715         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.496%), Route: 1.586ns(88.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.254      25.147         ntclkbufg_0      
 CLMA_42_168/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.583      25.730                          
 clock uncertainty                                      -0.150      25.580                          

 Recovery time                                          -0.212      25.368                          

 Data required time                                                 25.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.368                          
 Data arrival time                                                  -7.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.296       5.189         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q1                    tco                   0.197       5.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.154       5.540         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_100/RSCO                  td                    0.092       5.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.632         _N134            
 CLMA_26_104/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.632         Logic Levels: 1  
                                                                                   Logic: 0.289ns(65.237%), Route: 0.154ns(34.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.753       5.220                          
 clock uncertainty                                       0.000       5.220                          

 Removal time                                            0.000       5.220                          

 Data required time                                                  5.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.220                          
 Data arrival time                                                  -5.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.296       5.189         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q1                    tco                   0.197       5.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.154       5.540         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_100/RSCO                  td                    0.092       5.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.632         _N134            
 CLMA_26_104/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.632         Logic Levels: 1  
                                                                                   Logic: 0.289ns(65.237%), Route: 0.154ns(34.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.753       5.220                          
 clock uncertainty                                       0.000       5.220                          

 Removal time                                            0.000       5.220                          

 Data required time                                                  5.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.220                          
 Data arrival time                                                  -5.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.968
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.296       5.189         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q1                    tco                   0.197       5.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.154       5.540         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_100/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.540         Logic Levels: 0  
                                                                                   Logic: 0.197ns(56.125%), Route: 0.154ns(43.875%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.492       5.968         ntclkbufg_0      
 CLMA_26_100/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.753       5.215                          
 clock uncertainty                                       0.000       5.215                          

 Removal time                                           -0.186       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469       5.945         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMS_26_81/Q0                     tco                   0.206       6.151 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.201       8.352         nt_ddr_init_done 
 IOL_151_118/DO                    td                    0.081       8.433 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.433         ddr_init_done_obuf/ntO
 IOBD_152_118/PAD                  td                    1.972      10.405 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.092      10.497         ddr_init_done    
 R10                                                                       f       ddr_init_done (port)

 Data arrival time                                                  10.497         Logic Levels: 2  
                                                                                   Logic: 2.259ns(49.627%), Route: 2.293ns(50.373%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.461       5.937         ntclkbufg_0      
 CLMA_30_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_30_76/Q1                     tco                   0.206       6.143 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.118       8.261         nt_ddrphy_rst_done
 IOL_151_110/DO                    td                    0.081       8.342 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.342         ddrphy_rst_done_obuf/ntO
 IOBD_152_110/PAD                  td                    1.972      10.314 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.144      10.458         ddrphy_rst_done  
 U13                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  10.458         Logic Levels: 2  
                                                                                   Logic: 2.259ns(49.967%), Route: 2.262ns(50.033%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N14             
 USCM_74_106/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_out_w
 USCM_74_107/CLK_USCM              td                    0.000       4.532 f       video_clk5x_outbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.017         video_clk5x_out  
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.336       6.353 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.353         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.876       8.229 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       8.325         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.325         Logic Levels: 1  
                                                                                   Logic: 2.212ns(95.841%), Route: 0.096ns(4.159%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 26.000 sec
Action report_timing: CPU time elapsed is 26.828 sec
Current time: Wed Nov  9 20:48:38 2022
Action report_timing: Peak memory pool usage is 389,378,048 bytes
Report timing is finished successfully.
