vendor_name = ModelSim
source_file = 1, /home/aluno/ELD_IFSC/Encontro14/shift_right_register.vhd
source_file = 1, /opt/altera/intelFPGA/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/intelFPGA/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/intelFPGA/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/intelFPGA/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/aluno/ELD_IFSC/Encontro14/db/shift_right_register.cbx.xml
design_name = shift_right_register
instance = comp, \q~output , q~output, shift_right_register, 1
instance = comp, \clk~input , clk~input, shift_right_register, 1
instance = comp, \reset~input , reset~input, shift_right_register, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, shift_right_register, 1
