{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426700561775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426700561775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 17:42:41 2015 " "Processing started: Wed Mar 18 17:42:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426700561775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426700561775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426700561775 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426700562086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alun.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUN-Behavioral " "Found design unit 1: ALUN-Behavioral" {  } { { "ALUN.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/ALUN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426700562532 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUN " "Found entity 1: ALUN" {  } { { "ALUN.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/ALUN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426700562532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426700562532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aludemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUDemo-shell " "Found design unit 1: ALUDemo-shell" {  } { { "ALUDemo.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/ALUDemo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426700562534 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUDemo " "Found entity 1: ALUDemo" {  } { { "ALUDemo.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/ALUDemo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426700562534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426700562534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/Bin7SegDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426700562537 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426700562537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426700562537 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "a ALUDemo.vhd(41) " "VHDL error at ALUDemo.vhd(41): formal port or parameter \"a\" must have actual or default value" {  } { { "ALUDemo.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/ALUDemo.vhd" 41 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1426700562538 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "a Bin7SegDecoder.vhd(6) " "HDL error at Bin7SegDecoder.vhd(6): see declaration for object \"a\"" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/Bin7SegDecoder.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426700562538 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "b ALUDemo.vhd(41) " "VHDL error at ALUDemo.vhd(41): formal port or parameter \"b\" must have actual or default value" {  } { { "ALUDemo.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/ALUDemo.vhd" 41 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1426700562538 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "b Bin7SegDecoder.vhd(6) " "HDL error at Bin7SegDecoder.vhd(6): see declaration for object \"b\"" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/Bin7SegDecoder.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426700562538 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "op ALUDemo.vhd(41) " "VHDL error at ALUDemo.vhd(41): formal port or parameter \"op\" must have actual or default value" {  } { { "ALUDemo.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/ALUDemo.vhd" 41 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1426700562538 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "op Bin7SegDecoder.vhd(7) " "HDL error at Bin7SegDecoder.vhd(7): see declaration for object \"op\"" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago/Desktop/Aula 3/Parte 5/Bin7SegDecoder.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426700562538 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426700562674 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 18 17:42:42 2015 " "Processing ended: Wed Mar 18 17:42:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426700562674 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426700562674 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426700562674 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426700562674 ""}
