#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun May  6 11:20:30 2018
# Process ID: 32279
# Current directory: /home/hasing/Workspace/soc_project/vivado
# Command line: vivado
# Log file: /home/hasing/Workspace/soc_project/vivado/vivado.log
# Journal file: /home/hasing/Workspace/soc_project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hasing/Workspace/soc_project/vivado/lab4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6129.828 ; gain = 93.270 ; free physical = 8145 ; free virtual = 15998
update_compile_order -fileset sources_1
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ttu.ee:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- ttu.ee:user:axitoaudio:1.0 - axitoaudio_0
Adding cell -- ttu.ee:user:mixer:1.0 - mixer_0
Adding cell -- tamu.edu:user:ZedboardOLED:1.0 - ZedboardOLED_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Volume_Pregain_0/OUT_RDY(intr) and /FILTER_IIR_0/SAMPLE_TRIG(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Volume_Pregain_1/OUT_RDY(intr) and /FILTER_IIR_1/SAMPLE_TRIG(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <lab4_soc> from BD file </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd>
add_files -fileset constrs_1 -norecurse /home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/oled_constraints.xdc
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
startgroup
create_bd_port -dir O SDIN
connect_bd_net [get_bd_pins /ZedboardOLED_0/SDIN] [get_bd_ports SDIN]
endgroup
startgroup
create_bd_port -dir O SCLK
connect_bd_net [get_bd_pins /ZedboardOLED_0/SCLK] [get_bd_ports SCLK]
endgroup
startgroup
create_bd_port -dir O RES
connect_bd_net [get_bd_pins /ZedboardOLED_0/RES] [get_bd_ports RES]
endgroup
startgroup
create_bd_port -dir O DC
connect_bd_net [get_bd_pins /ZedboardOLED_0/DC] [get_bd_ports DC]
endgroup
startgroup
create_bd_port -dir O VBAT
connect_bd_net [get_bd_pins /ZedboardOLED_0/VBAT] [get_bd_ports VBAT]
endgroup
startgroup
create_bd_port -dir O VDD
connect_bd_net [get_bd_pins /ZedboardOLED_0/VDD] [get_bd_ports VDD]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_5bits ( Push buttons ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_5bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_5bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_5bits /axi_gpio_0/GPIO
endgroup
set_property location {6 2111 1268} [get_bd_cells axi_gpio_0]
set_property location {2540 1276} [get_bd_intf_ports btns_5bits]
set_property location {2431 1260} [get_bd_intf_ports btns_5bits]
set_property location {5 2150 1260} [get_bd_cells axi_gpio_0]
save_bd_design
Wrote  : </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd> 
Wrote  : </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ui/bd_d5e3bf8f.ui> 
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
save_bd_design
Wrote  : </home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd> 
reset_run synth_1
reset_run lab4_soc_processing_system7_0_1_synth_1
reset_run lab4_soc_xbar_0_synth_1
reset_run lab4_soc_xlconcat_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'lab4_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/synth/lab4_soc.vhd
VHDL Output written to : /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/sim/lab4_soc.vhd
VHDL Output written to : /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/hdl/lab4_soc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axitoaudio_0 .
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1972] Upgraded charLib from Block Memory Generator 8.2 to Block Memory Generator 8.4
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_auto_pc_0/lab4_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/hw_handoff/lab4_soc.hwh
Generated Block Design Tcl file /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/hw_handoff/lab4_soc_bd.tcl
Generated Hardware Definition File /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/synth/lab4_soc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_soc_FILTER_IIR_1_1, cache-ID = c9612daf56b18af0; cache size = 11.533 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_soc_Volume_Pregain_1_0, cache-ID = ee8cd45df0a01367; cache size = 11.533 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_soc_auto_pc_0, cache-ID = 6ad8981a62bd9ad5; cache size = 11.533 MB.
[Sun May  6 14:10:37 2018] Launched lab4_soc_processing_system7_0_1_synth_1, lab4_soc_xbar_0_synth_1, lab4_soc_xlconcat_0_0_synth_1, lab4_soc_mixer_0_0_synth_1, lab4_soc_axitoaudio_0_1_synth_1, lab4_soc_ZedboardOLED_0_0_synth_1, lab4_soc_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
lab4_soc_processing_system7_0_1_synth_1: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/lab4_soc_processing_system7_0_1_synth_1/runme.log
lab4_soc_xbar_0_synth_1: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/lab4_soc_xbar_0_synth_1/runme.log
lab4_soc_xlconcat_0_0_synth_1: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/lab4_soc_xlconcat_0_0_synth_1/runme.log
lab4_soc_mixer_0_0_synth_1: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/lab4_soc_mixer_0_0_synth_1/runme.log
lab4_soc_axitoaudio_0_1_synth_1: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/lab4_soc_axitoaudio_0_1_synth_1/runme.log
lab4_soc_ZedboardOLED_0_0_synth_1: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/lab4_soc_ZedboardOLED_0_0_synth_1/runme.log
lab4_soc_axi_gpio_0_0_synth_1: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/lab4_soc_axi_gpio_0_0_synth_1/runme.log
synth_1: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/synth_1/runme.log
[Sun May  6 14:10:38 2018] Launched impl_1...
Run output will be captured here: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 6707.227 ; gain = 251.309 ; free physical = 7612 ; free virtual = 15486
file copy -force /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/lab4_soc_wrapper.sysdef /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk/lab4_soc_wrapper.hdf

launch_sdk -workspace /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk -hwspec /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk/lab4_soc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk -hwspec /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk/lab4_soc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
make_wrapper -files [get_files /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd] -top
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/soc_project/vivado/lab4_1.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project lab4_1
ipx::infer_bus_interface SAMPLE_TRIG xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-4753] Inferred signal 'interrupt' from port 'SAMPLE_TRIG' as interface 'SAMPLE_TRIG'.
INFO: [IP_Flow 19-4728] Bus Interface 'SAMPLE_TRIG': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
open_project /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.xpr
INFO: [Project 1-313] Project file moved from '/home/mushai/workspace/project_audio_mixer/vivado/audio_processing_system' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/audio_mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/AxiToAudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'lab4.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
lab4_auto_pc_0
lab4_ZedboardOLED_0_0
lab4_axi_gpio_1_0
lab4_xlconstant_0_0
lab4_processing_system7_0_0
lab4_axi_gpio_2_0
lab4_processing_system7_0_axi_periph_0
lab4_axi_gpio_0_0
lab4_rst_processing_system7_0_100M_0
lab4_xbar_0
lab4_xlconcat_0_0

open_bd_design {/home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.srcs/sources_1/bd/lab4/lab4.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:AxiToAudio:1.0 - AxiToAudio_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- xilinx.com:user:mixer:1.0 - mixer_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- tamu.edu:user:ZedboardOLED:1.0 - ZedboardOLED_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <lab4> from BD file </home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.srcs/sources_1/bd/lab4/lab4.bd>
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0/component.xml
ERROR: [Ipptcl 7-561] A project named 'FILTER_IIR_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0/component.xml
ERROR: [Ipptcl 7-561] A project named 'FILTER_IIR_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
current_project FILTER_IIR_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/audio_mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/AxiToAudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project audio_processing_system
ipx::edit_ip_in_project -upgrade true -name Volume_Pregain_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/Volume_Pregain_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/Volume_Pregain/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/audio_mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/AxiToAudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
close_project
current_project lab4_1
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/soc_project/vivado/lab4_1.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project lab4_1
current_project FILTER_IIR_v1_0_project
close_project
current_project lab4_1
ipx::edit_ip_in_project -upgrade true -name Volume_Pregain_v1_0_project -directory /home/hasing/Workspace/soc_project/vivado/lab4_1.tmp/Volume_Pregain_v1_0_project /home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
current_project lab4_1
make_wrapper -files [get_files /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  6 14:50:51 2018] Launched impl_1...
Run output will be captured here: /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/runme.log
launch_sdk -workspace /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk -hwspec /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk/lab4_soc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk -hwspec /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk/lab4_soc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/soc_project/vivado/lab4_1.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name ZedboardOLED_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/ZedboardOLED_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/ZedBoard_OLED_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/audio_mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/AxiToAudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
file copy -force /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.runs/impl_1/lab4_wrapper.sysdef /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.sdk/lab4_wrapper.hdf

launch_sdk -workspace /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.sdk -hwspec /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.sdk/lab4_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.sdk -hwspec /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.sdk/lab4_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project lab4_1
current_project audio_processing_system
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  6 15:10:55 2018...
