Loading plugins phase: Elapsed time ==> 0s.136ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\SysTick_Example02.cyprj -d CY8C4247AZI-M485 -s C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.319ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.029ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SysTick_Example02.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\SysTick_Example02.cyprj -dcpsoc3 SysTick_Example02.v -verilog
======================================================================

======================================================================
Compiling:  SysTick_Example02.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\SysTick_Example02.cyprj -dcpsoc3 SysTick_Example02.v -verilog
======================================================================

======================================================================
Compiling:  SysTick_Example02.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\SysTick_Example02.cyprj -dcpsoc3 -verilog SysTick_Example02.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Feb 08 14:28:29 2022


======================================================================
Compiling:  SysTick_Example02.v
Program  :   vpp
Options  :    -yv2 -q10 SysTick_Example02.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Feb 08 14:28:29 2022

Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SysTick_Example02.ctl'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SysTick_Example02.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\SysTick_Example02.cyprj -dcpsoc3 -verilog SysTick_Example02.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Feb 08 14:28:29 2022

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\codegentemp\SysTick_Example02.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\codegentemp\SysTick_Example02.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  SysTick_Example02.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\SysTick_Example02.cyprj -dcpsoc3 -verilog SysTick_Example02.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Feb 08 14:28:29 2022

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\codegentemp\SysTick_Example02.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\codegentemp\SysTick_Example02.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_130
	Net_139
	Net_140
	Net_141
	Net_142
	Net_143
	Net_144
	Net_145
	Net_147
	Net_150
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	Net_380
	Net_392
	Net_381
	\PWM_1:PWMUDB:cmp2\
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_1:Net_139\
	\PWM_1:Net_138\
	\PWM_1:Net_183\
	\PWM_1:Net_181\
	\FreqDiv_1:MODULE_2:b_31\
	\FreqDiv_1:MODULE_2:b_30\
	\FreqDiv_1:MODULE_2:b_29\
	\FreqDiv_1:MODULE_2:b_28\
	\FreqDiv_1:MODULE_2:b_27\
	\FreqDiv_1:MODULE_2:b_26\
	\FreqDiv_1:MODULE_2:b_25\
	\FreqDiv_1:MODULE_2:b_24\
	\FreqDiv_1:MODULE_2:b_23\
	\FreqDiv_1:MODULE_2:b_22\
	\FreqDiv_1:MODULE_2:b_21\
	\FreqDiv_1:MODULE_2:b_20\
	\FreqDiv_1:MODULE_2:b_19\
	\FreqDiv_1:MODULE_2:b_18\
	\FreqDiv_1:MODULE_2:b_17\
	\FreqDiv_1:MODULE_2:b_16\
	\FreqDiv_1:MODULE_2:b_15\
	\FreqDiv_1:MODULE_2:b_14\
	\FreqDiv_1:MODULE_2:b_13\
	\FreqDiv_1:MODULE_2:b_12\
	\FreqDiv_1:MODULE_2:b_11\
	\FreqDiv_1:MODULE_2:b_10\
	\FreqDiv_1:MODULE_2:b_9\
	\FreqDiv_1:MODULE_2:b_8\
	\FreqDiv_1:MODULE_2:b_7\
	\FreqDiv_1:MODULE_2:b_6\
	\FreqDiv_1:MODULE_2:b_5\
	\FreqDiv_1:MODULE_2:b_4\
	\FreqDiv_1:MODULE_2:b_3\
	\FreqDiv_1:MODULE_2:b_2\
	\FreqDiv_1:MODULE_2:b_1\
	\FreqDiv_1:MODULE_2:b_0\
	\FreqDiv_1:MODULE_2:g2:a0:a_31\
	\FreqDiv_1:MODULE_2:g2:a0:a_30\
	\FreqDiv_1:MODULE_2:g2:a0:a_29\
	\FreqDiv_1:MODULE_2:g2:a0:a_28\
	\FreqDiv_1:MODULE_2:g2:a0:a_27\
	\FreqDiv_1:MODULE_2:g2:a0:a_26\
	\FreqDiv_1:MODULE_2:g2:a0:a_25\
	\FreqDiv_1:MODULE_2:g2:a0:a_24\
	\FreqDiv_1:MODULE_2:g2:a0:b_31\
	\FreqDiv_1:MODULE_2:g2:a0:b_30\
	\FreqDiv_1:MODULE_2:g2:a0:b_29\
	\FreqDiv_1:MODULE_2:g2:a0:b_28\
	\FreqDiv_1:MODULE_2:g2:a0:b_27\
	\FreqDiv_1:MODULE_2:g2:a0:b_26\
	\FreqDiv_1:MODULE_2:g2:a0:b_25\
	\FreqDiv_1:MODULE_2:g2:a0:b_24\
	\FreqDiv_1:MODULE_2:g2:a0:b_23\
	\FreqDiv_1:MODULE_2:g2:a0:b_22\
	\FreqDiv_1:MODULE_2:g2:a0:b_21\
	\FreqDiv_1:MODULE_2:g2:a0:b_20\
	\FreqDiv_1:MODULE_2:g2:a0:b_19\
	\FreqDiv_1:MODULE_2:g2:a0:b_18\
	\FreqDiv_1:MODULE_2:g2:a0:b_17\
	\FreqDiv_1:MODULE_2:g2:a0:b_16\
	\FreqDiv_1:MODULE_2:g2:a0:b_15\
	\FreqDiv_1:MODULE_2:g2:a0:b_14\
	\FreqDiv_1:MODULE_2:g2:a0:b_13\
	\FreqDiv_1:MODULE_2:g2:a0:b_12\
	\FreqDiv_1:MODULE_2:g2:a0:b_11\
	\FreqDiv_1:MODULE_2:g2:a0:b_10\
	\FreqDiv_1:MODULE_2:g2:a0:b_9\
	\FreqDiv_1:MODULE_2:g2:a0:b_8\
	\FreqDiv_1:MODULE_2:g2:a0:b_7\
	\FreqDiv_1:MODULE_2:g2:a0:b_6\
	\FreqDiv_1:MODULE_2:g2:a0:b_5\
	\FreqDiv_1:MODULE_2:g2:a0:b_4\
	\FreqDiv_1:MODULE_2:g2:a0:b_3\
	\FreqDiv_1:MODULE_2:g2:a0:b_2\
	\FreqDiv_1:MODULE_2:g2:a0:b_1\
	\FreqDiv_1:MODULE_2:g2:a0:b_0\
	\FreqDiv_1:MODULE_2:g2:a0:s_31\
	\FreqDiv_1:MODULE_2:g2:a0:s_30\
	\FreqDiv_1:MODULE_2:g2:a0:s_29\
	\FreqDiv_1:MODULE_2:g2:a0:s_28\
	\FreqDiv_1:MODULE_2:g2:a0:s_27\
	\FreqDiv_1:MODULE_2:g2:a0:s_26\
	\FreqDiv_1:MODULE_2:g2:a0:s_25\
	\FreqDiv_1:MODULE_2:g2:a0:s_24\
	\FreqDiv_1:MODULE_2:g2:a0:s_23\
	\FreqDiv_1:MODULE_2:g2:a0:s_22\
	\FreqDiv_1:MODULE_2:g2:a0:s_21\
	\FreqDiv_1:MODULE_2:g2:a0:s_20\
	\FreqDiv_1:MODULE_2:g2:a0:s_19\
	\FreqDiv_1:MODULE_2:g2:a0:s_18\
	\FreqDiv_1:MODULE_2:g2:a0:s_17\
	\FreqDiv_1:MODULE_2:g2:a0:s_16\
	\FreqDiv_1:MODULE_2:g2:a0:s_15\
	\FreqDiv_1:MODULE_2:g2:a0:s_14\
	\FreqDiv_1:MODULE_2:g2:a0:s_13\
	\FreqDiv_1:MODULE_2:g2:a0:s_12\
	\FreqDiv_1:MODULE_2:g2:a0:s_11\
	\FreqDiv_1:MODULE_2:g2:a0:s_10\
	\FreqDiv_1:MODULE_2:g2:a0:s_9\
	\FreqDiv_1:MODULE_2:g2:a0:s_8\
	\FreqDiv_1:MODULE_2:g2:a0:s_7\
	\FreqDiv_1:MODULE_2:g2:a0:s_6\
	\FreqDiv_1:MODULE_2:g2:a0:s_5\
	\FreqDiv_1:MODULE_2:g2:a0:s_4\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\FreqDiv_1:add_vi_vv_MODGEN_2_31\
	\FreqDiv_1:add_vi_vv_MODGEN_2_30\
	\FreqDiv_1:add_vi_vv_MODGEN_2_29\
	\FreqDiv_1:add_vi_vv_MODGEN_2_28\
	\FreqDiv_1:add_vi_vv_MODGEN_2_27\
	\FreqDiv_1:add_vi_vv_MODGEN_2_26\
	\FreqDiv_1:add_vi_vv_MODGEN_2_25\
	\FreqDiv_1:add_vi_vv_MODGEN_2_24\
	\FreqDiv_1:add_vi_vv_MODGEN_2_23\
	\FreqDiv_1:add_vi_vv_MODGEN_2_22\
	\FreqDiv_1:add_vi_vv_MODGEN_2_21\
	\FreqDiv_1:add_vi_vv_MODGEN_2_20\
	\FreqDiv_1:add_vi_vv_MODGEN_2_19\
	\FreqDiv_1:add_vi_vv_MODGEN_2_18\
	\FreqDiv_1:add_vi_vv_MODGEN_2_17\
	\FreqDiv_1:add_vi_vv_MODGEN_2_16\
	\FreqDiv_1:add_vi_vv_MODGEN_2_15\
	\FreqDiv_1:add_vi_vv_MODGEN_2_14\
	\FreqDiv_1:add_vi_vv_MODGEN_2_13\
	\FreqDiv_1:add_vi_vv_MODGEN_2_12\
	\FreqDiv_1:add_vi_vv_MODGEN_2_11\
	\FreqDiv_1:add_vi_vv_MODGEN_2_10\
	\FreqDiv_1:add_vi_vv_MODGEN_2_9\
	\FreqDiv_1:add_vi_vv_MODGEN_2_8\
	\FreqDiv_1:add_vi_vv_MODGEN_2_7\
	\FreqDiv_1:add_vi_vv_MODGEN_2_6\
	\FreqDiv_1:add_vi_vv_MODGEN_2_5\
	\FreqDiv_1:add_vi_vv_MODGEN_2_4\

Deleted 254 User equations/components.
Deleted 58 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW2_net_0
Aliasing tmpOE__SW0_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__SW3_net_0 to tmpOE__SW2_net_0
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__SW2_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__SW2_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing tmpOE__LED_GPIO0_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_GPIO1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_GPIO2_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_GPIO3_net_0 to tmpOE__SW2_net_0
Aliasing \PWM_1:Net_180\ to zero
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:Net_178\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__SW2_net_0
Aliasing \PWM_1:Net_186\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:Net_179\ to tmpOE__SW2_net_0
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:km_tc\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__SW2_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__SW2_net_0
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_9\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_8\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_7\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_6\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_5\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:a_4\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__SW2_net_0
Removing Lhs of wire one[6] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW0_net_0[10] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[18] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW3_net_0[26] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \UART:select_s_wire\[32] = zero[2]
Removing Rhs of wire \UART:rx_wire\[33] = \UART:Net_1268\[34]
Removing Lhs of wire \UART:Net_1170\[37] = \UART:Net_847\[31]
Removing Lhs of wire \UART:sclk_s_wire\[38] = zero[2]
Removing Lhs of wire \UART:mosi_s_wire\[39] = zero[2]
Removing Lhs of wire \UART:miso_m_wire\[40] = zero[2]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[42] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[51] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \UART:cts_wire\[55] = zero[2]
Removing Lhs of wire tmpOE__LED_GPIO0_net_0[82] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_GPIO1_net_0[89] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_GPIO2_net_0[96] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_GPIO3_net_0[103] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \PWM_1:Net_68\[112] = Net_236[419]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[123] = \PWM_1:PWMUDB:control_7\[115]
Removing Lhs of wire \PWM_1:Net_180\[131] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[134] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[135] = \PWM_1:PWMUDB:control_7\[115]
Removing Lhs of wire \PWM_1:Net_178\[137] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[140] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[142] = zero[2]
Removing Lhs of wire \PWM_1:Net_186\[143] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[144] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[145] = \PWM_1:PWMUDB:runmode_enable\[141]
Removing Lhs of wire \PWM_1:Net_179\[148] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[150] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[151] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:km_tc\[152] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[153] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[154] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[157] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[160] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[378]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[162] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[379]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[163] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[164] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[165] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[166] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[168] = \PWM_1:PWMUDB:tc_i\[147]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[169] = \PWM_1:PWMUDB:runmode_enable\[141]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[170] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[204] = \PWM_1:PWMUDB:cmp1_less\[174]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[209] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[211] = zero[2]
Removing Rhs of wire Net_264[214] = \PWM_1:PWMUDB:pwm_i_reg\[206]
Removing Rhs of wire \PWM_1:PWMUDB:pwm_temp\[217] = \PWM_1:PWMUDB:cmp1\[218]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[260] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[261] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[262] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[263] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[264] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[265] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[266] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[267] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[268] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[269] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[270] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[271] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[272] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[273] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[274] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[275] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[276] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[277] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[278] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[279] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[280] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[281] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[282] = \PWM_1:PWMUDB:MODIN1_1\[283]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[283] = \PWM_1:PWMUDB:dith_count_1\[159]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[284] = \PWM_1:PWMUDB:MODIN1_0\[285]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[285] = \PWM_1:PWMUDB:dith_count_0\[161]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[417] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[418] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[428] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_3\[439] = \FreqDiv_1:MODULE_2:g2:a0:s_3\[599]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_2\[440] = \FreqDiv_1:MODULE_2:g2:a0:s_2\[600]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_1\[441] = \FreqDiv_1:MODULE_2:g2:a0:s_1\[601]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_2_0\[442] = \FreqDiv_1:MODULE_2:g2:a0:s_0\[602]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_23\[483] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_22\[484] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_21\[485] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_20\[486] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_19\[487] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_18\[488] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_17\[489] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_16\[490] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_15\[491] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_14\[492] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_13\[493] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_12\[494] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_11\[495] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_10\[496] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_9\[497] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_8\[498] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_7\[499] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_6\[500] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_5\[501] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_4\[502] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_3\[503] = \FreqDiv_1:MODIN2_3\[504]
Removing Lhs of wire \FreqDiv_1:MODIN2_3\[504] = \FreqDiv_1:count_3\[435]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_2\[505] = \FreqDiv_1:MODIN2_2\[506]
Removing Lhs of wire \FreqDiv_1:MODIN2_2\[506] = \FreqDiv_1:count_2\[436]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_1\[507] = \FreqDiv_1:MODIN2_1\[508]
Removing Lhs of wire \FreqDiv_1:MODIN2_1\[508] = \FreqDiv_1:count_1\[437]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:a_0\[509] = \FreqDiv_1:MODIN2_0\[510]
Removing Lhs of wire \FreqDiv_1:MODIN2_0\[510] = \FreqDiv_1:count_0\[438]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[640] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[641] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[643] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[644] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[650] = \PWM_1:PWMUDB:pwm_i\[207]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[651] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[652] = zero[2]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[655] = tmpOE__SW2_net_0[1]

------------------------------------------------------
Aliased 0 equations, 118 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW2_net_0' (cost = 0):
tmpOE__SW2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:pwm_temp\' (cost = 0):
\PWM_1:PWMUDB:pwm_temp\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_1\' (cost = 8):
\FreqDiv_1:MODULE_2:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_2\' (cost = 12):
\FreqDiv_1:MODULE_2:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:s_3\' (cost = 16):
\FreqDiv_1:MODULE_2:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 51 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__SW2_net_0
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SW2_net_0
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[172] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[388] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[398] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[408] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[611] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[621] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[631] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[642] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[645] = \PWM_1:PWMUDB:control_7\[115]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[647] = tmpOE__SW2_net_0[1]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\SysTick_Example02.cyprj" -dcpsoc3 SysTick_Example02.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.666ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Tuesday, 08 February 2022 14:28:30
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LocalAdmin\Documents\PSoC Creator\SysTick_Example01\SysTick_Example02.cydsn\SysTick_Example02.cyprj -d CY8C4247AZI-M485 SysTick_Example02.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\UART:tx(0)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\UART:rx(0)\". (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Net_400_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_236:macrocell.q was determined to be a routed clock that is synchronous to ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Net_236:macrocell.q
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW0(0)__PA ,
            pad => SW0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3(0)__PA ,
            pad => SW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(7,1)"
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(7,0)"
        }

    Pin : Name = LED_GPIO0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GPIO0(0)__PA ,
            pad => LED_GPIO0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GPIO1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GPIO1(0)__PA ,
            pad => LED_GPIO1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GPIO2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GPIO2(0)__PA ,
            pad => LED_GPIO2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GPIO3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GPIO3(0)__PA ,
            pad => LED_GPIO3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_264 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: PosEdge(Net_236)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_264, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: PosEdge(Net_236)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_264 (fanout=1)

    MacroCell: Name=Net_236, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_236 * !\FreqDiv_1:not_last_reset\
            + !Net_236 * \FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              !\FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_236 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\
        );
        Output = Net_236 (fanout=5)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=5)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_400_digital ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            clk_en => Net_236 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_236)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_400_digital ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ ,
            clk_en => Net_236 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_236)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_GPIO_2
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_GPIO_1
        PORT MAP (
            interrupt => Net_61 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_GPIO_0
        PORT MAP (
            interrupt => Net_55 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_GPIO_3
        PORT MAP (
            interrupt => Net_63 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   13 :   38 :   51 : 25.49 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    1 :    3 :    4 : 25.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    8 :   24 :   32 : 25.00 %
  Unique P-terms              :   11 :   53 :   64 : 17.19 %
  Total P-terms               :   12 :      :      :        
  Datapath Cells              :    1 :    3 :    4 : 25.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.083ms
Tech Mapping phase: Elapsed time ==> 0s.097ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
SW2(0)                              : [IOP=(3)][IoId=(0)]                
SW0(0)                              : [IOP=(0)][IoId=(7)]                
SW1(0)                              : [IOP=(2)][IoId=(0)]                
SW3(0)                              : [IOP=(1)][IoId=(0)]                
\UART:tx(0)\                        : [IOP=(7)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(7)][IoId=(0)]                
LED_GPIO0(0)                        : [IOP=(0)][IoId=(6)]                
LED_GPIO1(0)                        : [IOP=(0)][IoId=(5)]                
LED_GPIO2(0)                        : [IOP=(0)][IoId=(4)]                
LED_GPIO3(0)                        : [IOP=(0)][IoId=(3)]                
LED(0)                              : [IOP=(0)][IoId=(2)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART:SCB\                          : SCB_[FFB(SCB,3)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2862533s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.459ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0006011 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :    5 :    8 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.33
                   Pterms :            3.67
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       4.50 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_236, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_236 * !\FreqDiv_1:not_last_reset\
            + !Net_236 * \FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              !\FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_236 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\
        );
        Output = Net_236 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_400_digital ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ ,
        clk_en => Net_236 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_236)

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_264, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: PosEdge(Net_236)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_264 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400_digital) => Global
            Clock Enable: PosEdge(Net_236)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_400_digital ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        clk_en => Net_236 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_236)

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_GPIO_0
        PORT MAP (
            interrupt => Net_55 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_GPIO_1
        PORT MAP (
            interrupt => Net_61 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_GPIO_2
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_GPIO_3
        PORT MAP (
            interrupt => Net_63 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =SW0
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => Net_55 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_264 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_GPIO3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GPIO3(0)__PA ,
        pad => LED_GPIO3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_GPIO2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GPIO2(0)__PA ,
        pad => LED_GPIO2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_GPIO1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GPIO1(0)__PA ,
        pad => LED_GPIO1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_GPIO0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GPIO0(0)__PA ,
        pad => LED_GPIO0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SW0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW0(0)__PA ,
        pad => SW0(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =SW3
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => Net_63 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "38df6223-84ff-4eeb-b355-a1a678e62f9c"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW3(0)__PA ,
        pad => SW3(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =SW1
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => Net_61 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "9aa48f46-5c2d-45a0-a448-694f6972e65c"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =SW2
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => Net_124 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "f010a7fd-4865-4abf-ad38-fd04624b7af7"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(7,0)"
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(7,1)"
    }

ARM group 0: empty
CAN group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,3): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_131 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_134 ,
            tr_rx_req => Net_133 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_400_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   2 |     * |      NONE |         CMOS_OUT |       LED(0) | In(Net_264)
     |   3 |     * |      NONE |         CMOS_OUT | LED_GPIO3(0) | 
     |   4 |     * |      NONE |         CMOS_OUT | LED_GPIO2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | LED_GPIO1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT | LED_GPIO0(0) | 
     |   7 |     * |   FALLING |     HI_Z_DIGITAL |       SW0(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   1 |   0 |     * |   FALLING |     HI_Z_DIGITAL |       SW3(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   2 |   0 |     * |   FALLING |     HI_Z_DIGITAL |       SW1(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   3 |   0 |     * |   FALLING |     HI_Z_DIGITAL |       SW2(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   7 |   0 |     * |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:tx_wire\)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.038ms
Digital Placement phase: Elapsed time ==> 0s.382ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc4/4/route_arch-rrg.cydata" --vh2-path "SysTick_Example02_r.vh2" --pcf-path "SysTick_Example02.pco" --des-name "SysTick_Example02" --dsf-path "SysTick_Example02.dsf" --sdc-path "SysTick_Example02.sdc" --lib-path "SysTick_Example02_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.488ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SysTick_Example02_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.117ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.878ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.879ms
API generation phase: Elapsed time ==> 1s.061ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
