/*
 * Copyright 2014 Freescale Semiconductor Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *	 notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *	 notice, this list of conditions and the following disclaimer in the
 *	 documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *	 names of its contributors may be used to endorse or promote products
 *	 derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor "AS IS" AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 * PPC11A Device Tree Source
 * Copyright (C) 2018 Abaco Systems, Inc
 *
 * Adapted from T1042 Device Tree Source
*/


/ {
	ifc: localbus@ffe124000 {
		reg = <0xf 0xfe124000 0 0x2000>;
		/* numbered by chip select */
		ranges = <1 0 0xf 0xe0000000 0x10000000
		          2 0 0xf 0xf2000000 0x80000
			  3 0 0xf 0xf0000000 0x10000
		          4 0 0xf 0xf0020000 0x100>;

		nor@1,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			/* the part a stacked S70 with 2 of these inside */
			compatible = "amd,s29gl01gs", "cfi-flash";
			reg = <0x1 0x0 0x10000000>;
			bank-width = <2>;
			device-width = <1>;

			/* the top 0xf000000  are the 2 boot areas (each split into 2 )  */
			partition@0 {
				label = "user";
				reg = <0x00000000 0x0f000000>;
			};

			partition@f000000 {
				label = "firmware";
				reg = <0x0f000000 0x01000000>;
				read-only;
			};
		};

		/*SR NVRAM is not supported in PPC64
		leaving in DTB for future use and completeness*/
		nvram@2,10000 {
			device_type = "nvram";
			compatible = "cypress,cy14b108";
			/* reserve the first 10000 for U-Boot, vxworks etc */
			reg = <0x2 0x10000 0x70000>;
		};

		cpldirqc0: interrupt-controller@3,6E0 {
			compatible = "abaco,cpldirqc";
			reg = <0x3 0x6E0 0x7>;
			#interrupt-cells = <1>;
			interrupt-parent = <&mpic>;
			interrupts = <0 1 0 0>;	/* interrupt 0 low level sensitve */
			interrupt-controller;
		};

		cpldgpio0: gpio-controller@3,670 {
			compatible = "abaco,cpldgpio";
			reg = <0x3 0x670 0xC>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupts = <0x0>;
			interrupt-parent = <&cpldirqc0>;
		};

		serial2: serial@4,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			device-type = "serial";
			compatible = "ns16550a";
			reg = <0x4 0x0 0x100>;
			clock-frequency = <800000000>;
			interrupts = <0x0>;
			interrupt-parent = <&mpic>;
		};
	};
};
