

================================================================
== Vitis HLS Report for 'kernel_doitgen'
================================================================
* Date:           Thu Dec 12 11:03:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_doitgen
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.106 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  56666151|  56666151|  0.227 sec|  0.227 sec|  56666152|  56666152|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_doitgen_Pipeline_L2_fu_577        |kernel_doitgen_Pipeline_L2        |    30003|    30003|   0.120 ms|   0.120 ms|  30003|  30003|       no|
        |grp_kernel_doitgen_Pipeline_L21_fu_592       |kernel_doitgen_Pipeline_L21       |      903|      903|   3.612 us|   3.612 us|    903|    903|       no|
        |grp_merlin_memcpy_0_1_fu_615                 |merlin_memcpy_0_1                 |       78|       78|   0.312 us|   0.312 us|     78|     78|       no|
        |grp_kernel_doitgen_Pipeline_merlinL6_fu_627  |kernel_doitgen_Pipeline_merlinL6  |      427|      427|   1.708 us|   1.708 us|    427|    427|       no|
        |grp_merlin_memcpy_1_1_fu_660                 |merlin_memcpy_1_1                 |       75|       75|   0.300 us|   0.300 us|     75|     75|       no|
        |grp_merlin_memcpy_2_1_fu_672                 |merlin_memcpy_2_1                 |      135|      135|   0.540 us|   0.540 us|    135|    135|       no|
        |grp_kernel_doitgen_Pipeline_merlinL4_fu_739  |kernel_doitgen_Pipeline_merlinL4  |        7|        7|  28.000 ns|  28.000 ns|      7|      7|       no|
        |grp_kernel_doitgen_Pipeline_L3_fu_813        |kernel_doitgen_Pipeline_L3        |    30003|    30003|   0.120 ms|   0.120 ms|  30003|  30003|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL10_merlinL9  |  56606000|  56606000|     28303|          -|          -|  2000|        no|
        | + merlinL8           |     28155|     28155|      1877|          -|          -|    15|        no|
        |  ++ merlinL7         |      1720|      1720|       430|          -|          -|     4|        no|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      173|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       68|     5|    14710|    14032|    0|
|Memory               |      264|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     2581|    -|
|Register             |        -|     -|     2676|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      332|     5|    17386|    16786|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       23|    ~0|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        7|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                   Instance                  |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                              |control_s_axi                            |        0|   0|   246|   424|    0|
    |grp_kernel_doitgen_Pipeline_L2_fu_577        |kernel_doitgen_Pipeline_L2               |        0|   0|  1027|   535|    0|
    |grp_kernel_doitgen_Pipeline_L21_fu_592       |kernel_doitgen_Pipeline_L21              |        0|   0|  1007|   521|    0|
    |grp_kernel_doitgen_Pipeline_L3_fu_813        |kernel_doitgen_Pipeline_L3               |        0|   0|   728|  1324|    0|
    |grp_kernel_doitgen_Pipeline_merlinL4_fu_739  |kernel_doitgen_Pipeline_merlinL4         |        0|   0|  1049|  1451|    0|
    |grp_kernel_doitgen_Pipeline_merlinL6_fu_627  |kernel_doitgen_Pipeline_merlinL6         |        0|   5|   949|   848|    0|
    |merlin_gmem_kernel_doitgen_128_0_m_axi_U     |merlin_gmem_kernel_doitgen_128_0_m_axi   |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_doitgen_128_A_m_axi_U     |merlin_gmem_kernel_doitgen_128_A_m_axi   |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_doitgen_32_sum_m_axi_U    |merlin_gmem_kernel_doitgen_32_sum_m_axi  |        8|   0|  1181|  1117|    0|
    |grp_merlin_memcpy_0_1_fu_615                 |merlin_memcpy_0_1                        |        0|   0|   669|   927|    0|
    |grp_merlin_memcpy_1_1_fu_660                 |merlin_memcpy_1_1                        |        0|   0|   354|   697|    0|
    |grp_merlin_memcpy_2_1_fu_672                 |merlin_memcpy_2_1                        |        0|   0|   458|   798|    0|
    +---------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                        |                                         |       68|   5| 14710| 14032|    0|
    +---------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |A_buf_U          |A_buf_RAM_AUTO_1R1W       |       31|  0|   0|    0|  16000|   32|     1|       512000|
    |A_buf_8_U        |A_buf_RAM_AUTO_1R1W       |       31|  0|   0|    0|  16000|   32|     1|       512000|
    |A_buf_9_U        |A_buf_RAM_AUTO_1R1W       |       31|  0|   0|    0|  16000|   32|     1|       512000|
    |A_buf_10_U       |A_buf_RAM_AUTO_1R1W       |       31|  0|   0|    0|  16000|   32|     1|       512000|
    |A_buf_11_U       |A_buf_RAM_AUTO_1R1W       |       31|  0|   0|    0|  16000|   32|     1|       512000|
    |A_buf_12_U       |A_buf_RAM_AUTO_1R1W       |       31|  0|   0|    0|  16000|   32|     1|       512000|
    |A_buf_13_U       |A_buf_RAM_AUTO_1R1W       |       31|  0|   0|    0|  16000|   32|     1|       512000|
    |A_buf_14_U       |A_buf_RAM_AUTO_1R1W       |       31|  0|   0|    0|  16000|   32|     1|       512000|
    |C4_9_0_buf_U     |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_16_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_17_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_18_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_19_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_20_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_21_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_22_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_23_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_24_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_25_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_26_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_27_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_28_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_29_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_30_U  |C4_9_0_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|    225|   32|     1|         7200|
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                          |      264|  0|   0|    0| 131600|  768|    24|      4211200|
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln130_1_fu_936_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln130_fu_948_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln132_fu_1041_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln137_fu_1026_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln146_fu_1101_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln172_1_fu_1006_p2            |         +|   0|  0|  17|          11|          11|
    |add_ln172_fu_996_p2               |         +|   0|  0|  17|          11|          11|
    |icmp_ln130_fu_930_p2              |      icmp|   0|  0|  18|          11|           7|
    |icmp_ln132_fu_954_p2              |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln137_fu_1020_p2             |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln146_fu_1095_p2             |      icmp|   0|  0|  12|           3|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln130_1_fu_968_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln130_fu_960_p3            |    select|   0|  0|   6|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 173|          81|          56|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |A_buf_10_address0                          |   26|          5|   14|         70|
    |A_buf_10_ce0                               |   26|          5|    1|          5|
    |A_buf_10_ce1                               |    9|          2|    1|          2|
    |A_buf_10_d0                                |   14|          3|   32|         96|
    |A_buf_10_we0                               |   14|          3|    1|          3|
    |A_buf_10_we1                               |    9|          2|    1|          2|
    |A_buf_11_address0                          |   26|          5|   14|         70|
    |A_buf_11_ce0                               |   26|          5|    1|          5|
    |A_buf_11_ce1                               |    9|          2|    1|          2|
    |A_buf_11_d0                                |   14|          3|   32|         96|
    |A_buf_11_we0                               |   14|          3|    1|          3|
    |A_buf_11_we1                               |    9|          2|    1|          2|
    |A_buf_12_address0                          |   26|          5|   14|         70|
    |A_buf_12_ce0                               |   26|          5|    1|          5|
    |A_buf_12_ce1                               |    9|          2|    1|          2|
    |A_buf_12_d0                                |   14|          3|   32|         96|
    |A_buf_12_we0                               |   14|          3|    1|          3|
    |A_buf_12_we1                               |    9|          2|    1|          2|
    |A_buf_13_address0                          |   26|          5|   14|         70|
    |A_buf_13_ce0                               |   26|          5|    1|          5|
    |A_buf_13_ce1                               |    9|          2|    1|          2|
    |A_buf_13_d0                                |   14|          3|   32|         96|
    |A_buf_13_we0                               |   14|          3|    1|          3|
    |A_buf_13_we1                               |    9|          2|    1|          2|
    |A_buf_14_address0                          |   26|          5|   14|         70|
    |A_buf_14_ce0                               |   26|          5|    1|          5|
    |A_buf_14_ce1                               |    9|          2|    1|          2|
    |A_buf_14_d0                                |   14|          3|   32|         96|
    |A_buf_14_we0                               |   14|          3|    1|          3|
    |A_buf_14_we1                               |    9|          2|    1|          2|
    |A_buf_8_address0                           |   26|          5|   14|         70|
    |A_buf_8_ce0                                |   26|          5|    1|          5|
    |A_buf_8_ce1                                |    9|          2|    1|          2|
    |A_buf_8_d0                                 |   14|          3|   32|         96|
    |A_buf_8_we0                                |   14|          3|    1|          3|
    |A_buf_8_we1                                |    9|          2|    1|          2|
    |A_buf_9_address0                           |   26|          5|   14|         70|
    |A_buf_9_ce0                                |   26|          5|    1|          5|
    |A_buf_9_ce1                                |    9|          2|    1|          2|
    |A_buf_9_d0                                 |   14|          3|   32|         96|
    |A_buf_9_we0                                |   14|          3|    1|          3|
    |A_buf_9_we1                                |    9|          2|    1|          2|
    |A_buf_address0                             |   26|          5|   14|         70|
    |A_buf_ce0                                  |   26|          5|    1|          5|
    |A_buf_ce1                                  |    9|          2|    1|          2|
    |A_buf_d0                                   |   14|          3|   32|         96|
    |A_buf_we0                                  |   14|          3|    1|          3|
    |A_buf_we1                                  |    9|          2|    1|          2|
    |C4_9_0_buf_16_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_16_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_16_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_17_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_17_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_17_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_18_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_18_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_18_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_19_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_19_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_19_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_20_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_20_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_20_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_21_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_21_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_21_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_22_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_22_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_22_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_23_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_23_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_23_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_24_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_24_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_24_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_25_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_25_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_25_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_26_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_26_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_26_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_27_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_27_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_27_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_28_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_28_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_28_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_29_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_29_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_29_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_30_address0                     |   14|          3|    8|         24|
    |C4_9_0_buf_30_ce0                          |   14|          3|    1|          3|
    |C4_9_0_buf_30_we0                          |    9|          2|    1|          2|
    |C4_9_0_buf_address0                        |   14|          3|    8|         24|
    |C4_9_0_buf_ce0                             |   14|          3|    1|          3|
    |C4_9_0_buf_we0                             |    9|          2|    1|          2|
    |ap_NS_fsm                                  |  829|        157|    1|        157|
    |ap_done                                    |    9|          2|    1|          2|
    |indvar_flatten_fu_160                      |    9|          2|   11|         22|
    |merlin_gmem_kernel_doitgen_128_0_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_128_0_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_128_0_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_0_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_128_A_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_128_A_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_A_AWADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_128_A_AWLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_128_A_AWVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_A_BREADY    |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_A_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_WVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_AW  |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_B   |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_32_sum_ARADDR   |   14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_32_sum_ARLEN    |   14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_32_sum_ARVALID  |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_32_sum_AWVALID  |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_32_sum_BREADY   |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_32_sum_RREADY   |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_32_sum_WVALID   |    9|          2|    1|          2|
    |p_reg_554                                  |    9|          2|    4|          8|
    |p_sub_0_reg_566                            |    9|          2|    3|          6|
    |q_fu_152                                   |    9|          2|    6|         12|
    |r_fu_156                                   |    9|          2|    6|         12|
    |sum_buf_0_0_15_fu_164                      |    9|          2|   32|         64|
    |sum_buf_0_1_17_fu_168                      |    9|          2|   32|         64|
    |sum_buf_0_2_18_fu_172                      |    9|          2|   32|         64|
    |sum_buf_0_3_19_fu_176                      |    9|          2|   32|         64|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      | 2581|        527| 1120|       3553|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                           |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |add_ln130_1_reg_1823                                      |   11|   0|   11|          0|
    |add_ln137_reg_1852                                        |    4|   0|    4|          0|
    |add_ln146_reg_1866                                        |    3|   0|    3|          0|
    |add_ln172_1_reg_1838                                      |   11|   0|   11|          0|
    |ap_CS_fsm                                                 |  156|   0|  156|          0|
    |ap_done_reg                                               |    1|   0|    1|          0|
    |ap_rst_n_inv                                              |    1|   0|    1|          0|
    |ap_rst_reg_1                                              |    1|   0|    1|          0|
    |ap_rst_reg_2                                              |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L21_fu_592_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L2_fu_577_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L3_fu_813_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_merlinL4_fu_739_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_merlinL6_fu_627_ap_start_reg  |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_615_ap_start_reg                 |    1|   0|    1|          0|
    |grp_merlin_memcpy_1_1_fu_660_ap_start_reg                 |    1|   0|    1|          0|
    |grp_merlin_memcpy_2_1_fu_672_ap_start_reg                 |    1|   0|    1|          0|
    |indvar_flatten_fu_160                                     |   11|   0|   11|          0|
    |merlin_gmem_kernel_doitgen_128_A_addr_reg_1810            |   64|   0|   64|          0|
    |p_reg_554                                                 |    4|   0|    4|          0|
    |p_sub_0_reg_566                                           |    3|   0|    3|          0|
    |q_fu_152                                                  |    6|   0|    6|          0|
    |r_fu_156                                                  |    6|   0|    6|          0|
    |reg_848                                                   |   32|   0|   32|          0|
    |reg_854                                                   |   32|   0|   32|          0|
    |reg_860                                                   |   32|   0|   32|          0|
    |reg_866                                                   |   32|   0|   32|          0|
    |select_ln130_1_reg_1833                                   |    6|   0|    6|          0|
    |select_ln130_reg_1828                                     |    6|   0|    6|          0|
    |shl_ln_reg_1857                                           |    4|   0|    6|          2|
    |sum_7_0_buf_0_10_fu_440                                   |   32|   0|   32|          0|
    |sum_7_0_buf_0_11_fu_456                                   |   32|   0|   32|          0|
    |sum_7_0_buf_0_12_fu_472                                   |   32|   0|   32|          0|
    |sum_7_0_buf_0_13_fu_488                                   |   32|   0|   32|          0|
    |sum_7_0_buf_0_14_fu_504                                   |   32|   0|   32|          0|
    |sum_7_0_buf_0_1_fu_296                                    |   32|   0|   32|          0|
    |sum_7_0_buf_0_2_fu_312                                    |   32|   0|   32|          0|
    |sum_7_0_buf_0_3_fu_328                                    |   32|   0|   32|          0|
    |sum_7_0_buf_0_4_fu_344                                    |   32|   0|   32|          0|
    |sum_7_0_buf_0_5_fu_360                                    |   32|   0|   32|          0|
    |sum_7_0_buf_0_6_fu_376                                    |   32|   0|   32|          0|
    |sum_7_0_buf_0_7_fu_392                                    |   32|   0|   32|          0|
    |sum_7_0_buf_0_8_fu_408                                    |   32|   0|   32|          0|
    |sum_7_0_buf_0_9_fu_424                                    |   32|   0|   32|          0|
    |sum_7_0_buf_0_fu_280                                      |   32|   0|   32|          0|
    |sum_7_0_buf_1_10_fu_444                                   |   32|   0|   32|          0|
    |sum_7_0_buf_1_11_fu_460                                   |   32|   0|   32|          0|
    |sum_7_0_buf_1_12_fu_476                                   |   32|   0|   32|          0|
    |sum_7_0_buf_1_13_fu_492                                   |   32|   0|   32|          0|
    |sum_7_0_buf_1_14_fu_508                                   |   32|   0|   32|          0|
    |sum_7_0_buf_1_1_fu_300                                    |   32|   0|   32|          0|
    |sum_7_0_buf_1_2_fu_316                                    |   32|   0|   32|          0|
    |sum_7_0_buf_1_3_fu_332                                    |   32|   0|   32|          0|
    |sum_7_0_buf_1_4_fu_348                                    |   32|   0|   32|          0|
    |sum_7_0_buf_1_5_fu_364                                    |   32|   0|   32|          0|
    |sum_7_0_buf_1_6_fu_380                                    |   32|   0|   32|          0|
    |sum_7_0_buf_1_7_fu_396                                    |   32|   0|   32|          0|
    |sum_7_0_buf_1_8_fu_412                                    |   32|   0|   32|          0|
    |sum_7_0_buf_1_9_fu_428                                    |   32|   0|   32|          0|
    |sum_7_0_buf_1_fu_284                                      |   32|   0|   32|          0|
    |sum_7_0_buf_2_10_fu_448                                   |   32|   0|   32|          0|
    |sum_7_0_buf_2_11_fu_464                                   |   32|   0|   32|          0|
    |sum_7_0_buf_2_12_fu_480                                   |   32|   0|   32|          0|
    |sum_7_0_buf_2_13_fu_496                                   |   32|   0|   32|          0|
    |sum_7_0_buf_2_14_fu_512                                   |   32|   0|   32|          0|
    |sum_7_0_buf_2_1_fu_304                                    |   32|   0|   32|          0|
    |sum_7_0_buf_2_2_fu_320                                    |   32|   0|   32|          0|
    |sum_7_0_buf_2_3_fu_336                                    |   32|   0|   32|          0|
    |sum_7_0_buf_2_4_fu_352                                    |   32|   0|   32|          0|
    |sum_7_0_buf_2_5_fu_368                                    |   32|   0|   32|          0|
    |sum_7_0_buf_2_6_fu_384                                    |   32|   0|   32|          0|
    |sum_7_0_buf_2_7_fu_400                                    |   32|   0|   32|          0|
    |sum_7_0_buf_2_8_fu_416                                    |   32|   0|   32|          0|
    |sum_7_0_buf_2_9_fu_432                                    |   32|   0|   32|          0|
    |sum_7_0_buf_2_fu_288                                      |   32|   0|   32|          0|
    |sum_7_0_buf_3_10_fu_452                                   |   32|   0|   32|          0|
    |sum_7_0_buf_3_11_fu_468                                   |   32|   0|   32|          0|
    |sum_7_0_buf_3_12_fu_484                                   |   32|   0|   32|          0|
    |sum_7_0_buf_3_13_fu_500                                   |   32|   0|   32|          0|
    |sum_7_0_buf_3_14_fu_516                                   |   32|   0|   32|          0|
    |sum_7_0_buf_3_1_fu_308                                    |   32|   0|   32|          0|
    |sum_7_0_buf_3_2_fu_324                                    |   32|   0|   32|          0|
    |sum_7_0_buf_3_3_fu_340                                    |   32|   0|   32|          0|
    |sum_7_0_buf_3_4_fu_356                                    |   32|   0|   32|          0|
    |sum_7_0_buf_3_5_fu_372                                    |   32|   0|   32|          0|
    |sum_7_0_buf_3_6_fu_388                                    |   32|   0|   32|          0|
    |sum_7_0_buf_3_7_fu_404                                    |   32|   0|   32|          0|
    |sum_7_0_buf_3_8_fu_420                                    |   32|   0|   32|          0|
    |sum_7_0_buf_3_9_fu_436                                    |   32|   0|   32|          0|
    |sum_7_0_buf_3_fu_292                                      |   32|   0|   32|          0|
    |sum_buf_0_0_15_fu_164                                     |   32|   0|   32|          0|
    |sum_buf_0_1_17_fu_168                                     |   32|   0|   32|          0|
    |sum_buf_0_2_18_fu_172                                     |   32|   0|   32|          0|
    |sum_buf_0_3_19_fu_176                                     |   32|   0|   32|          0|
    |sum_read_reg_1424                                         |   64|   0|   64|          0|
    |tmp_reg_1844                                              |   11|   0|   14|          3|
    |trunc_ln146_reg_1871                                      |    2|   0|    2|          0|
    |trunc_ln2_reg_1804                                        |   58|   0|   58|          0|
    |trunc_ln_reg_1797                                         |   58|   0|   58|          0|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                     | 2676|   0| 2681|          5|
    +----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+---------------+-----------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|    Protocol   |           Source Object           |    C Type    |
+--------------------------------------------------+-----+-----+---------------+-----------------------------------+--------------+
|s_axi_control_AWVALID                             |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_AWREADY                             |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_AWADDR                              |   in|    6|          s_axi|                            control|        scalar|
|s_axi_control_WVALID                              |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_WREADY                              |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_WDATA                               |   in|   32|          s_axi|                            control|        scalar|
|s_axi_control_WSTRB                               |   in|    4|          s_axi|                            control|        scalar|
|s_axi_control_ARVALID                             |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_ARREADY                             |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_ARADDR                              |   in|    6|          s_axi|                            control|        scalar|
|s_axi_control_RVALID                              |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_RREADY                              |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_RDATA                               |  out|   32|          s_axi|                            control|        scalar|
|s_axi_control_RRESP                               |  out|    2|          s_axi|                            control|        scalar|
|s_axi_control_BVALID                              |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_BREADY                              |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_BRESP                               |  out|    2|          s_axi|                            control|        scalar|
|ap_clk                                            |   in|    1|  ap_ctrl_chain|                     kernel_doitgen|  return value|
|ap_rst_n                                          |   in|    1|  ap_ctrl_chain|                     kernel_doitgen|  return value|
|interrupt                                         |  out|    1|  ap_ctrl_chain|                     kernel_doitgen|  return value|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WDATA     |  out|  128|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WSTRB     |  out|   16|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RDATA     |   in|  128|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_32_sum_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_32_sum|       pointer|
+--------------------------------------------------+-----+-----+---------------+-----------------------------------+--------------+

