// Seed: 4088554595
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input reg id_2,
    input id_3,
    output logic id_4
);
  defparam id_5.id_6 = id_2;
  logic id_7;
  always @(posedge id_3[1]) begin
    id_1 <= #1 1'b0 + 1;
    id_6 <= id_2;
  end
endmodule
