
<html>
<head>
<link rel="shortcut icon" href="./favicon.ico">
<link rel="stylesheet" type="text/css" href="./style.css">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>FPGA Design Elements</title>
</head>
<body>

<h1><center>FPGA Design Elements</center></h1>

<p><center><b>Charles Eric LaForest, PhD.</b>
<br><a href="http://fpgacpu.ca/gateforge/index.html">GateForge Consulting, Ltd.</a></center></p>

<center>
<p class="bordered"><em>This is a continually evolving document. Please email any
feedback to <a href="mailto:eric@fpgacpu.ca?subject=FPGA%20Design%20Elements">eric@fpgacpu.ca</a> or Twitter <a
href="https://twitter.com/elaforest">@elaforest</a> or join the <a href="https://discordapp.com/invite/bWBdwVD">Discord server</a>.</em></p>
</center>

<h2>Introduction</h2>

<ul>
<li> <a href="./outline.html">Outline</a>
<li> <a href="./legal.html">Licence and Disclaimer</a>
</ul>

<h2>Simulation, Test Bench, and Other Miscellany</h2>

<ul>
<li> <a href="./clog2_function.html">Ceiling of log<sub>2</sub>(N) function</a>
<li> <a href="./Synthesis_Harness_Input.html">Synthesis Harness Input</a>
<li> <a href="./Synthesis_Harness_Output.html">Synthesis Harness Output</a>
<li> <a href="./Simulation_Clock.html">Simulation Clock</a>
</ul>

<h2>Input/Output</h2>

<ul>
<li> I/O Register
    <ul>
    <li> Single-Ended
    <li> Differential
    </ul>
<li> Regional Clock Buffer
<li> Global Clock Buffer
<li> I/O Bus Capture
<li> Signal Comparator (LVDS input)
<li> Debouncer (counter-based)
<li> Charlieplexer
</ul>

<h2>Boolean Logic</h2>

<ul>
<li> <a href="./Constant.html">Constant</a>
<li> <a href="./Bit_Reducer.html">Bit Reducer</a>
<li> <a href="./Annuller.html">Annuller</a>
<li> <a href="./Word_Reverser.html">Word Reverser</a>
<li> <a href="./Word_Reducer.html">Word Reducer</a>
<li> <a href="./Bit_Shifter.html">Bit Shifter</a>
<li> <a href="./Number_of_Trailing_Zeros.html">Number of Trailing Zeros (ntz)</a>
<li> <a href="./Number_of_Leading_Zeros.html">Number of Leading Zeros (nlz)</a>
<li> <a href="./Population_Count.html">Population Count</a>
<li> <a href="./Hamming_Distance.html">Hamming Distance</a>
<li> <a href="./Bit_Voting.html">Bit Voting</a>
<li> <a href="./Multiplexer_Binary_Behavioural.html">Multiplexer (Binary, Behavioural)</a>
<li> <a href="./Multiplexer_Binary_Structural.html">Multiplexer (Binary, Structural)</a>
<li> <a href="./Multiplexer_One_Hot.html">Multiplexer (One-Hot)</a>
<li> <a href="./Multiplexer_Bitwise_2to1.html">Multiplexer (Bitwise, 2:1)</a>
<li> <a href="./Demultiplexer_Binary.html">Demultiplexer (Binary)</a>
<li> <a href="./Address_Decoder_Static.html">Address Decoder (Static)</a>
<li> <a href="./Address_Decoder_Behavioural.html">Address Decoder (Behavioural)</a>
<li> <a href="./Address_Decoder_Arithmetic.html">Address Decoder (Arithmetic)</a>
<li> <a href="./Address_Translator_Static.html">Address Translator (Static)</a>
<li> <a href="./Address_Translator_Arithmetic.html">Address Translator (Arithmetic)</a>
<li> Extended Boolean operations 
    <ul>
    <li> <a href="./Bitmask_0_Bit_at_Rightmost_1_Bit.html">Bitmask 0 Bit at Rightmost 1 Bit</a>
    <li> <a href="./Bitmask_1_Bit_at_Rightmost_0_Bit.html">Bitmask 1 Bit at Rightmost 0 Bit</a>
    <li> <a href="./Bitmask_Isolate_Rightmost_1_Bit.html">Bitmask Isolate Rightmost 1 Bit</a>
    <li> <a href="./Bitmask_Next_with_Constant_Popcount_pop.html">Bitmask Next with Constant Popcount (via Population Count)</a>
    <li> <a href="./Bitmask_Next_with_Constant_Popcount_ntz.html">Bitmask Next with Constant Popcount (via Number of Trailing Zeros)</a>
    <li> <a href="./Bitmask_Thermometer_from_Count.html">Bitmask Thermometer from Count</a>
    <li> <a href="./Bitmask_Thermometer_to_Rightmost_0_Bit.html">Bitmask Thermometer to Rightmost 0 Bit</a>
    <li> <a href="./Bitmask_Thermometer_to_Rightmost_1_Bit.html">Bitmask Thermometer to Rightmost 1 Bit</a>
    <li> <a href="./Bitmask_Turn_Off_Trailing_1_Bits.html">Bitmask Turn Off Trailing 1 Bits</a>
    <li> <a href="./Bitmask_Turn_On_Trailing_0_Bits.html">Bitmask Turn On Trailing 0 Bits</a>
    <li> <a href="./Turn_Off_Rightmost_1_Bit.html">Turn Off Rightmost 1 Bit</a>
    <li> <a href="./Turn_Off_Rightmost_Contiguous_1_Bits.html">Turn Off Rightmost Contiguous 1 Bits</a>
    <li> <a href="./Turn_Off_Trailing_1_Bits.html">Turn Off Trailing 1 Bits</a>
    <li> <a href="./Turn_On_Rightmost_0_Bit.html">Turn On Rightmost 0 Bit</a>
    <li> <a href="./Turn_On_Trailing_0_Bits.html">Turn On Trailing 0 Bits</a>
    </ul>
<li> <a href="./Dyadic_Boolean_Operator.html">Dyadic Boolean Operator</a>
    <ul>
    <li> <a href="./Dyadic_Boolean_Operations.html">Dyadic Boolean Operations</a>
    </ul>
<li> <a href="./Triadic_Boolean_Operator.html">Triadic Boolean Operator (Dual Output)</a>
</ul>

<h2>Synchronous Logic</h2>

<ul>
<li> <a href="./Register.html">Register</a>
<li> <a href="./Register_areset.html">Register (with asynchronous reset)</a>
<li> <a href="./Register_Pipeline.html">Register Pipeline</a>
<li> Memory
    <ul>
    <li> <a href="./RAM_Single_Port.html">Single-Port RAM (one read/write port)</a>
    <li> <a href="./RAM_Simple_Dual_Port.html">Simple Dual-Port RAM (one read port, one write port)</a>
    <li> <a href="./RAM_True_Dual_Port.html">True Dual-Port RAM (two read/write ports)</a>
    <li> <a href="./RAM_generate_empty_init_file.py">Empty Memory Initialization File Generator</a>
    </ul>
<li> Pulse Latch
<li> Pulse Generator
<li> Pulse Divider
<li> Serial to Parallel Converter
<li> Parallel to Serial Converter
<li> Word Change Detector
<li> Bressenham Rate Converter
<li> Time Delay (cycles)
<li> Time Delay (fractions of seconds)
<li> Wall Clock
<li> Frequency Counter
</ul>

<h2>Integer Arithmetic</h2>

<ul>
<li> Adder/Subtractors
    <ul>
    <li><a href="./Adder_Subtractor_Binary.html">Binary</a>
    <li>Binary (2-stage)
    <li>BCD
    </ul>
<li> <a href="./CarryIn_Binary.html">Carry-In (Binary)</a>
<li> <a href="./Arithmetic_Predicates_Binary.html">Arithmetic Predicates (Binary)</a>
<li> Up/Down Counters
    <ul>
    <li><a href="./Counter_Binary.html">Binary</a>
    <li>BCD
    <li>Grey
    <li>One-Hot
    <li>Johnson
    </ul>
<li> Number Encoding Converters
    <ul>
    <li> <a href="./Binary_to_One_Hot.html">Binary to One-Hot</a>
    <li> One-Hot to Binary
    <li> <a href="./Binary_to_Gray.html">Binary to Gray</a>
    <li> <a href="./Gray_to_Binary.html">Gray to Binary</a>
    <li> Binary to Johnson
    <li> Johnson to Binary
    <li> General Shift-Add Converter (e.g. Binary to multi-digit BCD, or to H/M/S)
    </ul>
<li> <a href="./Logarithm_of_Powers_of_Two.html">Logarithm of Powers of Two</a>
<li> Floor of Logarithm Base 2
<li> Ceiling of Logarithm Base 2
<li> Floor of Logarithm Base 10
<li> Multiplier (Binary, parallel)
<li> Multiplier (BCD, parallel)
<li> Multiplier (Binary, iterative)
<li> Multiplier (BCD, iterative)
<li> Divider (Binary, parallel)
<li> Divider (BCD, parallel)
<li> Divider (Binary, iterative)
<li> Divider (BCD, iterative)
<li> Comparator
<li> Scaler
<li> Accumulators
    <ul>
    <li>Sum
    <li>Min
    <li>Max
    <li>Mean
    <li>Weighted Mean
    </ul>
<li> Zero-Crossing Detector
<li> Pseudo-Random Number Generators (PRNGs)
    <ul>
    <li>Linear Feedback (Fibonacci)
    <li>Linear Feedback (Xorshift family)
    <li>combinations of above...
    </ul>
</ul>

<h2>Elastic Pipelines</h2>

<ul>
<li> <a href="./Pipeline_Skid_Buffer.html">Skid Buffer</a>
<li> FIFO
<li> Ready/Valid Fork (Lazy)
<li> Ready/Valid Fork (Eager)
<li> Ready/Valid Join
<li> Ready/Valid Branch
<li> Ready/Valid Merge
</ul>

<h2>Arbitration</h2>

<ul>
<li> Priority Encoder
<li> Priority Arbiter
<li> Round-Robin Arbiter
<li> Matrix Arbiter
</ul>

<h2>Clock Domain Crossing</h2>

<ul>
<li> CDC Synchronizer
<li> CDC Synchronizer (optimized for slow clock)
<li> CDC Pulse Synchronizer (Fast to Slow)
<li> CDC FIFO
</ul>


<h2>Interfaces</h2>

<ul>
<li> Seven-segment Display Decoder (single BCD digit)
<li> Key Encoder (NxM, no rollover)
<li> Quadrature Decoder
<li> Stepper Motor Driver
<li> Servo Motor Driver
<li> Basic I2C (just enough to read/write one address upon a trigger)
<li> Basic UART (no flow-control, no FIFO, fixed rate via parameter, enough to receive simple commands, or dump data)
<li> Basic NeoPixel Driver (really another kind of UART)
</ul>

<h2>Analog Signal Handling</h2>

<ul>
<li> Basic waveform generator (table-driven)
<li> PWM driver (for sound, motor, LEDs)
<li> Sound sample player (simple DAC data, played as PWM?)
<li> Basic DAC (PMW and output to resistor ladder)
<li> Basic ADC (SAR using PWM DAC and LVDS input)
<li> Sound sample recorder (ADC + Memory)
</ul>

<h2>Communications</h2>

<ul>
<li> Clock encoding and recovery (e.g. NRZ, MFM, DM, etc... as in old magnetic storage)
<li> Basic LVDS/TMDS communication (like UART, building block for LCD control, HDMI, multi-FPGA design, serial wire mux)
<li> Pseudo-differential communication (slower, using regular pins)
<li> Single-wire communication (tri-state bidir pin, self-clocked like NeoPixel)
<li> Hamming Code Generator
<li> Hamming Code Checker (EDAC)
<li> CRC Generator
<li> CRC Checker
<li> 8b/10b Encoder
<li> 8b/10b Decoder
</ul>

<h2>Appendices</h2>

<ul>
<li> <a href="./fsm.html">On The Implementation of Finite State Machines</a>
<li> <a href="./open.html">Open Design Questions</a>
<li> <a href="./verilog.html">Verilog Coding Standard</a>
<li> <a href="./system.html">System Design Standard</a>
<li> <a href="./links.html">Useful Links</a>
<li> <a href="./books.html">Useful Books</a>
<li> <a href="./tools.html">Tools Used To Write This Book</a>
<li> <a href="./debian.html">Using <s>Altera's</s> Intel's USB-Blaster on Debian Linux</a>
</ul>

<hr>
<p><center><a href="http://fpgacpu.ca/">fpgacpu.ca</a></center>
</body>
</html>

