#include "stm32n6570_discovery.h"

#include "system_clock_config.h"

void SystemClock_Config(void)
{
  // RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  // RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  // RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct = {0};

  // /* Ensure VDDCORE=0.9V before increasing the system frequency */
  // BSP_SMPS_Init(SMPS_VOLTAGE_OVERDRIVE);

  // RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;

  // /* PLL1 = 64 x 25 / 2 = 800MHz */
  // RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
  // RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
  // RCC_OscInitStruct.PLL1.PLLM = 2;
  // RCC_OscInitStruct.PLL1.PLLN = 25;
  // RCC_OscInitStruct.PLL1.PLLFractional = 0;
  // RCC_OscInitStruct.PLL1.PLLP1 = 1;
  // RCC_OscInitStruct.PLL1.PLLP2 = 1;

  // /* PLL2 = 64 x 125 / 8 = 1000MHz */
  // RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
  // RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
  // RCC_OscInitStruct.PLL2.PLLM = 8;
  // RCC_OscInitStruct.PLL2.PLLFractional = 0;
  // RCC_OscInitStruct.PLL2.PLLN = 125;
  // RCC_OscInitStruct.PLL2.PLLP1 = 1;
  // RCC_OscInitStruct.PLL2.PLLP2 = 1;

  // /* PLL3 = (64 x 225 / 8) / (1 * 2) = 900MHz */
  // RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
  // RCC_OscInitStruct.PLL3.PLLSource = RCC_PLLSOURCE_HSI;
  // RCC_OscInitStruct.PLL3.PLLM = 8;
  // RCC_OscInitStruct.PLL3.PLLN = 225;
  // RCC_OscInitStruct.PLL3.PLLFractional = 0;
  // RCC_OscInitStruct.PLL3.PLLP1 = 1;
  // RCC_OscInitStruct.PLL3.PLLP2 = 2;

  // /* PLL4 = (64 x 225 / 8) / (6 * 6) = 50 MHz */
  // RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
  // RCC_OscInitStruct.PLL4.PLLSource = RCC_PLLSOURCE_HSI;
  // RCC_OscInitStruct.PLL4.PLLM = 8;
  // RCC_OscInitStruct.PLL4.PLLFractional = 0;
  // RCC_OscInitStruct.PLL4.PLLN = 225;
  // RCC_OscInitStruct.PLL4.PLLP1 = 6;
  // RCC_OscInitStruct.PLL4.PLLP2 = 6;

  // if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  // {
  //   while(1);
  // }

  // RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK |
  //                                RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
  //                                RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK4 |
  //                                RCC_CLOCKTYPE_PCLK5);

  // /* CPU CLock (sysa_ck) = ic1_ck = PLL1 output/ic1_divider = 800 MHz */
  // RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
  // RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
  // RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
  // RCC_ClkInitStruct.IC1Selection.ClockDivider = 1;

  // /* AXI Clock (sysb_ck) = ic2_ck = PLL1 output/ic2_divider = 400 MHz */
  // RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
  // RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;

  // /* NPU Clock (sysc_ck) = ic6_ck = PLL2 output/ic6_divider = 1000 MHz */
  // RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL2;
  // RCC_ClkInitStruct.IC6Selection.ClockDivider = 1;

  // /* AXISRAM3/4/5/6 Clock (sysd_ck) = ic11_ck = PLL3 output/ic11_divider = 900 MHz */
  // RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL3;
  // RCC_ClkInitStruct.IC11Selection.ClockDivider = 1;

  // /* HCLK = sysb_ck / HCLK divider = 200 MHz */
  // RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;

  // /* PCLKx = HCLK / PCLKx divider = 200 MHz */
  // RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
  // RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
  // RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
  // RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;

  // if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
  // {
  //   while(1);
  // }

  // RCC_PeriphCLKInitStruct.PeriphClockSelection = 0;

  // /* XSPI1 kernel clock (ck_ker_xspi1) = HCLK = 200MHz */
  // RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI1;
  // RCC_PeriphCLKInitStruct.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_HCLK;

  // /* XSPI2 kernel clock (ck_ker_xspi1) = HCLK =  200MHz */
  // RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI2;
  // RCC_PeriphCLKInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_HCLK;

  // RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC2;
  // RCC_PeriphCLKInitStruct.Sdmmc2ClockSelection = RCC_SDMMC2CLKSOURCE_IC4;
  // RCC_PeriphCLKInitStruct.ICSelection[RCC_IC4].ClockSelection = RCC_ICCLKSOURCE_PLL1;
  // RCC_PeriphCLKInitStruct.ICSelection[RCC_IC4].ClockDivider = 6;

  // if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct) != HAL_OK)
  // {
  //   while (1);
  // }

  // __HAL_RCC_SYSCFG_CLK_ENABLE();
}

void set_clk_sleep_mode(void)
{
  /*** Enable sleep mode support during NPU inference *************************/
  /* Configure peripheral clocks to remain active during sleep mode */
  /* Keep all IP's enabled during WFE so they can wake up CPU. Fine tune
   * this if you want to save maximum power
   */
  __HAL_RCC_XSPI1_CLK_SLEEP_ENABLE();    /* For display frame buffer */
  __HAL_RCC_XSPI2_CLK_SLEEP_ENABLE();    /* For NN weights */
  __HAL_RCC_NPU_CLK_SLEEP_ENABLE();      /* For NN inference */
  __HAL_RCC_CACHEAXI_CLK_SLEEP_ENABLE(); /* For NN inference */
  __HAL_RCC_LTDC_CLK_SLEEP_ENABLE();     /* For display */
  __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE();    /* For display */
  __HAL_RCC_DCMIPP_CLK_SLEEP_ENABLE();   /* For camera configuration retention */
  __HAL_RCC_CSI_CLK_SLEEP_ENABLE();      /* For camera configuration retention */

  __HAL_RCC_FLEXRAM_MEM_CLK_SLEEP_ENABLE();
  __HAL_RCC_AXISRAM1_MEM_CLK_SLEEP_ENABLE();
  __HAL_RCC_AXISRAM2_MEM_CLK_SLEEP_ENABLE();
  __HAL_RCC_AXISRAM3_MEM_CLK_SLEEP_ENABLE();
  __HAL_RCC_AXISRAM4_MEM_CLK_SLEEP_ENABLE();
  __HAL_RCC_AXISRAM5_MEM_CLK_SLEEP_ENABLE();
  __HAL_RCC_AXISRAM6_MEM_CLK_SLEEP_ENABLE(); 

}

/**
  * @brief  DCMIPP Clock Config for DCMIPP.
  * @param  hdcmipp  DCMIPP Handle
  *         Being __weak it can be overwritten by the application
  * @retval HAL_status
  */
HAL_StatusTypeDef MX_DCMIPP_ClockConfig(DCMIPP_HandleTypeDef *hdcmipp)
{
  RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct = {0};
  HAL_StatusTypeDef ret = HAL_OK;

  RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DCMIPP;
  RCC_PeriphCLKInitStruct.DcmippClockSelection = RCC_DCMIPPCLKSOURCE_IC17;
  RCC_PeriphCLKInitStruct.ICSelection[RCC_IC17].ClockSelection = RCC_ICCLKSOURCE_PLL2;
  RCC_PeriphCLKInitStruct.ICSelection[RCC_IC17].ClockDivider = 3;
  ret = HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
  if (ret)
  {
    return ret;
  }

  RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CSI;
  RCC_PeriphCLKInitStruct.ICSelection[RCC_IC18].ClockSelection = RCC_ICCLKSOURCE_PLL1;
  RCC_PeriphCLKInitStruct.ICSelection[RCC_IC18].ClockDivider = 40;
  ret = HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
  if (ret)
  {
    return ret;
  }

  return ret;
}


void npu_cache_enable_clocks_and_reset(void)
{
  __HAL_RCC_CACHEAXIRAM_MEM_CLK_ENABLE();
  __HAL_RCC_CACHEAXI_CLK_ENABLE();
  __HAL_RCC_CACHEAXI_FORCE_RESET();
  __HAL_RCC_CACHEAXI_RELEASE_RESET();
}

void npu_cache_disable_clocks_and_reset(void)
{
  __HAL_RCC_CACHEAXIRAM_MEM_CLK_DISABLE();
  __HAL_RCC_CACHEAXI_CLK_DISABLE();
  __HAL_RCC_CACHEAXI_FORCE_RESET();
}
