#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7ffff4153c60 .scope module, "BufferRegister" "BufferRegister" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x7ffff41ac8a0 .param/l "N" 0 2 10, +C4<00000000000000000000000000000001>;
o0x7f697f870018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff41a8940_0 .net "clear", 0 0, o0x7f697f870018;  0 drivers
o0x7f697f870048 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff41b9210_0 .net "clk", 0 0, o0x7f697f870048;  0 drivers
o0x7f697f870078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff41e2e40_0 .net "hold", 0 0, o0x7f697f870078;  0 drivers
o0x7f697f8700a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffff41cff10_0 .net "in", 0 0, o0x7f697f8700a8;  0 drivers
v0x7ffff41c0950_0 .var "out", 0 0;
E_0x7ffff4173190 .event posedge, v0x7ffff41b9210_0;
S_0x7ffff415e920 .scope module, "cpu_tb" "cpu_tb" 3 3;
 .timescale -9 -12;
v0x7ffff4203740_0 .var "clk", 0 0;
v0x7ffff42037e0_0 .var "rst", 0 0;
S_0x7ffff4154040 .scope module, "uut" "cpu" 3 6, 4 3 0, S_0x7ffff415e920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x7ffff41be750 .functor BUFZ 32, v0x7ffff41fd9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff4201a60_0 .net "alu_control_otp", 5 0, v0x7ffff41fac50_0;  1 drivers
v0x7ffff4201b90_0 .net "alu_op", 3 0, v0x7ffff4200580_0;  1 drivers
v0x7ffff4201ca0_0 .net "alu_operand", 31 0, v0x7ffff41fb3f0_0;  1 drivers
v0x7ffff4201d90_0 .net "alu_otp", 31 0, v0x7ffff41fa7f0_0;  1 drivers
v0x7ffff4201e50_0 .net "alu_zero", 0 0, v0x7ffff41fa990_0;  1 drivers
v0x7ffff4201f90_0 .net "alusrcselect", 0 0, v0x7ffff4200690_0;  1 drivers
v0x7ffff4202080_0 .net "branch_control", 0 0, v0x7ffff4200760_0;  1 drivers
v0x7ffff4202170_0 .net "clk", 0 0, v0x7ffff4203740_0;  1 drivers
v0x7ffff4202210_0 .net "data_mem_in", 31 0, L_0x7ffff41be750;  1 drivers
v0x7ffff4202360_0 .net "data_mem_out", 31 0, v0x7ffff41fbb20_0;  1 drivers
v0x7ffff4202400_0 .net "datamem_readen", 0 0, v0x7ffff4200860_0;  1 drivers
v0x7ffff42024f0_0 .net "datamemwriteen", 0 0, v0x7ffff4200a20_0;  1 drivers
v0x7ffff42025e0_0 .net "datawr_select", 1 0, v0x7ffff4200930_0;  1 drivers
v0x7ffff42026f0_0 .net "instruction", 31 0, v0x7ffff41fd1d0_0;  1 drivers
v0x7ffff42027b0_0 .net "mem_write_data", 31 0, v0x7ffff41fd9c0_0;  1 drivers
v0x7ffff4202870_0 .net "mem_wsel", 0 0, v0x7ffff4200ac0_0;  1 drivers
v0x7ffff4202960_0 .net "overflow_signal", 0 0, v0x7ffff41fa8d0_0;  1 drivers
v0x7ffff4202a00_0 .net "pc_instaddr", 31 0, v0x7ffff41fe230_0;  1 drivers
v0x7ffff4202af0_0 .net "pop_en", 0 0, v0x7ffff4200b90_0;  1 drivers
v0x7ffff4202be0_0 .net "push_en", 0 0, v0x7ffff4200c60_0;  1 drivers
v0x7ffff4202cd0_0 .net "reg1data", 31 0, v0x7ffff41ff690_0;  1 drivers
v0x7ffff4202d70_0 .net "reg2data", 31 0, v0x7ffff41ff7d0_0;  1 drivers
v0x7ffff4202e30_0 .net "reg_radd0", 4 0, L_0x7ffff4213b30;  1 drivers
v0x7ffff4202f40_0 .net "reg_radd1", 4 0, L_0x7ffff4213bd0;  1 drivers
v0x7ffff4203050_0 .net "reg_waddr", 4 0, v0x7ffff41fed70_0;  1 drivers
v0x7ffff4203160_0 .net "reg_wr_add_control", 1 0, v0x7ffff4200dc0_0;  1 drivers
v0x7ffff4203270_0 .net "reg_wr_en", 0 0, v0x7ffff4200e90_0;  1 drivers
v0x7ffff4203360_0 .net "regwrdata", 31 0, v0x7ffff42017e0_0;  1 drivers
v0x7ffff4203420_0 .net "rst", 0 0, v0x7ffff42037e0_0;  1 drivers
v0x7ffff4203510_0 .net "sign_extend", 31 0, L_0x7ffff42141c0;  1 drivers
v0x7ffff4203620_0 .net "st_mem_out", 31 0, v0x7ffff41fc680_0;  1 drivers
L_0x7ffff4213950 .part v0x7ffff41fd1d0_0, 0, 26;
L_0x7ffff42139f0 .part v0x7ffff41fd1d0_0, 0, 16;
L_0x7ffff4213b30 .part v0x7ffff41fd1d0_0, 21, 5;
L_0x7ffff4213bd0 .part v0x7ffff41fd1d0_0, 16, 5;
L_0x7ffff4213c70 .part v0x7ffff41fd1d0_0, 11, 5;
L_0x7ffff42142b0 .part v0x7ffff41fd1d0_0, 0, 16;
S_0x7ffff415e760 .scope module, "alu" "ALU" 4 118, 5 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 6 "alufn";
    .port_info 5 /OUTPUT 32 "otp";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 1 "overflow";
v0x7ffff41e2ee0_0 .net "a", 31 0, v0x7ffff41ff690_0;  alias, 1 drivers
v0x7ffff41fa460_0 .net "alufn", 5 0, v0x7ffff41fac50_0;  alias, 1 drivers
v0x7ffff41fa540_0 .net "b", 31 0, v0x7ffff41fb3f0_0;  alias, 1 drivers
v0x7ffff41fa600_0 .net "clk", 0 0, v0x7ffff4203740_0;  alias, 1 drivers
v0x7ffff41fa6c0_0 .net "instruction", 31 0, v0x7ffff41fd1d0_0;  alias, 1 drivers
v0x7ffff41fa7f0_0 .var "otp", 31 0;
v0x7ffff41fa8d0_0 .var "overflow", 0 0;
v0x7ffff41fa990_0 .var "zero", 0 0;
E_0x7ffff414cad0 .event edge, v0x7ffff41fa6c0_0, v0x7ffff41fa460_0, v0x7ffff41fa540_0, v0x7ffff41e2ee0_0;
S_0x7ffff41d15a0 .scope module, "alucntrl" "alu_control" 4 112, 6 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 4 "ALUOp";
    .port_info 2 /OUTPUT 6 "ALUFn";
v0x7ffff41fac50_0 .var "ALUFn", 5 0;
v0x7ffff41fad30_0 .net "ALUOp", 3 0, v0x7ffff4200580_0;  alias, 1 drivers
v0x7ffff41fadf0_0 .net "instruction", 31 0, v0x7ffff41fd1d0_0;  alias, 1 drivers
v0x7ffff41fae90_0 .net "opcde", 5 0, L_0x7ffff4214390;  1 drivers
E_0x7ffff41e3510 .event edge, v0x7ffff41fad30_0, v0x7ffff41fa6c0_0;
L_0x7ffff4214390 .part v0x7ffff41fd1d0_0, 26, 6;
S_0x7ffff41fafd0 .scope module, "alusrc_select" "mux2x1" 4 105, 7 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0x7ffff41fb230_0 .net "in0", 31 0, v0x7ffff41ff7d0_0;  alias, 1 drivers
v0x7ffff41fb310_0 .net "in1", 31 0, L_0x7ffff42141c0;  alias, 1 drivers
v0x7ffff41fb3f0_0 .var "out", 31 0;
v0x7ffff41fb4f0_0 .net "select", 0 0, v0x7ffff4200690_0;  alias, 1 drivers
E_0x7ffff41e38c0 .event edge, v0x7ffff41fb4f0_0, v0x7ffff41fb230_0, v0x7ffff41fb310_0;
S_0x7ffff41fb640 .scope module, "data_mem" "MainMemoryModule" 4 136, 8 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "readEnable";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 32 "dataIn";
    .port_info 6 /OUTPUT 32 "dataOut";
v0x7ffff41fb8a0_0 .net "address", 31 0, v0x7ffff41fa7f0_0;  alias, 1 drivers
v0x7ffff41fb980_0 .net "clk", 0 0, v0x7ffff4203740_0;  alias, 1 drivers
v0x7ffff41fba50_0 .net "dataIn", 31 0, L_0x7ffff41be750;  alias, 1 drivers
v0x7ffff41fbb20_0 .var "dataOut", 31 0;
v0x7ffff41fbbe0_0 .net "instruction", 31 0, v0x7ffff41fd1d0_0;  alias, 1 drivers
v0x7ffff41fbd40 .array "memory", 0 -1, 31 0;
v0x7ffff41fbe00_0 .net "readEnable", 0 0, v0x7ffff4200860_0;  alias, 1 drivers
v0x7ffff41fbec0_0 .net "writeEnable", 0 0, v0x7ffff4200a20_0;  alias, 1 drivers
E_0x7ffff41fb820 .event edge, v0x7ffff41fbec0_0, v0x7ffff41fbe00_0, v0x7ffff41fa7f0_0;
S_0x7ffff41fc0a0 .scope module, "data_stack" "StackMemory" 4 152, 9 1 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x7ffff41fc2d0 .param/l "DEPTH" 0 9 10, +C4<00000000000000000000000001000000>;
v0x7ffff41fc490_0 .net "clk", 0 0, v0x7ffff4203740_0;  alias, 1 drivers
v0x7ffff41fc5a0_0 .net "data_in", 31 0, v0x7ffff42017e0_0;  alias, 1 drivers
v0x7ffff41fc680_0 .var "data_out", 31 0;
v0x7ffff41fc740 .array "mem", 63 0, 31 0;
v0x7ffff41fc800_0 .net "pop", 0 0, v0x7ffff4200b90_0;  alias, 1 drivers
v0x7ffff41fc910_0 .net "push", 0 0, v0x7ffff4200c60_0;  alias, 1 drivers
v0x7ffff41fc9d0_0 .net "reset", 0 0, v0x7ffff42037e0_0;  alias, 1 drivers
v0x7ffff41fca90_0 .var "stack_addr", 5 0;
E_0x7ffff41fc410 .event posedge, v0x7ffff41fa600_0;
S_0x7ffff41fcc70 .scope module, "instructionMemory" "InstructionMemoryModule" 4 52, 10 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "readEnable";
    .port_info 3 /INPUT 1 "writeEnable";
    .port_info 4 /INPUT 32 "dataIn";
    .port_info 5 /OUTPUT 32 "dataOut";
v0x7ffff41fcf70_0 .net "address", 31 0, v0x7ffff41fe230_0;  alias, 1 drivers
v0x7ffff41fd070_0 .net "clk", 0 0, v0x7ffff4203740_0;  alias, 1 drivers
L_0x7f697f8200f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff41fd130_0 .net "dataIn", 31 0, L_0x7f697f8200f0;  1 drivers
v0x7ffff41fd1d0_0 .var "dataOut", 31 0;
v0x7ffff41fd290 .array "memory", 0 8191, 31 0;
L_0x7f697f820060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffff41fd3a0_0 .net "readEnable", 0 0, L_0x7f697f820060;  1 drivers
L_0x7f697f8200a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffff41fd460_0 .net "writeEnable", 0 0, L_0x7f697f8200a8;  1 drivers
E_0x7ffff41fcef0 .event edge, v0x7ffff41fcf70_0;
S_0x7ffff41fd620 .scope module, "mem_write" "mux2x1" 4 128, 7 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0x7ffff41fd840_0 .net "in0", 31 0, v0x7ffff41ff7d0_0;  alias, 1 drivers
v0x7ffff41fd920_0 .net "in1", 31 0, v0x7ffff41fc680_0;  alias, 1 drivers
v0x7ffff41fd9c0_0 .var "out", 31 0;
v0x7ffff41fda90_0 .net "select", 0 0, v0x7ffff4200ac0_0;  alias, 1 drivers
E_0x7ffff41e3900 .event edge, v0x7ffff41fda90_0, v0x7ffff41fb230_0, v0x7ffff41fc680_0;
S_0x7ffff41fdc00 .scope module, "prcount" "ProgramCounter" 4 40, 11 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 26 "jumpAddress";
    .port_info 5 /INPUT 16 "branchOffset";
    .port_info 6 /INPUT 32 "regAddress";
    .port_info 7 /OUTPUT 32 "pc";
L_0x7f697f820018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffff41fde30_0 .net/2u *"_ivl_0", 31 0, L_0x7f697f820018;  1 drivers
v0x7ffff41fdf30_0 .net "branch", 0 0, v0x7ffff4200760_0;  alias, 1 drivers
v0x7ffff41fdff0_0 .net "branchOffset", 15 0, L_0x7ffff42139f0;  1 drivers
v0x7ffff41fe0b0_0 .net "clk", 0 0, v0x7ffff4203740_0;  alias, 1 drivers
v0x7ffff41fe150_0 .net "jumpAddress", 25 0, L_0x7ffff4213950;  1 drivers
v0x7ffff41fe230_0 .var "pc", 31 0;
v0x7ffff41fe2f0_0 .var "pcControl", 1 0;
v0x7ffff41fe3b0_0 .net "pcPlus4", 31 0, L_0x7ffff42138b0;  1 drivers
v0x7ffff41fe490_0 .net "regAddress", 31 0, v0x7ffff41ff690_0;  alias, 1 drivers
v0x7ffff41fe580_0 .net "reset", 0 0, v0x7ffff42037e0_0;  alias, 1 drivers
v0x7ffff41fe650_0 .net "zero", 0 0, v0x7ffff41fa990_0;  alias, 1 drivers
L_0x7ffff42138b0 .arith/sum 32, v0x7ffff41fe230_0, L_0x7f697f820018;
S_0x7ffff41fe7c0 .scope module, "reg_wr_dst" "regmux3x1" 4 81, 12 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 5 "in2";
    .port_info 3 /INPUT 2 "select";
    .port_info 4 /OUTPUT 5 "out";
v0x7ffff41feaa0_0 .net "in0", 4 0, L_0x7ffff4213b30;  alias, 1 drivers
v0x7ffff41feba0_0 .net "in1", 4 0, L_0x7ffff4213bd0;  alias, 1 drivers
v0x7ffff41fec80_0 .net "in2", 4 0, L_0x7ffff4213c70;  1 drivers
v0x7ffff41fed70_0 .var "out", 4 0;
v0x7ffff41fee50_0 .net "select", 1 0, v0x7ffff4200dc0_0;  alias, 1 drivers
E_0x7ffff41fea10 .event edge, v0x7ffff41fee50_0, v0x7ffff41feaa0_0, v0x7ffff41feba0_0, v0x7ffff41fec80_0;
S_0x7ffff41fefd0 .scope module, "regfile" "Register_File" 4 89, 13 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_addr1";
    .port_info 2 /INPUT 5 "read_addr2";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /OUTPUT 32 "read_data2";
    .port_info 5 /INPUT 5 "write_addr";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /INPUT 1 "write_enable";
v0x7ffff41ff350 .array "Register_File", 0 31, 31 0;
v0x7ffff41ff430_0 .net "clk", 0 0, v0x7ffff4203740_0;  alias, 1 drivers
v0x7ffff41ff4f0_0 .net "read_addr1", 4 0, L_0x7ffff4213b30;  alias, 1 drivers
v0x7ffff41ff5c0_0 .net "read_addr2", 4 0, L_0x7ffff4213bd0;  alias, 1 drivers
v0x7ffff41ff690_0 .var "read_data1", 31 0;
v0x7ffff41ff7d0_0 .var "read_data2", 31 0;
v0x7ffff41ff8c0_0 .net "write_addr", 4 0, v0x7ffff41fed70_0;  alias, 1 drivers
v0x7ffff41ff980_0 .net "write_data", 31 0, v0x7ffff42017e0_0;  alias, 1 drivers
v0x7ffff41ffa20_0 .net "write_enable", 0 0, v0x7ffff4200e90_0;  alias, 1 drivers
E_0x7ffff41ff2d0 .event edge, v0x7ffff41feba0_0, v0x7ffff41feaa0_0;
S_0x7ffff41ffc50 .scope module, "sign" "signExtension" 4 100, 14 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x7ffff41ffe40_0 .net *"_ivl_1", 0 0, L_0x7ffff4213d10;  1 drivers
v0x7ffff41fff40_0 .net *"_ivl_2", 15 0, L_0x7ffff4213db0;  1 drivers
v0x7ffff4200020_0 .net "in", 15 0, L_0x7ffff42142b0;  1 drivers
v0x7ffff42000e0_0 .net "out", 31 0, L_0x7ffff42141c0;  alias, 1 drivers
L_0x7ffff4213d10 .part L_0x7ffff42142b0, 15, 1;
LS_0x7ffff4213db0_0_0 .concat [ 1 1 1 1], L_0x7ffff4213d10, L_0x7ffff4213d10, L_0x7ffff4213d10, L_0x7ffff4213d10;
LS_0x7ffff4213db0_0_4 .concat [ 1 1 1 1], L_0x7ffff4213d10, L_0x7ffff4213d10, L_0x7ffff4213d10, L_0x7ffff4213d10;
LS_0x7ffff4213db0_0_8 .concat [ 1 1 1 1], L_0x7ffff4213d10, L_0x7ffff4213d10, L_0x7ffff4213d10, L_0x7ffff4213d10;
LS_0x7ffff4213db0_0_12 .concat [ 1 1 1 1], L_0x7ffff4213d10, L_0x7ffff4213d10, L_0x7ffff4213d10, L_0x7ffff4213d10;
L_0x7ffff4213db0 .concat [ 4 4 4 4], LS_0x7ffff4213db0_0_0, LS_0x7ffff4213db0_0_4, LS_0x7ffff4213db0_0_8, LS_0x7ffff4213db0_0_12;
L_0x7ffff42141c0 .concat [ 16 16 0 0], L_0x7ffff42142b0, L_0x7ffff4213db0;
S_0x7ffff4200210 .scope module, "signals" "control_unit" 4 61, 15 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 2 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 2 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 4 "ALUOp";
    .port_info 9 /OUTPUT 1 "Push";
    .port_info 10 /OUTPUT 1 "Pop";
    .port_info 11 /OUTPUT 1 "Mem_Wsel";
v0x7ffff4200580_0 .var "ALUOp", 3 0;
v0x7ffff4200690_0 .var "ALUSrc", 0 0;
v0x7ffff4200760_0 .var "Branch", 0 0;
v0x7ffff4200860_0 .var "MemRead", 0 0;
v0x7ffff4200930_0 .var "MemToReg", 1 0;
v0x7ffff4200a20_0 .var "MemWrite", 0 0;
v0x7ffff4200ac0_0 .var "Mem_Wsel", 0 0;
v0x7ffff4200b90_0 .var "Pop", 0 0;
v0x7ffff4200c60_0 .var "Push", 0 0;
v0x7ffff4200dc0_0 .var "RegDst", 1 0;
v0x7ffff4200e90_0 .var "RegWrite", 0 0;
v0x7ffff4200f60 .array "controlSignals", 0 63, 16 0;
v0x7ffff4201000_0 .net "instruction", 31 0, v0x7ffff41fd1d0_0;  alias, 1 drivers
v0x7ffff4201130_0 .net "opcode", 5 0, L_0x7ffff4213a90;  1 drivers
E_0x7ffff4200520 .event edge, v0x7ffff41fa6c0_0;
L_0x7ffff4213a90 .part v0x7ffff41fd1d0_0, 26, 6;
S_0x7ffff42012d0 .scope module, "write_select" "mux3x1" 4 145, 16 3 0, S_0x7ffff4154040;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "select";
    .port_info 4 /OUTPUT 32 "out";
v0x7ffff4201520_0 .net "in0", 31 0, v0x7ffff41fa7f0_0;  alias, 1 drivers
v0x7ffff4201600_0 .net "in1", 31 0, v0x7ffff41fbb20_0;  alias, 1 drivers
v0x7ffff42016c0_0 .net "in2", 31 0, v0x7ffff41fc680_0;  alias, 1 drivers
v0x7ffff42017e0_0 .var "out", 31 0;
v0x7ffff42018d0_0 .net "select", 1 0, v0x7ffff4200930_0;  alias, 1 drivers
E_0x7ffff4201490 .event edge, v0x7ffff4200930_0, v0x7ffff41fa7f0_0, v0x7ffff41fbb20_0, v0x7ffff41fc680_0;
    .scope S_0x7ffff4153c60;
T_0 ;
    %wait E_0x7ffff4173190;
    %load/vec4 v0x7ffff41a8940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff41c0950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff41e2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7ffff41c0950_0;
    %assign/vec4 v0x7ffff41c0950_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7ffff41cff10_0;
    %assign/vec4 v0x7ffff41c0950_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff41fdc00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff41fe230_0, 0;
    %end;
    .thread T_1;
    .scope S_0x7ffff41fdc00;
T_2 ;
    %wait E_0x7ffff41fc410;
    %load/vec4 v0x7ffff41fe580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff41fe230_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffff41fdf30_0;
    %load/vec4 v0x7ffff41fe650_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x7ffff41fe2f0_0, 0, 2;
    %vpi_call 11 30 "$display", "The value of PC is %d", v0x7ffff41fe230_0 {0 0 0};
    %load/vec4 v0x7ffff41fe2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %load/vec4 v0x7ffff41fe3b0_0;
    %assign/vec4 v0x7ffff41fe230_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x7ffff41fe3b0_0;
    %assign/vec4 v0x7ffff41fe230_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x7ffff41fe3b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x7ffff41fe150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffff41fe230_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x7ffff41fe490_0;
    %assign/vec4 v0x7ffff41fe230_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x7ffff41fe3b0_0;
    %load/vec4 v0x7ffff41fdff0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x7ffff41fdff0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %assign/vec4 v0x7ffff41fe230_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff41fcc70;
T_3 ;
    %pushi/vec4 6424576, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %pushi/vec4 12918784, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %pushi/vec4 8456193, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %pushi/vec4 69206080, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %pushi/vec4 1008730113, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %pushi/vec4 77594640, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %pushi/vec4 1220542464, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %pushi/vec4 4589568, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %pushi/vec4 671350784, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %pushi/vec4 604045312, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fd290, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x7ffff41fcc70;
T_4 ;
    %wait E_0x7ffff41fcef0;
    %ix/getv 4, v0x7ffff41fcf70_0;
    %load/vec4a v0x7ffff41fd290, 4;
    %store/vec4 v0x7ffff41fd1d0_0, 0, 32;
    %vpi_call 10 39 "$display", "INSTRUCT_MEM :: dataout - %b address- %d", v0x7ffff41fd1d0_0, v0x7ffff41fcf70_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff4200210;
T_5 ;
    %pushi/vec4 33808, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 9216, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 9224, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 9248, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 9256, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 9264, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 9272, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 9280, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 9288, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 27984, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 8784, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 10580, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 8787, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 216, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 216, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 216, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 216, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 17504, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 100, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 5122, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 100, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %pushi/vec4 5122, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff4200f60, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x7ffff4200210;
T_6 ;
    %wait E_0x7ffff4200520;
    %delay 5000, 0;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 2, 14, 5;
    %store/vec4 v0x7ffff4200dc0_0, 0, 2;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 1, 13, 5;
    %store/vec4 v0x7ffff4200690_0, 0, 1;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 2, 11, 5;
    %store/vec4 v0x7ffff4200930_0, 0, 2;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 1, 10, 5;
    %store/vec4 v0x7ffff4200e90_0, 0, 1;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 1, 9, 5;
    %store/vec4 v0x7ffff4200a20_0, 0, 1;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 1, 8, 5;
    %store/vec4 v0x7ffff4200860_0, 0, 1;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 1, 7, 4;
    %store/vec4 v0x7ffff4200760_0, 0, 1;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 4, 3, 3;
    %store/vec4 v0x7ffff4200580_0, 0, 4;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7ffff4200c60_0, 0, 1;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7ffff4200b90_0, 0, 1;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7ffff4200ac0_0, 0, 1;
    %load/vec4 v0x7ffff4201130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4200f60, 4;
    %vpi_call 15 90 "$display", "CONTROL UNIT :: control signals = %b,Instructions = %b ,opcode = %b ,RegDst = %d, MemtoReg = %d, Memwrite = %d, ALU = %d", S<0,vec4,u17>, v0x7ffff4201000_0, v0x7ffff4201130_0, v0x7ffff4200dc0_0, v0x7ffff4200930_0, v0x7ffff4200a20_0, v0x7ffff4200580_0 {1 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff41fe7c0;
T_7 ;
    %wait E_0x7ffff41fea10;
    %load/vec4 v0x7ffff41fee50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7ffff41feaa0_0;
    %assign/vec4 v0x7ffff41fed70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffff41fee50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7ffff41feba0_0;
    %assign/vec4 v0x7ffff41fed70_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7ffff41fec80_0;
    %assign/vec4 v0x7ffff41fed70_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ffff41fefd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff41ff350, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff41ff350, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff41ff350, 4, 0;
    %pushi/vec4 256, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff41ff350, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff41ff350, 4, 0;
    %pushi/vec4 64, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff41ff350, 4, 0;
    %pushi/vec4 512, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff41ff350, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff41ff350, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff41ff350, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x7ffff41fefd0;
T_9 ;
    %wait E_0x7ffff41ff2d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff41ff690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff41ff7d0_0, 0, 32;
    %load/vec4 v0x7ffff41ff4f0_0;
    %cmpi/ne 31, 0, 5;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7ffff41ff4f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff41ff350, 4;
    %store/vec4 v0x7ffff41ff690_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7ffff41ff5c0_0;
    %cmpi/ne 31, 0, 5;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7ffff41ff5c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffff41ff350, 4;
    %store/vec4 v0x7ffff41ff7d0_0, 0, 32;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffff41fefd0;
T_10 ;
    %wait E_0x7ffff41fc410;
    %load/vec4 v0x7ffff41ffa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7ffff41ff8c0_0;
    %cmpi/ne 31, 0, 5;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7ffff41ff980_0;
    %load/vec4 v0x7ffff41ff8c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7ffff41ff350, 4, 0;
T_10.2 ;
T_10.0 ;
    %vpi_call 13 76 "$display", "REGISTER :: WRITE_ADDRESS = %d  WRITE_ENABLE = %d WRITE_DATA -%h clk%b", v0x7ffff41ff8c0_0, v0x7ffff41ffa20_0, v0x7ffff41ff980_0, v0x7ffff41ff430_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffff41fafd0;
T_11 ;
    %wait E_0x7ffff41e38c0;
    %load/vec4 v0x7ffff41fb4f0_0;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7ffff41fb230_0;
    %assign/vec4 v0x7ffff41fb3f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ffff41fb310_0;
    %assign/vec4 v0x7ffff41fb3f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ffff41d15a0;
T_12 ;
    %wait E_0x7ffff41e3510;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7ffff41fadf0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7ffff41fad30_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff41fae90_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7ffff41fad30_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff41fae90_0;
    %pushi/vec4 14, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x7ffff41fad30_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff41fae90_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x7ffff41fad30_0;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff41fae90_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_12.18, 4;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_12.20, 4;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.21;
T_12.20 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_12.22, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.23;
T_12.22 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_12.24, 4;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.25;
T_12.24 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_12.26, 4;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
    %jmp T_12.27;
T_12.26 ;
    %load/vec4 v0x7ffff41fad30_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_12.28, 4;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x7ffff41fac50_0, 0;
T_12.28 ;
T_12.27 ;
T_12.25 ;
T_12.23 ;
T_12.21 ;
T_12.19 ;
T_12.17 ;
T_12.15 ;
T_12.13 ;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ffff415e760;
T_13 ;
    %wait E_0x7ffff414cad0;
    %load/vec4 v0x7ffff41fa460_0;
    %dup/vec4;
    %pushi/vec4 3, 3, 6;
    %cmp/x;
    %jmp/1 T_13.0, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 6;
    %cmp/x;
    %jmp/1 T_13.1, 4;
    %dup/vec4;
    %pushi/vec4 11, 3, 6;
    %cmp/x;
    %jmp/1 T_13.2, 4;
    %dup/vec4;
    %pushi/vec4 15, 3, 6;
    %cmp/x;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x7ffff41fa460_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x7ffff41e2ee0_0;
    %load/vec4 v0x7ffff41fa540_0;
    %add;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ffff41e2ee0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ffff41fa540_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffff41e2ee0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7ffff41fa540_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.10, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
T_13.11 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x7ffff41fa460_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0x7ffff41e2ee0_0;
    %load/vec4 v0x7ffff41fa540_0;
    %sub;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ffff41e2ee0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7ffff41fa540_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffff41e2ee0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ffff41fa540_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.16, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %jmp T_13.17;
T_13.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
T_13.17 ;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7ffff41fa460_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.18, 4;
    %load/vec4 v0x7ffff41e2ee0_0;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.20, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.21, 8;
T_13.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.21, 8;
 ; End of false expr.
    %blend;
T_13.21;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
T_13.18 ;
T_13.13 ;
T_13.7 ;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x7ffff41fa460_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %jmp T_13.26;
T_13.22 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %load/vec4 v0x7ffff41fa540_0;
    %and;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.27, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.28, 8;
T_13.27 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.28, 8;
 ; End of false expr.
    %blend;
T_13.28;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %jmp T_13.26;
T_13.23 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %load/vec4 v0x7ffff41fa540_0;
    %or;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.29, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.30, 8;
T_13.29 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.30, 8;
 ; End of false expr.
    %blend;
T_13.30;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %jmp T_13.26;
T_13.24 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %load/vec4 v0x7ffff41fa540_0;
    %xor;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.32, 8;
T_13.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.32, 8;
 ; End of false expr.
    %blend;
T_13.32;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %inv;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.33, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.34, 8;
T_13.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.34, 8;
 ; End of false expr.
    %blend;
T_13.34;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %jmp T_13.26;
T_13.26 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x7ffff41fa460_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.37, 6;
    %jmp T_13.38;
T_13.35 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %load/vec4 v0x7ffff41fa540_0;
    %parti/s 1, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.40, 8;
T_13.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.40, 8;
 ; End of false expr.
    %blend;
T_13.40;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %jmp T_13.38;
T_13.36 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %load/vec4 v0x7ffff41fa540_0;
    %parti/s 1, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.42, 8;
T_13.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.42, 8;
 ; End of false expr.
    %blend;
T_13.42;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %jmp T_13.38;
T_13.37 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %load/vec4 v0x7ffff41fa540_0;
    %parti/s 1, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.43, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.44, 8;
T_13.43 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.44, 8;
 ; End of false expr.
    %blend;
T_13.44;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %jmp T_13.38;
T_13.38 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x7ffff41fa460_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.48, 6;
    %jmp T_13.49;
T_13.45 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %jmp T_13.49;
T_13.46 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_13.50, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.51, 8;
T_13.50 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.51, 8;
 ; End of false expr.
    %blend;
T_13.51;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %jmp T_13.49;
T_13.47 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_13.52, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.53, 8;
T_13.52 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.53, 8;
 ; End of false expr.
    %blend;
T_13.53;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %jmp T_13.49;
T_13.48 ;
    %load/vec4 v0x7ffff41e2ee0_0;
    %store/vec4 v0x7ffff41fa7f0_0, 0, 32;
    %load/vec4 v0x7ffff41fa7f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.55, 8;
T_13.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.55, 8;
 ; End of false expr.
    %blend;
T_13.55;
    %pad/s 1;
    %store/vec4 v0x7ffff41fa990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff41fa8d0_0, 0, 1;
    %jmp T_13.49;
T_13.49 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %vpi_call 5 134 "$display", "ALU :: a%h (alufn%b) b%h = otp %h ", v0x7ffff41e2ee0_0, v0x7ffff41fa460_0, v0x7ffff41fa540_0, v0x7ffff41fa7f0_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ffff41fd620;
T_14 ;
    %wait E_0x7ffff41e3900;
    %load/vec4 v0x7ffff41fda90_0;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7ffff41fd840_0;
    %assign/vec4 v0x7ffff41fd9c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ffff41fd920_0;
    %assign/vec4 v0x7ffff41fd9c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ffff41fb640;
T_15 ;
    %wait E_0x7ffff41fb820;
    %load/vec4 v0x7ffff41fbe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7ffff41fb8a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7ffff41fbd40, 4;
    %store/vec4 v0x7ffff41fbb20_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7ffff41fbec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7ffff41fba50_0;
    %load/vec4 v0x7ffff41fb8a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7ffff41fbd40, 4, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff41fbb20_0, 0, 32;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7ffff42012d0;
T_16 ;
    %wait E_0x7ffff4201490;
    %load/vec4 v0x7ffff42018d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7ffff4201520_0;
    %assign/vec4 v0x7ffff42017e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7ffff42018d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7ffff4201600_0;
    %assign/vec4 v0x7ffff42017e0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7ffff42016c0_0;
    %assign/vec4 v0x7ffff42017e0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ffff41fc0a0;
T_17 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ffff41fca90_0, 0, 6;
    %end;
    .thread T_17;
    .scope S_0x7ffff41fc0a0;
T_18 ;
    %wait E_0x7ffff41fc410;
    %load/vec4 v0x7ffff41fc910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7ffff41fc5a0_0;
    %load/vec4 v0x7ffff41fca90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff41fc740, 0, 4;
    %load/vec4 v0x7ffff41fca90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7ffff41fca90_0, 0;
T_18.0 ;
    %load/vec4 v0x7ffff41fc800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7ffff41fca90_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x7ffff41fca90_0, 0;
    %load/vec4 v0x7ffff41fca90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff41fc740, 4;
    %assign/vec4 v0x7ffff41fc680_0, 0;
T_18.2 ;
    %load/vec4 v0x7ffff41fc9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ffff41fca90_0, 0, 6;
T_18.4 ;
    %vpi_call 9 33 "$display", "STACK :: Stack_add = %b, PUSH = %b, POP = %b, DATA_IN = %h", v0x7ffff41fca90_0, v0x7ffff41fc910_0, v0x7ffff41fc800_0, v0x7ffff41fc5a0_0 {0 0 0};
    %jmp T_18;
    .thread T_18;
    .scope S_0x7ffff4154040;
T_19 ;
    %wait E_0x7ffff41fc410;
    %vpi_call 4 165 "$display", "reg_radd0- %d - reg_radd1 - %d", v0x7ffff4202e30_0, v0x7ffff4202f40_0 {0 0 0};
    %vpi_call 4 166 "$display", "INSTRUCTION=%h - reg1data=%h - reg2data=%h  - alu_control_otp=%d - datamemwriteen=%d - data_mem_in=%d - alu_otp=%h", v0x7ffff42026f0_0, v0x7ffff4202cd0_0, v0x7ffff4202d70_0, v0x7ffff4201a60_0, v0x7ffff42024f0_0, v0x7ffff4202210_0, v0x7ffff4201d90_0 {0 0 0};
    %jmp T_19;
    .thread T_19;
    .scope S_0x7ffff415e920;
T_20 ;
    %delay 50000, 0;
    %load/vec4 v0x7ffff4203740_0;
    %inv;
    %store/vec4 v0x7ffff4203740_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7ffff415e920;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff4203740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff42037e0_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff42037e0_0, 0, 1;
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "BufferRegister.v";
    "cpu_tb.v";
    "cpu.v";
    "ALU.v";
    "Alu_Control.v";
    "mux2x1.v";
    "MainMemory.v";
    "StackMemory.v";
    "InstructionMemoryModule.v";
    "ProgramCounter.v";
    "regmux3x1.v";
    "Register_File.v";
    "signExtension.v";
    "Control_Unit.v";
    "mux3x1.v";
