
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 449.875 ; gain = 165.699
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 492.031 ; gain = 42.156
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1296.391 ; gain = 409.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'design_1' declared at 'd:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1355' bound to instance 'design_1_i' of component 'design_1' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:38]
INFO: [Synth 8-638] synthesizing module 'design_1' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1370]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1632]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1656]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_axi_uartlite_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_clk_wiz_1_0_stub.vhdl:6' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1681]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_clk_wiz_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_mdm_1_0_stub.vhdl:6' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1688]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_mdm_1_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_microblaze_0_0_stub.vhdl:6' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1701]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_microblaze_0_0_stub.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:952]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (0#1) [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:58]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (0#1) [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:159]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:822]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (0#1) [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:822]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'design_1_xbar_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1290]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_xbar_0_stub.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (0#1) [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:952]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:243]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:457]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_dlmb_v10_0_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:511]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_dlmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:539]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_ilmb_v10_0_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:593]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_ilmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_lmb_bram_0_stub.vhdl:6' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:621]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_lmb_bram_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (0#1) [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:243]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:6' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1844]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [D:/SE/Vivado/practica1/practica1.runs/synth_1/.Xil/Vivado-18492-Alexzame-Laptop/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/synth/design_1.vhd:1370]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1395.246 ; gain = 507.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1395.246 ; gain = 507.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1395.246 ; gain = 507.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1395.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/SE/Vivado/practica1/practica1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/SE/Vivado/practica1/practica1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1400.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1400.090 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/SE/Vivado/practica1/practica1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_axi_gpio_0_0         |         1|
|3     |design_1_axi_uartlite_0_0     |         1|
|4     |design_1_clk_wiz_1_0          |         1|
|5     |design_1_mdm_1_0              |         1|
|6     |design_1_microblaze_0_0       |         1|
|7     |design_1_rst_clk_wiz_1_100M_0 |         1|
|8     |design_1_dlmb_bram_if_cntlr_0 |         1|
|9     |design_1_dlmb_v10_0           |         1|
|10    |design_1_ilmb_bram_if_cntlr_0 |         1|
|11    |design_1_ilmb_v10_0           |         1|
|12    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_axi_gpio_0_0_bbox         |     1|
|2     |design_1_axi_uartlite_0_0_bbox     |     1|
|3     |design_1_clk_wiz_1_0_bbox          |     1|
|4     |design_1_dlmb_bram_if_cntlr_0_bbox |     1|
|5     |design_1_dlmb_v10_0_bbox           |     1|
|6     |design_1_ilmb_bram_if_cntlr_0_bbox |     1|
|7     |design_1_ilmb_v10_0_bbox           |     1|
|8     |design_1_lmb_bram_0_bbox           |     1|
|9     |design_1_mdm_1_0_bbox              |     1|
|10    |design_1_microblaze_0_0_bbox       |     1|
|11    |design_1_rst_clk_wiz_1_100M_0_bbox |     1|
|12    |design_1_xbar_0_bbox               |     1|
|13    |IBUF                               |    18|
|14    |OBUF                               |    17|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1400.090 ; gain = 512.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1400.090 ; gain = 507.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1400.090 ; gain = 512.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1404.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 861d1b96
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1412.160 ; gain = 920.129
INFO: [Common 17-1381] The checkpoint 'D:/SE/Vivado/practica1/practica1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 12:05:27 2024...
