Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : maf
Version: B-2008.09
Date   : Fri Mar 13 11:16:07 2015
****************************************

Operating Conditions: typical_1v2c25   Library: typical_1v2c25
Wire Load Model Mode: top

  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frac_inter_norm_r2_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/frac_inter[16] (norm_stage)             0.00       0.68 f
  norm_stage_inst/lzd_75/a[16] (norm_stage_DW_lzd_1)      0.00       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/lzd_75/enc[1] (norm_stage_DW_lzd_1)     0.00       1.23 f
  norm_stage_inst/exp_adjust_inst/lz_count[1] (exp_adjust)
                                                          0.00       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/exp_adjust_inst/exp_norm[3] (exp_adjust)
                                                          0.00       1.77 f
  norm_stage_inst/denorm_handler_inst/exp_norm[3] (denorm_handler)
                                                          0.00       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/SH[0] (denorm_handler_DW_rightsh_7)
                                                          0.00       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U409/Y (CLKBUFX20)
                                                          0.11       2.71 r
  norm_stage_inst/denorm_handler_inst/srl_43/U914/Y (MXI2X4)
                                                          0.12       2.83 r
  norm_stage_inst/denorm_handler_inst/srl_43/U718/Y (NAND2BX4)
                                                          0.06       2.89 f
  norm_stage_inst/denorm_handler_inst/srl_43/U779/Y (CLKAND2X12)
                                                          0.10       2.99 f
  norm_stage_inst/denorm_handler_inst/srl_43/U923/Y (MXI2X4)
                                                          0.11       3.10 r
  norm_stage_inst/denorm_handler_inst/srl_43/U599/Y (MXI2X4)
                                                          0.10       3.20 f
  norm_stage_inst/denorm_handler_inst/srl_43/U618/Y (NAND2X2)
                                                          0.09       3.29 r
  norm_stage_inst/denorm_handler_inst/srl_43/U423/Y (OAI2BB1X4)
                                                          0.07       3.36 f
  norm_stage_inst/denorm_handler_inst/srl_43/B[25] (denorm_handler_DW_rightsh_7)
                                                          0.00       3.36 f
  norm_stage_inst/denorm_handler_inst/U166/Y (OAI2BB1X4)
                                                          0.13       3.49 f
  norm_stage_inst/denorm_handler_inst/frac_inter_norm_t2[25] (denorm_handler)
                                                          0.00       3.49 f
  norm_stage_inst/U41/Y (NOR2X8)                          0.08       3.57 r
  norm_stage_inst/U5/Y (NAND4X8)                          0.06       3.63 f
  norm_stage_inst/U38/Y (NOR2X8)                          0.07       3.70 r
  norm_stage_inst/U33/Y (NAND4X4)                         0.06       3.76 f
  norm_stage_inst/frac_inter_norm[0] (norm_stage)         0.00       3.76 f
  frac_inter_norm_r2_reg_0_/D (DFFHQX8)                   0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  frac_inter_norm_r2_reg_0_/CK (DFFHQX8)                  0.00       3.00 r
  library setup time                                     -0.09       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: frac_inter_r1_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: zero_m_r2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  frac_inter_r1_reg_16_/CK (DFFHQX8)                      0.00       0.50 r
  frac_inter_r1_reg_16_/Q (DFFHQX8)                       0.18       0.68 f
  norm_stage_inst/frac_inter[16] (norm_stage)             0.00       0.68 f
  norm_stage_inst/lzd_75/a[16] (norm_stage_DW_lzd_1)      0.00       0.68 f
  norm_stage_inst/lzd_75/U1_UORT0_1_34/Y (NOR2X8)         0.07       0.75 r
  norm_stage_inst/lzd_75/U7/Y (INVX6)                     0.03       0.78 f
  norm_stage_inst/lzd_75/U1_UEN1_1_2_8/Y (OAI21X4)        0.08       0.86 r
  norm_stage_inst/lzd_75/U155/Y (AO21X4)                  0.12       0.99 r
  norm_stage_inst/lzd_75/U89/Y (NAND2X6)                  0.05       1.03 f
  norm_stage_inst/lzd_75/U6/Y (NAND2X8)                   0.04       1.08 r
  norm_stage_inst/lzd_75/U154/Y (AOI21X4)                 0.05       1.12 f
  norm_stage_inst/lzd_75/U83/Y (AND2X8)                   0.11       1.23 f
  norm_stage_inst/lzd_75/enc[1] (norm_stage_DW_lzd_1)     0.00       1.23 f
  norm_stage_inst/exp_adjust_inst/lz_count[1] (exp_adjust)
                                                          0.00       1.23 f
  norm_stage_inst/exp_adjust_inst/U26/Y (BUFX20)          0.08       1.31 f
  norm_stage_inst/exp_adjust_inst/U22/Y (OAI211X2)        0.13       1.44 r
  norm_stage_inst/exp_adjust_inst/U62/Y (OAI2BB1X4)       0.14       1.58 r
  norm_stage_inst/exp_adjust_inst/U53/Y (BUFX20)          0.09       1.66 r
  norm_stage_inst/exp_adjust_inst/U54/Y (XOR2X4)          0.10       1.77 f
  norm_stage_inst/exp_adjust_inst/exp_norm[3] (exp_adjust)
                                                          0.00       1.77 f
  norm_stage_inst/denorm_handler_inst/exp_norm[3] (denorm_handler)
                                                          0.00       1.77 f
  norm_stage_inst/denorm_handler_inst/U47/Y (INVX12)      0.07       1.84 r
  norm_stage_inst/denorm_handler_inst/U43/Y (NAND2X6)     0.04       1.88 f
  norm_stage_inst/denorm_handler_inst/U40/Y (OR2X8)       0.12       2.00 f
  norm_stage_inst/denorm_handler_inst/U42/Y (XNOR2X4)     0.09       2.08 r
  norm_stage_inst/denorm_handler_inst/U66/Y (NAND4X6)     0.08       2.17 f
  norm_stage_inst/denorm_handler_inst/U59/Y (NOR2X8)      0.09       2.26 r
  norm_stage_inst/denorm_handler_inst/U60/Y (NAND2X4)     0.06       2.32 f
  norm_stage_inst/denorm_handler_inst/U55/Y (NAND2X8)     0.07       2.39 r
  norm_stage_inst/denorm_handler_inst/U79/Y (INVX12)      0.04       2.43 f
  norm_stage_inst/denorm_handler_inst/U39/Y (NAND2X8)     0.06       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/SH[0] (denorm_handler_DW_rightsh_7)
                                                          0.00       2.49 r
  norm_stage_inst/denorm_handler_inst/srl_43/U519/Y (BUFX20)
                                                          0.11       2.60 r
  norm_stage_inst/denorm_handler_inst/srl_43/U658/Y (BUFX20)
                                                          0.10       2.70 r
  norm_stage_inst/denorm_handler_inst/srl_43/U859/Y (MXI2X4)
                                                          0.11       2.82 f
  norm_stage_inst/denorm_handler_inst/srl_43/U851/Y (MXI2X4)
                                                          0.13       2.94 r
  norm_stage_inst/denorm_handler_inst/srl_43/U593/Y (NAND2X2)
                                                          0.08       3.02 f
  norm_stage_inst/denorm_handler_inst/srl_43/U670/Y (AND2X8)
                                                          0.12       3.14 f
  norm_stage_inst/denorm_handler_inst/srl_43/U924/Y (MXI2X4)
                                                          0.10       3.25 r
  norm_stage_inst/denorm_handler_inst/srl_43/U681/Y (MX2X6)
                                                          0.15       3.40 r
  norm_stage_inst/denorm_handler_inst/srl_43/B[22] (denorm_handler_DW_rightsh_7)
                                                          0.00       3.40 r
  norm_stage_inst/denorm_handler_inst/U149/Y (INVX2)      0.06       3.45 f
  norm_stage_inst/denorm_handler_inst/U16/Y (NAND4X4)     0.08       3.54 r
  norm_stage_inst/denorm_handler_inst/U136/Y (NOR2X6)     0.06       3.60 f
  norm_stage_inst/denorm_handler_inst/U106/Y (NAND4X6)
                                                          0.08       3.68 r
  norm_stage_inst/denorm_handler_inst/U176/Y (OAI21X4)
                                                          0.05       3.73 f
  norm_stage_inst/denorm_handler_inst/zero_m (denorm_handler)
                                                          0.00       3.73 f
  norm_stage_inst/zero_m (norm_stage)                     0.00       3.73 f
  zero_m_r2_reg/D (DFFX4)                                 0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  zero_m_r2_reg/CK (DFFX4)                                0.00       3.00 r
  library setup time                                     -0.13       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  unpackage_b/exp[4] (unpackage_1)                        0.00       1.19 f
  mul_stage_inst/exp_b[4] (mul_stage)                     0.00       1.19 f
  mul_stage_inst/exp_handler_inst/exp_b[4] (exp_handler)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/B[4] (exp_handler_DW01_add_13)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/add_35/SUM[5] (exp_handler_DW01_add_13)
                                                          0.00       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/B[6] (exp_handler_DW01_add_14)
                                                          0.00       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.22 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[7] (exp_handler_DW01_add_14)
                                                          0.00       2.22 f
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.10       2.32 f
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.10       2.42 f
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.10       2.52 r
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.09       2.62 f
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.69 r
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.81 r
  mul_stage_inst/exp_handler_inst/shf_num[3] (exp_handler)
                                                          0.00       2.81 r
  mul_stage_inst/align_shf_74_inst/shf_num[3] (align_shf_74)
                                                          0.00       2.81 r
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.91 r
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.05       2.96 f
  mul_stage_inst/align_shf_74_inst/U489/Y (INVX20)        0.06       3.02 r
  mul_stage_inst/align_shf_74_inst/U765/Y (NAND2BX4)      0.10       3.12 r
  mul_stage_inst/align_shf_74_inst/U766/Y (BUFX20)        0.11       3.23 r
  mul_stage_inst/align_shf_74_inst/U246/Y (INVX20)        0.05       3.28 f
  mul_stage_inst/align_shf_74_inst/U734/Y (NAND2X8)       0.08       3.36 r
  mul_stage_inst/align_shf_74_inst/U201/Y (INVX12)        0.05       3.41 f
  mul_stage_inst/align_shf_74_inst/U407/Y (NAND2X4)       0.09       3.50 r
  mul_stage_inst/align_shf_74_inst/U311/Y (INVX6)         0.05       3.54 f
  mul_stage_inst/align_shf_74_inst/U505/Y (NAND2X1)       0.12       3.66 r
  mul_stage_inst/align_shf_74_inst/U689/Y (NAND4X2)       0.10       3.75 f
  mul_stage_inst/align_shf_74_inst/shf_res[63] (align_shf_74)
                                                          0.00       3.75 f
  mul_stage_inst/c_frac_align_m[39] (mul_stage)           0.00       3.75 f
  c_frac_align_m_r0_reg_39_/D (DFFTRX4)                   0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_39_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U509/Y (AO22X4)        0.17       3.16 f
  mul_stage_inst/align_shf_74_inst/U445/Y (OR2X8)         0.14       3.30 f
  mul_stage_inst/align_shf_74_inst/U394/Y (NAND2X4)       0.08       3.39 r
  mul_stage_inst/align_shf_74_inst/U136/Y (NAND4X8)       0.08       3.47 f
  mul_stage_inst/align_shf_74_inst/U606/Y (OAI2BB1X4)     0.13       3.60 f
  mul_stage_inst/align_shf_74_inst/U137/Y (INVX6)         0.05       3.65 r
  mul_stage_inst/align_shf_74_inst/U188/Y (OR2X6)         0.08       3.73 r
  mul_stage_inst/align_shf_74_inst/U221/Y (NAND2X4)       0.03       3.76 f
  mul_stage_inst/align_shf_74_inst/shf_res[46] (align_shf_74)
                                                          0.00       3.76 f
  mul_stage_inst/c_frac_align_m[22] (mul_stage)           0.00       3.76 f
  c_frac_align_m_r0_reg_22_/D (DFFTRX4)                   0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_22_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U703/Y (AOI22X2)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U144/Y (NAND2X6)       0.10       3.26 f
  mul_stage_inst/align_shf_74_inst/U471/Y (AOI22X4)       0.13       3.39 r
  mul_stage_inst/align_shf_74_inst/U133/Y (NAND2X8)       0.07       3.46 f
  mul_stage_inst/align_shf_74_inst/U583/Y (NAND2X6)       0.05       3.51 r
  mul_stage_inst/align_shf_74_inst/U421/Y (AND2X8)        0.09       3.60 r
  mul_stage_inst/align_shf_74_inst/U720/Y (OAI2BB1X4)     0.06       3.66 f
  mul_stage_inst/align_shf_74_inst/U127/Y (INVX8)         0.06       3.71 r
  mul_stage_inst/align_shf_74_inst/U587/Y (OAI21X4)       0.04       3.76 f
  mul_stage_inst/align_shf_74_inst/shf_res[43] (align_shf_74)
                                                          0.00       3.76 f
  mul_stage_inst/c_frac_align_m[19] (mul_stage)           0.00       3.76 f
  c_frac_align_m_r0_reg_19_/D (DFFTRX4)                   0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_19_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U703/Y (AOI22X2)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U144/Y (NAND2X6)       0.10       3.26 f
  mul_stage_inst/align_shf_74_inst/U471/Y (AOI22X4)       0.13       3.39 r
  mul_stage_inst/align_shf_74_inst/U133/Y (NAND2X8)       0.07       3.46 f
  mul_stage_inst/align_shf_74_inst/U583/Y (NAND2X6)       0.05       3.51 r
  mul_stage_inst/align_shf_74_inst/U421/Y (AND2X8)        0.09       3.60 r
  mul_stage_inst/align_shf_74_inst/U720/Y (OAI2BB1X4)     0.06       3.66 f
  mul_stage_inst/align_shf_74_inst/U127/Y (INVX8)         0.06       3.71 r
  mul_stage_inst/align_shf_74_inst/U584/Y (OAI21X4)       0.04       3.76 f
  mul_stage_inst/align_shf_74_inst/shf_res[11] (align_shf_74)
                                                          0.00       3.76 f
  mul_stage_inst/c_frac_align_l[11] (mul_stage)           0.00       3.76 f
  c_frac_align_l_r0_reg_11_/D (DFFTRX4)                   0.00       3.76 f
  data arrival time                                                  3.76

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_11_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U470/Y (AOI22X4)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U170/Y (NAND2X4)       0.08       3.24 f
  mul_stage_inst/align_shf_74_inst/U205/Y (NAND2X2)       0.12       3.36 r
  mul_stage_inst/align_shf_74_inst/U203/Y (NAND4X6)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U314/Y (CLKINVX8)      0.06       3.52 r
  mul_stage_inst/align_shf_74_inst/U420/Y (INVX4)         0.04       3.56 f
  mul_stage_inst/align_shf_74_inst/U318/Y (AOI22X4)       0.11       3.66 r
  mul_stage_inst/align_shf_74_inst/U298/Y (NAND4X2)       0.08       3.75 f
  mul_stage_inst/align_shf_74_inst/shf_res[33] (align_shf_74)
                                                          0.00       3.75 f
  mul_stage_inst/c_frac_align_m[9] (mul_stage)            0.00       3.75 f
  c_frac_align_m_r0_reg_9_/D (DFFTRX4)                    0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_9_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U470/Y (AOI22X4)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U170/Y (NAND2X4)       0.08       3.24 f
  mul_stage_inst/align_shf_74_inst/U205/Y (NAND2X2)       0.12       3.36 r
  mul_stage_inst/align_shf_74_inst/U203/Y (NAND4X6)       0.10       3.45 f
  mul_stage_inst/align_shf_74_inst/U535/Y (AND2X8)        0.12       3.57 f
  mul_stage_inst/align_shf_74_inst/U667/Y (NOR2X8)        0.08       3.65 r
  mul_stage_inst/align_shf_74_inst/U519/Y (OAI221X2)      0.10       3.74 f
  mul_stage_inst/align_shf_74_inst/shf_res[81] (align_shf_74)
                                                          0.00       3.74 f
  mul_stage_inst/c_frac_align_h[9] (mul_stage)            0.00       3.74 f
  c_frac_align_h_r0_reg_9_/D (DFFTRX4)                    0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_9_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.07       2.93
  data required time                                                 2.93
  --------------------------------------------------------------------------
  data required time                                                 2.93
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U559/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U558/Y (NAND2X8)       0.09       3.20 f
  mul_stage_inst/align_shf_74_inst/U743/Y (AOI22X2)       0.21       3.42 r
  mul_stage_inst/align_shf_74_inst/U378/Y (NAND3X6)       0.11       3.52 f
  mul_stage_inst/align_shf_74_inst/U481/Y (NAND2X1)       0.13       3.66 r
  mul_stage_inst/align_shf_74_inst/U715/Y (NAND4X2)       0.09       3.75 f
  mul_stage_inst/align_shf_74_inst/shf_res[31] (align_shf_74)
                                                          0.00       3.75 f
  mul_stage_inst/c_frac_align_m[7] (mul_stage)            0.00       3.75 f
  c_frac_align_m_r0_reg_7_/D (DFFTRX4)                    0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_7_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U559/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U558/Y (NAND2X8)       0.09       3.20 f
  mul_stage_inst/align_shf_74_inst/U743/Y (AOI22X2)       0.21       3.42 r
  mul_stage_inst/align_shf_74_inst/U378/Y (NAND3X6)       0.11       3.52 f
  mul_stage_inst/align_shf_74_inst/U500/Y (OAI2BB1X4)     0.13       3.65 f
  mul_stage_inst/align_shf_74_inst/U305/Y (CLKINVX8)      0.05       3.70 r
  mul_stage_inst/align_shf_74_inst/U666/Y (OAI21X2)       0.05       3.75 f
  mul_stage_inst/align_shf_74_inst/shf_res[47] (align_shf_74)
                                                          0.00       3.75 f
  mul_stage_inst/c_frac_align_m[23] (mul_stage)           0.00       3.75 f
  c_frac_align_m_r0_reg_23_/D (DFFTRX4)                   0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_23_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U559/Y (AOI22X4)       0.13       3.11 r
  mul_stage_inst/align_shf_74_inst/U558/Y (NAND2X8)       0.09       3.20 f
  mul_stage_inst/align_shf_74_inst/U743/Y (AOI22X2)       0.21       3.42 r
  mul_stage_inst/align_shf_74_inst/U378/Y (NAND3X6)       0.11       3.52 f
  mul_stage_inst/align_shf_74_inst/U500/Y (OAI2BB1X4)     0.13       3.65 f
  mul_stage_inst/align_shf_74_inst/U305/Y (CLKINVX8)      0.05       3.70 r
  mul_stage_inst/align_shf_74_inst/U686/Y (OAI21X2)       0.05       3.75 f
  mul_stage_inst/align_shf_74_inst/shf_res[15] (align_shf_74)
                                                          0.00       3.75 f
  mul_stage_inst/c_frac_align_l[15] (mul_stage)           0.00       3.75 f
  c_frac_align_l_r0_reg_15_/D (DFFTRX4)                   0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_15_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U590/Y (NAND2X1)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U713/Y (NAND3X4)       0.14       3.28 f
  mul_stage_inst/align_shf_74_inst/U836/Y (NAND2X4)       0.11       3.39 r
  mul_stage_inst/align_shf_74_inst/U322/Y (NAND3X8)       0.08       3.47 f
  mul_stage_inst/align_shf_74_inst/U384/Y (AOI221X2)      0.19       3.66 r
  mul_stage_inst/align_shf_74_inst/U379/Y (OAI21X2)       0.08       3.74 f
  mul_stage_inst/align_shf_74_inst/shf_res[48] (align_shf_74)
                                                          0.00       3.74 f
  mul_stage_inst/c_frac_align_m[24] (mul_stage)           0.00       3.74 f
  c_frac_align_m_r0_reg_24_/D (DFFTRX4)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_24_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  unpackage_b/exp[4] (unpackage_1)                        0.00       1.19 f
  mul_stage_inst/exp_b[4] (mul_stage)                     0.00       1.19 f
  mul_stage_inst/exp_handler_inst/exp_b[4] (exp_handler)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/B[4] (exp_handler_DW01_add_13)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/add_35/SUM[5] (exp_handler_DW01_add_13)
                                                          0.00       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/B[6] (exp_handler_DW01_add_14)
                                                          0.00       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/add_49/SUM[7] (exp_handler_DW01_add_14)
                                                          0.00       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/exp_handler_inst/shf_num[3] (exp_handler)
                                                          0.00       2.84 f
  mul_stage_inst/align_shf_74_inst/shf_num[3] (align_shf_74)
                                                          0.00       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.05       3.03 f
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 f
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.07       3.19 r
  mul_stage_inst/align_shf_74_inst/U789/Y (AO22X4)        0.14       3.34 r
  mul_stage_inst/align_shf_74_inst/U796/Y (NAND3BX4)      0.13       3.47 r
  mul_stage_inst/align_shf_74_inst/U454/Y (NOR2X6)        0.07       3.53 f
  mul_stage_inst/align_shf_74_inst/U620/Y (OAI31X2)       0.17       3.70 r
  mul_stage_inst/align_shf_74_inst/shf_res[0] (align_shf_74)
                                                          0.00       3.70 r
  mul_stage_inst/c_frac_align_l[0] (mul_stage)            0.00       3.70 r
  c_frac_align_l_r0_reg_0_/D (DFFTRX4)                    0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_0_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U789/Y (AO22X4)        0.17       3.40 f
  mul_stage_inst/align_shf_74_inst/U503/Y (NAND3BX4)      0.11       3.51 f
  mul_stage_inst/align_shf_74_inst/U636/Y (AOI2BB2X4)     0.15       3.67 r
  mul_stage_inst/align_shf_74_inst/U426/Y (OAI21X2)       0.08       3.74 f
  mul_stage_inst/align_shf_74_inst/shf_res[80] (align_shf_74)
                                                          0.00       3.74 f
  mul_stage_inst/c_frac_align_h[8] (mul_stage)            0.00       3.74 f
  c_frac_align_h_r0_reg_8_/D (DFFTRX4)                    0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_8_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  unpackage_b/exp[4] (unpackage_1)                        0.00       1.19 f
  mul_stage_inst/exp_b[4] (mul_stage)                     0.00       1.19 f
  mul_stage_inst/exp_handler_inst/exp_b[4] (exp_handler)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/B[4] (exp_handler_DW01_add_13)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/add_35/SUM[5] (exp_handler_DW01_add_13)
                                                          0.00       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/B[6] (exp_handler_DW01_add_14)
                                                          0.00       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/add_49/SUM[7] (exp_handler_DW01_add_14)
                                                          0.00       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U127/Y (OAI2BB1X4)      0.12       2.84 f
  mul_stage_inst/exp_handler_inst/shf_num[3] (exp_handler)
                                                          0.00       2.84 f
  mul_stage_inst/align_shf_74_inst/shf_num[3] (align_shf_74)
                                                          0.00       2.84 f
  mul_stage_inst/align_shf_74_inst/U829/Y (BUFX20)        0.11       2.94 f
  mul_stage_inst/align_shf_74_inst/U120/Y (CLKINVX16)     0.04       2.98 r
  mul_stage_inst/align_shf_74_inst/U335/Y (NAND2X4)       0.05       3.03 f
  mul_stage_inst/align_shf_74_inst/U448/Y (BUFX20)        0.09       3.12 f
  mul_stage_inst/align_shf_74_inst/U360/Y (CLKINVX20)     0.07       3.19 r
  mul_stage_inst/align_shf_74_inst/U789/Y (AO22X4)        0.14       3.34 r
  mul_stage_inst/align_shf_74_inst/U796/Y (NAND3BX4)      0.13       3.47 r
  mul_stage_inst/align_shf_74_inst/U454/Y (NOR2X6)        0.07       3.53 f
  mul_stage_inst/align_shf_74_inst/U645/Y (OAI31X2)       0.17       3.70 r
  mul_stage_inst/align_shf_74_inst/shf_res[64] (align_shf_74)
                                                          0.00       3.70 r
  mul_stage_inst/c_frac_align_m[40] (mul_stage)           0.00       3.70 r
  c_frac_align_m_r0_reg_40_/D (DFFTRX4)                   0.00       3.70 r
  data arrival time                                                  3.70

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_40_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.10       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U703/Y (AOI22X2)       0.17       3.16 r
  mul_stage_inst/align_shf_74_inst/U144/Y (NAND2X6)       0.10       3.26 f
  mul_stage_inst/align_shf_74_inst/U471/Y (AOI22X4)       0.13       3.39 r
  mul_stage_inst/align_shf_74_inst/U133/Y (NAND2X8)       0.07       3.46 f
  mul_stage_inst/align_shf_74_inst/U583/Y (NAND2X6)       0.05       3.51 r
  mul_stage_inst/align_shf_74_inst/U421/Y (AND2X8)        0.09       3.60 r
  mul_stage_inst/align_shf_74_inst/U356/Y (OAI2BB1X2)     0.05       3.65 f
  mul_stage_inst/align_shf_74_inst/U637/Y (OAI2BB1X4)     0.10       3.75 f
  mul_stage_inst/align_shf_74_inst/shf_res[75] (align_shf_74)
                                                          0.00       3.75 f
  mul_stage_inst/c_frac_align_h[3] (mul_stage)            0.00       3.75 f
  c_frac_align_h_r0_reg_3_/D (DFFTRX4)                    0.00       3.75 f
  data arrival time                                                  3.75

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_3_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U94/Y (NAND2BX4)        0.10       2.45 f
  mul_stage_inst/exp_handler_inst/U47/Y (NOR2X6)          0.05       2.50 r
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.11       2.62 r
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.62 r
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.70 r
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.80 r
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.90 r
  mul_stage_inst/align_shf_74_inst/U581/Y (CLKINVX20)     0.08       2.99 f
  mul_stage_inst/align_shf_74_inst/U437/Y (AOI22X4)       0.15       3.14 r
  mul_stage_inst/align_shf_74_inst/U90/Y (NAND2X8)        0.08       3.22 f
  mul_stage_inst/align_shf_74_inst/U789/Y (AO22X4)        0.17       3.40 f
  mul_stage_inst/align_shf_74_inst/U503/Y (NAND3BX4)      0.11       3.51 f
  mul_stage_inst/align_shf_74_inst/U636/Y (AOI2BB2X4)     0.15       3.67 r
  mul_stage_inst/align_shf_74_inst/U651/Y (OAI21X2)       0.08       3.74 f
  mul_stage_inst/align_shf_74_inst/shf_res[16] (align_shf_74)
                                                          0.00       3.74 f
  mul_stage_inst/c_frac_align_l[16] (mul_stage)           0.00       3.74 f
  c_frac_align_l_r0_reg_16_/D (DFFTRX4)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_16_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_m_r0_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  unpackage_b/exp[4] (unpackage_1)                        0.00       1.19 f
  mul_stage_inst/exp_b[4] (mul_stage)                     0.00       1.19 f
  mul_stage_inst/exp_handler_inst/exp_b[4] (exp_handler)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/B[4] (exp_handler_DW01_add_13)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/add_35/SUM[5] (exp_handler_DW01_add_13)
                                                          0.00       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/B[6] (exp_handler_DW01_add_14)
                                                          0.00       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U92/Y (OA21X4)
                                                          0.13       2.15 r
  mul_stage_inst/exp_handler_inst/add_49/U91/Y (XNOR2X4)
                                                          0.11       2.26 f
  mul_stage_inst/exp_handler_inst/add_49/U105/Y (INVX16)
                                                          0.08       2.34 r
  mul_stage_inst/exp_handler_inst/add_49/SUM[9] (exp_handler_DW01_add_14)
                                                          0.00       2.34 r
  mul_stage_inst/exp_handler_inst/U92/Y (NAND2BX4)        0.10       2.44 r
  mul_stage_inst/exp_handler_inst/U17/Y (INVX6)           0.04       2.48 f
  mul_stage_inst/exp_handler_inst/U124/Y (OAI2BB1X4)      0.12       2.60 f
  mul_stage_inst/exp_handler_inst/shf_num[0] (exp_handler)
                                                          0.00       2.60 f
  mul_stage_inst/align_shf_74_inst/shf_num[0] (align_shf_74)
                                                          0.00       2.60 f
  mul_stage_inst/align_shf_74_inst/U741/Y (BUFX20)        0.09       2.69 f
  mul_stage_inst/align_shf_74_inst/U835/Y (NAND2BX4)      0.10       2.79 f
  mul_stage_inst/align_shf_74_inst/U769/Y (BUFX20)        0.10       2.89 f
  mul_stage_inst/align_shf_74_inst/U830/Y (NOR2X1)        0.16       3.05 r
  mul_stage_inst/align_shf_74_inst/U746/Y (NAND4BBX4)     0.20       3.24 r
  mul_stage_inst/align_shf_74_inst/U346/Y (NAND2X4)       0.07       3.31 f
  mul_stage_inst/align_shf_74_inst/U345/Y (NAND3X6)       0.11       3.42 r
  mul_stage_inst/align_shf_74_inst/U309/Y (INVX6)         0.05       3.47 f
  mul_stage_inst/align_shf_74_inst/U166/Y (NAND2X6)       0.06       3.54 r
  mul_stage_inst/align_shf_74_inst/U180/Y (NAND2X2)       0.07       3.60 f
  mul_stage_inst/align_shf_74_inst/U522/Y (OAI21X4)       0.11       3.71 r
  mul_stage_inst/align_shf_74_inst/shf_res[65] (align_shf_74)
                                                          0.00       3.71 r
  mul_stage_inst/c_frac_align_m[41] (mul_stage)           0.00       3.71 r
  c_frac_align_m_r0_reg_41_/D (DFFTRX4)                   0.00       3.71 r
  data arrival time                                                  3.71

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_m_r0_reg_41_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_l_r0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  b[9] (in)                                               0.00       0.50 r
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 r
  unpackage_b/U58/Y (NOR3X8)                              0.03       0.53 f
  unpackage_b/U51/Y (AND4X6)                              0.14       0.67 f
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.78 f
  unpackage_b/U22/Y (OAI21X4)                             0.11       0.89 r
  unpackage_b/U48/Y (INVX8)                               0.09       0.98 f
  unpackage_b/U47/Y (NOR3X4)                              0.09       1.07 r
  unpackage_b/U61/Y (XOR2X4)                              0.13       1.19 f
  unpackage_b/exp[4] (unpackage_1)                        0.00       1.19 f
  mul_stage_inst/exp_b[4] (mul_stage)                     0.00       1.19 f
  mul_stage_inst/exp_handler_inst/exp_b[4] (exp_handler)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/B[4] (exp_handler_DW01_add_13)
                                                          0.00       1.19 f
  mul_stage_inst/exp_handler_inst/add_35/U112/Y (NOR2X8)
                                                          0.10       1.29 r
  mul_stage_inst/exp_handler_inst/add_35/U93/Y (NOR2X4)
                                                          0.05       1.34 f
  mul_stage_inst/exp_handler_inst/add_35/U91/Y (AND2X8)
                                                          0.10       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U92/Y (NOR2X8)
                                                          0.10       1.54 r
  mul_stage_inst/exp_handler_inst/add_35/U121/Y (XOR2X4)
                                                          0.14       1.68 r
  mul_stage_inst/exp_handler_inst/add_35/SUM[5] (exp_handler_DW01_add_13)
                                                          0.00       1.68 r
  mul_stage_inst/exp_handler_inst/U11/Y (INVX12)          0.08       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/B[6] (exp_handler_DW01_add_14)
                                                          0.00       1.76 f
  mul_stage_inst/exp_handler_inst/add_49/U125/Y (NOR2X6)
                                                          0.08       1.84 r
  mul_stage_inst/exp_handler_inst/add_49/U78/Y (NOR2X6)
                                                          0.04       1.88 f
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.14       2.02 r
  mul_stage_inst/exp_handler_inst/add_49/U84/Y (BUFX6)
                                                          0.10       2.13 r
  mul_stage_inst/exp_handler_inst/add_49/U127/Y (XOR2X4)
                                                          0.09       2.21 r
  mul_stage_inst/exp_handler_inst/add_49/SUM[7] (exp_handler_DW01_add_14)
                                                          0.00       2.21 r
  mul_stage_inst/exp_handler_inst/U89/Y (BUFX20)          0.11       2.32 r
  mul_stage_inst/exp_handler_inst/U125/Y (NAND2BX4)       0.11       2.43 r
  mul_stage_inst/exp_handler_inst/U76/Y (NOR3X6)          0.06       2.49 f
  mul_stage_inst/exp_handler_inst/U126/Y (OAI2BB2X4)      0.16       2.65 r
  mul_stage_inst/exp_handler_inst/U56/Y (INVX6)           0.07       2.71 f
  mul_stage_inst/exp_handler_inst/U71/Y (OAI2BB1X4)       0.12       2.84 f
  mul_stage_inst/exp_handler_inst/shf_num[6] (exp_handler)
                                                          0.00       2.84 f
  mul_stage_inst/align_shf_74_inst/shf_num[6] (align_shf_74)
                                                          0.00       2.84 f
  mul_stage_inst/align_shf_74_inst/U443/Y (BUFX20)        0.10       2.93 f
  mul_stage_inst/align_shf_74_inst/U98/Y (NAND2X8)        0.05       2.98 r
  mul_stage_inst/align_shf_74_inst/U484/Y (CLKBUFX20)     0.13       3.12 r
  mul_stage_inst/align_shf_74_inst/U782/Y (INVX8)         0.03       3.15 f
  mul_stage_inst/align_shf_74_inst/U707/Y (BUFX20)        0.10       3.25 f
  mul_stage_inst/align_shf_74_inst/U643/Y (OAI2BB1X4)     0.17       3.42 f
  mul_stage_inst/align_shf_74_inst/U313/Y (AO21X4)        0.18       3.60 f
  mul_stage_inst/align_shf_74_inst/U618/Y (NOR3X4)        0.08       3.68 r
  mul_stage_inst/align_shf_74_inst/U315/Y (OAI21X2)       0.07       3.74 f
  mul_stage_inst/align_shf_74_inst/shf_res[17] (align_shf_74)
                                                          0.00       3.74 f
  mul_stage_inst/c_frac_align_l[17] (mul_stage)           0.00       3.74 f
  c_frac_align_l_r0_reg_17_/D (DFFTRX4)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_l_r0_reg_17_/CK (DFFTRX4)                  0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: b[9] (input port clocked by clk)
  Endpoint: c_frac_align_h_r0_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  maf                smic13_wl10           typical_1v2c25

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 f
  b[9] (in)                                               0.00       0.50 f
  unpackage_b/operand[9] (unpackage_1)                    0.00       0.50 f
  unpackage_b/U58/Y (NOR3X8)                              0.09       0.59 r
  unpackage_b/U51/Y (AND4X6)                              0.15       0.73 r
  unpackage_b/U50/Y (OAI2BB1X4)                           0.11       0.85 r
  unpackage_b/U22/Y (OAI21X4)                             0.06       0.90 f
  unpackage_b/U48/Y (INVX8)                               0.10       1.01 r
  unpackage_b/U29/Y (NOR2X8)                              0.04       1.05 f
  unpackage_b/U81/Y (XOR2X4)                              0.12       1.16 r
  unpackage_b/exp[2] (unpackage_1)                        0.00       1.16 r
  mul_stage_inst/exp_b[2] (mul_stage)                     0.00       1.16 r
  mul_stage_inst/exp_handler_inst/exp_b[2] (exp_handler)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/B[2] (exp_handler_DW01_add_13)
                                                          0.00       1.16 r
  mul_stage_inst/exp_handler_inst/add_35/U96/Y (NOR2X8)
                                                          0.06       1.23 f
  mul_stage_inst/exp_handler_inst/add_35/U44/Y (OAI21X4)
                                                          0.15       1.38 r
  mul_stage_inst/exp_handler_inst/add_35/U106/Y (INVX6)
                                                          0.06       1.44 f
  mul_stage_inst/exp_handler_inst/add_35/U113/Y (CLKINVX8)
                                                          0.04       1.48 r
  mul_stage_inst/exp_handler_inst/add_35/U105/Y (NAND2X6)
                                                          0.04       1.52 f
  mul_stage_inst/exp_handler_inst/add_35/U110/Y (NAND2X6)
                                                          0.04       1.56 r
  mul_stage_inst/exp_handler_inst/add_35/U28/Y (XNOR2X4)
                                                          0.10       1.66 f
  mul_stage_inst/exp_handler_inst/add_35/SUM[4] (exp_handler_DW01_add_13)
                                                          0.00       1.66 f
  mul_stage_inst/exp_handler_inst/U77/Y (INVX12)          0.07       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/B[5] (exp_handler_DW01_add_14)
                                                          0.00       1.73 r
  mul_stage_inst/exp_handler_inst/add_49/U97/Y (NAND2X8)
                                                          0.05       1.79 f
  mul_stage_inst/exp_handler_inst/add_49/U31/Y (OAI21X4)
                                                          0.12       1.90 r
  mul_stage_inst/exp_handler_inst/add_49/U29/Y (AOI21X4)
                                                          0.08       1.98 f
  mul_stage_inst/exp_handler_inst/add_49/U123/Y (OAI21X2)
                                                          0.14       2.12 r
  mul_stage_inst/exp_handler_inst/add_49/U100/Y (XOR2X4)
                                                          0.13       2.25 f
  mul_stage_inst/exp_handler_inst/add_49/SUM[8] (exp_handler_DW01_add_14)
                                                          0.00       2.25 f
  mul_stage_inst/exp_handler_inst/U88/Y (BUFX20)          0.10       2.35 f
  mul_stage_inst/exp_handler_inst/U87/Y (NOR3X4)          0.09       2.44 r
  mul_stage_inst/exp_handler_inst/U78/Y (OAI2BB1X4)       0.13       2.57 r
  mul_stage_inst/exp_handler_inst/U55/Y (NAND3X8)         0.07       2.64 f
  mul_stage_inst/exp_handler_inst/U34/Y (INVX16)          0.06       2.70 r
  mul_stage_inst/exp_handler_inst/shf_num[1] (exp_handler)
                                                          0.00       2.70 r
  mul_stage_inst/align_shf_74_inst/shf_num[1] (align_shf_74)
                                                          0.00       2.70 r
  mul_stage_inst/align_shf_74_inst/U740/Y (NAND2BX4)      0.11       2.81 r
  mul_stage_inst/align_shf_74_inst/U369/Y (INVX12)        0.06       2.87 f
  mul_stage_inst/align_shf_74_inst/U629/Y (BUFX20)        0.10       2.97 f
  mul_stage_inst/align_shf_74_inst/U116/Y (AOI2BB2X2)     0.14       3.11 r
  mul_stage_inst/align_shf_74_inst/U114/Y (NAND2X4)       0.12       3.23 f
  mul_stage_inst/align_shf_74_inst/U425/Y (NAND2X2)       0.13       3.36 r
  mul_stage_inst/align_shf_74_inst/U138/Y (NAND4X6)       0.09       3.46 f
  mul_stage_inst/align_shf_74_inst/U773/Y (AOI22X4)       0.17       3.62 r
  mul_stage_inst/align_shf_74_inst/U573/Y (OAI221X2)      0.11       3.73 f
  mul_stage_inst/align_shf_74_inst/shf_res[77] (align_shf_74)
                                                          0.00       3.73 f
  mul_stage_inst/c_frac_align_h[5] (mul_stage)            0.00       3.73 f
  c_frac_align_h_r0_reg_5_/D (DFFTRX4)                    0.00       3.73 f
  data arrival time                                                  3.73

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.50       3.00
  c_frac_align_h_r0_reg_5_/CK (DFFTRX4)                   0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


1
