

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Wed Jul 27 22:58:44 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 7.162 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min  |   max   |   Type   |
    +---------+---------+-----------+-----------+--------+---------+----------+
    |  7788162|  7861648| 55.782 ms | 56.308 ms |  344066|  4123601| dataflow |
    +---------+---------+-----------+-----------+--------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+-----------+-----------+--------+---------+----------+
        |                   |                |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline |
        |      Instance     |     Module     |   min   |   max   |    min    |    max    |   min  |   max   |   Type   |
        +-------------------+----------------+---------+---------+-----------+-----------+--------+---------+----------+
        |myproject_U0       |myproject       |  7788159|  7861645| 55.782 ms | 56.308 ms |  176450|  4123601| dataflow |
        |Loop_2_proc_U0     |Loop_2_proc     |    12673|    12673| 90.769 us | 90.769 us |   12673|    12673|   none   |
        |Loop_1_proc554_U0  |Loop_1_proc554  |   344065|   344065|  2.464 ms |  2.464 ms |  344065|   344065|   none   |
        +-------------------+----------------+---------+---------+-----------+-----------+--------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |      132|      -|     514|    2549|    -|
|Instance         |      234|     42|  131936|  147216|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      366|     42|  132450|  149767|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      280|    220|  106400|   53200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |      130|     19|     124|     281|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+--------+--------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-------------------+----------------+---------+-------+--------+--------+-----+
    |Loop_1_proc554_U0  |Loop_1_proc554  |        0|      0|     887|    1029|    0|
    |Loop_2_proc_U0     |Loop_2_proc     |        0|      0|     829|    1079|    0|
    |myproject_U0       |myproject       |      234|     42|  130220|  145108|    0|
    +-------------------+----------------+---------+-------+--------+--------+-----+
    |Total              |                |      234|     42|  131936|  147216|    0|
    +-------------------+----------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |            Name           | BRAM_18K|  FF | LUT| URAM| Depth | Bits| Size:D*B|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |in_local_V_V_U             |      128|  442|   0|    -|  49152|   32|  1572864|
    |is_last_0_loc_0_i_loc_c_U  |        0|    5|   0|    -|      3|    1|        3|
    |out_local_V_V_U            |        4|   67|   0|    -|   1152|   32|    36864|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |Total                      |      132|  514|   0|    0|  50307|   65|  1609731|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Loop_1_proc554_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

