Lattice Mapping Report File for Design Module 'latticeE155FinalProject_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Mon Nov 21 20:43:30 2022

Design Information
------------------

Command line:   map -i latticeE155FinalProject_impl_1_syn.udb -pdc C:/Users/afas
     cetti/Desktop/MicroPsFinalProject/E155FinalProject/Lattice/latticeE155Final
     Project/pins_spi.pdc -o latticeE155FinalProject_impl_1_map.udb -mp
     latticeE155FinalProject_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 183 out of  5280 (3%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           325 out of  5280 (6%)
      Number of logic LUT4s:             115
      Number of inserted feedthru LUT4s:  97
      Number of replicated LUT4s:          1
      Number of ripple logic:             56 (112 LUT4s)
   Number of IO sites used:   3 out of 39 (8%)
      Number of IO sites used for general PIO: 3
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 3 out of 36 (8%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 3 out of 39 (8%)
   Number of DSPs:             2 out of 8 (25%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net int_osc: 106 loads, 106 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
      Net sck_c: 48 loads, 48 rising, 0 falling (Driver: Port sck)
   Number of Clock Enables:  3
      Net flattenedMCUout_47__N_49: 48 loads, 48 SLICEs
      Net n569: 2 loads, 2 SLICEs
      Net makeMusic.n554: 15 loads, 15 SLICEs
   Number of LSRs:  2
      Net start: 4 loads, 4 SLICEs
      Net makeMusic.pitch.n568: 17 loads, 17 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 64 loads
      Net flattenedMCUout_47__N_49: 48 loads
      Net makeMusic.freq_9__N_86: 20 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net makeMusic.n293[2]: 19 loads
      Net makeMusic.pitch.n568: 17 loads
      Net makeMusic.n554: 15 loads
      Net start: 7 loads
      Net makeMusic.pitch.threshold[31]: 5 loads
      Net makeMusic.counter[0]: 4 loads
      Net makeMusic.n293[3]: 4 loads




   Number of warnings:  11
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: C:/Users/afascetti/Desktop/MicroPsFinalProject/E155FinalProject/L
     attice/latticeE155FinalProject/pins_spi.pdc (1) : No port matched 'CE'.
WARNING - map: C:/Users/afascetti/Desktop/MicroPsFinalProject/E155FinalProject/L
     attice/latticeE155FinalProject/pins_spi.pdc (5) : No port matched 'tester'.
WARNING - map: No port matched 'CE'.
WARNING - map: Can't resolve object 'CE' in constraint 'ldc_set_location -site
     {20} [get_ports CE]'.
WARNING - map: No port matched 'tester'.
WARNING - map: Can't resolve object 'tester' in constraint 'ldc_set_location
     -site {19} [get_ports tester]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {20} [get_ports
     CE]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {19} [get_ports
     tester]'.
WARNING - map: Top module port 'clk' does not connect to anything.
WARNING - map: Top module port 'clk' does not connect to anything.
WARNING - map: The clock port [sck] is assigned to a non clock dedicated pin
     [21], which might affect the clock performance. Use dedicated clock
     resources for the port.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pwm                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.



                                    Page 2





OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                                GND
  OSC Output:                          NODE     int_osc
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: makeMusic/pitch/mult_30
         Type: DSP
Instance Name: makeMusic/howLong/mult_31
         Type: DSP
Instance Name: spi/newFlattenedMCUout_i0
         Type: IOLOGIC
Instance Name: hf_osc
         Type: HFOSC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 60 MB
































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
