Classic Timing Analyzer report for Register
Fri Apr 27 15:15:55 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.663 ns                                       ; SET             ; inst3~_emulated ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.300 ns                                       ; inst3~_emulated ; Q3              ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.926 ns                                      ; CLR             ; Q1              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.565 ns                                      ; 1               ; inst1~_emulated ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst3~_emulated ; inst3~_emulated ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst3~_emulated ; inst3~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.087 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst~_emulated  ; inst~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst1~_emulated ; inst1~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.607 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst2~_emulated ; inst2~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.472 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 5.663 ns   ; SET  ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 5.528 ns   ; CLR  ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 5.470 ns   ; CLR  ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 5.408 ns   ; S0   ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 5.270 ns   ; S0   ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 5.266 ns   ; CLR  ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 5.262 ns   ; SET  ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 5.220 ns   ; SET  ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 5.188 ns   ; SET  ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 5.157 ns   ; S0   ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 5.088 ns   ; CLR  ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 4.785 ns   ; S1   ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 4.784 ns   ; S1   ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 4.551 ns   ; S1   ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 4.413 ns   ; S1   ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 4.206 ns   ; S0   ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 1.592 ns   ; I2   ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 1.491 ns   ; I0   ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 1.371 ns   ; 0    ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 1.296 ns   ; 0    ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 1.240 ns   ; I3   ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 1.187 ns   ; I1   ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 1.157 ns   ; 0    ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 0.976 ns   ; 1    ; inst3~_emulated ; CLK      ;
; N/A   ; None         ; 0.944 ns   ; 1    ; inst2~_emulated ; CLK      ;
; N/A   ; None         ; 0.935 ns   ; 1    ; inst~_emulated  ; CLK      ;
; N/A   ; None         ; 0.901 ns   ; 0    ; inst1~_emulated ; CLK      ;
; N/A   ; None         ; 0.795 ns   ; 1    ; inst1~_emulated ; CLK      ;
+-------+--------------+------------+------+-----------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From            ; To ; From Clock ;
+-------+--------------+------------+-----------------+----+------------+
; N/A   ; None         ; 7.300 ns   ; inst3~_emulated ; Q3 ; CLK        ;
; N/A   ; None         ; 7.277 ns   ; inst1~_emulated ; Q1 ; CLK        ;
; N/A   ; None         ; 7.272 ns   ; inst~_emulated  ; Q0 ; CLK        ;
; N/A   ; None         ; 7.100 ns   ; inst2~_emulated ; Q2 ; CLK        ;
+-------+--------------+------------+-----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 10.926 ns       ; CLR  ; Q1 ;
; N/A   ; None              ; 10.683 ns       ; CLR  ; Q0 ;
; N/A   ; None              ; 10.679 ns       ; SET  ; Q0 ;
; N/A   ; None              ; 10.662 ns       ; SET  ; Q3 ;
; N/A   ; None              ; 10.644 ns       ; SET  ; Q1 ;
; N/A   ; None              ; 10.634 ns       ; SET  ; Q2 ;
; N/A   ; None              ; 10.527 ns       ; CLR  ; Q3 ;
; N/A   ; None              ; 10.502 ns       ; CLR  ; Q2 ;
+-------+-------------------+-----------------+------+----+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; -0.565 ns ; 1    ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -0.671 ns ; 0    ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -0.705 ns ; 1    ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -0.714 ns ; 1    ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -0.746 ns ; 1    ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -0.927 ns ; 0    ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -0.957 ns ; I1   ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -1.010 ns ; I3   ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -1.066 ns ; 0    ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -1.141 ns ; 0    ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -1.261 ns ; I0   ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -1.362 ns ; I2   ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -3.870 ns ; S1   ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -3.876 ns ; S1   ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -3.976 ns ; S0   ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -4.028 ns ; S1   ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -4.321 ns ; S1   ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -4.387 ns ; S0   ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -4.858 ns ; CLR  ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -4.958 ns ; SET  ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -4.990 ns ; SET  ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -5.032 ns ; SET  ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -5.036 ns ; CLR  ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -5.040 ns ; S0   ; inst2~_emulated ; CLK      ;
; N/A           ; None        ; -5.178 ns ; S0   ; inst~_emulated  ; CLK      ;
; N/A           ; None        ; -5.240 ns ; CLR  ; inst1~_emulated ; CLK      ;
; N/A           ; None        ; -5.298 ns ; CLR  ; inst3~_emulated ; CLK      ;
; N/A           ; None        ; -5.433 ns ; SET  ; inst3~_emulated ; CLK      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 27 15:15:55 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Register -c Register --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "inst3~_emulated" and destination register "inst3~_emulated"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.087 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 2: + IC(0.479 ns) + CELL(0.150 ns) = 0.629 ns; Loc. = LCCOMB_X63_Y7_N28; Fanout = 2; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 1.032 ns; Loc. = LCCOMB_X63_Y7_N26; Fanout = 1; COMB Node = 'inst17~0'
            Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 1.430 ns; Loc. = LCCOMB_X63_Y7_N12; Fanout = 1; COMB Node = 'inst17~1'
            Info: 5: + IC(0.423 ns) + CELL(0.150 ns) = 2.003 ns; Loc. = LCCOMB_X64_Y7_N24; Fanout = 1; COMB Node = 'inst3~data_lut'
            Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.087 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: Total cell delay = 0.684 ns ( 32.77 % )
            Info: Total interconnect delay = 1.403 ns ( 67.23 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.679 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 1; REG Node = 'inst3~_emulated'
                Info: Total cell delay = 1.536 ns ( 57.33 % )
                Info: Total interconnect delay = 1.143 ns ( 42.67 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.679 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 1; REG Node = 'inst3~_emulated'
                Info: Total cell delay = 1.536 ns ( 57.33 % )
                Info: Total interconnect delay = 1.143 ns ( 42.67 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "inst3~_emulated" (data pin = "SET", clock pin = "CLK") is 5.663 ns
    Info: + Longest pin to register delay is 8.378 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 6; PIN Node = 'SET'
        Info: 2: + IC(5.641 ns) + CELL(0.437 ns) = 6.920 ns; Loc. = LCCOMB_X63_Y7_N28; Fanout = 2; COMB Node = 'inst3~head_lut'
        Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 7.323 ns; Loc. = LCCOMB_X63_Y7_N26; Fanout = 1; COMB Node = 'inst17~0'
        Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 7.721 ns; Loc. = LCCOMB_X63_Y7_N12; Fanout = 1; COMB Node = 'inst17~1'
        Info: 5: + IC(0.423 ns) + CELL(0.150 ns) = 8.294 ns; Loc. = LCCOMB_X64_Y7_N24; Fanout = 1; COMB Node = 'inst3~data_lut'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 8.378 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: Total cell delay = 1.813 ns ( 21.64 % )
        Info: Total interconnect delay = 6.565 ns ( 78.36 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
Info: tco from clock "CLK" to destination pin "Q3" through register "inst3~_emulated" is 7.300 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.371 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: 2: + IC(0.479 ns) + CELL(0.150 ns) = 0.629 ns; Loc. = LCCOMB_X63_Y7_N28; Fanout = 2; COMB Node = 'inst3~head_lut'
        Info: 3: + IC(0.954 ns) + CELL(2.788 ns) = 4.371 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 2.938 ns ( 67.22 % )
        Info: Total interconnect delay = 1.433 ns ( 32.78 % )
Info: Longest tpd from source pin "CLR" to destination pin "Q1" is 10.926 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 6; PIN Node = 'CLR'
    Info: 2: + IC(6.158 ns) + CELL(0.150 ns) = 7.170 ns; Loc. = LCCOMB_X63_Y7_N6; Fanout = 2; COMB Node = 'inst1~head_lut'
    Info: 3: + IC(0.938 ns) + CELL(2.818 ns) = 10.926 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'Q1'
    Info: Total cell delay = 3.830 ns ( 35.05 % )
    Info: Total interconnect delay = 7.096 ns ( 64.95 % )
Info: th for register "inst1~_emulated" (data pin = "1", clock pin = "CLK") is -0.565 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X63_Y7_N21; Fanout = 1; REG Node = 'inst1~_emulated'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.510 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = '1'
        Info: 2: + IC(1.576 ns) + CELL(0.150 ns) = 2.725 ns; Loc. = LCCOMB_X63_Y7_N2; Fanout = 1; COMB Node = 'inst1~1'
        Info: 3: + IC(0.285 ns) + CELL(0.416 ns) = 3.426 ns; Loc. = LCCOMB_X63_Y7_N20; Fanout = 1; COMB Node = 'inst1~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.510 ns; Loc. = LCFF_X63_Y7_N21; Fanout = 1; REG Node = 'inst1~_emulated'
        Info: Total cell delay = 1.649 ns ( 46.98 % )
        Info: Total interconnect delay = 1.861 ns ( 53.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Fri Apr 27 15:15:56 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


