#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jul 06 10:53:06 2018
# Process ID: 944
# Current directory: D:/DiplomskiHbbTV/realization/HbbTV_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6368 D:\DiplomskiHbbTV\realization\HbbTV_Test\HbbTV_Test.xpr
# Log file: D:/DiplomskiHbbTV/realization/HbbTV_Test/vivado.log
# Journal file: D:/DiplomskiHbbTV/realization/HbbTV_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 809.074 ; gain = 134.793
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/DiplomskiHbbTV/tb/HbbTV_Test_tb.vhd
update_compile_order -fileset sim_1
set_property top HbbTV_Test_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'HbbTV_Test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HbbTV_Test_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/BeepBlock/AverageSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AverageSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/FlashBlock/FlashCheck.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashCheck
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/TimeDiffBlock/TimeDiff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TimeDiff
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/BeepBlock/BeepTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BeepTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/FlashTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/VideoGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VideoGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/AudioGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AudioGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/HbbTV_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test_tb
ERROR: [VRFC 10-719] formal port/generic <m_axis_video_tdata> is not declared in <videogen> [D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd:134]
ERROR: [VRFC 10-719] formal port/generic <instart_transimission> is not declared in <hbbtv_test> [D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd:156]
ERROR: [VRFC 10-704] formal instart_transmission has no actual or default value [D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd:150]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd:34]
INFO: [VRFC 10-240] VHDL file D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'HbbTV_Test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HbbTV_Test_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/BeepBlock/AverageSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AverageSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/FlashBlock/FlashCheck.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashCheck
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/TimeDiffBlock/TimeDiff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TimeDiff
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/BeepBlock/BeepTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BeepTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/FlashTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/VideoGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VideoGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/AudioGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AudioGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/HbbTV_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test_tb
ERROR: [VRFC 10-719] formal port/generic <instart_transimission> is not declared in <hbbtv_test> [D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd:156]
ERROR: [VRFC 10-704] formal instart_transmission has no actual or default value [D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd:150]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd:34]
INFO: [VRFC 10-240] VHDL file D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'HbbTV_Test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HbbTV_Test_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/BeepBlock/AverageSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AverageSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/FlashBlock/FlashCheck.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashCheck
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/TimeDiffBlock/TimeDiff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TimeDiff
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/BeepBlock/BeepTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BeepTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/FlashTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/VideoGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VideoGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/AudioGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AudioGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/HbbTV_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 811531c13d77419ba82caf0e966c4130 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot HbbTV_Test_tb_behav xil_defaultlib.HbbTV_Test_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-716] formal port m_axis_video_tready of mode in cannot be associated with actual port m_axis_video_tready of mode out [D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd:72]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit hbbtv_test_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'HbbTV_Test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HbbTV_Test_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/BeepBlock/AverageSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AverageSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/FlashBlock/FlashCheck.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashCheck
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/TimeDiffBlock/TimeDiff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TimeDiff
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/BeepBlock/BeepTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BeepTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/FlashTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/VideoGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VideoGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/AudioGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AudioGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/HbbTV_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 811531c13d77419ba82caf0e966c4130 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot HbbTV_Test_tb_behav xil_defaultlib.HbbTV_Test_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.VideoGen [\VideoGen(number_of_pictures=116...]
Compiling architecture behavioral of entity xil_defaultlib.AudioGen [audiogen_default]
Compiling architecture behavioral of entity xil_defaultlib.PixelCounter [pixelcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PixelSum [pixelsum_default]
Compiling architecture behavioral of entity xil_defaultlib.FlashCheck [flashcheck_default]
Compiling architecture behavioral of entity xil_defaultlib.FlashTest [flashtest_default]
Compiling architecture behavioral of entity xil_defaultlib.AverageSum [averagesum_default]
Compiling architecture behavioral of entity xil_defaultlib.BeepTest [beeptest_default]
Compiling architecture behavioral of entity xil_defaultlib.TimeDiff [timediff_default]
Compiling architecture behavioral of entity xil_defaultlib.HbbTV_Test [hbbtv_test_default]
Compiling architecture behavioral of entity xil_defaultlib.hbbtv_test_tb
Built simulation snapshot HbbTV_Test_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav/xsim.dir/HbbTV_Test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 06 12:55:53 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 849.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "HbbTV_Test_tb_behav -key {Behavioral:sim_1:Functional:HbbTV_Test_tb} -tclbatch {HbbTV_Test_tb.tcl} -view {D:/DiplomskiHbbTV/sim/BeepTest_tb_behav.wcfg} -view {D:/DiplomskiHbbTV/sim/FlashTest_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/DiplomskiHbbTV/sim/BeepTest_tb_behav.wcfg
WARNING: Simulation object /BeepTest_tb/clk was not found in the design.
WARNING: Simulation object /BeepTest_tb/reset was not found in the design.
WARNING: Simulation object /BeepTest_tb/s_ready was not found in the design.
WARNING: Simulation object /BeepTest_tb/s_valid was not found in the design.
WARNING: Simulation object /BeepTest_tb/s_last was not found in the design.
WARNING: Simulation object /BeepTest_tb/s_data was not found in the design.
WARNING: Simulation object /BeepTest_tb/s_result was not found in the design.
open_wave_config D:/DiplomskiHbbTV/sim/FlashTest_tb_behav.wcfg
WARNING: Simulation object /FlashTest_tb/clk was not found in the design.
WARNING: Simulation object /FlashTest_tb/reset was not found in the design.
WARNING: Simulation object /FlashTest_tb/start was not found in the design.
WARNING: Simulation object /FlashTest_tb/valid was not found in the design.
WARNING: Simulation object /FlashTest_tb/last_line was not found in the design.
WARNING: Simulation object /FlashTest_tb/UUT/sROW was not found in the design.
WARNING: Simulation object /FlashTest_tb/UUT/sCOLUMN was not found in the design.
WARNING: Simulation object /FlashTest_tb/UUT/inPIXELS was not found in the design.
WARNING: Simulation object /FlashTest_tb/UUT/sSUM_Y_SQARE_1 was not found in the design.
WARNING: Simulation object /FlashTest_tb/UUT/sSUM_Y_SQARE_2 was not found in the design.
WARNING: Simulation object /FlashTest_tb/UUT/sRESULT_1 was not found in the design.
WARNING: Simulation object /FlashTest_tb/UUT/sRESULT_2 was not found in the design.
source HbbTV_Test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HbbTV_Test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 857.879 ; gain = 8.813
create_wave_config
save_wave_config {D:/DiplomskiHbbTV/sim/HbbTV_Test_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/DiplomskiHbbTV/sim/HbbTV_Test_tb_behav.wcfg
set_property xsim.view {D:/DiplomskiHbbTV/sim/BeepTest_tb_behav.wcfg D:/DiplomskiHbbTV/sim/FlashTest_tb_behav.wcfg D:/DiplomskiHbbTV/sim/HbbTV_Test_tb_behav.wcfg} [get_filesets sim_1]
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'HbbTV_Test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav'
"xvhdl -m64 --relax -prj HbbTV_Test_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/BeepBlock/AverageSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AverageSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/PixelSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PixelSum
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/FlashBlock/FlashCheck.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashCheck
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/TimeDiffBlock/TimeDiff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TimeDiff
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/BeepBlock/BeepTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BeepTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/FlashBlock/FlashTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlashTest
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/VideoGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VideoGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/SignalGen/AudioGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AudioGen
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sources_1/imports/hdl/HbbTV_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.srcs/sim_1/imports/tb/HbbTV_Test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HbbTV_Test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DiplomskiHbbTV/realization/HbbTV_Test/HbbTV_Test.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 811531c13d77419ba82caf0e966c4130 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot HbbTV_Test_tb_behav xil_defaultlib.HbbTV_Test_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.VideoGen [\VideoGen(number_of_pictures=116...]
Compiling architecture behavioral of entity xil_defaultlib.AudioGen [audiogen_default]
Compiling architecture behavioral of entity xil_defaultlib.PixelCounter [pixelcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PixelSum [pixelsum_default]
Compiling architecture behavioral of entity xil_defaultlib.FlashCheck [flashcheck_default]
Compiling architecture behavioral of entity xil_defaultlib.FlashTest [flashtest_default]
Compiling architecture behavioral of entity xil_defaultlib.AverageSum [averagesum_default]
Compiling architecture behavioral of entity xil_defaultlib.BeepTest [beeptest_default]
Compiling architecture behavioral of entity xil_defaultlib.TimeDiff [timediff_default]
Compiling architecture behavioral of entity xil_defaultlib.HbbTV_Test [hbbtv_test_default]
Compiling architecture behavioral of entity xil_defaultlib.hbbtv_test_tb
Built simulation snapshot HbbTV_Test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 905.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 06 13:00:18 2018...
