{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568393558939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568393558940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:52:38 2019 " "Processing started: Fri Sep 13 10:52:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568393558940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393558940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArquiProject -c ArquiProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArquiProject -c ArquiProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393558940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568393559227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568393559227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ExtendUnit/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ExtendUnit/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "src/Processor/ExtendUnit/extend.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ExtendUnit/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/RegisterFile/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/RegisterFile/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/Processor/RegisterFile/register_file.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/RegisterFile/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ALU/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ALU/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "src/Processor/ALU/multiplier.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ALU/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ALU/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "src/Processor/ALU/full_adder.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ALU/flag_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ALU/flag_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_module " "Found entity 1: flag_module" {  } { { "src/Processor/ALU/flag_module.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/flag_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ALU/arithmetic_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ALU/arithmetic_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_module " "Found entity 1: arithmetic_module" {  } { { "src/Processor/ALU/arithmetic_module.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/arithmetic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ALU/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ALU/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "src/Processor/ALU/alu_test.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/alu_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ALU/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ALU/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/Processor/ALU/ALU.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ALU/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ALU/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/Processor/ALU/adder.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ALU/add_sub_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ALU/add_sub_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_module " "Found entity 1: add_sub_module" {  } { { "src/Processor/ALU/add_sub_module.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/add_sub_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "src/Processor/data_path.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memories/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memories/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "src/Memories/instruction_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Memories/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memories/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memories/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "src/Memories/data_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Memories/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Generic_Modules/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Generic_Modules/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "src/Generic_Modules/mux_4_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Generic_Modules/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Generic_Modules/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Generic_Modules/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "src/Generic_Modules/mux_2_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Generic_Modules/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Generic_Modules/flip_flop_D.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Generic_Modules/flip_flop_D.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "src/Generic_Modules/flip_flop_D.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Generic_Modules/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Generic_Modules/generic_full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Generic_Modules/generic_full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generic_full_adder " "Found entity 1: generic_full_adder" {  } { { "src/Generic_Modules/generic_full_adder.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Generic_Modules/generic_full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Generic_Modules/generic_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Generic_Modules/generic_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generic_adder " "Found entity 1: generic_adder" {  } { { "src/Generic_Modules/generic_adder.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Generic_Modules/generic_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/DecodeUnit/decode_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/DecodeUnit/decode_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_unit " "Found entity 1: decode_unit" {  } { { "src/Processor/DecodeUnit/decode_unit.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/DecodeUnit/decode_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ConditionalLogicUnit/cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ConditionalLogicUnit/cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "src/Processor/ConditionalLogicUnit/cond_check.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ConditionalLogicUnit/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Processor/ConditionalLogicUnit/cond_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Processor/ConditionalLogicUnit/cond_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_logic " "Found entity 1: cond_logic" {  } { { "src/Processor/ConditionalLogicUnit/cond_logic.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ConditionalLogicUnit/cond_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Generic_Modules/flip_flop_D_neg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Generic_Modules/flip_flop_D_neg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_neg " "Found entity 1: flip_flop_D_neg" {  } { { "src/Generic_Modules/flip_flop_D_neg.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Generic_Modules/flip_flop_D_neg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor_memories.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor_memories.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_memories " "Found entity 1: processor_memories" {  } { { "src/processor_memories.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/processor_memories.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_test " "Found entity 1: processor_test" {  } { { "src/processor_test.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/processor_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "src/test.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memories/image_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memories/image_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_memory " "Found entity 1: image_memory" {  } { { "src/Memories/image_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Memories/image_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/IO/io_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/IO/io_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_deco " "Found entity 1: io_deco" {  } { { "src/IO/io_deco.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/IO/io_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/VGA/vga_mem_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/VGA/vga_mem_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mem_map " "Found entity 1: vga_mem_map" {  } { { "src/VGA/vga_mem_map.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/VGA/vga_mem_map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568393570898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393570898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_memories " "Elaborating entity \"processor_memories\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568393570965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:CPU " "Elaborating entity \"data_path\" for hierarchy \"data_path:CPU\"" {  } { { "src/processor_memories.sv" "CPU" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/processor_memories.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393570968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_adder data_path:CPU\|generic_adder:adder1 " "Elaborating entity \"generic_adder\" for hierarchy \"data_path:CPU\|generic_adder:adder1\"" {  } { { "src/Processor/data_path.sv" "adder1" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393570970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_full_adder data_path:CPU\|generic_adder:adder1\|generic_full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"generic_full_adder\" for hierarchy \"data_path:CPU\|generic_adder:adder1\|generic_full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "src/Generic_Modules/generic_adder.sv" "generate_N_bit_Adder\[0\].f" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Generic_Modules/generic_adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393570971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 data_path:CPU\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"data_path:CPU\|mux_2_x_1:mux0\"" {  } { { "src/Processor/data_path.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393570988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D data_path:CPU\|flip_flop_D:ff " "Elaborating entity \"flip_flop_D\" for hierarchy \"data_path:CPU\|flip_flop_D:ff\"" {  } { { "src/Processor/data_path.sv" "ff" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393570990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 data_path:CPU\|mux_2_x_1:mux_reg1 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"data_path:CPU\|mux_2_x_1:mux_reg1\"" {  } { { "src/Processor/data_path.sv" "mux_reg1" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393570991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file data_path:CPU\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"data_path:CPU\|register_file:rf\"" {  } { { "src/Processor/data_path.sv" "rf" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393570992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend data_path:CPU\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"data_path:CPU\|extend:ext\"" {  } { { "src/Processor/data_path.sv" "ext" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393570996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 data_path:CPU\|extend:ext\|mux_4_x_1:mux0 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"data_path:CPU\|extend:ext\|mux_4_x_1:mux0\"" {  } { { "src/Processor/ExtendUnit/extend.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ExtendUnit/extend.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393570997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:CPU\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"data_path:CPU\|ALU:alu\"" {  } { { "src/Processor/data_path.sv" "alu" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_module data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic " "Elaborating entity \"arithmetic_module\" for hierarchy \"data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic\"" {  } { { "src/Processor/ALU/ALU.sv" "arithmetic" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/ALU.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_module data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic\|add_sub_module:adder " "Elaborating entity \"add_sub_module\" for hierarchy \"data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic\|add_sub_module:adder\"" {  } { { "src/Processor/ALU/arithmetic_module.sv" "adder" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/arithmetic_module.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic\|add_sub_module:adder\|adder:fa " "Elaborating entity \"adder\" for hierarchy \"data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic\|add_sub_module:adder\|adder:fa\"" {  } { { "src/Processor/ALU/add_sub_module.sv" "fa" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/add_sub_module.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic\|add_sub_module:adder\|adder:fa\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic\|add_sub_module:adder\|adder:fa\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "src/Processor/ALU/adder.sv" "generate_N_bit_Adder\[0\].f" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"data_path:CPU\|ALU:alu\|arithmetic_module:arithmetic\|multiplier:mul\"" {  } { { "src/Processor/ALU/arithmetic_module.sv" "mul" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/arithmetic_module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_module data_path:CPU\|ALU:alu\|flag_module:flag_mod " "Elaborating entity \"flag_module\" for hierarchy \"data_path:CPU\|ALU:alu\|flag_module:flag_mod\"" {  } { { "src/Processor/ALU/ALU.sv" "flag_mod" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ALU/ALU.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_unit data_path:CPU\|decode_unit:decode " "Elaborating entity \"decode_unit\" for hierarchy \"data_path:CPU\|decode_unit:decode\"" {  } { { "src/Processor/data_path.sv" "decode" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 data_path:CPU\|decode_unit:decode\|mux_2_x_1:mux_flags " "Elaborating entity \"mux_2_x_1\" for hierarchy \"data_path:CPU\|decode_unit:decode\|mux_2_x_1:mux_flags\"" {  } { { "src/Processor/DecodeUnit/decode_unit.sv" "mux_flags" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/DecodeUnit/decode_unit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 data_path:CPU\|decode_unit:decode\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"data_path:CPU\|decode_unit:decode\|mux_2_x_1:mux0\"" {  } { { "src/Processor/DecodeUnit/decode_unit.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/DecodeUnit/decode_unit.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_logic data_path:CPU\|cond_logic:cl " "Elaborating entity \"cond_logic\" for hierarchy \"data_path:CPU\|cond_logic:cl\"" {  } { { "src/Processor/data_path.sv" "cl" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/data_path.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_neg data_path:CPU\|cond_logic:cl\|flip_flop_D_neg:ff0 " "Elaborating entity \"flip_flop_D_neg\" for hierarchy \"data_path:CPU\|cond_logic:cl\|flip_flop_D_neg:ff0\"" {  } { { "src/Processor/ConditionalLogicUnit/cond_logic.sv" "ff0" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ConditionalLogicUnit/cond_logic.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check data_path:CPU\|cond_logic:cl\|cond_check:cc " "Elaborating entity \"cond_check\" for hierarchy \"data_path:CPU\|cond_logic:cl\|cond_check:cc\"" {  } { { "src/Processor/ConditionalLogicUnit/cond_logic.sv" "cc" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Processor/ConditionalLogicUnit/cond_logic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "src/processor_memories.sv" "im" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/processor_memories.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571040 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[100..9\] 0 instruction_memory.sv(4) " "Net \"memory\[100..9\]\" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "src/Memories/instruction_memory.sv" "" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Memories/instruction_memory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1568393571041 "|processor_memories|instruction_memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm\"" {  } { { "src/processor_memories.sv" "dm" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/processor_memories.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_memory image_memory:image " "Elaborating entity \"image_memory\" for hierarchy \"image_memory:image\"" {  } { { "src/processor_memories.sv" "image" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/processor_memories.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_deco io_deco:deco " "Elaborating entity \"io_deco\" for hierarchy \"io_deco:deco\"" {  } { { "src/processor_memories.sv" "deco" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/processor_memories.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393571043 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "image_memory:image\|RAM " "RAM logic \"image_memory:image\|RAM\" is uninferred due to asynchronous read logic" {  } { { "src/Memories/image_memory.sv" "RAM" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Memories/image_memory.sv" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1568393571637 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:dm\|RAM " "RAM logic \"data_memory:dm\|RAM\" is uninferred due to asynchronous read logic" {  } { { "src/Memories/data_memory.sv" "RAM" { Text "/home/ema0898/Programas/Quartus/ArquiProjectRespaldo/src/Memories/data_memory.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1568393571637 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1568393571637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568393575172 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 " "81 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1568393577190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568393577559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568393577559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3651 " "Implemented 3651 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568393577833 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568393577833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3604 " "Implemented 3604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568393577833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568393577833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1037 " "Peak virtual memory: 1037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568393577878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 10:52:57 2019 " "Processing ended: Fri Sep 13 10:52:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568393577878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568393577878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568393577878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568393577878 ""}
