// Seed: 829138930
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  static logic id_4 = 1'h0;
  rpmos (id_3);
  wire id_5;
  ;
  logic [7:0] id_6;
  ;
  initial id_6[-1 : 1'd0] = 1;
  localparam id_7 = 1 ==? 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd23
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output tri id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = -1'h0;
  logic [7:0] id_12;
  assign id_12[(id_7)-""] = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_10
  );
endmodule
