<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_ddrphy_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('hpm__ddrphy__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_ddrphy_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hpm__ddrphy__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_DDRPHY_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_DDRPHY_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html">   12</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#abc1b7510238ab476aeee4e34f71fbcac">   13</a></span>&#160;    __R  uint32_t RIDR;                        <span class="comment">/* 0x0: Revision Identification Register */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ae1d66dc95d1982978449da836c24eabf">   14</a></span>&#160;    __RW uint32_t PIR;                         <span class="comment">/* 0x4: PHY Initialization Register (PIR) */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a470157ee3a0fcaa15f84794d7769ddde">   15</a></span>&#160;    __RW uint32_t PGCR0;                       <span class="comment">/* 0x8: PHY General Configuration Registers 0-1 (PGCR0- 1) */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a711c14629e77c058a12b6be318f632a4">   16</a></span>&#160;    __RW uint32_t PGCR1;                       <span class="comment">/* 0xC: PHY General Configuration Registers 0-1 (PGCR0- 1) */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ab7118906bd34701c2a3d9fafd2e7e279">   17</a></span>&#160;    __R  uint32_t PGSR0;                       <span class="comment">/* 0x10: “PHY General Status Registers 0-1 (PGSR0-1)” on page 89 */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a980c2a2b4d682c4b193744c5c37a1d1a">   18</a></span>&#160;    __R  uint32_t PGSR1;                       <span class="comment">/* 0x14: “PHY General Status Registers 0-1 (PGSR0-1)” on page 89 */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a21c806b9453dc5f9062bfab0a4d38398">   19</a></span>&#160;    __RW uint32_t PLLCR;                       <span class="comment">/* 0x18: “PLL Control Register (PLLCR)” on page 91 */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a7169e95413a0bc825f5351ba2aaa7bc7">   20</a></span>&#160;    __RW uint32_t PTR0;                        <span class="comment">/* 0x1C: PHY Timing Registers 0-4 (PTR0-4) */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#aa3a5f4dbe022aba42726477883872a9f">   21</a></span>&#160;    __RW uint32_t PTR1;                        <span class="comment">/* 0x20: PHY Timing Registers 0-4 (PTR0-4) */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#acb42eb14ed4e3342480bbed16c501929">   22</a></span>&#160;    __RW uint32_t PTR2;                        <span class="comment">/* 0x24: PHY Timing Registers 0-4 (PTR0-4) */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#abc7cf2c7a0f609e61cd0f3e84a07a60c">   23</a></span>&#160;    __RW uint32_t PTR3;                        <span class="comment">/* 0x28: PHY Timing Registers 0-4 (PTR0-4) */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ab76ac8e8fd28bf4b2d2889e6326d197b">   24</a></span>&#160;    __RW uint32_t PTR4;                        <span class="comment">/* 0x2C: PHY Timing Registers 0-4 (PTR0-4) */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a456191e7741baef9d63f3ba117a7989d">   25</a></span>&#160;    __RW uint32_t ACMDLR;                      <span class="comment">/* 0x30: “AC Master Delay Line Register (ACMDLR)” on page 96 */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ae30f2c849d5880090fc2a8d733e4f184">   26</a></span>&#160;    __RW uint32_t ACBDLR;                      <span class="comment">/* 0x34: “AC Bit Delay Line Register (ACBDLR)” on page 96 */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ae4ec58e468b95990bd1e1b321dc58951">   27</a></span>&#160;    __RW uint32_t ACIOCR;                      <span class="comment">/* 0x38: “AC I/O Configuration Register (ACIOCR)” on page 97 */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#adc0412945d7c717799ecbe3197ab4e0a">   28</a></span>&#160;    __RW uint32_t DXCCR;                       <span class="comment">/* 0x3C: “DATX8 Common Configuration Register (DXCCR)” on page 99 */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a8457ed8203d89600e9da33c6942a3d73">   29</a></span>&#160;    __RW uint32_t DSGCR;                       <span class="comment">/* 0x40: “DDR System General Configuration Register (DSGCR)” on page 101 */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a622c440090defb5ebad977e5e1032446">   30</a></span>&#160;    __RW uint32_t DCR;                         <span class="comment">/* 0x44: “DRAM Configuration Register (DCR)” on page 103 */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ab94bc088a4f9e856156edae5bef0c15f">   31</a></span>&#160;    __RW uint32_t DTPR0;                       <span class="comment">/* 0x48: DRAM Timing Parameters Register 0-2 (DTPR0-2) */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a25ee5d2a259b58e688e7b4dce5a7ad50">   32</a></span>&#160;    __RW uint32_t DTPR1;                       <span class="comment">/* 0x4C: DRAM Timing Parameters Register 0-2 (DTPR0-2) */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a98ac00c75ea9737669c45701c8693c01">   33</a></span>&#160;    __RW uint32_t DTPR2;                       <span class="comment">/* 0x50: DRAM Timing Parameters Register 0-2 (DTPR0-2) */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a921adbfe7477247c49b308faad070ee2">   35</a></span>&#160;        __RW uint32_t MR0;                     <span class="comment">/* 0x54: “Mode Register 0 (MR0)” on page 108 */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#abd2f64c97c2ce76cdb9f4966c88bd6a5">   36</a></span>&#160;        __RW uint32_t MR;                      <span class="comment">/* 0x54:  */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    };</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a9233dd5cd71936372f7b17f156d125b0">   39</a></span>&#160;        __RW uint32_t MR1;                     <span class="comment">/* 0x58: “Mode Register 1 (MR1)” on page 111 */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a9800fbc4933a9cfb9852e8116c44accb">   40</a></span>&#160;        __RW uint32_t EMR;                     <span class="comment">/* 0x58:  */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    };</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ac1b891aa374e186cbed4481b74a46e25">   43</a></span>&#160;        __RW uint32_t MR2;                     <span class="comment">/* 0x5C: “Mode Register 2/Extended Mode Register 2 (MR2/EMR2)” on page 114 */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a0eb73605588f409acb85146622878014">   44</a></span>&#160;        __RW uint32_t EMR2;                    <span class="comment">/* 0x5C:  */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    };</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a804249ba405983c2fc43a597addd20e2">   47</a></span>&#160;        __RW uint32_t MR3;                     <span class="comment">/* 0x60: “Mode Register 3 (MR3)” on page 116 */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ac0291c63c3d15fb1024741f686ac3651">   48</a></span>&#160;        __RW uint32_t EMR3;                    <span class="comment">/* 0x60:  */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    };</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#aaae55d632e43eda061aaf2070af21144">   50</a></span>&#160;    __RW uint32_t ODTCR;                       <span class="comment">/* 0x64: “ODT Configuration Register (ODTCR)” on page 117 */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#abd949883f73bd14511f1068a8a562bfb">   51</a></span>&#160;    __RW uint32_t DTCR;                        <span class="comment">/* 0x68: “Data Training Configuration Register (DTCR)” on page 118 */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a3cbb8d9b7ccbe1429df3372e15df0bc7">   52</a></span>&#160;    __RW uint32_t DTAR0;                       <span class="comment">/* 0x6C: Data Training Address Register 0-3 (DTAR0-3) */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#aaf5a46e7be1a3758914d54de4a5a40df">   53</a></span>&#160;    __RW uint32_t DTAR1;                       <span class="comment">/* 0x70: Data Training Address Register 0-3 (DTAR0-3) */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ad868399f318ea4b9a35d9eefcacde9e1">   54</a></span>&#160;    __RW uint32_t DTAR2;                       <span class="comment">/* 0x74: Data Training Address Register 0-3 (DTAR0-3) */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#acc3ad55667336907dfcd2fd70f12cb79">   55</a></span>&#160;    __RW uint32_t DTAR3;                       <span class="comment">/* 0x78: Data Training Address Register 0-3 (DTAR0-3) */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a271c755d1c90960bf0094d3c3ddcc8e5">   56</a></span>&#160;    __RW uint32_t DTDR0;                       <span class="comment">/* 0x7C: Data Training Eye Data Register 0-1 (DTEDR0-1) */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a7e37165ffef5026d6f1e14bdc2785e1a">   57</a></span>&#160;    __RW uint32_t DTDR1;                       <span class="comment">/* 0x80: Data Training Eye Data Register 0-1 (DTEDR0-1) */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a33eb05dfc0b92fe33ab2d91b8ab9fd42">   58</a></span>&#160;    __R  uint32_t DTEDR0;                      <span class="comment">/* 0x84: Data Training Eye Data Register 0-1 (DTEDR0-1) */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#aa915d9bfcb918203b269ac205fa06676">   59</a></span>&#160;    __R  uint32_t DTEDR1;                      <span class="comment">/* 0x88: Data Training Eye Data Register 0-1 (DTEDR0-1) */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a5745bfcc6ad458dd6e5e466b2c841931">   60</a></span>&#160;    __RW uint32_t PGCR2;                       <span class="comment">/* 0x8C: “PHY General Configuration Register 2 (PGCR2)” on page 87 */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a2cb290f3918d66b7ba8dd3a38897a51e">   61</a></span>&#160;    __R  uint8_t  RESERVED0[32];               <span class="comment">/* 0x90 - 0xAF: Reserved */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a3b353ac4653b912ce5036e4a383f2b0c">   62</a></span>&#160;    __R  uint32_t RDIMMGCR0;                   <span class="comment">/* 0xB0: RDIMM General Configuration Register 0-1 (RDIMMGCR0-1) */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a12074d9c8d055e67ecfa18921aa1de56">   63</a></span>&#160;    __R  uint32_t RDIMMGCR1;                   <span class="comment">/* 0xB4: RDIMM General Configuration Register 0-1 (RDIMMGCR0-1) */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a161c4a962a9df1e4a05fd08be66d6afb">   64</a></span>&#160;    __R  uint32_t RDIMMCR0;                    <span class="comment">/* 0xB8: RDIMM Control Register 0-1 (RDIMMCR0-1) */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a97ec597a2141d547c9eb371f93720dc0">   65</a></span>&#160;    __R  uint32_t RDIMMCR1;                    <span class="comment">/* 0xBC: RDIMM Control Register 0-1 (RDIMMCR0-1) */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ac5427f8d1964625ead707c0e674e6718">   66</a></span>&#160;    __RW uint32_t DCUAR;                       <span class="comment">/* 0xC0: “DCU Address Register (DCUAR)” on page 129 */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a15361d5d269a761f08b6a49ed1cfaf33">   67</a></span>&#160;    __RW uint32_t DCUDR;                       <span class="comment">/* 0xC4: “DCU Data Register (DCUDR)” on page 130 */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a91e7dcd6ccdc3ad5290ed8531542bd74">   68</a></span>&#160;    __RW uint32_t DCURR;                       <span class="comment">/* 0xC8: “DCU Run Register (DCURR)” on page 130 */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#aa4ac8ce6329723e0308260ebce5ac0f2">   69</a></span>&#160;    __RW uint32_t DCULR;                       <span class="comment">/* 0xCC: “DCU Loop Register (DCULR)” on page 131 */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a668b907ef946957d07488eb81f30de0a">   70</a></span>&#160;    __RW uint32_t DCUGCR;                      <span class="comment">/* 0xD0: “DCU General Configuration Register (DCUGCR)” on page 132 */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ab6268d660e16378cb3aa610195785325">   71</a></span>&#160;    __RW uint32_t DCUTPR;                      <span class="comment">/* 0xD4: “DCU Timing Parameter Register (DCUTPR)” on page 132 */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a92aeca421bc67a2637a7c8d0dd0df571">   72</a></span>&#160;    __R  uint32_t DCUSR0;                      <span class="comment">/* 0xD8: DCU Status Register 0-1 (DCUSR0-1) */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a5c0e1666a64666c54785188e9b056386">   73</a></span>&#160;    __R  uint32_t DCUSR1;                      <span class="comment">/* 0xDC: DCU Status Register 0-1 (DCUSR0-1) */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a0d26bd109539837380a6009ea91d5d4a">   74</a></span>&#160;    __R  uint8_t  RESERVED1[32];               <span class="comment">/* 0xE0 - 0xFF: Reserved */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a0c24e3ce6e56101cfb2a707133b6f451">   75</a></span>&#160;    __RW uint32_t BISTRR;                      <span class="comment">/* 0x100: “BIST Run Register (BISTRR)” on page 133 */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a50ad1e2d252b6bfa1bfa0d7708ccad3b">   76</a></span>&#160;    __RW uint32_t BISTWCR;                     <span class="comment">/* 0x104: “BIST Word Count Register (BISTWCR)” on page 136 */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a2d654e1963753843ba36155fabebe8d5">   77</a></span>&#160;    __RW uint32_t BISTMSKR0;                   <span class="comment">/* 0x108: BIST Mask Register 0-2 (BISTMSKR0-2) */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#aa183f080e0f5b96e7814ac587fcb9848">   78</a></span>&#160;    __RW uint32_t BISTMSKR1;                   <span class="comment">/* 0x10C: BIST Mask Register 0-2 (BISTMSKR0-2) */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a3519f90e01664ea192289237934474b5">   79</a></span>&#160;    __RW uint32_t BISTMSKR2;                   <span class="comment">/* 0x110: BIST Mask Register 0-2 (BISTMSKR0-2) */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a3d00b18f99162a09cc7f879ead8ae221">   80</a></span>&#160;    __RW uint32_t BISTLSR;                     <span class="comment">/* 0x114: “BIST LFSR Seed Register (BISTLSR)” on page 137 */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a85db052f1ce7e25b28892953278e4ab2">   81</a></span>&#160;    __RW uint32_t BISTAR0;                     <span class="comment">/* 0x118: BIST Address Register 0-2 (BISTAR0-2) */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a3cc2180dd121285b2907fe0ccdc381ca">   82</a></span>&#160;    __RW uint32_t BISTAR1;                     <span class="comment">/* 0x11C: BIST Address Register 0-2 (BISTAR0-2) */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a5825a78f8da85a849b0d2740a6ee6cad">   83</a></span>&#160;    __RW uint32_t BISTAR2;                     <span class="comment">/* 0x120: BIST Address Register 0-2 (BISTAR0-2) */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ace83c9426466b8e5ba9c1c18e7101c61">   84</a></span>&#160;    __RW uint32_t BISTUDPR;                    <span class="comment">/* 0x124: “BIST User Data Pattern Register (BISTUDPR)” on page 138 */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#abb02d3570a73178fe7a4d4b0095080f4">   85</a></span>&#160;    __R  uint32_t BISTGSR;                     <span class="comment">/* 0x128: “BIST General Status Register (BISTGSR)” on page 139 */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a0189471179e341d68b4ad990b05b4635">   86</a></span>&#160;    __R  uint32_t BISTWER;                     <span class="comment">/* 0x12C: “BIST Word Error Register (BISTWER)” on page 139 */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a17e2652a4965fdd49eb3322d061aacfe">   87</a></span>&#160;    __R  uint32_t BISTBER0;                    <span class="comment">/* 0x130: BIST Bit Error Register 0-3 (BISTBER0-3) */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ad397dd7f80ee3cc2c8620006f9224218">   88</a></span>&#160;    __R  uint32_t BISTBER1;                    <span class="comment">/* 0x134: BIST Bit Error Register 0-3 (BISTBER0-3) */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#abe10f7a9f272aa3ae86b636f17ff96f5">   89</a></span>&#160;    __R  uint32_t BISTBER2;                    <span class="comment">/* 0x138: BIST Bit Error Register 0-3 (BISTBER0-3) */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#accc176fd758769c4a280760dd007e513">   90</a></span>&#160;    __R  uint32_t BISTBER3;                    <span class="comment">/* 0x13C: BIST Bit Error Register 0-3 (BISTBER0-3) */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a14fc660f33142beb4cb2f60eeb332afa">   91</a></span>&#160;    __R  uint32_t BISTWCSR;                    <span class="comment">/* 0x140: “BIST Word Count Status Register (BISTWCSR)” on page 141 */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a06d48a1c0b20c0681e287f5e517db67b">   92</a></span>&#160;    __R  uint32_t BISTFWR0;                    <span class="comment">/* 0x144: BIST Fail Word Register 0-2 (BISTFWR0-2) */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a39279d3890474fa3185e367d650172be">   93</a></span>&#160;    __R  uint32_t BISTFWR1;                    <span class="comment">/* 0x148: BIST Fail Word Register 0-2 (BISTFWR0-2) */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#aedbff81cfc1c5f7c1fcfe8b0ba0897d1">   94</a></span>&#160;    __R  uint32_t BISTFWR2;                    <span class="comment">/* 0x14C: BIST Fail Word Register 0-2 (BISTFWR0-2) */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ac1227337af816cc00c9f8732ac25c149">   95</a></span>&#160;    __R  uint8_t  RESERVED2[36];               <span class="comment">/* 0x150 - 0x173: Reserved */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a5ab9bfd56e2160053c101b62002e1bd0">   96</a></span>&#160;    __RW uint32_t AACR;                        <span class="comment">/* 0x174: “Anti-Aging Control Register (AACR)” on page 143 */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a51d45ce0b4218e11a4b8b366a4505464">   97</a></span>&#160;    __RW uint32_t GPR0;                        <span class="comment">/* 0x178: General Purpose Register 0-1 (GPR0-1) */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a77c7bb074fb35b07b3e9e5bd8b61ae9c">   98</a></span>&#160;    __RW uint32_t GPR1;                        <span class="comment">/* 0x17C: General Purpose Register 0-1 (GPR0-1) */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a1859f7dd2bbf0306cbb8bfa72a767dc2">  100</a></span>&#160;        __RW uint32_t CR0;                     <span class="comment">/* 0x180: Impedance Control Register 0-1 (ZQnCR0-1) */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a7f1e36261127eb0924cee1e77cfbbe3d">  101</a></span>&#160;        __RW uint32_t CR1;                     <span class="comment">/* 0x184: Impedance Control Register 0-1 (ZQnCR0-1) */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a4588b119747d0a89c63c04a4abb9495a">  102</a></span>&#160;        __R  uint32_t SR0;                     <span class="comment">/* 0x188: Impedance Status Register 0-1 (ZQnSR0-1) */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a3786253a552ad25cb30b3ecb54af1ec5">  103</a></span>&#160;        __R  uint32_t SR1;                     <span class="comment">/* 0x18C: Impedance Status Register 0-1 (ZQnSR0-1) */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a82b2fb11aa771dbea1cea38e6c45fffc">  104</a></span>&#160;    } ZQ[4];</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#af2e5170fd7a75250ce55a573f475d864">  106</a></span>&#160;        __RW uint32_t GCR;                     <span class="comment">/* 0x1C0: “DATX8 General Configuration Register (DXnGCR)” on page 148 */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a7c613b8958398dba314b9c69260d7609">  107</a></span>&#160;        __R  uint32_t GSR0;                    <span class="comment">/* 0x1C4: DATX8 General Status Registers 0-2 (DXnGSR0-2) */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#adee11b8836378c86b9465f215444f3f7">  108</a></span>&#160;        __R  uint32_t GSR1;                    <span class="comment">/* 0x1C8: DATX8 General Status Registers 0-2 (DXnGSR0-2) */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#aeb9ad9d2c50b55e7bfe984db07e4ebab">  109</a></span>&#160;        __RW uint32_t BDLR0;                   <span class="comment">/* 0x1CC: DATX8 Bit Delay Line Register 0-4 (DXnBDLR0-4) */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a05684c5974e56bcdcd418b4216c04388">  110</a></span>&#160;        __RW uint32_t BDLR1;                   <span class="comment">/* 0x1D0: DATX8 Bit Delay Line Register 0-4 (DXnBDLR0-4) */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#af8a92819ff42ae8802af92048854149b">  111</a></span>&#160;        __RW uint32_t BDLR2;                   <span class="comment">/* 0x1D4: DATX8 Bit Delay Line Register 0-4 (DXnBDLR0-4) */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a2f24212ae5bf9e73906591c03dbc42e7">  112</a></span>&#160;        __RW uint32_t BDLR3;                   <span class="comment">/* 0x1D8: DATX8 Bit Delay Line Register 0-4 (DXnBDLR0-4) */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#ae7e430222a607fed550755e1ee7044f6">  113</a></span>&#160;        __RW uint32_t BDLR4;                   <span class="comment">/* 0x1DC: DATX8 Bit Delay Line Register 0-4 (DXnBDLR0-4) */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#aaf2d4f8b7801dd612f79c3c1aa3c6185">  114</a></span>&#160;        __RW uint32_t LCDLR0;                  <span class="comment">/* 0x1E0: DATX8 Bit Delay Line Register 0-4 (DXnBDLR0-4) */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a987ecb9b76376748e20ab9689d3b82a3">  115</a></span>&#160;        __RW uint32_t LCDLR1;                  <span class="comment">/* 0x1E4: DATX8 Bit Delay Line Register 0-4 (DXnBDLR0-4) */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a2978f275c9725ee76e01b4798fcce8db">  116</a></span>&#160;        __RW uint32_t LCDLR2;                  <span class="comment">/* 0x1E8: DATX8 Bit Delay Line Register 0-4 (DXnBDLR0-4) */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a1664c5da74ceb944ebe7ddee87f7ddf8">  117</a></span>&#160;        __RW uint32_t MDLR;                    <span class="comment">/* 0x1EC: “DATX8 Master Delay Line Register (DXnMDLR)” on page 157 */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a0a6168f71a069ed659d33e38523421a7">  118</a></span>&#160;        __RW uint32_t GTR;                     <span class="comment">/* 0x1F0: “DATX8 General Timing Register (DXnGTR)” on page 159 */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a784bbd5d21c0141855af9179ed78fd6e">  119</a></span>&#160;        __RW uint32_t GSR2;                    <span class="comment">/* 0x1F4: “DATX8 General Status Register 2 (DXnGSR2)” on page 152 */</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        __R  uint8_t  RESERVED0[8];            <span class="comment">/* 0x1F8 - 0x1FF: Reserved */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structDDRPHY__Type.html#a158c3860e93bb25a3df3f0eb0c691ffb">  121</a></span>&#160;    } DX[9];</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;} <a class="code" href="structDDRPHY__Type.html">DDRPHY_Type</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Bitfield definition for register: RIDR */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * UDRID (R)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * User-Defined Revision ID: General purpose revision identification set by the user.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad22b8e785b4ad013936b1ce09a3da0ec">  131</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_UDRID_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad6f592cbdaa64159c03f29c9f086ad8e">  132</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_UDRID_SHIFT (24U)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a665398fecf81fffd51ae76ccce243317">  133</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_UDRID_GET(x) (((uint32_t)(x) &amp; DDRPHY_RIDR_UDRID_MASK) &gt;&gt; DDRPHY_RIDR_UDRID_SHIFT)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * PHYMJR (R)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> * PHY Major Revision: Indicates major revision of the PHY such addition of the features that make the new version not compatible with previous versions.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8a28a961cd8178334971915205dcde6d">  140</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PHYMJR_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af2b091bbd0e5d0580993692187f678ba">  141</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PHYMJR_SHIFT (20U)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac7dac15a67ed814ea0ec58b63aafa25d">  142</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PHYMJR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RIDR_PHYMJR_MASK) &gt;&gt; DDRPHY_RIDR_PHYMJR_SHIFT)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * PHYMDR (R)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * PHY Moderate Revision: Indicates moderate revision of the PHY such as addition of new features. Normally the new version is still compatible with previous versions.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afcb452a0f286f849fdf45d21a240d899">  149</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PHYMDR_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2e75af2542aa12a036a12b390a0b9129">  150</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PHYMDR_SHIFT (16U)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac7fa9ea2f1c3ed7e610569d1f8670a50">  151</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PHYMDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RIDR_PHYMDR_MASK) &gt;&gt; DDRPHY_RIDR_PHYMDR_SHIFT)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * PHYMNR (R)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * PHY Minor Revision: Indicates minor update of the PHY such as bug fixes. Normally no new features are included.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae5082e3cfb2cde5aad0482bb56565319">  158</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PHYMNR_MASK (0xF000U)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae51ff0fc3eff3666f5146291e9ee213f">  159</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PHYMNR_SHIFT (12U)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2f1e7c204bb135686ccc2861edf85ab1">  160</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PHYMNR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RIDR_PHYMNR_MASK) &gt;&gt; DDRPHY_RIDR_PHYMNR_SHIFT)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> * PUBMJR (R)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * PUB Major Revision: Indicates major revision of the PUB such addition of the features that make the new version not compatible with previous versions.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1cd956e5eaa8d34dabc239073cd1cc7b">  167</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PUBMJR_MASK (0xF00U)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaa9f7db39120a2e6f8e3f20192b8ff28">  168</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PUBMJR_SHIFT (8U)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af787339079baf14d66a0de5759e8ee0c">  169</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PUBMJR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RIDR_PUBMJR_MASK) &gt;&gt; DDRPHY_RIDR_PUBMJR_SHIFT)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * PUBMDR (R)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * PUB Moderate Revision: Indicates moderate revision of the PUB such as addition of new features. Normally the new version is still compatible with previous versions.</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa653eb85b9abdf62faac6150cca7432a">  176</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PUBMDR_MASK (0xF0U)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaad1c0ba7b9dc72aff5bc544ba6161c4">  177</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PUBMDR_SHIFT (4U)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0167dfbed1a09f9a2e1be0c1b160f6e4">  178</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PUBMDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RIDR_PUBMDR_MASK) &gt;&gt; DDRPHY_RIDR_PUBMDR_SHIFT)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> * PUBMNR (R)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * PUB Minor Revision: Indicates minor update of the PUB such as bug fixes. Normally no new features are included.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab80420fbec8d97ac29b0efe1a7279de1">  185</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PUBMNR_MASK (0xFU)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4e5c7056e76ee41048fcba3782a0e6d5">  186</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PUBMNR_SHIFT (0U)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0bcc151664d5fd354fc645da6fb67277">  187</a></span>&#160;<span class="preprocessor">#define DDRPHY_RIDR_PUBMNR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RIDR_PUBMNR_MASK) &gt;&gt; DDRPHY_RIDR_PUBMNR_SHIFT)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* Bitfield definition for register: PIR */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * INITBYP (R/W)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> * Initialization Bypass: Bypasses or stops, if set, all initialization routines currently running, including PHY initialization, DRAM initialization, and PHY training.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> * Initialization may be triggered manually using INIT and the other relevant bits of the PIR register. This bit is self-clearing.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a492b8756d36bfacea76dc153f01d0d08">  196</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_INITBYP_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac62a66f3f99007765d26d4deddf9eafd">  197</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_INITBYP_SHIFT (31U)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae6bc1fc3ee44d85c6a19b1a0d76a8322">  198</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_INITBYP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_INITBYP_SHIFT) &amp; DDRPHY_PIR_INITBYP_MASK)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0d4554ba3c529d5db52e7c68225e7faa">  199</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_INITBYP_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_INITBYP_MASK) &gt;&gt; DDRPHY_PIR_INITBYP_SHIFT)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * ZCALBYP (R/W)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * Impedance Calibration Bypass: Bypasses or stops, if set, impedance calibration of all ZQ control blocks that automatically triggers after reset. Impedance calibration may be triggered manually using INIT and ZCAL bits of the PIR register. This bit is self-clearing.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ada8865b166e4226f4b052526c5e1c94d">  206</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ZCALBYP_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4284d62f8617d05aa07e434b5e609629">  207</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ZCALBYP_SHIFT (30U)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af57c8ebbe66c5513bd59864d52a8a819">  208</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ZCALBYP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_ZCALBYP_SHIFT) &amp; DDRPHY_PIR_ZCALBYP_MASK)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6610414841e7556781a694ba8441e715">  209</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ZCALBYP_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_ZCALBYP_MASK) &gt;&gt; DDRPHY_PIR_ZCALBYP_SHIFT)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * DCALBYP (R/W)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * Digital Delay Line (DDL) Calibration Bypass: Bypasses or stops, if set, DDL calibration that automatically triggers after reset. DDL calibration may be triggered manually using INIT and DCAL bits of the PIR register. This bit is self- clearing.</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8b0602af94b4369ac5340d419c6f68af">  216</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DCALBYP_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2b952d972a052e07b76f2cb7d85b04fb">  217</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DCALBYP_SHIFT (29U)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1179316d97b012f1024b66cd577d71d4">  218</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DCALBYP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_DCALBYP_SHIFT) &amp; DDRPHY_PIR_DCALBYP_MASK)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#affd2fe5c9f9e8b8704a862e99ebf161c">  219</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DCALBYP_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_DCALBYP_MASK) &gt;&gt; DDRPHY_PIR_DCALBYP_SHIFT)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * LOCKBYP (R/W)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * PLL Lock Bypass: Bypasses or stops, if set, the waiting of PLLs to lock. PLL lock wait is automatically triggered after reset. PLL lock wait may be triggered manually using INIT and PLLINIT bits of the PIR register. This bit is self-clearing.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a276483a6e6f604d1ad671039f987119c">  226</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_LOCKBYP_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3414003310dba0e4b2264b477983e7a0">  227</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_LOCKBYP_SHIFT (28U)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0f96cead34f66ce10940cb585e9454fe">  228</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_LOCKBYP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_LOCKBYP_SHIFT) &amp; DDRPHY_PIR_LOCKBYP_MASK)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2bacf85f1d3ead408586eb3197417c39">  229</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_LOCKBYP_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_LOCKBYP_MASK) &gt;&gt; DDRPHY_PIR_LOCKBYP_SHIFT)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * CLRSR (R/W)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> * Clear Status Registers: Writing 1 to this bit clears (reset to 0) select status bits in register PGSR0.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * This bit is primarily for debug purposes and is typically not needed during normal functional operation. It can be used when PGSR.IDONE=1, to manually clear a selection of the PGSR status bits, although starting a new initialization process (PIR[0].INIT = 1’b1) automatically clears the PGSR status bits associated with the initialization steps enabled.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * The following list describes which bits within the PGSR0 register are cleared when CLRSR is set to 1’b1 and which bits are not cleared:</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> * The following bits are not cleared by PIR[27] (CLRSR):</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * PGSR0[31] (APLOCK)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> * PGSR0[29:28] (PLDONE_CHN)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * PGSR0[23] (WLAERR)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * PGSR0[21] (WLERR)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * PGSR0[4] (DIDONE)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> * PGSR0[2] (DCDONE)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * PGSR0[1] (PLDONE)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * PGSR0[0] (IDONE)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * The following bits are always zero:</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * PGSR0[30] (reserved)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> * PGSR0[19:12] (reserved)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * The following bits are cleared unconditionally by PIR[27] (CLRSR):</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> * PGSR0[27] (WEERR)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * PGSR0[26] (REERR)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * PGSR0[25] (WDERR)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> * PGSR0[24] (RDERR)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * - PGSR0[22] (QSGERR)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> * - PGSR0[20] (ZCERR)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * - PGSR0[11] (WEDONE)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * - PGSR0[10] (REDONE)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * - PGSR0[9] (WDDONE)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> * - PGSR0[8] (RDDONE)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> * - PGSR0[7] (WLADONE)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> * - PGSR0[6] (QSGDONE)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * - PGSR0[5] (WLDONE)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * - PGSR0[3] (ZCDONE)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2789ac7e0e09ecf1cc95bcea640141b1">  265</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_CLRSR_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a66dfd7474246d391063d473a6d2f4ab4">  266</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_CLRSR_SHIFT (27U)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aab017151dd4ea604402f290a1ee3e1bc">  267</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_CLRSR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_CLRSR_SHIFT) &amp; DDRPHY_PIR_CLRSR_MASK)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a19c29e7344b914bb64efbe99f5452092">  268</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_CLRSR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_CLRSR_MASK) &gt;&gt; DDRPHY_PIR_CLRSR_SHIFT)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> * RDIMMINIT (R/W)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * RDIMM Initialization: Executes the RDIMM buffer chip initialization before executing DRAM initialization. The RDIMM buffer chip initialization is run after the DRAM is reset and CKE have been driven high by the DRAM initialization sequence.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a728d236f6e1d0ef2437ca7a6156eb1bb">  275</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDIMMINIT_MASK (0x80000UL)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a56ba61cb5d6566cd96769226e1969796">  276</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDIMMINIT_SHIFT (19U)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1578c617573689d19213adc19a2c3378">  277</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDIMMINIT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_RDIMMINIT_SHIFT) &amp; DDRPHY_PIR_RDIMMINIT_MASK)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6fae6d3b04bd8723edd2b57e6120b7cb">  278</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDIMMINIT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_RDIMMINIT_MASK) &gt;&gt; DDRPHY_PIR_RDIMMINIT_SHIFT)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * CTLDINIT (R/W)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * Controller DRAM Initialization: Indicates, if set, that DRAM initialization will be performed by the controller. Otherwise if not set it indicates that DRAM initialization will be performed using the built-in initialization sequence or using software through the configuration port.</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ade5e4300395898929f611874ac541fe6">  285</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_CTLDINIT_MASK (0x40000UL)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaa72c8604f23a70067503bb11b612ce9">  286</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_CTLDINIT_SHIFT (18U)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0c7e25b41ba909b238c234a935eb4f50">  287</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_CTLDINIT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_CTLDINIT_SHIFT) &amp; DDRPHY_PIR_CTLDINIT_MASK)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a373a9220e76d7fa728b3de8e6d4408de">  288</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_CTLDINIT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_CTLDINIT_MASK) &gt;&gt; DDRPHY_PIR_CTLDINIT_SHIFT)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * PLLBYP (R/W)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> * PLL Bypass: A setting of 1 on this bit will put all PHY PLLs in bypass mode.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5a69b0df6e05ef5e2111346e10a2f8d4">  295</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PLLBYP_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7b69d0c71160472e25c78b6cc51519a5">  296</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PLLBYP_SHIFT (17U)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad35b1259c611ea3e55bca23c2abd34a5">  297</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PLLBYP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_PLLBYP_SHIFT) &amp; DDRPHY_PIR_PLLBYP_MASK)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4afb7119fc7cf5603e908a6185ed34bb">  298</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PLLBYP_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_PLLBYP_MASK) &gt;&gt; DDRPHY_PIR_PLLBYP_SHIFT)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> * ICPC (R/W)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * Initialization Complete Pin Configuration: Specifies how the DFI initialization complete output pin (dfi_init_complete) should be used to indicate the status of initialization. Valid value are:</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * 0 = Asserted after PHY initialization (DLL locking and impedance calibration) is complete.</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * 1 = Asserted after PHY initialization is complete and the triggered the PUB initialization (DRAM initialization, data training, or initialization trigger with no selected initialization) is complete.</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5879556d03ae3cf914fc1577b73c0977">  307</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ICPC_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aff866c43c7b952dd839359945748f21d">  308</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ICPC_SHIFT (16U)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3ee05f90f6855d032af0aed9442b14ec">  309</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ICPC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_ICPC_SHIFT) &amp; DDRPHY_PIR_ICPC_MASK)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5d5c52b53928327b5823646316661177">  310</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ICPC_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_ICPC_MASK) &gt;&gt; DDRPHY_PIR_ICPC_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * WREYE (R/W)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> * Write Data Eye Training: Executes a PUB training routine to maximize the write data eye.</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8f35de910c0ec72cdaf089a5866ac761">  317</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WREYE_MASK (0x8000U)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a602a8077c36f946162f7c3800cedf87b">  318</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WREYE_SHIFT (15U)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acde9600ab3d97f8dbdd0ea30f69e5bdf">  319</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WREYE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_WREYE_SHIFT) &amp; DDRPHY_PIR_WREYE_MASK)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab613b8c1865fb36789c82a7b28d041b3">  320</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WREYE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_WREYE_MASK) &gt;&gt; DDRPHY_PIR_WREYE_SHIFT)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * RDEYE (R/W)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * Read Data Eye Training: Executes a PUB training routine to maximize the read data eye.</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a45165956beaed56d4ebb894a0d64dcaf">  327</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDEYE_MASK (0x4000U)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aecc6f6f89fcf5aa5b1dbaf9b4b3ceede">  328</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDEYE_SHIFT (14U)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a75705af8c8adb26f718195824a9ea39d">  329</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDEYE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_RDEYE_SHIFT) &amp; DDRPHY_PIR_RDEYE_MASK)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a76c3f1939aa27df333e6ab58b5893d4a">  330</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDEYE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_RDEYE_MASK) &gt;&gt; DDRPHY_PIR_RDEYE_SHIFT)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> * WRDSKW (R/W)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> * Write Data Bit Deskew: Executes a PUB training routine to deskew the DQ bits during write.</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0be6daf0b4f32340f29d883342cd45b3">  337</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WRDSKW_MASK (0x2000U)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afd237b4b6cbc10d84098bbf54bde62dd">  338</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WRDSKW_SHIFT (13U)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5973b590b74713eff43bf6b4b546b6fb">  339</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WRDSKW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_WRDSKW_SHIFT) &amp; DDRPHY_PIR_WRDSKW_MASK)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af81d26a9b91f855e571d85fa24112689">  340</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WRDSKW_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_WRDSKW_MASK) &gt;&gt; DDRPHY_PIR_WRDSKW_SHIFT)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * RDDSKW (R/W)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> * Read Data Bit Deskew: Executes a PUB training routine to deskew the DQ bits during read.</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a31660a447db8c647a26b20bf5122e2c4">  347</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDDSKW_MASK (0x1000U)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6eef90c3d54a9e84af650a0dcb426b73">  348</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDDSKW_SHIFT (12U)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5e5af00e3b58495fadaa0781e1ea6b47">  349</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDDSKW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_RDDSKW_SHIFT) &amp; DDRPHY_PIR_RDDSKW_MASK)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab0d088b240ba321216f0923bbf7724d4">  350</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_RDDSKW_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_RDDSKW_MASK) &gt;&gt; DDRPHY_PIR_RDDSKW_SHIFT)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160; </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> * WLADJ (R/W)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> * Write Leveling Adjust (DDR3 Only): Executes a PUB training routine that re- adjusts the write latency used during write in case the write leveling routine changed the expected latency.</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * Note: Ensure that the DCU command cache is cleared prior to running WLADJ.</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae8b60722a434641f22dc33c25dc1a93d">  358</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WLADJ_MASK (0x800U)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ace40e5ba05f86518d99aab8a5476f99b">  359</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WLADJ_SHIFT (11U)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af9cfd7104e9c2acb899a6bef752e45c7">  360</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WLADJ_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_WLADJ_SHIFT) &amp; DDRPHY_PIR_WLADJ_MASK)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af6f7cd40992fca8dacbc68d55b66a9e0">  361</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WLADJ_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_WLADJ_MASK) &gt;&gt; DDRPHY_PIR_WLADJ_SHIFT)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> * QSGATE (R/W)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> * Read DQS Gate Training: Executes a PUB training routine to determine the optimum position of the read data DQS strobe for maximum system timing margins.</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2a8081183002632716e70f636cc67328">  368</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_QSGATE_MASK (0x400U)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0259f611a7e439999a98cc2f461be105">  369</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_QSGATE_SHIFT (10U)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af7c00d7f529edb35dd675357314b642f">  370</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_QSGATE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_QSGATE_SHIFT) &amp; DDRPHY_PIR_QSGATE_MASK)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad9da66db74d1bb535a78515fc1fd86db">  371</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_QSGATE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_QSGATE_MASK) &gt;&gt; DDRPHY_PIR_QSGATE_SHIFT)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> * WL (R/W)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> * Write Leveling (DDR3 Only): Executes a PUB write leveling routine.</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a00e72a208f1a315508249f6a8d5b06f9">  378</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WL_MASK (0x200U)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0642535c79a0698ab6c8c0bc1399ab3a">  379</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WL_SHIFT (9U)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa19b02a5063a3b8a8c7d396b75489313">  380</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_WL_SHIFT) &amp; DDRPHY_PIR_WL_MASK)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a03a5438a587e7830719e4a304b12a4f5">  381</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_WL_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_WL_MASK) &gt;&gt; DDRPHY_PIR_WL_SHIFT)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> * DRAMINIT (R/W)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> * DRAM Initialization: Executes the DRAM initialization sequence.</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad4964c491ef1ed3a04c02b396d2fc0cf">  388</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DRAMINIT_MASK (0x100U)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aff8025817db248354999dc32ecb4dd56">  389</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DRAMINIT_SHIFT (8U)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1dcc23803f4407fbf667a7877965cc54">  390</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DRAMINIT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_DRAMINIT_SHIFT) &amp; DDRPHY_PIR_DRAMINIT_MASK)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afc54a0bd26e49f61a405b11c11fc478c">  391</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DRAMINIT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_DRAMINIT_MASK) &gt;&gt; DDRPHY_PIR_DRAMINIT_SHIFT)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160; </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> * DRAMRST (R/W)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> * DRAM Reset (DDR3 Only): Issues a reset to the DRAM (by driving the DRAM reset pin low) and wait 200us. This can be triggered in isolation or with the full DRAM initialization (DRAMINIT). For the later case, the reset is issued and 200us is waited before starting the full initialization sequence.</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adfb8ad263c066860c9dd9d653328f584">  398</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DRAMRST_MASK (0x80U)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afa6d23b041d9818f840aa891e82f2b09">  399</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DRAMRST_SHIFT (7U)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2f723ba3fe1a029fee6186cb9cae110f">  400</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DRAMRST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_DRAMRST_SHIFT) &amp; DDRPHY_PIR_DRAMRST_MASK)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad52f57dc76ded636570bd1138a963e64">  401</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DRAMRST_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_DRAMRST_MASK) &gt;&gt; DDRPHY_PIR_DRAMRST_SHIFT)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * PHYRST (R/W)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> * PHY Reset: Resets the AC and DATX8 modules by asserting the AC/DATX8 reset pin.</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adb4cc9120cb95f46e2ad93654cd74061">  408</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PHYRST_MASK (0x40U)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a855427e4e9a0a1284b60db79d46ab4e6">  409</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PHYRST_SHIFT (6U)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a73dfd0cf3a7096c70ec4f33ba17e0435">  410</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PHYRST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_PHYRST_SHIFT) &amp; DDRPHY_PIR_PHYRST_MASK)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1fc4e47838f4b8274931f684342cfdfd">  411</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PHYRST_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_PHYRST_MASK) &gt;&gt; DDRPHY_PIR_PHYRST_SHIFT)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> * DCAL (R/W)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> * Digital Delay Line (DDL) Calibration: Performs PHY delay line calibration.</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afad4ac2a8d13c436816a68497d974ed4">  418</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DCAL_MASK (0x20U)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a13f7e941740ce362c0a5cddae8a81977">  419</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DCAL_SHIFT (5U)</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abcb4ba6d50cc81fdf0ef56306abde586">  420</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DCAL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_DCAL_SHIFT) &amp; DDRPHY_PIR_DCAL_MASK)</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae6d6ff9a7f41f2377dbfd7ea475436d8">  421</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_DCAL_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_DCAL_MASK) &gt;&gt; DDRPHY_PIR_DCAL_SHIFT)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160; </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> * PLLINIT (R/W)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * PLL Initialization: Executes the PLL initialization sequence which includes correct driving of PLL power-down, reset and gear shift pins, and then waiting for the PHY PLLs to lock.</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ada5b1cf77da3f1386acff10f8a883d">  428</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PLLINIT_MASK (0x10U)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ada10dc25e5b030ccaa7493b316c52d59">  429</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PLLINIT_SHIFT (4U)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a151f295059419f5dba570dfdad3ec8c3">  430</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PLLINIT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_PLLINIT_SHIFT) &amp; DDRPHY_PIR_PLLINIT_MASK)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7df170696ce49fdbe27c2fa7d1197f71">  431</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_PLLINIT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_PLLINIT_MASK) &gt;&gt; DDRPHY_PIR_PLLINIT_SHIFT)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * ZCAL (R/W)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * Impedance Calibration: Performs PHY impedance calibration. When set the impedance calibration will be performed in parallel with PHY initialization (PLL initialization + DDL calibration + PHY reset).</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adb9f3ba41c9b8f70a32f17ffc3ef3985">  438</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ZCAL_MASK (0x2U)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa3f162da50420fc7812aa201910722ba">  439</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ZCAL_SHIFT (1U)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac38501889c1a89b70217db504fd5319f">  440</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ZCAL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_ZCAL_SHIFT) &amp; DDRPHY_PIR_ZCAL_MASK)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac732f8d811bcde1c43575c8e9dffbd2b">  441</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_ZCAL_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_ZCAL_MASK) &gt;&gt; DDRPHY_PIR_ZCAL_SHIFT)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> * INIT (R/W)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> * Initialization Trigger: A write of &#39;1&#39; to this bit triggers the DDR system initialization, including PHY initialization, DRAM initialization, and PHY training. The exact initialization steps to be executed are specified in bits 1 to 15 of this register. A bit setting of 1 means the step will be executed as part of the initialization sequence, while a setting of ‘0’ means the step will be bypassed. The initialization trigger bit is self-clearing.</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0d314090c9067a2c919daf6247104ff2">  448</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_INIT_MASK (0x1U)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a60e151d60d313720f391b10ab7449f56">  449</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_INIT_SHIFT (0U)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a172f9e1a292a374f69b32f9df3a300d1">  450</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_INIT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PIR_INIT_SHIFT) &amp; DDRPHY_PIR_INIT_MASK)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af0c57df5d888c7e7f240fc4f852412f0">  451</a></span>&#160;<span class="preprocessor">#define DDRPHY_PIR_INIT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PIR_INIT_MASK) &gt;&gt; DDRPHY_PIR_INIT_SHIFT)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* Bitfield definition for register: PGCR0 */</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> * CKEN (R/W)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * CK Enable: Controls whether the CK going to the SDRAM is enabled (toggling) or disabled (static value) and whether the CK is inverted. Two bits for each of the up to three CK pairs. Valid values for the two bits are:</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> * 00 = CK disabled (Driven to constant 0) 01 = CK toggling with inverted polarity</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * 10 = CK toggling with normal polarity (This should be the default setting) 11 = CK disabled (Driven to constant 1)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab1466a5daa127ec1b9c01b3742aa385d">  461</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_CKEN_MASK (0xFC000000UL)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa4073657ba6a8c48b3b33ca7fcc57453">  462</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_CKEN_SHIFT (26U)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2158e52b0c5a25ba3ed482c6b21d1f57">  463</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_CKEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_CKEN_SHIFT) &amp; DDRPHY_PGCR0_CKEN_MASK)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afb3fe3c6e86aae265b53c2f751f22a0a">  464</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_CKEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_CKEN_MASK) &gt;&gt; DDRPHY_PGCR0_CKEN_SHIFT)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * PUBMODE (R/W)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * Enables, if set, the PUB to control the interface to the PHY and SDRAM. In this mode the DFI commands from the controller are ignored. The bit must be set to 0 after the system determines it is convenient to pass control of the DFI bus to the controller. When set to 0 the DFI interface has control of the PHY and SDRAM interface except when triggering pub operations such as BIST, DCU or data training.</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4cfaf63cfcf56d9d89d027c3cf28cb41">  471</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_PUBMODE_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0ebf16a565ed2da6d8d46f03aad95ed4">  472</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_PUBMODE_SHIFT (25U)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a18538210a8464d23928e95f1b57f2f72">  473</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_PUBMODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_PUBMODE_SHIFT) &amp; DDRPHY_PGCR0_PUBMODE_MASK)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a59c4f877282841d7063344db71121782">  474</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_PUBMODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_PUBMODE_MASK) &gt;&gt; DDRPHY_PGCR0_PUBMODE_SHIFT)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"> * DTOSEL (R/W)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> * Digital Test Output Select: Selects the PHY digital test output that is driven onto PHY digital test output (phy_dto) pin: Valid values are:</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * 00000 = DATX8 0 PLL digital test output 00001 = DATX8 1 PLL digital test output 00010 = DATX8 2 PLL digital test output 00011 = DATX8 3 PLL digital test output 00100 = DATX8 4 PLL digital test output 00101 = DATX8 5 PLL digital test output 00110 = DATX8 6 PLL digital test output 00111 = DATX8 7 PLL digital test output 01000 = DATX8 8 PLL digital test output 01001 = AC PLL digital test output 01010 – 01111 = Reserved</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> * 10000 = DATX8 0 delay line digital test output 10001 = DATX8 1 delay line digital test output 10010 = DATX8 2 delay line digital test output 10011 = DATX8 3 delay line digital test output 10100 = DATX8 4 delay line digital test output 10101 = DATX8 5 delay line digital test output 10110 = DATX8 6 delay line digital test output 10111 = DATX8 7 delay line digital test output 11000 = DATX8 8 delay line digital test output 11001 = AC delay line digital test output 11010 – 11111 = Reserved</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a020eb4e08310b9dcec9306986da44f23">  483</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DTOSEL_MASK (0x7C000UL)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a11dc21962cbda43b5c9d32b45b96cfb8">  484</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DTOSEL_SHIFT (14U)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aae10f0efdcc5b97e9a04b21b50a47405">  485</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DTOSEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_DTOSEL_SHIFT) &amp; DDRPHY_PGCR0_DTOSEL_MASK)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4db41dc79bfefe96b001a344a231a613">  486</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DTOSEL_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_DTOSEL_MASK) &gt;&gt; DDRPHY_PGCR0_DTOSEL_SHIFT)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160; </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> * OSCWDL (R/W)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> * Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * 00 = No WL LCDL is active 01 = DDR WL LCDL is active 10 = SDR WL LCDL is active 11 = Both LCDLs are active</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a35697dce3083e05f2308874449b75c74">  494</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCWDL_MASK (0x3000U)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a741692e1f06044aecef7ab3dd25b5218">  495</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCWDL_SHIFT (12U)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8210fb6cacc8cf354f852e1041753053">  496</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCWDL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_OSCWDL_SHIFT) &amp; DDRPHY_PGCR0_OSCWDL_MASK)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acb45ed7b3bd21a06e4d3842528484a70">  497</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCWDL_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_OSCWDL_MASK) &gt;&gt; DDRPHY_PGCR0_OSCWDL_SHIFT)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160; </div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> * OSCDIV (R/W)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> * Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto. Valid values are:</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> * 000 = Divide by 1</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> * 001 = Divide by 256</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * 010 = Divide by 512</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> * 011 = Divide by 1024</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> * 100 = Divide by 2048</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * 101 = Divide by 4096</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> * 110 = Divide by 8192</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * 111 = Divide by 65536</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a38bb0020b8b59a53059fb6e483ef7349">  512</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCDIV_MASK (0xE00U)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af883bb9b921d85e3685a3db665440619">  513</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCDIV_SHIFT (9U)</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0315ca4e136e66287a0c653ead9039e7">  514</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCDIV_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_OSCDIV_SHIFT) &amp; DDRPHY_PGCR0_OSCDIV_MASK)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac96b71137ec371d2ea158f14a67ca266">  515</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCDIV_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_OSCDIV_MASK) &gt;&gt; DDRPHY_PGCR0_OSCDIV_SHIFT)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> * OSCEN (R/W)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> * Oscillator Enable: Enables, if set, the delay line oscillation.</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa4d83676ba332c6cef1dc0154d36803e">  522</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCEN_MASK (0x100U)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a62e1eae539fc61fba26dcf7b610a8191">  523</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCEN_SHIFT (8U)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2dc524f1364eff9508cbb1314b3c6a3d">  524</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_OSCEN_SHIFT) &amp; DDRPHY_PGCR0_OSCEN_MASK)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adf9c6b816d71ee24b6cd2faecbb28068">  525</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_OSCEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_OSCEN_MASK) &gt;&gt; DDRPHY_PGCR0_OSCEN_SHIFT)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> * DLTST (R/W)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * Delay Line Test Start: A write of &#39;1&#39; to this bit will trigger delay line oscillator mode period measurement. This bit is not self clearing and needs to be reset to &#39;0&#39; before the measurement can be re-triggered.</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5aacd158dfbd08d17128dfa478216a7d">  532</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DLTST_MASK (0x80U)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4ad1635bf3139b940e7e276397f207e1">  533</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DLTST_SHIFT (7U)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adb6211a2c0017bb841d716114c98ea31">  534</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DLTST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_DLTST_SHIFT) &amp; DDRPHY_PGCR0_DLTST_MASK)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a80aebb533e1a3afc529d6bed99108afe">  535</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DLTST_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_DLTST_MASK) &gt;&gt; DDRPHY_PGCR0_DLTST_SHIFT)</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> * DLTMODE (R/W)</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> * Delay Line Test Mode: Selects, if set, the delay line oscillator test mode. Setting this bit also clears all delay line register values. For DL oscillator testing, first set this bit, then apply desired non-zero LCDL and BDL register programmings.</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac05ac7fd9f15714fd91be90060f4006e">  542</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DLTMODE_MASK (0x40U)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abc2f92041915cf2fb8c7b91b5460426c">  543</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DLTMODE_SHIFT (6U)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa81911c0fc3ec0a71f8f3fcf098cf1e4">  544</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DLTMODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_DLTMODE_SHIFT) &amp; DDRPHY_PGCR0_DLTMODE_MASK)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aab7df0c48f4001f03bf119eef972e564">  545</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_DLTMODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_DLTMODE_MASK) &gt;&gt; DDRPHY_PGCR0_DLTMODE_SHIFT)</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160; </div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * RDBVT (R/W)</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * Read Data BDL VT Compensation: Enables, if set, the VT drift compensation of the read data bit delay lines.</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a65b8c91fc93cd678cadee2ee4f8ba7f2">  552</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RDBVT_MASK (0x20U)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a38fff6b60b696f9f96fb802edcc93784">  553</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RDBVT_SHIFT (5U)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aacfb72708d70ba3ae87d0f1ba8166b7e">  554</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RDBVT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_RDBVT_SHIFT) &amp; DDRPHY_PGCR0_RDBVT_MASK)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a043148775e4d7384dd6f80506b620d41">  555</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RDBVT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_RDBVT_MASK) &gt;&gt; DDRPHY_PGCR0_RDBVT_SHIFT)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160; </div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> * WDBVT (R/W)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> * Write Data BDL VT Compensation: Enables, if set, the VT drift compensation of the write data bit delay lines.</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad033ad172e5f09546c1db49c80f7c42f">  562</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WDBVT_MASK (0x10U)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae9752c3469f0e5e4e9a16a04f124d556">  563</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WDBVT_SHIFT (4U)</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad441a85d7238913985a8bddfbb0f02e3">  564</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WDBVT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_WDBVT_SHIFT) &amp; DDRPHY_PGCR0_WDBVT_MASK)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaaad7682720071adbedcb4ab5a401104">  565</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WDBVT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_WDBVT_MASK) &gt;&gt; DDRPHY_PGCR0_WDBVT_SHIFT)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> * RGLVT (R/W)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> * Read DQS Gating LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the read DQS gating LCDL.</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a05add55ef32208676b595ce44a683aac">  572</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RGLVT_MASK (0x8U)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a28e31f12403060ef8dd93064c1576e87">  573</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RGLVT_SHIFT (3U)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8e5b594058d9759044f262b46ac5adae">  574</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RGLVT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_RGLVT_SHIFT) &amp; DDRPHY_PGCR0_RGLVT_MASK)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac59f00af3bd636633a86bb349828994a">  575</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RGLVT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_RGLVT_MASK) &gt;&gt; DDRPHY_PGCR0_RGLVT_SHIFT)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"> * RDLVT (R/W)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> * Read DQS LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the read DQS LCDL.</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af97000d0e5ba67675fc0813829ddeb14">  582</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RDLVT_MASK (0x4U)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a62c344b0a35532197acd985dc0267864">  583</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RDLVT_SHIFT (2U)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acd2a6793e49c63994fc3cde7781f43ac">  584</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RDLVT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_RDLVT_SHIFT) &amp; DDRPHY_PGCR0_RDLVT_MASK)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad8ea73350ef7ab2f28e71d5600fb3d5b">  585</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_RDLVT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_RDLVT_MASK) &gt;&gt; DDRPHY_PGCR0_RDLVT_SHIFT)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> * WDLVT (R/W)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> * Write DQ LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the write DQ LCDL.</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4bf545896d03caf79c8e359ba10ccdef">  592</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WDLVT_MASK (0x2U)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8e59a25bc717f45b7eeff80294fec9bd">  593</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WDLVT_SHIFT (1U)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a181658e6b849e95a6e36f3767ede08e6">  594</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WDLVT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_WDLVT_SHIFT) &amp; DDRPHY_PGCR0_WDLVT_MASK)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8f5792d3d8efb19eecf8ef1691dc1447">  595</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WDLVT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_WDLVT_MASK) &gt;&gt; DDRPHY_PGCR0_WDLVT_SHIFT)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> * WLLVT (R/W)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> * Write Leveling LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the write leveling LCDL.</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a603c862558b131b079db837de9fa1232">  602</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WLLVT_MASK (0x1U)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9ced139d3f5de93f002f2e9074be8795">  603</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WLLVT_SHIFT (0U)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9f8c740b1e7b326f3035810960c375f9">  604</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WLLVT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR0_WLLVT_SHIFT) &amp; DDRPHY_PGCR0_WLLVT_MASK)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad753873ff25dd3fa02ea26b28b71cec1">  605</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR0_WLLVT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR0_WLLVT_MASK) &gt;&gt; DDRPHY_PGCR0_WLLVT_SHIFT)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160; </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/* Bitfield definition for register: PGCR1 */</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * LBMODE (R/W)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> * Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode.</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2e1d10612677884b1ae06797d57a2188">  613</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBMODE_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5bd4848f2baab27133ae5335062aec52">  614</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBMODE_SHIFT (31U)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a471b0e49f8f63b14a70f2dea4760fcba">  615</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBMODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_LBMODE_SHIFT) &amp; DDRPHY_PGCR1_LBMODE_MASK)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad2f3e7cb8ff60753d9bef3bf280b719f">  616</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBMODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_LBMODE_MASK) &gt;&gt; DDRPHY_PGCR1_LBMODE_SHIFT)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * LBGDQS (R/W)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> * Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode. Valid values are:</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> * 00 = DQS gate is always on</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"> * 01 = DQS gate training will be triggered on the PUB 10 = DQS gate is set manually using software</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a43f5fa68b865fb0e26751eeb8f3d70e5">  626</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBGDQS_MASK (0x60000000UL)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2c223cb3ab5ea318088264a5e1b08d89">  627</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBGDQS_SHIFT (29U)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab5d403f08d0e9d37446cfee19c53be3e">  628</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBGDQS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_LBGDQS_SHIFT) &amp; DDRPHY_PGCR1_LBGDQS_MASK)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab3e0ac93e4a75c1b79a080bd0585530a">  629</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBGDQS_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_LBGDQS_MASK) &gt;&gt; DDRPHY_PGCR1_LBGDQS_SHIFT)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"> * LBDQSS (R/W)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> * Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye. Valid values are:</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> * 1b0 = PUB sets the read DQS LCDL to 0 (internally). DQS is already shifted 90 degrees by write path</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> * 1b1 = The read DQS shift is set manually through software</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4dc0e97cb379f31ecf2340b7a7a50794">  638</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBDQSS_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afbcf0c062c41544c5097a74c53dc45ca">  639</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBDQSS_SHIFT (28U)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac5d4f013f6085699d8fc4f91c1d25afb">  640</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBDQSS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_LBDQSS_SHIFT) &amp; DDRPHY_PGCR1_LBDQSS_MASK)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4537efb48eb83da22b3ed039c60c9057">  641</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LBDQSS_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_LBDQSS_MASK) &gt;&gt; DDRPHY_PGCR1_LBDQSS_SHIFT)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> * IOLB (R/W)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> * I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens. Valid values are:</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> * 0 = Loopback is after output buffer; output enable must be asserted 1 = Loopback is before output buffer; output enable is don’t care</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aca3f2153b165228fdc62666f11dc45e2">  649</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_IOLB_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab360ed3facde8fc53dffcc4b5811d1ee">  650</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_IOLB_SHIFT (27U)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4ac40362b3c062ea750616ecffd8645e">  651</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_IOLB_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_IOLB_SHIFT) &amp; DDRPHY_PGCR1_IOLB_MASK)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a23863e2c76ef6a550ab8e9c423a948bf">  652</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_IOLB_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_IOLB_MASK) &gt;&gt; DDRPHY_PGCR1_IOLB_SHIFT)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160; </div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> * INHVT (R/W)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> * VT Calculation Inhibit: Inhibits calculation of the next VT compensated delay line values. A value of 1 will inhibit the VT calculation. This bit should be set to 1 during writes to the delay line registers.</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7349746f0229f67936b43f0fc7e421b2">  659</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_INHVT_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab2b239c0379418d684cc4168b992853a">  660</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_INHVT_SHIFT (26U)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a87b1112a74db8c510873b435ec96a134">  661</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_INHVT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_INHVT_SHIFT) &amp; DDRPHY_PGCR1_INHVT_MASK)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a356f46e187eabf314f6b78412c1005f7">  662</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_INHVT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_INHVT_MASK) &gt;&gt; DDRPHY_PGCR1_INHVT_SHIFT)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160; </div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment"> * DXHRST (R/W)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> * DX PHY High-Speed Reset: a Write of &#39;0&#39; to this bit resets the DX macro without resetting the PUB RTL logic. This bit is not self-clearing and a &#39;1&#39; must be written to de-assert the reset.</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3837a12fa50d007579f31b8f7e23dcb6">  669</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_DXHRST_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1751fc7e1e7f5f22c995c7ffb23f0ba0">  670</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_DXHRST_SHIFT (25U)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0b17d1da05dcf579355e552cb3e89c37">  671</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_DXHRST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_DXHRST_SHIFT) &amp; DDRPHY_PGCR1_DXHRST_MASK)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3e06f1f1052b149dd7dea3bcab0d9568">  672</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_DXHRST_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_DXHRST_MASK) &gt;&gt; DDRPHY_PGCR1_DXHRST_SHIFT)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160; </div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"> * ZCKSEL (R/W)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"> * Impedance Clock Divider Select: Selects the divide ratio for the clock used by the impedance control logic relative to the clock used by the memory controller and SDRAM.</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"> * Valid values are:</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"> * 00 = Divide by 2</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"> * 01 = Divide by 8</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> * 10 = Divide by 32</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"> * 11 = Divide by 64</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"> * For more information, refer to “Impedance Calibration” on page 174.</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa9ca79c506241bd1fe8ab4b63c7b93e9">  685</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_ZCKSEL_MASK (0x1800000UL)</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afc6da4c0118ceb9e963d16c271762614">  686</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_ZCKSEL_SHIFT (23U)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a499ac88ee72453aebdf2a29660c3f680">  687</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_ZCKSEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_ZCKSEL_SHIFT) &amp; DDRPHY_PGCR1_ZCKSEL_MASK)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a895c7a6eb504f34e1f4c03984cd8632a">  688</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_ZCKSEL_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_ZCKSEL_MASK) &gt;&gt; DDRPHY_PGCR1_ZCKSEL_SHIFT)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> * DLDLMT (R/W)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> * Delay Line VT Drift Limit: Specifies the minimum change in the delay line VT drift in one direction which should result in the assertion of the delay line VT drift status signal (vt_drift). The limit is specified in terms of delay select values. A value of 0 disables the assertion of delay line VT drift status signal.</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2d3b51d8ea55a6c06642cbcd1d706868">  695</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_DLDLMT_MASK (0x7F8000UL)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5123f06fa62759b32418b6c9615a91d0">  696</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_DLDLMT_SHIFT (15U)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2faf8347951908c19a831fa127f1b072">  697</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_DLDLMT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_DLDLMT_SHIFT) &amp; DDRPHY_PGCR1_DLDLMT_MASK)</span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a00302aafa7ec61c69702f08d5de21783">  698</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_DLDLMT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_DLDLMT_MASK) &gt;&gt; DDRPHY_PGCR1_DLDLMT_SHIFT)</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160; </div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"> * FDEPTH (R/W)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"> * Filter Depth: Specifies the number of measurements over which all AC and DATX8 initial period measurements, that happen after reset or when calibration is manually triggered, are averaged. Valid values are:</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"> * 00 = 2</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> * 01 = 4</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> * 10 = 8</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> * 11 = 16</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a77c312211ff84d4cbab6796b59bf78d0">  709</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_FDEPTH_MASK (0x6000U)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af8bdf31857614e3f056474d1fd3f173d">  710</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_FDEPTH_SHIFT (13U)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2871eb16ac1eafe74a6dd7f2c4705901">  711</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_FDEPTH_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_FDEPTH_SHIFT) &amp; DDRPHY_PGCR1_FDEPTH_MASK)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a470d00dcd4e30820ed93bd5db8085296">  712</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_FDEPTH_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_FDEPTH_MASK) &gt;&gt; DDRPHY_PGCR1_FDEPTH_SHIFT)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> * LPFDEPTH (R/W)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> * Low-Pass Filter Depth: Specifies the number of measurements over which MDL period measurements are filtered. This determines the time constant of the low pass filter. Valid values are:</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"> * 00 = 2</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment"> * 01 = 4</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"> * 10 = 8</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"> * 11 = 16</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7d6f8c596a7e4af48bd073785d2ded10">  723</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LPFDEPTH_MASK (0x1800U)</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aee9c267327d0d534cc36124b6232a827">  724</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LPFDEPTH_SHIFT (11U)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a48bd889534392093bc9c093e0330c6ec">  725</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LPFDEPTH_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_LPFDEPTH_SHIFT) &amp; DDRPHY_PGCR1_LPFDEPTH_MASK)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae4416ed4493b17265fc87d2d2b5f4009">  726</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LPFDEPTH_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_LPFDEPTH_MASK) &gt;&gt; DDRPHY_PGCR1_LPFDEPTH_SHIFT)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> * LPFEN (R/W)</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> * Low-Pass Filter Enable: Enables, if set, the low pass filtering of MDL period measurements.</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6629123c91534bd84d69c9a5c3215f93">  733</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LPFEN_MASK (0x400U)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae1a72c66dcf65119fc42266a83e83aae">  734</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LPFEN_SHIFT (10U)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaa9aae10be68acd75d9e0aa4af1f9bf5">  735</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LPFEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_LPFEN_SHIFT) &amp; DDRPHY_PGCR1_LPFEN_MASK)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab4cac11525aae60c2777bed5a71ccaab">  736</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_LPFEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_LPFEN_MASK) &gt;&gt; DDRPHY_PGCR1_LPFEN_SHIFT)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"> * MDLEN (R/W)</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> * Master Delay Line Enable: Enables, if set, the AC master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high.</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7562853a7cc9b32c49b839eec46577a5">  743</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_MDLEN_MASK (0x200U)</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab682bd7bf56a2dddf902a8a216d637d2">  744</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_MDLEN_SHIFT (9U)</span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa6cd59f735a5012cc812c2814646d565">  745</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_MDLEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_MDLEN_SHIFT) &amp; DDRPHY_PGCR1_MDLEN_MASK)</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a18513cee1bf2dd704ef93e0a1efb2aa3">  746</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_MDLEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_MDLEN_MASK) &gt;&gt; DDRPHY_PGCR1_MDLEN_SHIFT)</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> * IODDRM (R/W)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> * I/O DDR Mode (D3F I/O Only): Selects the DDR mode for the I/Os. These bits connect to bits [2:1] of the IOM pin of the SSTL I/O. For more information, refer to the SSTL I/O chapter in the DWC DDR PHY Databook.</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a07ee2805e7bad2ad7ac646767c56145e">  753</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_IODDRM_MASK (0x180U)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a853b7d21d88a65afe275018c5ec0ede3">  754</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_IODDRM_SHIFT (7U)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7448ac54da62ab0e1306d86332021b17">  755</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_IODDRM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_IODDRM_SHIFT) &amp; DDRPHY_PGCR1_IODDRM_MASK)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9e841dd8dfa02c8463e48dbc38ca2f77">  756</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_IODDRM_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_IODDRM_MASK) &gt;&gt; DDRPHY_PGCR1_IODDRM_SHIFT)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> * WLSELT (R/W)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment"> * Write Leveling Select Type: Selects the encoding type for the write leveling select signal depending on the desired setup/hold margins for the internal pipelines. Refer to the DDR PHY Databook for details of how the select type is used. Valid values are:</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"> * 0 = Type 1: Setup margin of 90 degrees and hold margin of 90 degrees 1 = Type 2: Setup margin of 135 degrees and hold margin of 45 degrees</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa5e2af04f4f55020a4c46806d12c30a3">  764</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLSELT_MASK (0x40U)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5dcfa625bd427024e0af59bb24d4efe9">  765</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLSELT_SHIFT (6U)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a38242df051521695cc37849da4f825d0">  766</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLSELT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_WLSELT_SHIFT) &amp; DDRPHY_PGCR1_WLSELT_MASK)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab922e495d8047e4d47cb43b33eb7f1f5">  767</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLSELT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_WLSELT_MASK) &gt;&gt; DDRPHY_PGCR1_WLSELT_SHIFT)</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160; </div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> * ACHRST (R/W)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> * AC PHY High-Speed Reset: a Write of &#39;0&#39; to this bit resets the AC macro without resetting the PUB RTL logic. This bit is not self-clearing and a &#39;1&#39; must be written to de-assert the reset.</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac506951f47b9db4ec94c26702b5b6386">  774</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_ACHRST_MASK (0x20U)</span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af58f390105a482ebc54000eaaff5c9a7">  775</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_ACHRST_SHIFT (5U)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9fe26a9fb86c506b16b8e1ff221e526e">  776</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_ACHRST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_ACHRST_SHIFT) &amp; DDRPHY_PGCR1_ACHRST_MASK)</span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abb90208751911ba216eb86cc6367c720">  777</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_ACHRST_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_ACHRST_MASK) &gt;&gt; DDRPHY_PGCR1_ACHRST_SHIFT)</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160; </div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> * WSLOPT (R/W)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"> * Write System Latency Optimization: controls the insertion of a pipeline stage on the AC signals from the DFI interface to the PHY to cater for a negative write system latency (WSL) value (only -1 possible).</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> * 0x0 = A pipeline stage is inserted only if WL2 training results in a WSL of -1 for any rank</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * 0x1 = Inserts a pipeline stage</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#add736007639ff678a994b1f599a61236">  786</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WSLOPT_MASK (0x10U)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af1f8794d19e3209d25b09bcac08c2e06">  787</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WSLOPT_SHIFT (4U)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a357f692f360aa6de59444ca5c48a7dce">  788</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WSLOPT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_WSLOPT_SHIFT) &amp; DDRPHY_PGCR1_WSLOPT_MASK)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aac477543c6b75d83dc83d2f2bef397fa">  789</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WSLOPT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_WSLOPT_MASK) &gt;&gt; DDRPHY_PGCR1_WSLOPT_SHIFT)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160; </div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"> * WLSTEP (R/W)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"> * Write Leveling Step: Specifies the number of delay step-size increments during each step of write leveling. Valid values are:</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment"> * 0 = computed to be 1/2 of the associated lane&#39;s DXnGSR0.WLPRD value 1 = 1 step size</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af4abff46690e0fc487deecefb8538f2d">  797</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLSTEP_MASK (0x4U)</span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a08546adc9923c7ed589787d4c7a4f855">  798</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLSTEP_SHIFT (2U)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8026af5a880d3841d99b4a76ece05467">  799</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLSTEP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_WLSTEP_SHIFT) &amp; DDRPHY_PGCR1_WLSTEP_MASK)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a61af333d1f4ee6ae944eb68a82769158">  800</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLSTEP_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_WLSTEP_MASK) &gt;&gt; DDRPHY_PGCR1_WLSTEP_SHIFT)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160; </div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> * WLMODE (R/W)</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> * Write Leveling (Software) Mode: Indicates, if set, that the PUB is in software write leveling mode in which software executes single steps of DQS pulsing by writing &#39;1&#39; to PIR.WL. The write leveling DQ status from the DRAM is captured in DXnGSR0.WLDQ.</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a29468634578af0031a8ccadf4c21985d">  807</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLMODE_MASK (0x2U)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7acc9ccc7cbf8e6725d422766e2a3df1">  808</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLMODE_SHIFT (1U)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9339f54738946a68f7b4ad4beef2f80a">  809</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLMODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_WLMODE_SHIFT) &amp; DDRPHY_PGCR1_WLMODE_MASK)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a15e80479a0aa9f660188fa7d893043e0">  810</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_WLMODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_WLMODE_MASK) &gt;&gt; DDRPHY_PGCR1_WLMODE_SHIFT)</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"> * PDDISDX (R/W)</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * Power Down Disabled Byte: Indicates, if set, that the PLL and I/Os of a disabled byte should be powered down.</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9f9b07b22b79860eacaa4a395546c710">  817</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_PDDISDX_MASK (0x1U)</span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab9d3dc3859b9c870f646340309de6672">  818</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_PDDISDX_SHIFT (0U)</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0397a91579d72e3036b68f5e4b83f2d6">  819</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_PDDISDX_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR1_PDDISDX_SHIFT) &amp; DDRPHY_PGCR1_PDDISDX_MASK)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a94bfbef7417cab81bbba659249ebf61e">  820</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR1_PDDISDX_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR1_PDDISDX_MASK) &gt;&gt; DDRPHY_PGCR1_PDDISDX_SHIFT)</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160; </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/* Bitfield definition for register: PGSR0 */</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"> * APLOCK (R)</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"> * AC PLL Lock: Indicates, if set, that AC PLL has locked. This is a direct status of the AC PLL lock pin.</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7b539f0101b0d260010cad23f8ff1754">  828</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_APLOCK_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a638e8f7b2e0ff8d99f5897c3979ffd61">  829</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_APLOCK_SHIFT (31U)</span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5eabbb5f615199f90727f57215debc31">  830</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_APLOCK_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_APLOCK_MASK) &gt;&gt; DDRPHY_PGSR0_APLOCK_SHIFT)</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"> * PLDONE_CHN (R)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"> * PLL Lock Done per Channel: Indicates PLL locking has completed for each underlying channel. Bit 28 represents channel 0 while bit 29 represents channel 1.</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad7844a73eea224ea1b72111d154c4bb0">  837</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_PLDONE_CHN_MASK (0x30000000UL)</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaac569ad85b28b556c290ddfad374cc5">  838</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_PLDONE_CHN_SHIFT (28U)</span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a18122dd9778773f511bdd6e4f2084c87">  839</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_PLDONE_CHN_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_PLDONE_CHN_MASK) &gt;&gt; DDRPHY_PGSR0_PLDONE_CHN_SHIFT)</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"> * WEERR (R)</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"> * Write Eye Training Error: Indicates, if set, that there is an error in write eye training.</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acecf618b52437b180b0500b8bbf0eae5">  846</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WEERR_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3ae1078444cbcac3f0568cc91cea4952">  847</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WEERR_SHIFT (27U)</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7a6b0214bb98f52bf1b0500f560be7e7">  848</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WEERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_WEERR_MASK) &gt;&gt; DDRPHY_PGSR0_WEERR_SHIFT)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160; </div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment"> * REERR (R)</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment"> * Read Data Eye Training Error: Indicates, if set, that there is an error in read eye training.</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3e9c695b0f8a68b78a00aefe73ebe243">  855</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_REERR_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a432f9c807afc4a7c60679137c4a0cfe0">  856</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_REERR_SHIFT (26U)</span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af9d7776778d95fec5d89190a65e15430">  857</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_REERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_REERR_MASK) &gt;&gt; DDRPHY_PGSR0_REERR_SHIFT)</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160; </div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> * WDERR (R)</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"> * Write Data Bit Deskew Error: Indicates, if set, that there is an error in write bit deskew.</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aca6e32ae13a216ba3dd5262e9f6e7a6f">  864</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WDERR_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2feaa46a0ce69e80047d52cdede78a08">  865</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WDERR_SHIFT (25U)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2a3076c26469b44be49321bd28068dfe">  866</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WDERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_WDERR_MASK) &gt;&gt; DDRPHY_PGSR0_WDERR_SHIFT)</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160; </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"> * RDERR (R)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"> * Read Data Bit Deskew Error: Indicates, if set, that there is an error in read bit deskew.</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa0605ddc88d680c4239d2bbac26f8e3e">  873</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_RDERR_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a672ab7fb00465cbb57e7ad5bb8cd1fdd">  874</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_RDERR_SHIFT (24U)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2623122d5078295443f99454eab28fe6">  875</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_RDERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_RDERR_MASK) &gt;&gt; DDRPHY_PGSR0_RDERR_SHIFT)</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"> * WLAERR (R)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"> * Write Data Leveling Adjustment Error: Indicates, if set, that there is an error in write leveling adjustment.</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af957c1c2c6287ecd339286bf1a268f54">  882</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLAERR_MASK (0x800000UL)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaba89bfe3dd3b44a8f802174d6d246d8">  883</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLAERR_SHIFT (23U)</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae0e7f0b335203624a629b5eaf4b1fe81">  884</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLAERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_WLAERR_MASK) &gt;&gt; DDRPHY_PGSR0_WLAERR_SHIFT)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160; </div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment"> * QSGERR (R)</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"> * Read DQS Gate Training Error: Indicates, if set, that there is an error in DQS gate training.</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae8039d1f764aa2974d203ad79bb0dbe9">  891</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_QSGERR_MASK (0x400000UL)</span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a33ab8ee581ee47c93e69f3df96c53859">  892</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_QSGERR_SHIFT (22U)</span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acf9824a71e924fcae8c85b52ff970d5f">  893</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_QSGERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_QSGERR_MASK) &gt;&gt; DDRPHY_PGSR0_QSGERR_SHIFT)</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160; </div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment"> * WLERR (R)</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"> * Write Leveling Error: Indicates, if set, that there is an error in write leveling.</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af40affc96c4b293583453762bb6471a3">  900</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLERR_MASK (0x200000UL)</span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a48d4ef0d9167a482c0caaf46dff656aa">  901</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLERR_SHIFT (21U)</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaf1e8473318bdfc289185a6b559d1599">  902</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_WLERR_MASK) &gt;&gt; DDRPHY_PGSR0_WLERR_SHIFT)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160; </div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment"> * ZCERR (R)</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"> * Impedance Calibration Error: Indicates, if set, that there is an error in impedance calibration.</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2fc70a0737f89ddbad4b7930e5e338df">  909</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_ZCERR_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a389b1230d04f6ce9b2f5ab54092fe8e3">  910</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_ZCERR_SHIFT (20U)</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6bfeb7d079a575f567d74c9d5c39d689">  911</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_ZCERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_ZCERR_MASK) &gt;&gt; DDRPHY_PGSR0_ZCERR_SHIFT)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160; </div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment"> * WEDONE (R)</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment"> * Write Data Eye Training Done: Indicates, if set, that write eye training has completed.</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acc9c18e605d11708da40d735e0325e90">  918</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WEDONE_MASK (0x800U)</span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeb81031e57b9d0e8d62cc6a533f5fa17">  919</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WEDONE_SHIFT (11U)</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ade62b1626fd2bf3657bb5cb47698d275">  920</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WEDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_WEDONE_MASK) &gt;&gt; DDRPHY_PGSR0_WEDONE_SHIFT)</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160; </div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"> * REDONE (R)</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"> * Read Data Eye Training Done: Indicates, if set, that read eye training has completed.</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a80efed3928a5a24e4bfa630e22fa894a">  927</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_REDONE_MASK (0x400U)</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a27f733bd5ea4d6d6322f7e2605e49287">  928</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_REDONE_SHIFT (10U)</span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7718c600ad074d3620265f3383cc78a2">  929</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_REDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_REDONE_MASK) &gt;&gt; DDRPHY_PGSR0_REDONE_SHIFT)</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160; </div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"> * WDDONE (R)</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment"> * Write Data Bit Deskew Done: Indicates, if set, that write bit deskew has completed.</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a55e04a0edcf5863574f159db49c426b2">  936</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WDDONE_MASK (0x200U)</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1375c6571113a9080afc61829cffc559">  937</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WDDONE_SHIFT (9U)</span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a675ed021c6975ecf35406b19fd05bacb">  938</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WDDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_WDDONE_MASK) &gt;&gt; DDRPHY_PGSR0_WDDONE_SHIFT)</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160; </div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> * RDDONE (R)</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"> * Read Data Bit Deskew Done: Indicates, if set, that read bit deskew has completed.</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab14e3d5ad559a58e9fc027cb12ab9a86">  945</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_RDDONE_MASK (0x100U)</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a45879b6d2d552684d80fc9f455097042">  946</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_RDDONE_SHIFT (8U)</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae175f8a08eba122acb50614dc3fe1e86">  947</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_RDDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_RDDONE_MASK) &gt;&gt; DDRPHY_PGSR0_RDDONE_SHIFT)</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"> * WLADONE (R)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"> * Write Leveling Adjustment Done: Indicates, if set, that write leveling adjustment has completed.</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a175aa8e429632d5a85354c4b7fc086a5">  954</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLADONE_MASK (0x80U)</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab8ddac2d1b3e2498e1248792b4e6e2ac">  955</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLADONE_SHIFT (7U)</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afea3e6826a65acd2b6d6952f47a1b7e8">  956</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLADONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_WLADONE_MASK) &gt;&gt; DDRPHY_PGSR0_WLADONE_SHIFT)</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160; </div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment"> * QSGDONE (R)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"> * Read DQS Gate Training Done: Indicates, if set, that DQS gate training has completed.</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad7d090ef939aff733bf7a6e46a5d915d">  963</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_QSGDONE_MASK (0x40U)</span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4b7738af934b5bf388bf0587a6c558f7">  964</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_QSGDONE_SHIFT (6U)</span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab83a63ca3f389dee49b82046ff570d48">  965</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_QSGDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_QSGDONE_MASK) &gt;&gt; DDRPHY_PGSR0_QSGDONE_SHIFT)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160; </div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment"> * WLDONE (R)</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"> * Write Leveling Done: Indicates, if set, that write leveling has completed.</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9a52a13f035763903dd722fe0da9a796">  972</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLDONE_MASK (0x20U)</span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aad0342621cec572a63a7b27a0dac6e74">  973</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLDONE_SHIFT (5U)</span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a701690c77695b413d65ca820a81358ca">  974</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_WLDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_WLDONE_MASK) &gt;&gt; DDRPHY_PGSR0_WLDONE_SHIFT)</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160; </div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment"> * DIDONE (R)</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment"> * DRAM Initialization Done: Indicates, if set, that DRAM initialization has completed.</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5073f39a6c6ab976eff57d92c908309b">  981</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_DIDONE_MASK (0x10U)</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a44bdfda458e8d940d6ff3b1a5bf9e679">  982</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_DIDONE_SHIFT (4U)</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac329241a93daeadc9d519ad363db0b3d">  983</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_DIDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_DIDONE_MASK) &gt;&gt; DDRPHY_PGSR0_DIDONE_SHIFT)</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"> * ZCDONE (R)</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment"> * Impedance Calibration Done: Indicates, if set, that impedance calibration has completed.</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4f95fccd4ed38fbdc71485a476eb0b8f">  990</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_ZCDONE_MASK (0x8U)</span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3c00c8bed74b730438aefd697d594b55">  991</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_ZCDONE_SHIFT (3U)</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab2b529ff3f61c62ad494f633fa5be8c7">  992</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_ZCDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_ZCDONE_MASK) &gt;&gt; DDRPHY_PGSR0_ZCDONE_SHIFT)</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160; </div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"> * DCDONE (R)</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment"> * Digital Delay Line (DDL) Calibration Done: Indicates, if set, that DDL calibration has completed.</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2c92fcdf0a26ba0a2d79ab248b341aea">  999</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_DCDONE_MASK (0x4U)</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a923e66d3339bed11723e15daf940ef8b"> 1000</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_DCDONE_SHIFT (2U)</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aba0c85afdcf56ad7646211a69eb0c18c"> 1001</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_DCDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_DCDONE_MASK) &gt;&gt; DDRPHY_PGSR0_DCDONE_SHIFT)</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160; </div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment"> * PLDONE (R)</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment"> * PLL Lock Done: Indicates, if set, that PLL locking has completed.</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa79775ea61568be294c47e31efbf4a11"> 1008</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_PLDONE_MASK (0x2U)</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a72381a5cf4d3518c26a38e23f6626d70"> 1009</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_PLDONE_SHIFT (1U)</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2ce48afa6e261b752bbe0c57db6ff269"> 1010</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_PLDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_PLDONE_MASK) &gt;&gt; DDRPHY_PGSR0_PLDONE_SHIFT)</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"> * IDONE (R)</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment"> * Initialization Done: Indicates, if set, that the DDR system initialization has completed. This bit is set after all the selected initialization routines in PIR register have completed.</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af42bab2f1c8f9e86a0ee5c8d182a7819"> 1017</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_IDONE_MASK (0x1U)</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a85720b07fb2810e61567b66652490f78"> 1018</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_IDONE_SHIFT (0U)</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad5d1feaea07b8c6fa03ea6f58ab2dbcd"> 1019</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR0_IDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR0_IDONE_MASK) &gt;&gt; DDRPHY_PGSR0_IDONE_SHIFT)</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160; </div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">/* Bitfield definition for register: PGSR1 */</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"> * PARERR (R)</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment"> * RDIMM Parity Error: Indicates, if set, that there was a parity error (i.e. err_out_n was sampled low) during one of the transactions to the RDIMM buffer chip. This bit remains asserted until cleared by the PIR.CLRSR.</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a95cebf42af936e6eababb7a15da956b3"> 1027</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_PARERR_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab0cb38773db8844d2f31c74a7a919bf5"> 1028</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_PARERR_SHIFT (31U)</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a637a1824bab79bd8174b50307f0a5409"> 1029</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_PARERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR1_PARERR_MASK) &gt;&gt; DDRPHY_PGSR1_PARERR_SHIFT)</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160; </div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment"> * VTSTOP (R)</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment"> * VT Stop: Indicates, if set, that the VT calculation logic has stopped computing the next values for the VT compensated delay line values. After assertion of the PGCR.INHVT, the VTSTOP bit should be read to ensure all VT compensation logic has stopped computations before writing to the delay line registers.</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1d3781228160c8eac13a2dc9944d354a"> 1036</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_VTSTOP_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8c28d6c3591207e3153b78ccb1ba6c81"> 1037</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_VTSTOP_SHIFT (30U)</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac88e121601ba2fb324a78d672850e346"> 1038</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_VTSTOP_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR1_VTSTOP_MASK) &gt;&gt; DDRPHY_PGSR1_VTSTOP_SHIFT)</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160; </div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment"> * DLTCODE (R)</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"> * Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the AC delay line digital test output.</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a97319b6f7c21c26bcd8c5eba5db047d4"> 1045</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_DLTCODE_MASK (0x1FFFFFEUL)</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9f4ec5cb75d9a7e605916209742e620c"> 1046</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_DLTCODE_SHIFT (1U)</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a03dc326454e0b2be07882efda34cc90a"> 1047</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_DLTCODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR1_DLTCODE_MASK) &gt;&gt; DDRPHY_PGSR1_DLTCODE_SHIFT)</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160; </div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment"> * DLTDONE (R)</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"> * Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the AC delay line digital test output.</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a27953ad01318d03d07c1a8c6c4d13e5f"> 1054</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_DLTDONE_MASK (0x1U)</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab3efdf663c92f36b8bda2c4951563fd9"> 1055</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_DLTDONE_SHIFT (0U)</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a927251f0e4a0767b4976509507c76947"> 1056</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGSR1_DLTDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGSR1_DLTDONE_MASK) &gt;&gt; DDRPHY_PGSR1_DLTDONE_SHIFT)</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160; </div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/* Bitfield definition for register: PLLCR */</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment"> * BYP (R/W)</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment"> * PLL Bypass: Bypasses the PLL, if set, to 1.</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8dc58ca650a6e5479c3dd99eb9f8edec"> 1064</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_BYP_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad546b8a20b5a8755008c210514f28e55"> 1065</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_BYP_SHIFT (31U)</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6c3d858c4239c04abcbc4e6572869048"> 1066</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_BYP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_BYP_SHIFT) &amp; DDRPHY_PLLCR_BYP_MASK)</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a446ce261666069111ffcaa93ec36b71e"> 1067</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_BYP_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_BYP_MASK) &gt;&gt; DDRPHY_PLLCR_BYP_SHIFT)</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160; </div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment"> * PLLRST (R/W)</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"> * PLL Rest: Resets the PLLs by driving the PLL reset pin. This bit is not self-clearing and a ‘0’ must be written to de-assert the reset.</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aad71ee8223191474a1a49a0fb6727736"> 1074</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_PLLRST_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad3232ab5732512cdcf35f58f9f5a09f3"> 1075</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_PLLRST_SHIFT (30U)</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a37a96cc01a9021a9cdca56442a89df95"> 1076</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_PLLRST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_PLLRST_SHIFT) &amp; DDRPHY_PLLCR_PLLRST_MASK)</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abed3da6893252365b5fb02d688053ef7"> 1077</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_PLLRST_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_PLLRST_MASK) &gt;&gt; DDRPHY_PLLCR_PLLRST_SHIFT)</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160; </div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment"> * PLLPD (R/W)</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"> * PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin. This bit is not self-clearing and a ‘0’ must be written to de-assert the power-down.</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae6ed68e698d49c007dde53b06a9b69c9"> 1084</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_PLLPD_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2304f389a5a2f4d0aad2c7f0cdd2e394"> 1085</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_PLLPD_SHIFT (29U)</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af3adc3589c86cba0d0eba1c40cf79a04"> 1086</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_PLLPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_PLLPD_SHIFT) &amp; DDRPHY_PLLCR_PLLPD_MASK)</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad6b1546b15dea842c73f73ed218152ed"> 1087</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_PLLPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_PLLPD_MASK) &gt;&gt; DDRPHY_PLLCR_PLLPD_SHIFT)</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160; </div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment"> * FRQSEL (R/W)</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment"> * PLL Frequency Select: Selects the operating range of the PLL. Valid values for PHYs that go up to 2133 Mbps are:</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment"> * 00 = PLL reference clock (ctl_clk/REF_CLK) ranges from 335MHz to 533MHz 01 = PLL reference clock (ctl_clk/REF_CLK) ranges from 225MHz to 385MHz 10 = Reserved</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment"> * 11 = PLL reference clock (ctl_clk/REF_CLK) ranges from 166MHz to 275MHz</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"> * Valid values for PHYs that don’t go up to 2133 Mbps are:</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"> * 00 = PLL reference clock (ctl_clk/REF_CLK) ranges from 250MHz to 400MHz 01 = PLL reference clock (ctl_clk/REF_CLK) ranges from 166MHz to 300MHz 10 = Reserved</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0073ab5a33da2a202b6b3f4d591431ef"> 1099</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_FRQSEL_MASK (0xC0000UL)</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a335e4220a8f4375f14eda5049135f85d"> 1100</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_FRQSEL_SHIFT (18U)</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3efc78e97cffe551a7d5e6cac43ec775"> 1101</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_FRQSEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_FRQSEL_SHIFT) &amp; DDRPHY_PLLCR_FRQSEL_MASK)</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2801df4fe09a85b8ac87a178fed626af"> 1102</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_FRQSEL_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_FRQSEL_MASK) &gt;&gt; DDRPHY_PLLCR_FRQSEL_SHIFT)</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160; </div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment"> * QPMODE (R/W)</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"> * PLL Quadrature Phase Mode: Enables, if set, the quadrature phase clock outputs. This mode is not used in this version of the PHY.</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac811ab52b14775e0aa8787d8982b9715"> 1109</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_QPMODE_MASK (0x20000UL)</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6d7945dc42482dbc605ca4d9c33e8f61"> 1110</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_QPMODE_SHIFT (17U)</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aec192f8e3eb7e156bad43bfc52ed57c9"> 1111</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_QPMODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_QPMODE_SHIFT) &amp; DDRPHY_PLLCR_QPMODE_MASK)</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aad823e51ce2e8189198e8325e5b108a6"> 1112</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_QPMODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_QPMODE_MASK) &gt;&gt; DDRPHY_PLLCR_QPMODE_SHIFT)</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160; </div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"> * CPPC (R/W)</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment"> * Charge Pump Proportional Current Control</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3b58fc8edb3299cfea78797b71b50d63"> 1119</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_CPPC_MASK (0x1E000UL)</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a59829353d69744d3ff08ae2606e273ac"> 1120</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_CPPC_SHIFT (13U)</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac27824d163dd7ef34c6ab599ea1c6322"> 1121</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_CPPC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_CPPC_SHIFT) &amp; DDRPHY_PLLCR_CPPC_MASK)</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a61d1e8dd8c061cceacafc61bbb03ed44"> 1122</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_CPPC_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_CPPC_MASK) &gt;&gt; DDRPHY_PLLCR_CPPC_SHIFT)</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160; </div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment"> * CPIC (R/W)</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"> * Charge Pump Integrating Current Control</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a19cd3e9668d8676e8eefbf7ea896a4bf"> 1129</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_CPIC_MASK (0x1800U)</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a358222b3becc21d469ddfc407716690c"> 1130</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_CPIC_SHIFT (11U)</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad8b0d0dab5d0ececcd01ed008f75cbd4"> 1131</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_CPIC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_CPIC_SHIFT) &amp; DDRPHY_PLLCR_CPIC_MASK)</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab432ffabec6351859392356867cc457c"> 1132</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_CPIC_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_CPIC_MASK) &gt;&gt; DDRPHY_PLLCR_CPIC_SHIFT)</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160; </div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment"> * GSHIFT (R/W)</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment"> * Gear Shift: Enables, if set, rapid locking mode.</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae054abadf6d07598d38fc12bdd85c500"> 1139</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_GSHIFT_MASK (0x400U)</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a110c94106713c149035fc2baf5a3a64f"> 1140</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_GSHIFT_SHIFT (10U)</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af46570c5401e646083289d5d759b0965"> 1141</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_GSHIFT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_GSHIFT_SHIFT) &amp; DDRPHY_PLLCR_GSHIFT_MASK)</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aae0f46202d007060cf7e01abc7a05c0e"> 1142</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_GSHIFT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_GSHIFT_MASK) &gt;&gt; DDRPHY_PLLCR_GSHIFT_SHIFT)</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160; </div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment"> * ATOEN (R/W)</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment"> * Analog Test Enable (ATOEN): Selects the analog test signal that is driven on the analog test output pin. Otherwise the analog test output is tri-stated. This allows analog test output pins from multiple PLLs to be connected together. Valid values are:</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"> * 0000 = All PLL analog test signals are tri-stated 0001 = AC PLL analog test signal is driven out</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"> * 0010 = DATX8 0 PLL analog test signal is driven out 0011 = DATX8 1 PLL analog test signal is driven out 0100 = DATX8 2 PLL analog test signal is driven out 0101 = DATX8 3 PLL analog test signal is driven out 0110 = DATX8 4 PLL analog test signal is driven out 0111 = DATX8 5 PLL analog test signal is driven out 1000 = DATX8 6 PLL analog test signal is driven out 1001 = DATX8 7 PLL analog test signal is driven out 1010 = DATX8 8 PLL analog test signal is driven out 1011 – 1111 = Reserved</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a488e6846ffa9d366124a2744adbe76b7"> 1151</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_ATOEN_MASK (0x3C0U)</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a18498f2d7f247bd31fd8ec7fd402da09"> 1152</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_ATOEN_SHIFT (6U)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abe8c6acda97a47147addf6dba0b6d788"> 1153</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_ATOEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_ATOEN_SHIFT) &amp; DDRPHY_PLLCR_ATOEN_MASK)</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae8042dde3a2dd222557449156d3ffecd"> 1154</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_ATOEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_ATOEN_MASK) &gt;&gt; DDRPHY_PLLCR_ATOEN_SHIFT)</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160; </div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"> * ATC (R/W)</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment"> * Analog Test Control: Selects various PLL analog test signals to be brought out via PLL analog test output pin (pll_ato). Valid values are:</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment"> * 0000 = Reserved</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment"> * 0001 = vdd_ckin</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment"> * 0010 = vrfbf</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment"> * 0011 = vdd_cko</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment"> * 0100 = vp_cp</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment"> * 0101 = vpfil(vp)</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"> * 0110 = Reserved</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"> * 0111 = gd</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"> * 1000 = vcntrl_atb</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"> * 1001 = vref_atb</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment"> * 1010 = vpsf_atb</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment"> * 1011 – 1111 = Reserved</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a27240b24d62a760f90c7b309bc49da56"> 1173</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_ATC_MASK (0x3CU)</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae483f9a5b026e4991ba69f8f495e796e"> 1174</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_ATC_SHIFT (2U)</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a43545d9ef9e64e48302fd257e260962d"> 1175</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_ATC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_ATC_SHIFT) &amp; DDRPHY_PLLCR_ATC_MASK)</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0281a7604ccdc0290dfe56d3d5a40def"> 1176</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_ATC_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_ATC_MASK) &gt;&gt; DDRPHY_PLLCR_ATC_SHIFT)</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160; </div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment"> * DTC (R/W)</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"> * Digital Test Control: Selects various PLL digital test signals and other test mode signals to be brought out via bit [1] of the PLL digital test output (pll_dto[1]). Valid values are:</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment"> * 00 = ‘0’ (Test output is disabled) 01 = PLL x1 clock (X1)</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment"> * 10 = PLL reference (input) clock (REF_CLK) 11 = PLL feedback clock (FB_X1)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac116a187d810cee85ac19d1026eed2e7"> 1185</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_DTC_MASK (0x3U)</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a258fbb62eeed380d7fe715591c836486"> 1186</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_DTC_SHIFT (0U)</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9e5dfa7eaadf1d951333a122e316ae86"> 1187</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_DTC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PLLCR_DTC_SHIFT) &amp; DDRPHY_PLLCR_DTC_MASK)</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a07626015f92102c645c8d44035f43629"> 1188</a></span>&#160;<span class="preprocessor">#define DDRPHY_PLLCR_DTC_GET(x) (((uint32_t)(x) &amp; DDRPHY_PLLCR_DTC_MASK) &gt;&gt; DDRPHY_PLLCR_DTC_SHIFT)</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160; </div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">/* Bitfield definition for register: PTR0 */</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment"> * TPLLPD (R/W)</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment"> * PLL Power-Down Time: Number of configuration or APB clock cycles that the PLL must remain in power-down mode, i.e. number of clock cycles from when PLL power-down pin is asserted to when PLL power-down pin is de-asserted. This must correspond to a value that is equal to or more than 1us. Default value corresponds to 1us.</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4f22be73f3b54250e54cd8048f7e92f6"> 1196</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPLLPD_MASK (0xFFE00000UL)</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab7e776432b8d9303126a7a6f46ebdab3"> 1197</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPLLPD_SHIFT (21U)</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a92800d9980258d84d3f31448158c5fe0"> 1198</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPLLPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR0_TPLLPD_SHIFT) &amp; DDRPHY_PTR0_TPLLPD_MASK)</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3eac3fb89d71ebe7f073947ef0f4b848"> 1199</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPLLPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR0_TPLLPD_MASK) &gt;&gt; DDRPHY_PTR0_TPLLPD_SHIFT)</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160; </div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment"> * TPLLGS (R/W)</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment"> * PLL Gear Shift Time: Number of configuration or APB clock cycles from when the PLL reset pin is de-asserted to when the PLL gear shift pin is de-asserted. This must correspond to a value that is equal to or more than 4us. Default value corresponds to 4us.</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a665bc352e4ae96b208004132a0012273"> 1206</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPLLGS_MASK (0x1FFFC0UL)</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a62937dc7511ecef39679d6c1ddd35362"> 1207</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPLLGS_SHIFT (6U)</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6097d2628d25387f0b13cc20d219d741"> 1208</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPLLGS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR0_TPLLGS_SHIFT) &amp; DDRPHY_PTR0_TPLLGS_MASK)</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa4d565c16b117d61e4bf2a93bf9e2762"> 1209</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPLLGS_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR0_TPLLGS_MASK) &gt;&gt; DDRPHY_PTR0_TPLLGS_SHIFT)</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160; </div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment"> * TPHYRST (R/W)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment"> * PHY Reset Time: Number of configuration or APB clock cycles that the PHY reset must remain asserted after PHY calibration is done before the reset to the PHY is de-asserted. This is used to extend the reset to the PHY so that the reset is asserted for some clock cycles after the clocks are stable. Valid values are from 1 to 63 (the value must be non-zero).</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4b4027f66cb677fae60a2b323230dc4d"> 1216</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPHYRST_MASK (0x3FU)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af7a71368dd0e89f420be61d7f0a6e125"> 1217</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPHYRST_SHIFT (0U)</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9ab63bea875fe74d8561c0a6d82d7e72"> 1218</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPHYRST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR0_TPHYRST_SHIFT) &amp; DDRPHY_PTR0_TPHYRST_MASK)</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a52642a0db7f52bb1c5897f0b99543883"> 1219</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR0_TPHYRST_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR0_TPHYRST_MASK) &gt;&gt; DDRPHY_PTR0_TPHYRST_SHIFT)</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160; </div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/* Bitfield definition for register: PTR1 */</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment"> * TPLLLOCK (R/W)</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment"> * PLL Lock Time: Number of configuration or APB clock cycles for the PLL to stabilize and lock, i.e. number of clock cycles from when the PLL reset pin is de-asserted to when the PLL has lock and is ready for use. This must correspond to a value that is equal to or more than 100us. Default value corresponds to 100us.</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a34833268ba1f5d887b11fb9c604904d1"> 1227</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR1_TPLLLOCK_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a55a5925d5f3058d18deb0b59b85e7c89"> 1228</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR1_TPLLLOCK_SHIFT (16U)</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a778897d61aff39ef20704f45717ae2aa"> 1229</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR1_TPLLLOCK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR1_TPLLLOCK_SHIFT) &amp; DDRPHY_PTR1_TPLLLOCK_MASK)</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abe070b983a3e70e3f1a0565cdd16509d"> 1230</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR1_TPLLLOCK_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR1_TPLLLOCK_MASK) &gt;&gt; DDRPHY_PTR1_TPLLLOCK_SHIFT)</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160; </div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment"> * TPLLRST (R/W)</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment"> * PLL Reset Time: Number of configuration or APB clock cycles that the PLL must remain in reset mode, i.e. number of clock cycles from when PLL power-down pin is de-asserted and PLL reset pin is asserted to when PLL reset pin is de-asserted.</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"> * The setting must correspond to a value that is equal to, or greater than, 3us.</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab8629c0c93e46c3765cd603f50e9c48a"> 1238</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR1_TPLLRST_MASK (0x1FFFU)</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2fabccdad029952c6613d198da2db95c"> 1239</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR1_TPLLRST_SHIFT (0U)</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a933d28be798ef9d3ce9256818609c1e8"> 1240</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR1_TPLLRST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR1_TPLLRST_SHIFT) &amp; DDRPHY_PTR1_TPLLRST_MASK)</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7e9926079bcd93ad403186b8c401266d"> 1241</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR1_TPLLRST_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR1_TPLLRST_MASK) &gt;&gt; DDRPHY_PTR1_TPLLRST_SHIFT)</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160; </div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">/* Bitfield definition for register: PTR2 */</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment"> * TWLDLYS (R/W)</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment"> * Write Leveling Delay Settling Time: Number of controller clock cycles from when a new value of the write leveling delay is applies to the LCDL to when to DQS high is driven high. This allows the delay to settle.</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a94369cd81b0d5e6d81297269b9f0f301"> 1249</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TWLDLYS_MASK (0xF8000UL)</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a87a68539e152972857274f69a18dd8c4"> 1250</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TWLDLYS_SHIFT (15U)</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a509fa65f0f9698081fdd4110bb1f5be6"> 1251</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TWLDLYS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR2_TWLDLYS_SHIFT) &amp; DDRPHY_PTR2_TWLDLYS_MASK)</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a38629d27944c27aaec57efe76aba2c88"> 1252</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TWLDLYS_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR2_TWLDLYS_MASK) &gt;&gt; DDRPHY_PTR2_TWLDLYS_SHIFT)</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160; </div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment"> * TCALH (R/W)</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment"> * Calibration Hold Time: Number of controller clock cycles from when the clock was disabled (cal_clk_en deasserted) to when calibration is enable (cal_en asserted).</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a11c187706cfcda42b7efd96e4e50c263"> 1259</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALH_MASK (0x7C00U)</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a43e8f29c080a5ebf39543668822ede29"> 1260</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALH_SHIFT (10U)</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a05d02712293dbe2c588f61031b47b96a"> 1261</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALH_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR2_TCALH_SHIFT) &amp; DDRPHY_PTR2_TCALH_MASK)</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a65880c1e44dbe499056dbeb806881453"> 1262</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALH_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR2_TCALH_MASK) &gt;&gt; DDRPHY_PTR2_TCALH_SHIFT)</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160; </div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment"> * TCALS (R/W)</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment"> * Calibration Setup Time: Number of controller clock cycles from when calibration is enabled (cal_en asserted) to when the calibration clock is asserted again (cal_clk_en asserted).</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a19f2cc09a6928c3e736d52ee83f41c26"> 1269</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALS_MASK (0x3E0U)</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae279a2c0278c5678470b27f4c9f2cafa"> 1270</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALS_SHIFT (5U)</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8093e9ece8901033720396799e5dd65d"> 1271</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR2_TCALS_SHIFT) &amp; DDRPHY_PTR2_TCALS_MASK)</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a07421155d37d95971cda07188c2e472d"> 1272</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALS_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR2_TCALS_MASK) &gt;&gt; DDRPHY_PTR2_TCALS_SHIFT)</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160; </div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment"> * TCALON (R/W)</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment"> * Calibration On Time: Number of clock cycles that the calibration clock is enabled (cal_clk_en asserted).</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a857f11e2d770f167f096149ac02149b7"> 1279</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALON_MASK (0x1FU)</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a71e1aba4ca8313fea5eca20f4454b553"> 1280</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALON_SHIFT (0U)</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1e8ebf17cf94bfbe6ae3e498cc1d3912"> 1281</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALON_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR2_TCALON_SHIFT) &amp; DDRPHY_PTR2_TCALON_MASK)</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a58a55c2c32af5d19bf9166de3b2552d1"> 1282</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR2_TCALON_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR2_TCALON_MASK) &gt;&gt; DDRPHY_PTR2_TCALON_SHIFT)</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160; </div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">/* Bitfield definition for register: PTR3 */</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment"> * TDINIT1 (R/W)</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment"> * DRAM Initialization Time 1: DRAM initialization time in DRAM clock cycles corresponding to the following:</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment"> * DDR3 = CKE high time to first command (tRFC + 10 ns or 5 tCK, whichever is bigger) DDR2 = CKE high time to first command (400 ns)</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment"> * Default value corresponds to DDR3 tRFC of 360ns at 1066 MHz.</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ada786085fe5ee023eed3d42c4b6f0798"> 1292</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR3_TDINIT1_MASK (0x1FF00000UL)</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab7d66cbbc3268c7c7f4f6258a8366324"> 1293</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR3_TDINIT1_SHIFT (20U)</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3b932bc1f9d00507aee4c56b8af6d521"> 1294</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR3_TDINIT1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR3_TDINIT1_SHIFT) &amp; DDRPHY_PTR3_TDINIT1_MASK)</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3d436ff95c7cfc95c00964ee6284e0e3"> 1295</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR3_TDINIT1_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR3_TDINIT1_MASK) &gt;&gt; DDRPHY_PTR3_TDINIT1_SHIFT)</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160; </div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"> * TDINIT0 (R/W)</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"> * DRAM Initialization Time 0: DRAM initialization time in DRAM clock cycles corresponding to the following:</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment"> * DDR3 = CKE low time with power and clock stable (500 us) DDR2 = CKE low time with power and clock stable (200 us) Default value corresponds to DDR3 500 us at 1066 MHz.</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment"> * During Verilog simulations, it is recommended that this value is changed to a much smaller value in order to avoid long simulation times. However, this may cause a memory model error, due to a violation of the CKE setup sequence. This violation is expected if this value is not programmed to the required SDRAM CKE low time, but memory models should be able to tolerate this violation without malfunction of the model.</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8092618f0292e2ecffb35f5628c5a43e"> 1304</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR3_TDINIT0_MASK (0xFFFFFUL)</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6e6e82403156e2c81ecebfc95934fa94"> 1305</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR3_TDINIT0_SHIFT (0U)</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af641fa8e6a2e9b642e3ce4e9060eadc4"> 1306</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR3_TDINIT0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR3_TDINIT0_SHIFT) &amp; DDRPHY_PTR3_TDINIT0_MASK)</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0763c40d717445b887269fd92e6570ae"> 1307</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR3_TDINIT0_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR3_TDINIT0_MASK) &gt;&gt; DDRPHY_PTR3_TDINIT0_SHIFT)</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160; </div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">/* Bitfield definition for register: PTR4 */</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"> * TDINIT3 (R/W)</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment"> * DRAM Initialization Time 3: DRAM initialization time in DRAM clock cycles corresponding to the following:</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment"> * DDR3 = Time from ZQ initialization command to first command (1 us) Default value corresponds to the DDR3 640ns at 1066 MHz.</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af5c8299a38680f3a4959ad21570b2459"> 1316</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR4_TDINIT3_MASK (0xFFC0000UL)</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8a39a4f1ad2dcaaf3a8efd07fd00dea2"> 1317</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR4_TDINIT3_SHIFT (18U)</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8849b7004a1c6d50d3cb7315d3130db9"> 1318</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR4_TDINIT3_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR4_TDINIT3_SHIFT) &amp; DDRPHY_PTR4_TDINIT3_MASK)</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9e765e9db6b7db2d42b5dc3b0d742795"> 1319</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR4_TDINIT3_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR4_TDINIT3_MASK) &gt;&gt; DDRPHY_PTR4_TDINIT3_SHIFT)</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160; </div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"> * TDINIT2 (R/W)</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment"> * DRAM Initialization Time 2: DRAM initialization time in DRAM clock cycles corresponding to the following:</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment"> * DDR3 = Reset low time (200 us on power-up or 100 ns after power-up) Default value corresponds to DDR3 200 us at 1066 MHz.</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0bc2dcf1cddcab69b8f95e394d3b0392"> 1327</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR4_TDINIT2_MASK (0x3FFFFUL)</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2adf16dda048ecc526e392ff197e5985"> 1328</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR4_TDINIT2_SHIFT (0U)</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2a2b216ba9ee46dd72ad3d14b3136618"> 1329</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR4_TDINIT2_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PTR4_TDINIT2_SHIFT) &amp; DDRPHY_PTR4_TDINIT2_MASK)</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a91c7f1bcbc130568a2e23b101d308544"> 1330</a></span>&#160;<span class="preprocessor">#define DDRPHY_PTR4_TDINIT2_GET(x) (((uint32_t)(x) &amp; DDRPHY_PTR4_TDINIT2_MASK) &gt;&gt; DDRPHY_PTR4_TDINIT2_SHIFT)</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160; </div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">/* Bitfield definition for register: ACMDLR */</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment"> * MDLD (R/W)</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment"> * MDL Delay: Delay select for the LCDL for the Master Delay Line.</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#affa7a29971b31494f1290ea0c29970e1"> 1338</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_MDLD_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0d931adc36c68c2538119ef09ace2e14"> 1339</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_MDLD_SHIFT (16U)</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5e1ead187c9684ceee7f19322b9b79fa"> 1340</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_MDLD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACMDLR_MDLD_SHIFT) &amp; DDRPHY_ACMDLR_MDLD_MASK)</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a12cc9bf6f4f4090c771ace07ebac95a0"> 1341</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_MDLD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACMDLR_MDLD_MASK) &gt;&gt; DDRPHY_ACMDLR_MDLD_SHIFT)</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160; </div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment"> * TPRD (R/W)</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment"> * Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6f8c7a4bfa4ced706f9e11e126f5c1d6"> 1348</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_TPRD_MASK (0xFF00U)</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6f629b23c002e9f4b7a8665fd5214860"> 1349</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_TPRD_SHIFT (8U)</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a40d6d01820273378cee79e2412c03f5b"> 1350</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_TPRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACMDLR_TPRD_SHIFT) &amp; DDRPHY_ACMDLR_TPRD_MASK)</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3584bbe078a47a0f58b8f3d4fe1e497e"> 1351</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_TPRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACMDLR_TPRD_MASK) &gt;&gt; DDRPHY_ACMDLR_TPRD_SHIFT)</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160; </div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment"> * IPRD (R/W)</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment"> * Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a00d48b3192999b48cc02702f9b086bb3"> 1358</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_IPRD_MASK (0xFFU)</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac22f391287ab4cc80827456b271fb2a0"> 1359</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_IPRD_SHIFT (0U)</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac01e7ff378000eec6b3e3c6f68636c0f"> 1360</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_IPRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACMDLR_IPRD_SHIFT) &amp; DDRPHY_ACMDLR_IPRD_MASK)</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a91c6e06e2ee918266f53d4be5b0c6273"> 1361</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACMDLR_IPRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACMDLR_IPRD_MASK) &gt;&gt; DDRPHY_ACMDLR_IPRD_SHIFT)</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160; </div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">/* Bitfield definition for register: ACBDLR */</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment"> * ACBD (R/W)</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment"> * Address/Command Bit Delay: Delay select for the BDLs on address and command signals.</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac378f28f5be2c135e5e68a88acf17bfc"> 1369</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_ACBD_MASK (0xFC0000UL)</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aff2c8e05f79a301256d32218cd673eb3"> 1370</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_ACBD_SHIFT (18U)</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acf937672a259d2f8201d5b91e5fb5064"> 1371</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_ACBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACBDLR_ACBD_SHIFT) &amp; DDRPHY_ACBDLR_ACBD_MASK)</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa3d54057388c40e621483ac192901e21"> 1372</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_ACBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACBDLR_ACBD_MASK) &gt;&gt; DDRPHY_ACBDLR_ACBD_SHIFT)</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160; </div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment"> * CK2BD (R/W)</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment"> * CK2 Bit Delay: Delay select for the BDL on CK2.</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0bdd9223795d5166b7733e380bd7ae5b"> 1379</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK2BD_MASK (0x3F000UL)</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8279dadc91fad5abaf03f8813c501317"> 1380</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK2BD_SHIFT (12U)</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8fe49a6e02b090912b8436c28ad04299"> 1381</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK2BD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACBDLR_CK2BD_SHIFT) &amp; DDRPHY_ACBDLR_CK2BD_MASK)</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a85c4677a4b30c885de945b374b124317"> 1382</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK2BD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACBDLR_CK2BD_MASK) &gt;&gt; DDRPHY_ACBDLR_CK2BD_SHIFT)</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160; </div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment"> * CK1BD (R/W)</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment"> * CK1 Bit Delay: Delay select for the BDL on CK1.</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8e37ab11d09d65ba32172efa08e520f7"> 1389</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK1BD_MASK (0xFC0U)</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af39b1a0f0c585cdc60295942bf3e7d1f"> 1390</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK1BD_SHIFT (6U)</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa54c27c5232387734f2a022cb47c5791"> 1391</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK1BD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACBDLR_CK1BD_SHIFT) &amp; DDRPHY_ACBDLR_CK1BD_MASK)</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3473d7ba5937e381bbcb88b7efed8404"> 1392</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK1BD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACBDLR_CK1BD_MASK) &gt;&gt; DDRPHY_ACBDLR_CK1BD_SHIFT)</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160; </div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment"> * CK0BD (R/W)</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment"> * CK0 Bit Delay: Delay select for the BDL on CK0.</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a546e73e0076cca017c96b548e0714f7a"> 1399</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK0BD_MASK (0x3FU)</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2b66535f8bc1112923d5ff5c3c1f62ee"> 1400</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK0BD_SHIFT (0U)</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4ec736e25ebf2961a34e6e43fe90e26f"> 1401</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK0BD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACBDLR_CK0BD_SHIFT) &amp; DDRPHY_ACBDLR_CK0BD_MASK)</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9dff823a221951a0c78f3bf3d420bf1c"> 1402</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACBDLR_CK0BD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACBDLR_CK0BD_MASK) &gt;&gt; DDRPHY_ACBDLR_CK0BD_SHIFT)</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160; </div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">/* Bitfield definition for register: ACIOCR */</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment"> * ACSR (R/W)</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment"> * Address/Command Slew Rate (D3F I/O Only): Selects slew rate of the I/O for all address and command pins.</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a336d5d187e1fab7926330974e51fa2d9"> 1410</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACSR_MASK (0xC0000000UL)</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa858d6c806537a3e12bdcd6d500091d0"> 1411</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACSR_SHIFT (30U)</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a82170e810deeea4a4e563b236003169b"> 1412</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACSR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_ACSR_SHIFT) &amp; DDRPHY_ACIOCR_ACSR_MASK)</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a32f48f3ab0eca4dfb8e6fd56e189471e"> 1413</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACSR_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_ACSR_MASK) &gt;&gt; DDRPHY_ACIOCR_ACSR_SHIFT)</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160; </div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment"> * RSTIOM (R/W)</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment"> * SDRAM Reset I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for SDRAM Reset.</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1aa5a2be3b4fb5b031c47ceb1f9b2496"> 1420</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTIOM_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac6a7d0079b635102304c9cebb50f2451"> 1421</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTIOM_SHIFT (29U)</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae4a4c042b2e9d6d214706b7c18e80796"> 1422</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTIOM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_RSTIOM_SHIFT) &amp; DDRPHY_ACIOCR_RSTIOM_MASK)</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8226edeadf37545f633ea4cf3bfea6f0"> 1423</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTIOM_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_RSTIOM_MASK) &gt;&gt; DDRPHY_ACIOCR_RSTIOM_SHIFT)</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160; </div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment"> * RSTPDR (R/W)</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment"> * SDRAM Reset Power Down Receiver: Powers down, when set, the input receiver on the I/O for SDRAM RST# pin.</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4967abd6e91b3fd93a1892c9f4966482"> 1430</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTPDR_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1850b326802f538c273b24d80f53d312"> 1431</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTPDR_SHIFT (28U)</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac3f593e76ca765256fab07e134ef70bb"> 1432</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTPDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_RSTPDR_SHIFT) &amp; DDRPHY_ACIOCR_RSTPDR_MASK)</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeaece3f8e6738876a1b42ddff47da94f"> 1433</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_RSTPDR_MASK) &gt;&gt; DDRPHY_ACIOCR_RSTPDR_SHIFT)</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160; </div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment"> * RSTPDD1 (R/W)</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment"> * SDRAM Reset Power Down Driver: Powers down, when set, the output driver on the I/O for SDRAM RST# pin.</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af6e16c3a96fea08594383889fdddd237"> 1440</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTPDD1_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0e7fc1d2370f04f8f0bbafcc4720ce6b"> 1441</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTPDD1_SHIFT (27U)</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3e1748ebd67162d9573bd2048019c30f"> 1442</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_RSTPDD1_SHIFT) &amp; DDRPHY_ACIOCR_RSTPDD1_MASK)</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1d473cad0a1280f7a3c272390b93e7d6"> 1443</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_RSTPDD1_MASK) &gt;&gt; DDRPHY_ACIOCR_RSTPDD1_SHIFT)</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160; </div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment"> * RSTODT (R/W)</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment"> * SDRAM Reset On-Die Termination: Enables, when set, the on-die termination on the I/O for SDRAM RST# pin.</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad19b15453e29fb19a17ce65e24bb9d09"> 1450</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTODT_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4dadb09acf4d5e5316f73bd84fa325ad"> 1451</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTODT_SHIFT (26U)</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a12f68a7115d6f010447d80ad5974b466"> 1452</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_RSTODT_SHIFT) &amp; DDRPHY_ACIOCR_RSTODT_MASK)</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acf824cdf4a7abeb725296a129114864b"> 1453</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RSTODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_RSTODT_MASK) &gt;&gt; DDRPHY_ACIOCR_RSTODT_SHIFT)</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160; </div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment"> * RANKPDR (R/W)</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment"> * Rank Power Down Receiver: Powers down, when set, the input receiver on the I/O CKE[3:0], ODT[3:0], and CS#[3:0] pins. RANKPDR[0] controls the power down for CKE[0], ODT[0], and CS#[0], RANKPDR[1] controls the power down for CKE[1], ODT[1], and CS#[1], and so on.</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aed0433abd3b2845f7d656b13d1775867"> 1460</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RANKPDR_MASK (0x3C00000UL)</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6812f1256c8d954ecf3739550edf0a68"> 1461</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RANKPDR_SHIFT (22U)</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9357f4d13ed09eb41109398c03d49199"> 1462</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RANKPDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_RANKPDR_SHIFT) &amp; DDRPHY_ACIOCR_RANKPDR_MASK)</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaab0a218e42ee21c1af9baade0a91316"> 1463</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RANKPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_RANKPDR_MASK) &gt;&gt; DDRPHY_ACIOCR_RANKPDR_SHIFT)</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160; </div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment"> * CSPDD1 (R/W)</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"> * CS# Power Down Driver: Powers down, when set, the output driver on the I/O for CS#[3:0] pins. CSPDD[0] controls the power down for CS#[0], CSPDD[1] controls the power down for CS#[1], and so on. CKE and ODT driver power down is controlled by DSGCR register.</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaaba8f81c730066a500919dea7c938c1"> 1470</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CSPDD1_MASK (0x3C0000UL)</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5cfb03c87545391aff6c3d16aac6d586"> 1471</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CSPDD1_SHIFT (18U)</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af7073d47d53e9ce5342926e845491085"> 1472</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CSPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_CSPDD1_SHIFT) &amp; DDRPHY_ACIOCR_CSPDD1_MASK)</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af0ba5a1f7d0d7bd213f59baac7d0f028"> 1473</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CSPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_CSPDD1_MASK) &gt;&gt; DDRPHY_ACIOCR_CSPDD1_SHIFT)</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160; </div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment"> * RANKODT (R/W)</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment"> * Rank On-Die Termination: Enables, when set, the on-die termination on the I/O for CKE[3:0], ODT[3:0], and CS#[3:0] pins. RANKODT[0] controls the on-die termination for CKE[0], ODT[0], and CS#[0], RANKODT[1] controls the on-die termination for CKE[1], ODT[1], and CS#[1], and so on.</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3ad6e0457a19f183eb78853d9c358f67"> 1480</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RANKODT_MASK (0x3C000UL)</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4a114e0fac18c7172affab1e62b3a413"> 1481</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RANKODT_SHIFT (14U)</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afc19601958a9c72974324e529ce16b5f"> 1482</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RANKODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_RANKODT_SHIFT) &amp; DDRPHY_ACIOCR_RANKODT_MASK)</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1f24625b07b772fb1a2d7a9354e8556c"> 1483</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_RANKODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_RANKODT_MASK) &gt;&gt; DDRPHY_ACIOCR_RANKODT_SHIFT)</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160; </div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment"> * CKPDR (R/W)</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment"> * CK Power Down Receiver: Powers down, when set, the input receiver on the I/O for CK[0], CK[1], and CK[2] pins, respectively.</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a435693863c034f04bf40631a5ae7409f"> 1490</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKPDR_MASK (0x3800U)</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae6b1dbbd56ff97ac234bd3855373a616"> 1491</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKPDR_SHIFT (11U)</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9b904f0b59f132cc173d399bff4ff893"> 1492</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKPDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_CKPDR_SHIFT) &amp; DDRPHY_ACIOCR_CKPDR_MASK)</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a657a77b01a889050df46963a735a5e40"> 1493</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_CKPDR_MASK) &gt;&gt; DDRPHY_ACIOCR_CKPDR_SHIFT)</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160; </div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment"> * CKPDD1 (R/W)</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment"> * CK Power Down Driver: Powers down, when set, the output driver on the I/O for CK[0], CK[1], and CK[2] pins, respectively.</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adcfc4be1c6b6281a44fccb6392e82a34"> 1500</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKPDD1_MASK (0x700U)</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aef764b84e9a5a80ad65176bb51d9122c"> 1501</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKPDD1_SHIFT (8U)</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a53ee7809cbeae0c5a3e28a3b95a50a4c"> 1502</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_CKPDD1_SHIFT) &amp; DDRPHY_ACIOCR_CKPDD1_MASK)</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ace4c029a2649d797b0419f47241acc77"> 1503</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_CKPDD1_MASK) &gt;&gt; DDRPHY_ACIOCR_CKPDD1_SHIFT)</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160; </div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment"> * CKODT (R/W)</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment"> * CK On-Die Termination: Enables, when set, the on-die termination on the I/O for CK[0], CK[1], and CK[2] pins, respectively.</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a666cf1253b2cea3a0475f87a6b993046"> 1510</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKODT_MASK (0xE0U)</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adfe90a92efb63b322efe7c0408eeca72"> 1511</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKODT_SHIFT (5U)</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a83366865f05ed981a6215079a457f504"> 1512</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_CKODT_SHIFT) &amp; DDRPHY_ACIOCR_CKODT_MASK)</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac1fc4bc7b218d239d6237fb1be08a93b"> 1513</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_CKODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_CKODT_MASK) &gt;&gt; DDRPHY_ACIOCR_CKODT_SHIFT)</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160; </div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment"> * ACPDR (R/W)</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment"> * AC Power Down Receiver: Powers down, when set, the input receiver on the I/O for RAS#, CAS#, WE#, BA[2:0], and A[15:0] pins.</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0f4094609bc97542993d063f86dbf5db"> 1520</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACPDR_MASK (0x10U)</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad3745a8a4a407b62f96b7e91b3fe787b"> 1521</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACPDR_SHIFT (4U)</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a67287ba6bec7cf2a9fccc23f5d6605f1"> 1522</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACPDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_ACPDR_SHIFT) &amp; DDRPHY_ACIOCR_ACPDR_MASK)</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad206148b25ca9ac07288fcb61d83e553"> 1523</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_ACPDR_MASK) &gt;&gt; DDRPHY_ACIOCR_ACPDR_SHIFT)</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160; </div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment"> * ACPDD1 (R/W)</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment"> * AC Power Down Driver: Powers down, when set, the output driver on the I/O for RAS#, CAS#, WE#, BA[2:0], and A[15:0] pins.</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abf8efd0e3d27afb54d1b871a22ad6076"> 1530</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACPDD1_MASK (0x8U)</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0d028f3da5add74add33e48973ad9e29"> 1531</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACPDD1_SHIFT (3U)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6bd9c0c432a6cf904205f5480275d690"> 1532</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_ACPDD1_SHIFT) &amp; DDRPHY_ACIOCR_ACPDD1_MASK)</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa68c905e90b0920e04f89aac5a9b3b3c"> 1533</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_ACPDD1_MASK) &gt;&gt; DDRPHY_ACIOCR_ACPDD1_SHIFT)</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160; </div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment"> * ACODT (R/W)</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment"> * Address/Command On-Die Termination: Enables, when set, the on-die termination on the I/O for RAS#, CAS#, WE#, BA[2:0], and A[15:0] pins.</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa48cb3d3368988b981e179b106a3b22c"> 1540</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACODT_MASK (0x4U)</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5fdc4cc3ad5de02da15c0cf8da8c7727"> 1541</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACODT_SHIFT (2U)</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a103a44bfbdebe3ba63b09152146940b7"> 1542</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_ACODT_SHIFT) &amp; DDRPHY_ACIOCR_ACODT_MASK)</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af4cadb14f97dcbfcbf5dd26093e83851"> 1543</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_ACODT_MASK) &gt;&gt; DDRPHY_ACIOCR_ACODT_SHIFT)</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160; </div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment"> * ACOE (R/W)</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment"> * Address/Command Output Enable: Enables, when set, the output driver on the I/O for all address and command pins.</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a11f4a9c43eafc54a53c993fb8e7c2024"> 1550</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACOE_MASK (0x2U)</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5e9ddcfad6d018771edb957942f0f99a"> 1551</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACOE_SHIFT (1U)</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a774f93b3420683d0c0f8ba0ba7b0150c"> 1552</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACOE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_ACOE_SHIFT) &amp; DDRPHY_ACIOCR_ACOE_MASK)</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aacc675ed74ec11e2b7735bbeb33bcf57"> 1553</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACOE_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_ACOE_MASK) &gt;&gt; DDRPHY_ACIOCR_ACOE_SHIFT)</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160; </div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment"> * ACIOM (R/W)</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment"> * Address/Command I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for all address and command pins. This bit connects to bit</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment"> * [0] of the IOM pin on the D3F I/Os, and for other I/O libraries, it connects to the IOM pin of the I/O.</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5e14731ca76db2e6dbf7ae19224ea8e5"> 1561</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACIOM_MASK (0x1U)</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a94ae675f3e12eb98bad7176b1340de5d"> 1562</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACIOM_SHIFT (0U)</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a27e51e59bb68089aa04ac72d9ab45402"> 1563</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACIOM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ACIOCR_ACIOM_SHIFT) &amp; DDRPHY_ACIOCR_ACIOM_MASK)</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4e5bcf82bd671bcc76359ea2f05a5722"> 1564</a></span>&#160;<span class="preprocessor">#define DDRPHY_ACIOCR_ACIOM_GET(x) (((uint32_t)(x) &amp; DDRPHY_ACIOCR_ACIOM_MASK) &gt;&gt; DDRPHY_ACIOCR_ACIOM_SHIFT)</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160; </div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">/* Bitfield definition for register: DXCCR */</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment"> * DDPDRCDO (R/W)</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment"> * Dynamic Data Power Down Receiver Count Down Offset: Offset applied in calculating window of time where receiver is powered up</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a24344bc83d830fad2c5c3d8192864605"> 1572</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DDPDRCDO_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a80089d355f87a96585c533ec5b7969ba"> 1573</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DDPDRCDO_SHIFT (28U)</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aad2251ca3d0ea4c4bd61e0141fde7fbd"> 1574</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DDPDRCDO_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DDPDRCDO_SHIFT) &amp; DDRPHY_DXCCR_DDPDRCDO_MASK)</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab0255e20b236e90c6fb84e466d09faba"> 1575</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DDPDRCDO_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DDPDRCDO_MASK) &gt;&gt; DDRPHY_DXCCR_DDPDRCDO_SHIFT)</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160; </div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment"> * DDPDDCDO (R/W)</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment"> * Dynamic Data Power Down Driver Count Down Offset: Offset applied in calculating window of time where driver is powered up</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abae283b14908e2afb9d49dbcb49ea685"> 1582</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DDPDDCDO_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adb7809b8fcc4d814cc1a8ce7a73c4373"> 1583</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DDPDDCDO_SHIFT (24U)</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9348dc759d00242b6d4887f4fa55a047"> 1584</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DDPDDCDO_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DDPDDCDO_SHIFT) &amp; DDRPHY_DXCCR_DDPDDCDO_MASK)</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a149ba4340a03fcda9f20ee30f79e5f17"> 1585</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DDPDDCDO_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DDPDDCDO_MASK) &gt;&gt; DDRPHY_DXCCR_DDPDDCDO_SHIFT)</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160; </div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment"> * DYNDXPDR (R/W)</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment"> * Data Power Down Receiver: Dynamically powers down, when set, the input receiver on I/O for the DQ pins of the active DATX8 macros. Applies only when DXPDR and DXnGCR.DXPDR are not set to 1. Receiver is powered-up on a DFI READ command and powered-down (trddata_en + fixed_read_latency + n) HDR cycles after the last DFI READ command. Note that n is defined by the register bit field DXCCR[31:28] (DDPDRCDO).</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa2449f9159c713875326e1b0221ed8f7"> 1592</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DYNDXPDR_MASK (0x800000UL)</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a463d76aa3ea4db5d0352218699f8244c"> 1593</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DYNDXPDR_SHIFT (23U)</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4f0548959d7ebc9d30563471fc06addd"> 1594</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DYNDXPDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DYNDXPDR_SHIFT) &amp; DDRPHY_DXCCR_DYNDXPDR_MASK)</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a02a6fc723812f56298d513eede9acc75"> 1595</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DYNDXPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DYNDXPDR_MASK) &gt;&gt; DDRPHY_DXCCR_DYNDXPDR_SHIFT)</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160; </div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment"> * DYNDXPDD1 (R/W)</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment"> * Dynamic Data Power Down Driver: Dynamically powers down, when set, the output driver on I/O for the DQ pins of the active DATX8 macros. Applies only when DXPDD and DXnGCR.DXPDD are not set to 1. Driver is powered-up on a DFI WRITE command and powered-down (twrlat + WL/2 + n) HDR cycles after the last DFI WRITE command. Note that n is defined by the register bit field DXCCR[27:24] (DDPDDCDO).</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8721ae5154f8031080daf3ec814e271f"> 1602</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DYNDXPDD1_MASK (0x400000UL)</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9e6290d87dacb817a214a26e2e9e8ce5"> 1603</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DYNDXPDD1_SHIFT (22U)</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae2f4e8898daff6e8ac093bf64c7a1d3f"> 1604</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DYNDXPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DYNDXPDD1_SHIFT) &amp; DDRPHY_DXCCR_DYNDXPDD1_MASK)</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeca0d80759d70923f84f04ec5676ab4a"> 1605</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DYNDXPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DYNDXPDD1_MASK) &gt;&gt; DDRPHY_DXCCR_DYNDXPDD1_SHIFT)</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160; </div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment"> * UDQIOM (R/W)</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment"> * Unused DQ I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for unused DQ pins.</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8c2e23279541976b0b185487b172d749"> 1612</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQIOM_MASK (0x200000UL)</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4191091260394651c442ec216a125657"> 1613</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQIOM_SHIFT (21U)</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac6644e1327a75d75490032ff9ca19938"> 1614</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQIOM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_UDQIOM_SHIFT) &amp; DDRPHY_DXCCR_UDQIOM_MASK)</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae3826642f7fefd621f8b5552fee273cb"> 1615</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQIOM_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_UDQIOM_MASK) &gt;&gt; DDRPHY_DXCCR_UDQIOM_SHIFT)</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160; </div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment"> * UDQPDR (R/W)</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"> * Unused DQ Power Down Receiver: Powers down, when set, the input receiver on the I/O for unused DQ pins.</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a49e9695b89b1f02bc5a73c8b45cbbf08"> 1622</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQPDR_MASK (0x100000UL)</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3c9dfebba56ed56b17bcf133b0146f5d"> 1623</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQPDR_SHIFT (20U)</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae09b11a8d62e54adc08029c0ade5f6c2"> 1624</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQPDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_UDQPDR_SHIFT) &amp; DDRPHY_DXCCR_UDQPDR_MASK)</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a728dea58d7e8564f6e131a17e5b6ef8d"> 1625</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_UDQPDR_MASK) &gt;&gt; DDRPHY_DXCCR_UDQPDR_SHIFT)</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160; </div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment"> * UDQPDD1 (R/W)</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment"> * Unused DQ Power Down Driver: Powers down, when set, the output driver on the I/O for unused DQ pins.</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6476849e0f5a77a1cadf7230e69b7b07"> 1632</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQPDD1_MASK (0x80000UL)</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0b6112e6996be82fa998fc9a7c3b5ac0"> 1633</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQPDD1_SHIFT (19U)</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1d7ab9d5937080d61c714e5d12eaaffa"> 1634</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_UDQPDD1_SHIFT) &amp; DDRPHY_DXCCR_UDQPDD1_MASK)</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3fe61a7c9c52d1df4f7a1a8bf3074f99"> 1635</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_UDQPDD1_MASK) &gt;&gt; DDRPHY_DXCCR_UDQPDD1_SHIFT)</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160; </div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment"> * UDQODT (R/W)</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment"> * Unused DQ On-Die Termination: Enables, when set, the on-die termination on the I/O for unused DQ pins.</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a56d10f78591d686b55a18eff47a9fa32"> 1642</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQODT_MASK (0x40000UL)</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac62c3beea623261b54f24db49a866d78"> 1643</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQODT_SHIFT (18U)</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4e8459d784389a0a278748c38c0576d0"> 1644</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_UDQODT_SHIFT) &amp; DDRPHY_DXCCR_UDQODT_MASK)</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a99b6862ffd1998a96a5d87eabb0a143d"> 1645</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_UDQODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_UDQODT_MASK) &gt;&gt; DDRPHY_DXCCR_UDQODT_SHIFT)</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160; </div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment"> * MSBUDQ (R/W)</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment"> * Most Significant Byte Unused DQs: Specifies the number of DQ bits that are not used in the most significant byte. The used (valid) bits for this byte are [8-MSBDQ- 1:0]. To disable the whole byte, use the DXnGCR.DXEN register.</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa18119a7f76a3290493904171dfb5752"> 1652</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_MSBUDQ_MASK (0x38000UL)</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adf427fb9e0d589139114a2b7688af9d0"> 1653</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_MSBUDQ_SHIFT (15U)</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4725595dad6f809950c71c79b7649893"> 1654</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_MSBUDQ_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_MSBUDQ_SHIFT) &amp; DDRPHY_DXCCR_MSBUDQ_MASK)</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab35fe16694866c3f3360ae70f69ae22d"> 1655</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_MSBUDQ_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_MSBUDQ_MASK) &gt;&gt; DDRPHY_DXCCR_MSBUDQ_SHIFT)</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160; </div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment"> * DXSR (R/W)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment"> * Data Slew Rate (D3F I/O Only): Selects slew rate of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros.</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5eab54a0e43883b0d08cc5c771f9d4fa"> 1662</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXSR_MASK (0x6000U)</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2c301dda54cbdf8c86c0e10d421de740"> 1663</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXSR_SHIFT (13U)</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a25ad79b14c15b4a4c0557528fd65aa0b"> 1664</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXSR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DXSR_SHIFT) &amp; DDRPHY_DXCCR_DXSR_MASK)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9640cb9c14afd17a66af86563e7f6d0f"> 1665</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXSR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DXSR_MASK) &gt;&gt; DDRPHY_DXCCR_DXSR_SHIFT)</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160; </div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment"> * DQSNRES (R/W)</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment"> * DQS# Resistor: Selects the on-die pull-up/pull-down resistor for DQS# pins. Same encoding as DQSRES.</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment"> * Refer PHY databook for pull-down/pull-up resistor values (RA_SEL/RB_SEL) for DQS/DQS_b.</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8a31f9b664057f9183f05eafebdaa883"> 1673</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DQSNRES_MASK (0x1E00U)</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aefa9766ae2d8ef53a2938b28afdf3951"> 1674</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DQSNRES_SHIFT (9U)</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a43883480728831429a232350dece5610"> 1675</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DQSNRES_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DQSNRES_SHIFT) &amp; DDRPHY_DXCCR_DQSNRES_MASK)</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aee3bffbc38704df6ccb74af3295d8310"> 1676</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DQSNRES_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DQSNRES_MASK) &gt;&gt; DDRPHY_DXCCR_DQSNRES_SHIFT)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160; </div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment"> * DQSRES (R/W)</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment"> * DQS Resistor: Selects the on-die pull-down/pull-up resistor for DQS pins. DQSRES[3] selects pull-down (when set to 0) or pull-up (when set to 1). DQSRES[2:0] selects the resistor value.</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment"> * Refer PHY databook for pull-down/pull-up resistor values (RA_SEL/RB_SEL) for DQS/DQS_b.</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad454023a42c3e7d207cdedc4d02e499e"> 1684</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DQSRES_MASK (0x1E0U)</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af24420d6aca66de8aaa20f8beb3012a9"> 1685</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DQSRES_SHIFT (5U)</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1dd07d6795e32df70044e2a017f0217e"> 1686</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DQSRES_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DQSRES_SHIFT) &amp; DDRPHY_DXCCR_DQSRES_MASK)</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1a2612d86dc48aad7bf78963d39c0b37"> 1687</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DQSRES_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DQSRES_MASK) &gt;&gt; DDRPHY_DXCCR_DQSRES_SHIFT)</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160; </div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment"> * DXPDR (R/W)</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment"> * Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDR configuration bit of the individual DATX8.</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a53589ba0d34cb311731002ebfc914f84"> 1694</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXPDR_MASK (0x10U)</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abda438b18838b409f6e02912da464cb8"> 1695</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXPDR_SHIFT (4U)</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3767c4c0d0d2a3043bd6818edfb760b9"> 1696</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXPDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DXPDR_SHIFT) &amp; DDRPHY_DXCCR_DXPDR_MASK)</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac415cc04dd949152aa881b46991a8c24"> 1697</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DXPDR_MASK) &gt;&gt; DDRPHY_DXCCR_DXPDR_SHIFT)</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160; </div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment"> * DXPDD1 (R/W)</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment"> * Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDD configuration bit of the individual DATX8.</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae68ca73028718760d0c6b8f97411ced0"> 1704</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXPDD1_MASK (0x8U)</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7b42d87b77b7c2697c2e32645b4069e1"> 1705</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXPDD1_SHIFT (3U)</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab528f4a8e110589c24a7939d7a099ac3"> 1706</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DXPDD1_SHIFT) &amp; DDRPHY_DXCCR_DXPDD1_MASK)</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad3709ad79432836859f4565a8986a4bf"> 1707</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DXPDD1_MASK) &gt;&gt; DDRPHY_DXCCR_DXPDD1_SHIFT)</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160; </div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment"> * MDLEN (R/W)</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment"> * Master Delay Line Enable: Enables, if set, all DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the MDLEN bit in the individual DATX8.</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afb911a23445f89d5aabc87738d28f3ba"> 1714</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_MDLEN_MASK (0x4U)</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aae02f5956e1e5c4fb05761043fd2cbfa"> 1715</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_MDLEN_SHIFT (2U)</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aab9c27d6dba2876c60c41c74edef2c7d"> 1716</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_MDLEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_MDLEN_SHIFT) &amp; DDRPHY_DXCCR_MDLEN_MASK)</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a087ad708df250c0622112d5a130f710b"> 1717</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_MDLEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_MDLEN_MASK) &gt;&gt; DDRPHY_DXCCR_MDLEN_SHIFT)</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160; </div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment"> * DXIOM (R/W)</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment"> * Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the IOM configuration bit of the individual DATX8.</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a15b0bc96d8f8156e45ea81290a5af10e"> 1724</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXIOM_MASK (0x2U)</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae64ef102bc7eaa1f7d1b41146a65bc83"> 1725</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXIOM_SHIFT (1U)</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a32343e02bdf208df350cda327ce05910"> 1726</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXIOM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DXIOM_SHIFT) &amp; DDRPHY_DXCCR_DXIOM_MASK)</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a92ef0f0a140089b2085718bdd67570d1"> 1727</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXIOM_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DXIOM_MASK) &gt;&gt; DDRPHY_DXCCR_DXIOM_SHIFT)</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160; </div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment"> * DXODT (R/W)</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment"> * Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the ODT configuration bit of the individual DATX8 (“DATX8 General Configuration Register (DXnGCR)” on page 148)</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad588d663805e1eed8516a14b76ade521"> 1734</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXODT_MASK (0x1U)</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4e97969a57099baf2f642d41d256f1b8"> 1735</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXODT_SHIFT (0U)</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7ac06293653b781148d9558c767dbae2"> 1736</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DXCCR_DXODT_SHIFT) &amp; DDRPHY_DXCCR_DXODT_MASK)</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abf03843b7d9c9ad80f8b604e3e45ab87"> 1737</a></span>&#160;<span class="preprocessor">#define DDRPHY_DXCCR_DXODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DXCCR_DXODT_MASK) &gt;&gt; DDRPHY_DXCCR_DXODT_SHIFT)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160; </div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">/* Bitfield definition for register: DSGCR */</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment"> * CKEOE (R/W)</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment"> * SDRAM CKE Output Enable: Enables, when set, the output driver on the I/O for SDRAM CKE pins.</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0ba6136d0f0c01f7fcabf514868148ff"> 1745</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKEOE_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aad7928b028ae30b42e20657ef69a6129"> 1746</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKEOE_SHIFT (31U)</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6bb0410e75717cec1f085c5cd0a4ac85"> 1747</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKEOE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_CKEOE_SHIFT) &amp; DDRPHY_DSGCR_CKEOE_MASK)</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a87bd009c62b5853c39fff023a2861d05"> 1748</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKEOE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_CKEOE_MASK) &gt;&gt; DDRPHY_DSGCR_CKEOE_SHIFT)</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160; </div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment"> * RSTOE (R/W)</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment"> * SDRAM Reset Output Enable: Enables, when set, the output driver on the I/O for SDRAM RST# pin.</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7a2769423b1ffb497e88aca3608ad3b5"> 1755</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_RSTOE_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a78225a81e46f49d4c9b60f61592d4417"> 1756</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_RSTOE_SHIFT (30U)</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a81a86502b2c09d26c2163c19ae10efa4"> 1757</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_RSTOE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_RSTOE_SHIFT) &amp; DDRPHY_DSGCR_RSTOE_MASK)</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab3b026cd9894104f0401e455d5049151"> 1758</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_RSTOE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_RSTOE_MASK) &gt;&gt; DDRPHY_DSGCR_RSTOE_SHIFT)</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160; </div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment"> * ODTOE (R/W)</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment"> * SDRAM ODT Output Enable: Enables, when set, the output driver on the I/O for SDRAM ODT pins.</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab8948d24c7b4d8f2e2fdeed76e77f935"> 1765</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ODTOE_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab951663a7870ebf9cdbc439df8ae176f"> 1766</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ODTOE_SHIFT (29U)</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2f4945f3ea7dd8d9bba108eb78a58ca5"> 1767</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ODTOE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_ODTOE_SHIFT) &amp; DDRPHY_DSGCR_ODTOE_MASK)</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2d3fb1940c5ed136dea2aaf2cdf87b39"> 1768</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ODTOE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_ODTOE_MASK) &gt;&gt; DDRPHY_DSGCR_ODTOE_SHIFT)</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160; </div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment"> * CKOE (R/W)</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment"> * SDRAM CK Output Enable: Enables, when set, the output driver on the I/O for SDRAM CK/CK# pins.</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac88f971faa346b6cd4ea83fba9096d3c"> 1775</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKOE_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acdbcb91b8410740ea21bb2bb6cd2318e"> 1776</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKOE_SHIFT (28U)</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a79ec030d7249968f454330b02c52969e"> 1777</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKOE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_CKOE_SHIFT) &amp; DDRPHY_DSGCR_CKOE_MASK)</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a913b005032933aeee997603bc0e0cf76"> 1778</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKOE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_CKOE_MASK) &gt;&gt; DDRPHY_DSGCR_CKOE_SHIFT)</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160; </div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"> * ODTPDD1 (R/W)</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment"> * ODT Power Down Driver: Powers down, when set, the output driver on the I/O for ODT[3:0] pins. ODTPDD[0] controls the power down for ODT[0], ODTPDD[1] controls the power down for ODT[1], and so on.</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acc2eb4e53d1026c2cca9f46bbfb36ce5"> 1785</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ODTPDD1_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#add5407c662657a772c06594366f4afa5"> 1786</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ODTPDD1_SHIFT (24U)</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0798096067d8c2b89ba4a00c3363d3b6"> 1787</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ODTPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_ODTPDD1_SHIFT) &amp; DDRPHY_DSGCR_ODTPDD1_MASK)</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a61868f6846d043b950c1f0cbf0f4232f"> 1788</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ODTPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_ODTPDD1_MASK) &gt;&gt; DDRPHY_DSGCR_ODTPDD1_SHIFT)</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160; </div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment"> * CKEPDD1 (R/W)</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment"> * CKE Power Down Driver: Powers down, when set, the output driver on the I/O for CKE[3:0] pins. CKEPDD[0] controls the power down for CKE[0], CKEPDD[1] controls the power down for CKE[1], and so on.</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1f57b3d03f8eb17e631aa0de8f88b614"> 1795</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKEPDD1_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a55b5f64fdd5654a8043ec375170c4c38"> 1796</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKEPDD1_SHIFT (20U)</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a64489d5c0f4cd1abecd1af1752c8ca5f"> 1797</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKEPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_CKEPDD1_SHIFT) &amp; DDRPHY_DSGCR_CKEPDD1_MASK)</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a21559517c0444032c77a962d0e0dba87"> 1798</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CKEPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_CKEPDD1_MASK) &gt;&gt; DDRPHY_DSGCR_CKEPDD1_SHIFT)</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160; </div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment"> * SDRMODE (R/W)</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment"> * Single Data Rate Mode: Indicates, if set, that the external controller is configured to run in single data rate (SDR) mode. Otherwise if not set the controller is running in half data rate (HDR) mode. This bit not supported in the current version of the PUB.</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a675ee59376c0e56ec47079c3f4711009"> 1805</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_SDRMODE_MASK (0x80000UL)</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a36824dadc17268ee09f76f80aa5064ef"> 1806</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_SDRMODE_SHIFT (19U)</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa68c2344ed2f1e3410b4f37ac316a12a"> 1807</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_SDRMODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_SDRMODE_SHIFT) &amp; DDRPHY_DSGCR_SDRMODE_MASK)</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2e87f2be97de0d346e1acf45509e17a1"> 1808</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_SDRMODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_SDRMODE_MASK) &gt;&gt; DDRPHY_DSGCR_SDRMODE_SHIFT)</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160; </div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment"> * RRMODE (R/W)</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment"> * Rise-to-Rise Mode: Indicates, if set, that the PHY mission mode is configured to run in rise-to-rise mode. Otherwise if not set the PHY mission mode is running in rise-to- fall mode.</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae30b5658ea614459f6bb1e3a8324f54c"> 1815</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_RRMODE_MASK (0x40000UL)</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a910b0af3d754a6eab63a5a58e0db05be"> 1816</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_RRMODE_SHIFT (18U)</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a331c03af726b2ddfc5d3c7d4dc58be62"> 1817</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_RRMODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_RRMODE_SHIFT) &amp; DDRPHY_DSGCR_RRMODE_MASK)</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a719b72e228104396dfd1026ed166bb97"> 1818</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_RRMODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_RRMODE_MASK) &gt;&gt; DDRPHY_DSGCR_RRMODE_SHIFT)</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160; </div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment"> * ATOAE (R/W)</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment"> * ATO Analog Test Enable: Enables, if set, the analog test output (ATO) I/O.</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a157f5964929812080d7856fa32f8ea9f"> 1825</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ATOAE_MASK (0x20000UL)</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3037b544a3a2b5426b8a9ed0aacf13c2"> 1826</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ATOAE_SHIFT (17U)</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2f9205f8e868e56b3871223cb8b396d2"> 1827</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ATOAE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_ATOAE_SHIFT) &amp; DDRPHY_DSGCR_ATOAE_MASK)</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3958d50ff0872294f773ada15f816a6d"> 1828</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ATOAE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_ATOAE_MASK) &gt;&gt; DDRPHY_DSGCR_ATOAE_SHIFT)</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160; </div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment"> * DTOOE (R/W)</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment"> * DTO Output Enable: Enables, when set, the output driver on the I/O for DTO pins.</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6055a2d2ad7b68eb363875edd4da7af7"> 1835</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOOE_MASK (0x10000UL)</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a64eae832693ed54bd1425c7dba84df26"> 1836</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOOE_SHIFT (16U)</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2ffb32cdabf0b951c666cedbaf156e2d"> 1837</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOOE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_DTOOE_SHIFT) &amp; DDRPHY_DSGCR_DTOOE_MASK)</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af56f02e2bbc2066256070216840ecfe7"> 1838</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOOE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_DTOOE_MASK) &gt;&gt; DDRPHY_DSGCR_DTOOE_SHIFT)</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160; </div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment"> * DTOIOM (R/W)</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment"> * DTO I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DTO pins.</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af911e3f2c62038f3e290c3c0b6bf4cb0"> 1845</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOIOM_MASK (0x8000U)</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae8a82078797a04a0200242bfdfefb766"> 1846</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOIOM_SHIFT (15U)</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a526fee65ee621f4dc1b191183129ad40"> 1847</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOIOM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_DTOIOM_SHIFT) &amp; DDRPHY_DSGCR_DTOIOM_MASK)</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adea1878280a0b01d6804c1be7ca640d3"> 1848</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOIOM_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_DTOIOM_MASK) &gt;&gt; DDRPHY_DSGCR_DTOIOM_SHIFT)</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160; </div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment"> * DTOPDR (R/W)</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment"> * DTO Power Down Receiver: Powers down, when set, the input receiver on the I/O for DTO pins.</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7bcc769e7f351de4ca518dc77c85d115"> 1855</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOPDR_MASK (0x4000U)</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#accf0b678465db983f3710f1475c444fd"> 1856</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOPDR_SHIFT (14U)</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acb8da379560ed61f88e84b7cee55e1db"> 1857</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOPDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_DTOPDR_SHIFT) &amp; DDRPHY_DSGCR_DTOPDR_MASK)</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a19a12e0748a4a0d6417a55c81c3dbc53"> 1858</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_DTOPDR_MASK) &gt;&gt; DDRPHY_DSGCR_DTOPDR_SHIFT)</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160; </div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment"> * DTOPDD1 (R/W)</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment"> * DTO Power Down Driver: Powers down, when set, the output driver on the I/O for DTO pins.</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa14b5156e15997a6d16a941ff5f2d732"> 1865</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOPDD1_MASK (0x2000U)</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a69aca2403f71e6b46cbe7726f26f46f2"> 1866</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOPDD1_SHIFT (13U)</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9cdce462b4bc5083924741e5dfc6b109"> 1867</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_DTOPDD1_SHIFT) &amp; DDRPHY_DSGCR_DTOPDD1_MASK)</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1f5eba7daadce7c72d86a20d0c7e8f69"> 1868</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_DTOPDD1_MASK) &gt;&gt; DDRPHY_DSGCR_DTOPDD1_SHIFT)</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160; </div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment"> * DTOODT (R/W)</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment"> * DTO On-Die Termination: Enables, when set, the on-die termination on the I/O for DTO pins.</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a779c4ffdb4b8c7f859fac86ad825a443"> 1875</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOODT_MASK (0x1000U)</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a43cdf0d7b3ab4e9b95121d9e5ea85f18"> 1876</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOODT_SHIFT (12U)</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a51b05dbf658a500e66899c6bb34bd5ea"> 1877</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_DTOODT_SHIFT) &amp; DDRPHY_DSGCR_DTOODT_MASK)</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abaa1f7f380b2558486e60e65ecdfecb6"> 1878</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DTOODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_DTOODT_MASK) &gt;&gt; DDRPHY_DSGCR_DTOODT_SHIFT)</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160; </div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment"> * PUAD (R/W)</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment"> * PHY Update Acknowledge Delay: Specifies the number of clock cycles that the indication for the completion of PHY update from the PHY to the controller should be delayed. This essentially delays, by this many clock cycles, the de-assertion of dfi_ctrlup_ack and dfi_phyupd_req signals relative to the time when the delay lines or I/Os are updated.</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab356f93dec02cee044d2cd2d613dda89"> 1885</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_PUAD_MASK (0xF00U)</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1b8dc0cb59d32f1d45d37923a1453609"> 1886</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_PUAD_SHIFT (8U)</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a511e2a3d74979d172977837ca97b91f6"> 1887</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_PUAD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_PUAD_SHIFT) &amp; DDRPHY_DSGCR_PUAD_MASK)</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af17715f4159f723372a030326e376588"> 1888</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_PUAD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_PUAD_MASK) &gt;&gt; DDRPHY_DSGCR_PUAD_SHIFT)</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160; </div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment"> * BRRMODE (R/W)</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment"> * Bypass Rise-to-Rise Mode: Indicates, if set, that the PHY bypass mode is configured to run in rise-to-rise mode. Otherwise if not set the PHY bypass mode is running in rise-to-fall mode.</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a49e132e8e55dad4631271eccce378482"> 1895</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_BRRMODE_MASK (0x80U)</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a681e67c79a216390b07f0d1743f27e60"> 1896</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_BRRMODE_SHIFT (7U)</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aedd6721258794c427036e61a05ae2545"> 1897</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_BRRMODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_BRRMODE_SHIFT) &amp; DDRPHY_DSGCR_BRRMODE_MASK)</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3a9e9672daa3b0d9b3afa411996be00e"> 1898</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_BRRMODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_BRRMODE_MASK) &gt;&gt; DDRPHY_DSGCR_BRRMODE_SHIFT)</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160; </div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment"> * DQSGX (R/W)</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment"> * DQS Gate Extension: Specifies, if set, that the DQS gating must be extended by two DRAM clock cycles and then re-centered, i.e. one clock cycle extension on either side.</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a37019e61275852e1d2dc0e2b95cb82cb"> 1905</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DQSGX_MASK (0x40U)</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad1d2113f1bcde2f36f3c4cd887b82d4a"> 1906</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DQSGX_SHIFT (6U)</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa7633e4d0a50be3e98c9762832a6d64c"> 1907</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DQSGX_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_DQSGX_SHIFT) &amp; DDRPHY_DSGCR_DQSGX_MASK)</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a229c865b4c82c95209eb7eff82f38f85"> 1908</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_DQSGX_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_DQSGX_MASK) &gt;&gt; DDRPHY_DSGCR_DQSGX_SHIFT)</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160; </div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment"> * CUAEN (R/W)</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment"> * Controller Update Acknowledge Enable: Specifies, if set, that the PHY should issue controller update acknowledge when the DFI controller update request is asserted. By default the PHY does not acknowledge controller initiated update requests but simply does an update whenever there is a controller update request. This speeds up the update.</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad6b3b3424f4d0971039903ccd8781e06"> 1915</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CUAEN_MASK (0x20U)</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad6041c158caad839f5689edc13af7beb"> 1916</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CUAEN_SHIFT (5U)</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7646206b84e513a1d0985f119e8e85e5"> 1917</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CUAEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_CUAEN_SHIFT) &amp; DDRPHY_DSGCR_CUAEN_MASK)</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a33536e052272c17ce25c8befe180e946"> 1918</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_CUAEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_CUAEN_MASK) &gt;&gt; DDRPHY_DSGCR_CUAEN_SHIFT)</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160; </div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment"> * LPPLLPD (R/W)</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment"> * Low Power PLL Power Down: Specifies, if set, that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the PLL lock time.</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2c02c8593a2548c246026ef563ec1190"> 1925</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_LPPLLPD_MASK (0x10U)</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a48773695a9cc6e089d6f32b5db6e548d"> 1926</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_LPPLLPD_SHIFT (4U)</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac51dc3decee6a9fd6f79c0638a1b788a"> 1927</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_LPPLLPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_LPPLLPD_SHIFT) &amp; DDRPHY_DSGCR_LPPLLPD_MASK)</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab543a17a753b0c1891fee046f17c5838"> 1928</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_LPPLLPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_LPPLLPD_MASK) &gt;&gt; DDRPHY_DSGCR_LPPLLPD_SHIFT)</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160; </div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment"> * LPIOPD (R/W)</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment"> * Low Power I/O Power Down: Specifies, if set, that the PHY should respond to the DFI low power opportunity request and power down the I/Os of the byte.</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a331ac71a341791373ed7beb432d65715"> 1935</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_LPIOPD_MASK (0x8U)</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0bcd3a9a5b1ede71f5a6eec9a8f434d9"> 1936</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_LPIOPD_SHIFT (3U)</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abf27e6cc349c040286aa9fe5a2f33182"> 1937</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_LPIOPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_LPIOPD_SHIFT) &amp; DDRPHY_DSGCR_LPIOPD_MASK)</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1dd35a2eafec47eab545aaa68a8190af"> 1938</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_LPIOPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_LPIOPD_MASK) &gt;&gt; DDRPHY_DSGCR_LPIOPD_SHIFT)</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160; </div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment"> * ZUEN (R/W)</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment"> * Impedance Update Enable: Specifies, if set, that in addition to DDL VT update, the PHY could also perform impedance calibration (update).</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment"> * Refer to the “Impedance Control Register 0-1 (ZQnCR0-1)” on page 145 bit fields DFICU0, DFICU1 and DFICCU bits to control if an impedance calibration is performed (update) with a DFI controller update request.</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment"> * Refer to the “Impedance Control Register 0-1 (ZQnCR0-1)” on page 145 bit fields DFIPU0 and DFIPU1 bits to control if an impedance calibration is performed (update) with a DFI PHY update request.</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4a1d7fe0e555c7476ba132b0630460fa"> 1947</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ZUEN_MASK (0x4U)</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af621ccad0b1485f6becabbf835281324"> 1948</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ZUEN_SHIFT (2U)</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9e7f52777f0e67c6161913089c57b85e"> 1949</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ZUEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_ZUEN_SHIFT) &amp; DDRPHY_DSGCR_ZUEN_MASK)</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1ffa90b1b4360939a4b3bdf5d61b4ec6"> 1950</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_ZUEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_ZUEN_MASK) &gt;&gt; DDRPHY_DSGCR_ZUEN_SHIFT)</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160; </div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment"> * BDISEN (R/W)</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment"> * Byte Disable Enable: Specifies, if set, that the PHY should respond to DFI byte disable request. Otherwise the byte disable from the DFI is ignored in which case bytes can only be disabled using the DXnGCR register.</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a31c1fcf1460f6169502ec59e90bfac15"> 1957</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_BDISEN_MASK (0x2U)</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af7c96acebff72042efec89e31927ab29"> 1958</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_BDISEN_SHIFT (1U)</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1a662ec92b5988c30e8b94a935e1e3b3"> 1959</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_BDISEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_BDISEN_SHIFT) &amp; DDRPHY_DSGCR_BDISEN_MASK)</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a19d35109caf8bae4013817c97866d478"> 1960</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_BDISEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_BDISEN_MASK) &gt;&gt; DDRPHY_DSGCR_BDISEN_SHIFT)</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160; </div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment"> * PUREN (R/W)</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment"> * PHY Update Request Enable: Specifies if set, that the PHY should issue PHY- initiated update request when there is DDL VT drift.</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a30f76f26babba5fb0ad3cf30d4b00761"> 1967</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_PUREN_MASK (0x1U)</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a271e90e2a196b17e5f07942fd0ec2d01"> 1968</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_PUREN_SHIFT (0U)</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8abd680d150980cc2f93ed8beee639fd"> 1969</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_PUREN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DSGCR_PUREN_SHIFT) &amp; DDRPHY_DSGCR_PUREN_MASK)</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac9c6dc363e126e29dc47f39508040b9f"> 1970</a></span>&#160;<span class="preprocessor">#define DDRPHY_DSGCR_PUREN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DSGCR_PUREN_MASK) &gt;&gt; DDRPHY_DSGCR_PUREN_SHIFT)</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160; </div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">/* Bitfield definition for register: DCR */</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment"> * UDIMM (R/W)</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment"> * Un-buffered DIMM Address Mirroring: Indicates, if set, that there is address mirroring on the second rank of an un-buffered DIMM (the rank connected to CS#[1]). In this case, the PUB re-scrambles the bank and address when sending mode register commands to the second rank. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments when using an un-buffered DIMM. DCR[NOSRA] must be set if address mirroring is enabled.</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a23d5d0feabeeb05c7cbcc535db79849b"> 1978</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_UDIMM_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9cc1405ff85a6f2e254cfc669e6c2d4b"> 1979</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_UDIMM_SHIFT (29U)</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8549a5741e8c23ffa16c18346a240ebe"> 1980</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_UDIMM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCR_UDIMM_SHIFT) &amp; DDRPHY_DCR_UDIMM_MASK)</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a86b6037e787a2c1f79b426e2adeb0013"> 1981</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_UDIMM_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCR_UDIMM_MASK) &gt;&gt; DDRPHY_DCR_UDIMM_SHIFT)</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160; </div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment"> * DDR2T (R/W)</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment"> * DDR 2T Timing: Indicates, if set, that 2T timing should be used by PUB internally generated SDRAM transactions.</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5e69d2095531ba8a798fa2758d2f2f7c"> 1988</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDR2T_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2d62063d743aaec9b11ef4cdb485b1b5"> 1989</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDR2T_SHIFT (28U)</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae51219011d34ccc7bf4235696e66ff84"> 1990</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDR2T_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCR_DDR2T_SHIFT) &amp; DDRPHY_DCR_DDR2T_MASK)</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abb8e8598de28356f20afea8ec01c4255"> 1991</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDR2T_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCR_DDR2T_MASK) &gt;&gt; DDRPHY_DCR_DDR2T_SHIFT)</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160; </div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment"> * NOSRA (R/W)</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment"> * No Simultaneous Rank Access: Specifies, if set, that simultaneous rank access on the same clock cycle is not allowed. This means that multiple chip select signals should not be asserted at the same time. This may be required on some DIMM systems.</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad91ea6d33e6ea7f5bb46a641a32df982"> 1998</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_NOSRA_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a525f831e56a9a8e647b4a8f7ead492ae"> 1999</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_NOSRA_SHIFT (27U)</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aee67d63b6f9ce0f5f46af5475a164ce0"> 2000</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_NOSRA_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCR_NOSRA_SHIFT) &amp; DDRPHY_DCR_NOSRA_MASK)</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a951bc9e1b1d557db03d3d71bfa90aa9e"> 2001</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_NOSRA_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCR_NOSRA_MASK) &gt;&gt; DDRPHY_DCR_NOSRA_SHIFT)</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160; </div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment"> * BYTEMASK (R/W)</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment"> * Byte Mask: Mask applied to all beats of read data on all bytes lanes during read DQS gate training. This allows training to be conducted based on selected bit(s) from the byte lanes.</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment"> * Valid values for each bit are:</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment"> * 0 = Disable compare for that bit 1 = Enable compare for that bit</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment"> * Note that this mask applies in DDR3 MPR operation mode as well and must be in keeping with the PDQ field setting.</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae8418123100e8cdab89eb88f41eba19c"> 2011</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_BYTEMASK_MASK (0x3FC00UL)</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2dd308c298d3595a386f45b5736b8b20"> 2012</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_BYTEMASK_SHIFT (10U)</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0c8b2f31096b9b6f6cce65f872bc96dd"> 2013</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_BYTEMASK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCR_BYTEMASK_SHIFT) &amp; DDRPHY_DCR_BYTEMASK_MASK)</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a223fad464e4ac0800f08b06359b5bf0d"> 2014</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_BYTEMASK_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCR_BYTEMASK_MASK) &gt;&gt; DDRPHY_DCR_BYTEMASK_SHIFT)</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160; </div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment"> * MPRDQ (R/W)</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment"> * Multi-Purpose Register (MPR) DQ (DDR3 Only): Specifies the value that is driven on non-primary DQ pins during MPR reads. Valid values are:</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment"> * 0 = Primary DQ drives out the data from MPR (0-1-0-1); non-primary DQs drive ‘0’ 1 = Primary DQ and non-primary DQs all drive the same data from MPR (0-1-0-1)</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1524407d099fc4ed3659d2de6c375a37"> 2022</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_MPRDQ_MASK (0x80U)</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acc43129feebb3e792e2cbd1e3b065fc9"> 2023</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_MPRDQ_SHIFT (7U)</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0ad00b1e5fcae181aa38c56f8ccc0778"> 2024</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_MPRDQ_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCR_MPRDQ_SHIFT) &amp; DDRPHY_DCR_MPRDQ_MASK)</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a51d66c3c530517c19539aaf3a8b856ad"> 2025</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_MPRDQ_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCR_MPRDQ_MASK) &gt;&gt; DDRPHY_DCR_MPRDQ_SHIFT)</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160; </div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment"> * PDQ (R/W)</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment"> * Primary DQ (DDR3 Only): Specifies the DQ pin in a byte that is designated as a primary pin for Multi-Purpose Register (MPR) reads. Valid values are 0 to 7 for DQ[0] to DQ[7], respectively.</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a648b7fc0d4d49693a818e1e40cada958"> 2032</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_PDQ_MASK (0x70U)</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a46e34b4ac242cf370320622606e0896b"> 2033</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_PDQ_SHIFT (4U)</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acaeb20a05bb2370819dedbb689a21adc"> 2034</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_PDQ_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCR_PDQ_SHIFT) &amp; DDRPHY_DCR_PDQ_MASK)</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8a70eb4fe22e3db746b2cb49fb479ed6"> 2035</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_PDQ_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCR_PDQ_MASK) &gt;&gt; DDRPHY_DCR_PDQ_SHIFT)</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160; </div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment"> * DDR8BNK (R/W)</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment"> * DDR 8-Bank: Indicates, if set, that the SDRAM used has 8 banks. tRPA = tRP+1 and tFAW are used for 8-bank DRAMs, otherwise tRPA = tRP and no tFAW is used.</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment"> * Note that a setting of 1 for DRAMs that have fewer than 8 banks results in correct functionality, but less tight DRAM command spacing for the parameters.</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aef20de3e78d0034badfbe3f329b62047"> 2043</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDR8BNK_MASK (0x8U)</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa1668fb929e6b03a04d7e461ec3c1562"> 2044</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDR8BNK_SHIFT (3U)</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3dd7f778caadd18f8af650507593e749"> 2045</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDR8BNK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCR_DDR8BNK_SHIFT) &amp; DDRPHY_DCR_DDR8BNK_MASK)</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9ebef7a8634c821ccb864d5350ad6b40"> 2046</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDR8BNK_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCR_DDR8BNK_MASK) &gt;&gt; DDRPHY_DCR_DDR8BNK_SHIFT)</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160; </div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment"> * DDRMD (R/W)</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment"> * DDR Mode: SDRAM DDR mode. Valid values are: 000 = Reserved</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment"> * 001 = Reserved</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment"> * 010 = DDR2</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment"> * 011 = DDR3</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment"> * 100 – 111 = Reserved</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abd0290444404bc9c2701847690727db4"> 2057</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDRMD_MASK (0x7U)</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ef883c41b773ebfcf1b01f41b592035"> 2058</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDRMD_SHIFT (0U)</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a64631a4f253ac6cc7a736909542ebfd3"> 2059</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDRMD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCR_DDRMD_SHIFT) &amp; DDRPHY_DCR_DDRMD_MASK)</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a268e0c1b84f81dddf85e538d9a723ae3"> 2060</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCR_DDRMD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCR_DDRMD_MASK) &gt;&gt; DDRPHY_DCR_DDRMD_SHIFT)</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160; </div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">/* Bitfield definition for register: DTPR0 */</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment"> * TRC (R/W)</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment"> * Activate to activate command delay (same bank). Valid values are 2 to 63.</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1983708ebb6111bacfad7b9ee192485f"> 2068</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRC_MASK (0xFC000000UL)</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8f139f8dce7fb56cd06a9626abef3c5a"> 2069</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRC_SHIFT (26U)</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a569761557826988a631f116dfdbd68df"> 2070</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR0_TRC_SHIFT) &amp; DDRPHY_DTPR0_TRC_MASK)</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adfc643a43a643b8cbd387eeeecf8ab1e"> 2071</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRC_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR0_TRC_MASK) &gt;&gt; DDRPHY_DTPR0_TRC_SHIFT)</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160; </div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment"> * TRRD (R/W)</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment"> * Activate to activate command delay (different banks). Valid values are 1 to 15.</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae1749bc6ee7758eccc3e09d4879978a5"> 2078</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRRD_MASK (0x3C00000UL)</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a62c314aa8b5a333c835b7f1b4fd84b67"> 2079</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRRD_SHIFT (22U)</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a716c90291d2c204060327e108ea49c15"> 2080</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR0_TRRD_SHIFT) &amp; DDRPHY_DTPR0_TRRD_MASK)</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae400c17923b0d4089d7049d4481642f2"> 2081</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR0_TRRD_MASK) &gt;&gt; DDRPHY_DTPR0_TRRD_SHIFT)</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160; </div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment"> * TRAS (R/W)</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment"> * Activate to precharge command delay. Valid values are 2 to 63.</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afca6cba3c1fed46c34e0d7de2f420209"> 2088</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRAS_MASK (0x3F0000UL)</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ace0e9b22f0d57d6b8d8aef6922490f40"> 2089</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRAS_SHIFT (16U)</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a752576d0f410f4716b595b1399e7100a"> 2090</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRAS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR0_TRAS_SHIFT) &amp; DDRPHY_DTPR0_TRAS_MASK)</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0bf03161e6ae15e46ad7b7f6500ad448"> 2091</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRAS_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR0_TRAS_MASK) &gt;&gt; DDRPHY_DTPR0_TRAS_SHIFT)</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160; </div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment"> * TRCD (R/W)</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment"> * Activate to read or write delay. Minimum time from when an activate command is issued to when a read or write to the activated row can be issued. Valid values are 2 to 15.</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a89ea121e443e28590c8a1ef5df4fcb54"> 2098</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRCD_MASK (0xF000U)</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8644ca8dcc30910726d7581250f5eb9a"> 2099</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRCD_SHIFT (12U)</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0c07b056adb2ed2b689e88e5dc698175"> 2100</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRCD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR0_TRCD_SHIFT) &amp; DDRPHY_DTPR0_TRCD_MASK)</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae0f993ca9ff0b468bd9929cb4c7703da"> 2101</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRCD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR0_TRCD_MASK) &gt;&gt; DDRPHY_DTPR0_TRCD_SHIFT)</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160; </div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment"> * TRP (R/W)</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment"> * Precharge command period: The minimum time between a precharge command and any other command. Note that the Controller automatically derives tRPA for 8- bank DDR2 devices by adding 1 to tRP. Valid values are 2 to 15.</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7e9d64eb87fc8c32c977549528bc85ef"> 2108</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRP_MASK (0xF00U)</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a831c0b15fbb177a5fe025d79d2becbec"> 2109</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRP_SHIFT (8U)</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0e87c65727b0c2b4dfe96f132fdc2a66"> 2110</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR0_TRP_SHIFT) &amp; DDRPHY_DTPR0_TRP_MASK)</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad8ba994980e5e9e066aaccc9b4029b74"> 2111</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRP_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR0_TRP_MASK) &gt;&gt; DDRPHY_DTPR0_TRP_SHIFT)</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160; </div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment"> * TWTR (R/W)</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment"> * Internal write to read command delay. Valid values are 1 to 15.</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2364c78b5de82e327523ad2e0b23b8e8"> 2118</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TWTR_MASK (0xF0U)</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a14e550fc7d1db357e7d5371ff300204b"> 2119</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TWTR_SHIFT (4U)</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5faa7a997389cca80912cd2f379cfff6"> 2120</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TWTR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR0_TWTR_SHIFT) &amp; DDRPHY_DTPR0_TWTR_MASK)</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab7f2147977a99d9936bbe5c1508e4b98"> 2121</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TWTR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR0_TWTR_MASK) &gt;&gt; DDRPHY_DTPR0_TWTR_SHIFT)</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160; </div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment"> * TRTP (R/W)</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment"> * Internal read to precharge command delay. Valid values are 2 to 15.</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adc14e096fbf8b6d78406a3892df3b661"> 2128</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRTP_MASK (0xFU)</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3bf8899dfa6eae0edb90c92a44b9c05c"> 2129</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRTP_SHIFT (0U)</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2bad849c375f7136dfe0531b6e28cf21"> 2130</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRTP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR0_TRTP_SHIFT) &amp; DDRPHY_DTPR0_TRTP_MASK)</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad09fed9dd2dee1eff36cd6e503191a87"> 2131</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR0_TRTP_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR0_TRTP_MASK) &gt;&gt; DDRPHY_DTPR0_TRTP_SHIFT)</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160; </div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment">/* Bitfield definition for register: DTPR1 */</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment"> * TAOND_TAOFD (R/W)</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment"> * ODT turn-on/turn-off delays (DDR2 only). Valid values are: 00 = 2/2.5</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment"> * 01 = 3/3.5</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment"> * 10 = 4/4.5</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment"> * 11 = 5/5.5</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment"> * Most DDR2 devices utilize a fixed value of 2/2.5. For non-standard SDRAMs, the user must ensure that the operational Write Latency is always greater than or equal to the ODT turn-on delay. For example, a DDR2 SDRAM with CAS latency set to 3 and CAS additive latency set to 0 has a Write Latency of 2. Thus 2/2.5 can be used, but not 3/3.5 or higher.</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afbe2157230528b62b8b3191c20ad392f"> 2143</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TAOND_TAOFD_MASK (0xC0000000UL)</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afc6a02add8cec4b9b93f9a7f51dd996b"> 2144</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TAOND_TAOFD_SHIFT (30U)</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af56bfbd5b108f4665b707e6242069202"> 2145</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TAOND_TAOFD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR1_TAOND_TAOFD_SHIFT) &amp; DDRPHY_DTPR1_TAOND_TAOFD_MASK)</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2daad2a9a167fe5a4645eb5394a017fa"> 2146</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TAOND_TAOFD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR1_TAOND_TAOFD_MASK) &gt;&gt; DDRPHY_DTPR1_TAOND_TAOFD_SHIFT)</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160; </div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment"> * TWLO (R/W)</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment"> * Write leveling output delay: Number of clock cycles from when write leveling DQS is driven high by the control block to when the results from the SDRAM on DQ is sampled by the control block. This must include the SDRAM tWLO timing parameter plus the round trip delay from control block to SDRAM back to control block.</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a983703cbd07f6fcdc3090084f90f996c"> 2153</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TWLO_MASK (0x3C000000UL)</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae7b883171713a388d3abab1639a5c3a0"> 2154</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TWLO_SHIFT (26U)</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a63f320ead248b7f22cc3b48703993120"> 2155</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TWLO_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR1_TWLO_SHIFT) &amp; DDRPHY_DTPR1_TWLO_MASK)</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af23e972e0477d1c2ff2d5ceb240c3c4c"> 2156</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TWLO_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR1_TWLO_MASK) &gt;&gt; DDRPHY_DTPR1_TWLO_SHIFT)</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160; </div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment"> * TWLMRD (R/W)</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment"> * Minimum delay from when write leveling mode is programmed to the first DQS/DQS# rising edge.</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a58b8e7279370f94f4149e31ba91d37fc"> 2163</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TWLMRD_MASK (0x3F00000UL)</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afdb4c1af494a76c9c27ac344f1865217"> 2164</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TWLMRD_SHIFT (20U)</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aca26d00799e97cb952a5f27b984a1fb6"> 2165</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TWLMRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR1_TWLMRD_SHIFT) &amp; DDRPHY_DTPR1_TWLMRD_MASK)</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a58790f607ead2a696e67f380d3b0049c"> 2166</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TWLMRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR1_TWLMRD_MASK) &gt;&gt; DDRPHY_DTPR1_TWLMRD_SHIFT)</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160; </div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment"> * TRFC (R/W)</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment"> * Refresh-to-Refresh: Indicates the minimum time between two refresh commands or between a refresh and an active command. This is derived from the minimum refresh interval from the datasheet, tRFC(min), divided by the clock cycle time. The default number of clock cycles is for the largest JEDEC tRFC(min parameter value supported.</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a39de42668e78eb8cec9c50d5f215c3a5"> 2173</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TRFC_MASK (0xFF800UL)</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a954095b893ea4fa410124001e51671d5"> 2174</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TRFC_SHIFT (11U)</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af25c0cf812d6bc66232f17626ef7247f"> 2175</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TRFC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR1_TRFC_SHIFT) &amp; DDRPHY_DTPR1_TRFC_MASK)</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af7785112e0bf2455d3777d7aa8c78c3a"> 2176</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TRFC_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR1_TRFC_MASK) &gt;&gt; DDRPHY_DTPR1_TRFC_SHIFT)</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160; </div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment"> * TFAW (R/W)</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment"> * 4-bank activate period. No more than 4-bank activate commands may be issued in a given tFAW period. Only applies to 8-bank devices. Valid values are 2 to 63.</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af94a61606a1043e27d49a9f34ee51012"> 2183</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TFAW_MASK (0x7E0U)</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6dc16696b2c9eb85a7a02d0a2d8462c9"> 2184</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TFAW_SHIFT (5U)</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac0246ab305e194901d0cdbd3c43077bc"> 2185</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TFAW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR1_TFAW_SHIFT) &amp; DDRPHY_DTPR1_TFAW_MASK)</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab75d708b99905be8f3a2047c67338a61"> 2186</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TFAW_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR1_TFAW_MASK) &gt;&gt; DDRPHY_DTPR1_TFAW_SHIFT)</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160; </div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="comment"> * TMOD (R/W)</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment"> * Load mode update delay (DDR3 only). The minimum time between a load mode register command and a non-load mode register command. Valid values are: 000 = 12</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment"> * 001 = 13</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment"> * 010 = 14</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment"> * 011 = 15</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment"> * 100 = 16</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment"> * 101 = 17</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment"> * 110 – 111 = Reserved</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af0c0488720e2331584c7cfcaa25463a7"> 2199</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TMOD_MASK (0x1CU)</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3023a583e466fa256d672c3811064e85"> 2200</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TMOD_SHIFT (2U)</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a91565adb5351340648740b04c0f17506"> 2201</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TMOD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR1_TMOD_SHIFT) &amp; DDRPHY_DTPR1_TMOD_MASK)</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6f5f05f7ee99a631092a4854938f1461"> 2202</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TMOD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR1_TMOD_MASK) &gt;&gt; DDRPHY_DTPR1_TMOD_SHIFT)</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160; </div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment"> * TMRD (R/W)</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment"> * Load mode cycle time: The minimum time between a load mode register command and any other command. For DDR3 this is the minimum time between two load mode register commands. Valid values for DDR2 are 2 to 3. For DDR3, the value used for tMRD is 4 plus the value programmed in these bits, i.e. tMRD value for DDR3 ranges from 4 to 7.</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a29ef9c11d541f9e81066e6ad2890db58"> 2209</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TMRD_MASK (0x3U)</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7c7f0eb2dab8eee19ae0fe97f7e204ec"> 2210</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TMRD_SHIFT (0U)</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af4da4b2b38c247d02061380a0817847e"> 2211</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TMRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR1_TMRD_SHIFT) &amp; DDRPHY_DTPR1_TMRD_MASK)</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaf08f971056b13e81b9021b60b837cbc"> 2212</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR1_TMRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR1_TMRD_MASK) &gt;&gt; DDRPHY_DTPR1_TMRD_SHIFT)</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160; </div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">/* Bitfield definition for register: DTPR2 */</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment"> * TCCD (R/W)</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment"> * Read to read and write to write command delay. Valid values are: 0 = BL/2 for DDR2 and 4 for DDR3</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment"> * 1 = BL/2 + 1 for DDR2 and 5 for DDR3</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a37a0736d51a4bb74bbfd3438b3ef3453"> 2221</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TCCD_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a29e81f38926b389ac8e2a8b7034e000a"> 2222</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TCCD_SHIFT (31U)</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad942d1d79c39a654ad26fce937934439"> 2223</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TCCD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR2_TCCD_SHIFT) &amp; DDRPHY_DTPR2_TCCD_MASK)</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a699ba7b90efb7344e2e4b222c0f9d8f7"> 2224</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TCCD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR2_TCCD_MASK) &gt;&gt; DDRPHY_DTPR2_TCCD_SHIFT)</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160; </div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment"> * TRTW (R/W)</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment"> * Read to Write command delay. Valid values are:</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment"> * 0 = standard bus turn around delay</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment"> * 1 = add 1 clock to standard bus turn around delay</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment"> * This parameter allows the user to increase the delay between issuing Write commands to the SDRAM when preceded by Read commands. This provides an option to increase bus turn-around margin for high frequency systems.</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa71af8b0506537dd1a6412c091724fb5"> 2234</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TRTW_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a35848f78ab292ae35b2a855519c704d9"> 2235</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TRTW_SHIFT (30U)</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6cc017f9b96272e9cc235d2085a34963"> 2236</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TRTW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR2_TRTW_SHIFT) &amp; DDRPHY_DTPR2_TRTW_MASK)</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6741c807cfdeef6e061ff038f1935072"> 2237</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TRTW_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR2_TRTW_MASK) &gt;&gt; DDRPHY_DTPR2_TRTW_SHIFT)</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160; </div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment"> * TRTODT (R/W)</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment"> * Read to ODT delay (DDR3 only). Specifies whether ODT can be enabled immediately after the read post-amble or one clock delay has to be added. Valid values are:</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment"> * 0 = ODT may be turned on immediately after read post-amble</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment"> * 1 = ODT may not be turned on until one clock after the read post-amble</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment"> * If tRTODT is set to 1, then the read-to-write latency is increased by 1 if ODT is enabled.</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac1b2da35716d5e3bcdf6277c2eb65ced"> 2247</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TRTODT_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a010cda223919bf0675dd4c99358a35c3"> 2248</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TRTODT_SHIFT (29U)</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a269453bb1bac988bca05a07eb199f8c2"> 2249</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TRTODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR2_TRTODT_SHIFT) &amp; DDRPHY_DTPR2_TRTODT_MASK)</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ec4dfdd1bc693c11de01e88ef69fbef"> 2250</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TRTODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR2_TRTODT_MASK) &gt;&gt; DDRPHY_DTPR2_TRTODT_SHIFT)</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160; </div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment"> * TDLLK (R/W)</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment"> * DLL locking time. Valid values are 2 to 1023.</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1e92bae1d1b366a4a05fdfb23ef60f3e"> 2257</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TDLLK_MASK (0x1FF80000UL)</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae124ff1362fc5e34c57efa8fe0f54c4e"> 2258</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TDLLK_SHIFT (19U)</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6b8a50447d9d5f4cdef1af93c2d8fa93"> 2259</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TDLLK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR2_TDLLK_SHIFT) &amp; DDRPHY_DTPR2_TDLLK_MASK)</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a87c860631ca8659a2c34ea149e0e1b35"> 2260</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TDLLK_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR2_TDLLK_MASK) &gt;&gt; DDRPHY_DTPR2_TDLLK_SHIFT)</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160; </div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment"> * TCKE (R/W)</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment"> * CKE minimum pulse width. Also specifies the minimum time that the SDRAM must remain in power down or self refresh mode. For DDR3 this parameter must be set to the value of tCKESR which is usually bigger than the value of tCKE. Valid values are 2 to 15.</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a01cb2f7b086214cb184a9bec478ab545"> 2267</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TCKE_MASK (0x78000UL)</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a36e4f558fdb15bf69b7cb874a4cb1b2e"> 2268</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TCKE_SHIFT (15U)</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7e00ce5fb5e435810bbcc59fdf535744"> 2269</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TCKE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR2_TCKE_SHIFT) &amp; DDRPHY_DTPR2_TCKE_MASK)</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ade03a668bbfad26dea791a21bd0e6f06"> 2270</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TCKE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR2_TCKE_MASK) &gt;&gt; DDRPHY_DTPR2_TCKE_SHIFT)</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160; </div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment"> * TXP (R/W)</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment"> * Power down exit delay. The minimum time between a power down exit command and any other command. This parameter must be set to the maximum of the various minimum power down exit delay parameters specified in the SDRAM datasheet, i.e. max(tXP, tXARD, tXARDS) for DDR2 and max(tXP, tXPDLL) for DDR3. Valid values are 2 to 31.</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a09b8a66e47cf8a5af5a926200c83e4f8"> 2277</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TXP_MASK (0x7C00U)</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a26c293797c17efe11d8701b33d502b99"> 2278</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TXP_SHIFT (10U)</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad74e5ebb33d5b99bf0ac362d44ba2c48"> 2279</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TXP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR2_TXP_SHIFT) &amp; DDRPHY_DTPR2_TXP_MASK)</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac663148301663b8c07f1d1751567d256"> 2280</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TXP_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR2_TXP_MASK) &gt;&gt; DDRPHY_DTPR2_TXP_SHIFT)</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160; </div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment"> * TXS (R/W)</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment"> * Self refresh exit delay. The minimum time between a self refresh exit command and any other command. This parameter must be set to the maximum of the various minimum self refresh exit delay parameters specified in the SDRAM datasheet, i.e. max(tXSNR, tXSRD) for DDR2 and max(tXS, tXSDLL) for DDR3. Valid values are 2 to 1023.</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ada0ac650973d97a6abffe728f811ba"> 2287</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TXS_MASK (0x3FFU)</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a64679901ca8b5c299ced8675c7e60c75"> 2288</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TXS_SHIFT (0U)</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ace9f1d98acd6ab8f147ae5bb41549cba"> 2289</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TXS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTPR2_TXS_SHIFT) &amp; DDRPHY_DTPR2_TXS_MASK)</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8b0c42b71633588ffa0245d8ef0a0560"> 2290</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTPR2_TXS_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTPR2_TXS_MASK) &gt;&gt; DDRPHY_DTPR2_TXS_SHIFT)</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160; </div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">/* Bitfield definition for register: MR0 */</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment"> * PD (R/W)</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment"> * Power-Down Control: Controls the exit time for power-down modes. Refer to the SDRAM datasheet for details on power-down modes. Valid values are:</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment"> * 0 = Slow exit (DLL off) 1 = Fast exit (DLL on)</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad2c5366fa73ac54ec249cc3eb2759af4"> 2299</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_PD_MASK (0x1000U)</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6111d1a9d677b3f1685db7f26ab28916"> 2300</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_PD_SHIFT (12U)</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a933ccf30ab42d945940e84b6b75ab0b1"> 2301</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_PD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR0_PD_SHIFT) &amp; DDRPHY_MR0_PD_MASK)</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7981d09f99bd668bb3ee5f985cec0182"> 2302</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_PD_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR0_PD_MASK) &gt;&gt; DDRPHY_MR0_PD_SHIFT)</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160; </div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment"> * WR (R/W)</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment"> * Write Recovery: This is the value of the write recovery. It is calculated by dividing the datasheet write recovery time, tWR (ns) by the datasheet clock cycle time, tCK (ns) and rounding up a non-integer value to the next integer. Valid values are:</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment"> * 000 = 16</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment"> * 001 = 5</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment"> * 010 = 6</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment"> * 011 = 7</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment"> * 100 = 8</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment"> * 101 = 10</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment"> * 110 = 12</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment"> * 111 = 14</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment"> * All other settings are reserved and should not be used.</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"> * NOTE: tWR (ns) is the time from the first SDRAM positive clock edge after the last data-in pair of a write command, to when a precharge of the same bank can be issued.</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a543f235fdf6fb2f98fb5da103d0ee8ba"> 2319</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_WR_MASK (0xE00U)</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7e415c8c47fd01736c90df7e41ea03f7"> 2320</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_WR_SHIFT (9U)</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4afbd86ed3709b479020cc29b3983119"> 2321</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_WR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR0_WR_SHIFT) &amp; DDRPHY_MR0_WR_MASK)</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2cf586a478d30e79e276c6ae6e85cc57"> 2322</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_WR_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR0_WR_MASK) &gt;&gt; DDRPHY_MR0_WR_SHIFT)</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160; </div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment"> * DR (R/W)</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment"> * DLL Reset: Writing a ‘1’ to this bit will reset the SDRAM DLL. This bit is self- clearing, i.e. it returns back to ‘0’ after the DLL reset has been issued.</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aedc31986897f960db6b5638c086a17d5"> 2329</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_DR_MASK (0x100U)</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a04cd314fdf4f17911756e6e8b3322255"> 2330</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_DR_SHIFT (8U)</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1ff5dadad2e31d30375eebbb358e1daa"> 2331</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_DR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR0_DR_SHIFT) &amp; DDRPHY_MR0_DR_MASK)</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab98c32ddd590ba65162a27de2c643742"> 2332</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_DR_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR0_DR_MASK) &gt;&gt; DDRPHY_MR0_DR_SHIFT)</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160; </div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment"> * TM (R/W)</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment"> * Operating Mode: Selects either normal operating mode (0) or test mode (1). Test mode is reserved for the manufacturer and should not be used.</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8c87ff1df055c0626f1c9b82ff027ec3"> 2339</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_TM_MASK (0x80U)</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1d2691f6f2397c192ee8663e71dff4f6"> 2340</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_TM_SHIFT (7U)</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa6efe217b04b0d90cd81fbddfe2fec0b"> 2341</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_TM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR0_TM_SHIFT) &amp; DDRPHY_MR0_TM_MASK)</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5304097ee53392921613bfb05da42ed8"> 2342</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_TM_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR0_TM_MASK) &gt;&gt; DDRPHY_MR0_TM_SHIFT)</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160; </div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment"> * CLH (R/W)</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment"> * CAS Latency: The delay between when the SDRAM registers a read command to when data is available. Valid values are:</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment"> * 0010 = 5</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment"> * 0100 = 6</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment"> * 0110 = 7</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment"> * 1000 = 8</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment"> * 1010 = 9</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment"> * 1100 = 10</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment"> * 1110 = 11</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment"> * 0001 = 12</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment"> * 0011 = 13</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment"> * 0101 = 14</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment"> * All other settings are reserved and should not be used.</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a75cee8b129f0abd9946a5daa44321afe"> 2360</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_CLH_MASK (0x70U)</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0ddbe688b0f43dd966a7d6e3aaf8dbe9"> 2361</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_CLH_SHIFT (4U)</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2e203b9c81f562fa4b38dfe48e0709f5"> 2362</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_CLH_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR0_CLH_SHIFT) &amp; DDRPHY_MR0_CLH_MASK)</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a75aa8aa329b23db341391f9906889078"> 2363</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_CLH_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR0_CLH_MASK) &gt;&gt; DDRPHY_MR0_CLH_SHIFT)</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160; </div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment"> * BT (R/W)</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment"> * Burst Type: Indicates whether a burst is sequential (0) or interleaved (1).</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aef38ce94d696b01f1058684889b37f54"> 2370</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_BT_MASK (0x8U)</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a67bfcdd9e4c878d3fc3f085006f0e1d3"> 2371</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_BT_SHIFT (3U)</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad35efd73dab0fa4512407ac1f4a57758"> 2372</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_BT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR0_BT_SHIFT) &amp; DDRPHY_MR0_BT_MASK)</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac60d9bccf29e4e6604a931bb520dbb12"> 2373</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_BT_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR0_BT_MASK) &gt;&gt; DDRPHY_MR0_BT_SHIFT)</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160; </div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment"> * CLL (R/W)</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment"> * CAS Latency low bit</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af9ca103b514de1730b483517838609b7"> 2380</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_CLL_MASK (0x4U)</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4421d89abc46f0e0b89f103b3dd9eb81"> 2381</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_CLL_SHIFT (2U)</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a422d875e37bb941147790bc3662063c6"> 2382</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_CLL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR0_CLL_SHIFT) &amp; DDRPHY_MR0_CLL_MASK)</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a945f2f300ef443410b9caa31f79be7bf"> 2383</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_CLL_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR0_CLL_MASK) &gt;&gt; DDRPHY_MR0_CLL_SHIFT)</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160; </div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment"> * BL (R/W)</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment"> * Burst Length: Determines the maximum number of column locations that can be accessed during a given read or write command. Valid values are:</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment"> * Valid values for DDR3 are: 00 = 8 (Fixed)</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment"> * 01 = 4 or 8 (On the fly)</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment"> * 10 = 4 (Fixed)</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab5495261eea9b81c6e16b2ad946d9b81"> 2394</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_BL_MASK (0x3U)</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5a426ee236f1c30e337b68e660cf0ab8"> 2395</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_BL_SHIFT (0U)</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a10f39b84da91f41c7a166ced97d2c317"> 2396</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_BL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR0_BL_SHIFT) &amp; DDRPHY_MR0_BL_MASK)</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af262f39e36d756df842123bb1076aa1e"> 2397</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR0_BL_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR0_BL_MASK) &gt;&gt; DDRPHY_MR0_BL_SHIFT)</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160; </div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">/* Bitfield definition for register: MR */</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment"> * PD (R/W)</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment"> * Power-Down Control: Controls the exit time for power-down modes. Refer to the SDRAM datasheet for details on power-down modes. Valid values are:</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment"> * 0 = Fast exit 1 = Slow exit</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a69f1fe20c6d7f14c96ef8bde38cc936f"> 2406</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_PD_MASK (0x1000U)</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae0493eabf51332a94939d2da9827d146"> 2407</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_PD_SHIFT (12U)</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1f8a7df6799ca382b9d01fcfb9ed4659"> 2408</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_PD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR_PD_SHIFT) &amp; DDRPHY_MR_PD_MASK)</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af4c0b954a4c3ee3070ecc1cf17882004"> 2409</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_PD_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR_PD_MASK) &gt;&gt; DDRPHY_MR_PD_SHIFT)</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160; </div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment"> * WR (R/W)</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment"> * Write Recovery: This is the value of the write recovery. It is calculated by dividing the datasheet write recovery time, tWR (ns) by the datasheet clock cycle time, tCK (ns) and rounding up a non-integer value to the next integer. Valid values are:</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment"> * 001 = 2</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment"> * 010 = 3</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment"> * 011 = 4</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment"> * 100 = 5</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment"> * 101 = 6</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment"> * All other settings are reserved and should not be used.</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment"> * NOTE: tWR (ns) is the time from the first SDRAM positive clock edge after the last data-in pair of a write command, to when a precharge of the same bank can be issued.</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a043bdc5c9994e3020c94e8ec38fc106d"> 2423</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_WR_MASK (0xE00U)</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a36c635bc62c96dd0ca38f8b4ebd7b545"> 2424</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_WR_SHIFT (9U)</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0f7ac8e827a4e4e223e70fba54cc3dba"> 2425</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_WR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR_WR_SHIFT) &amp; DDRPHY_MR_WR_MASK)</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9323eb8b50950d3aaac596c31253936f"> 2426</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_WR_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR_WR_MASK) &gt;&gt; DDRPHY_MR_WR_SHIFT)</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160; </div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment"> * DR (R/W)</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment"> * DLL Reset: Writing a ‘1’ to this bit will reset the SDRAM DLL. This bit is self- clearing, i.e. it returns back to ‘0’ after the DLL reset has been issued.</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a04f70bc1297a1adde1e69ee986558077"> 2433</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_DR_MASK (0x100U)</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a121f4e11f8e574a386dcc65752d3a7d4"> 2434</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_DR_SHIFT (8U)</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7ce8900d2eedaa2cc507a2ac6179db28"> 2435</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_DR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR_DR_SHIFT) &amp; DDRPHY_MR_DR_MASK)</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1a8e5a404b68d19eb21a2728d9f9b750"> 2436</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_DR_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR_DR_MASK) &gt;&gt; DDRPHY_MR_DR_SHIFT)</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160; </div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment"> * TM (R/W)</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment"> * Operating Mode: Selects either normal operating mode (0) or test mode (1). Test mode is reserved for the manufacturer and should not be used.</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1c5a219be5b0f7f1fe3d55240ea4b656"> 2443</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_TM_MASK (0x80U)</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae9af403bd0522a72786fd69fcd947a38"> 2444</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_TM_SHIFT (7U)</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a84b35b3def722e816a38b7953d6710f1"> 2445</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_TM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR_TM_SHIFT) &amp; DDRPHY_MR_TM_MASK)</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a60fb7ae6c204e0a11d7b88a0b0d1ad1f"> 2446</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_TM_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR_TM_MASK) &gt;&gt; DDRPHY_MR_TM_SHIFT)</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160; </div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment"> * CL (R/W)</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment"> * CAS Latency: The delay between when the SDRAM registers a read command to when data is available. Valid values are:</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment"> * 010 = 2</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment"> * 011 = 3</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment"> * 100 = 4</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment"> * 101 = 5</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment"> * 110 = 6</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment"> * 111 = 7</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment"> * All other settings are reserved and should not be used.</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4ed8f1083d10af7c929e00ea35be5e37"> 2460</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_CL_MASK (0x70U)</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acc0bb5ffcd12dc3d4b291a76eb56ce2a"> 2461</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_CL_SHIFT (4U)</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ace689a8feda45b994dfac3954e7e94fe"> 2462</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_CL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR_CL_SHIFT) &amp; DDRPHY_MR_CL_MASK)</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a68b366e0cfc2e6560bda7ef6d90ed003"> 2463</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_CL_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR_CL_MASK) &gt;&gt; DDRPHY_MR_CL_SHIFT)</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160; </div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment"> * BT (R/W)</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment"> * Burst Type: Indicates whether a burst is sequential (0) or interleaved (1).</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afa1db919e43cba7f5c4defd8582a01f1"> 2470</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_BT_MASK (0x8U)</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3b1a00c25385361ddb5abae2aebe2545"> 2471</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_BT_SHIFT (3U)</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af800c14f414c153ac09dcfba43c2999e"> 2472</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_BT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR_BT_SHIFT) &amp; DDRPHY_MR_BT_MASK)</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a48f5949a39e8e4f2a5fbf101daaa579e"> 2473</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_BT_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR_BT_MASK) &gt;&gt; DDRPHY_MR_BT_SHIFT)</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160; </div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment"> * BL (R/W)</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment"> * Burst Length: Determines the maximum number of column locations that can be accessed during a given read or write command. Valid values are:</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment"> * 010 = 4</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment"> * 011 = 8</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment"> * All other settings are reserved and should not be used.</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a321a6f6ed4ac9cae369c0b46d63cf33c"> 2483</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_BL_MASK (0x7U)</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a07e0e27803f79f4cfb50beb798649d58"> 2484</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_BL_SHIFT (0U)</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a74448bd94f7c2cd928e0fb8835a4ecef"> 2485</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_BL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR_BL_SHIFT) &amp; DDRPHY_MR_BL_MASK)</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa8568f7f85d5e91cf14744527fc04744"> 2486</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR_BL_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR_BL_MASK) &gt;&gt; DDRPHY_MR_BL_SHIFT)</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160; </div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">/* Bitfield definition for register: MR1 */</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment"> * QOFF (R/W)</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment"> * Output Enable/Disable: When ‘0’, all outputs function normal; when ‘1’ all SDRAM outputs are disabled removing output buffer current. This feature is intended to be used for IDD characterization of read current and should not be used in normal operation.</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a31ded7e857f2eb77702ae66aeb3a3467"> 2494</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_QOFF_MASK (0x1000U)</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a05f97cf183993b2f2b43c2fa3f9639a1"> 2495</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_QOFF_SHIFT (12U)</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af2ce28aae2781c7312d38d817cb14316"> 2496</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_QOFF_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_QOFF_SHIFT) &amp; DDRPHY_MR1_QOFF_MASK)</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab4af5217af66119f17a1ec8bdc913068"> 2497</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_QOFF_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_QOFF_MASK) &gt;&gt; DDRPHY_MR1_QOFF_SHIFT)</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160; </div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment"> * TDQS (R/W)</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment"> * Termination Data Strobe: When enabled (‘1’) TDQS provides additional termination resistance outputs that may be useful in some system configurations. Refer to the SDRAM datasheet for details.</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8d3bbfb0ea7951b40c642b95ce8aeee0"> 2504</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_TDQS_MASK (0x800U)</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a27f98b629a52a92a842096c896b76f6f"> 2505</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_TDQS_SHIFT (11U)</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9e2146483ca3f7c0fee1ee152aef23cf"> 2506</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_TDQS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_TDQS_SHIFT) &amp; DDRPHY_MR1_TDQS_MASK)</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa9844f03271857678d8b46c19b219614"> 2507</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_TDQS_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_TDQS_MASK) &gt;&gt; DDRPHY_MR1_TDQS_SHIFT)</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160; </div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment"> * RTTH (R/W)</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment"> * On Die Termination high bit</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afed558d7bd7b5e9f01ce6cd89cbfbcac"> 2514</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTH_MASK (0x200U)</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7ff9b02834f5049164a89a1287aa1013"> 2515</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTH_SHIFT (9U)</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae4dfb4dd46a824aa28ea4c078f99b95b"> 2516</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTH_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_RTTH_SHIFT) &amp; DDRPHY_MR1_RTTH_MASK)</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aed1e9530ec1dccbf7009614c92277a1e"> 2517</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTH_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_RTTH_MASK) &gt;&gt; DDRPHY_MR1_RTTH_SHIFT)</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160; </div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment"> * LEVEL (R/W)</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment"> * Write Leveling Enable: Enables write-leveling when set.</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad14805d399c75e1fd1823774ba8518f1"> 2524</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_LEVEL_MASK (0x80U)</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afe8eab1ce1aab4dc7edf512f6eddab5a"> 2525</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_LEVEL_SHIFT (7U)</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abc851b20e8b440a7002f6d931872a523"> 2526</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_LEVEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_LEVEL_SHIFT) &amp; DDRPHY_MR1_LEVEL_MASK)</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a746da39a58926a593d08cac18156ee7f"> 2527</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_LEVEL_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_LEVEL_MASK) &gt;&gt; DDRPHY_MR1_LEVEL_SHIFT)</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160; </div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment"> * RTTM (R/W)</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment"> * On Die Termination mid bit:</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment"> * Selects the effective resistance for SDRAM on die termination. Valid values are:</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment"> * 000 = ODT disabled 001 = RZQ/4</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment"> * 010 = RZQ/2</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment"> * 011 = RZQ/6</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment"> * 100 = RZQ/12</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment"> * 101 = RZQ/8</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment"> * All other settings are reserved and should not be used.</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment"> * Bit on [9, 6,2]</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aed52b85228d28d254daef8a81e7f38d2"> 2542</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTM_MASK (0x40U)</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afb619850eed676c0daf12b40e8c9eea5"> 2543</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTM_SHIFT (6U)</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeae79430a893b3779226a55c18917bab"> 2544</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_RTTM_SHIFT) &amp; DDRPHY_MR1_RTTM_MASK)</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae7d65fa8ca755aa91125aa1cc0adb79a"> 2545</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTM_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_RTTM_MASK) &gt;&gt; DDRPHY_MR1_RTTM_SHIFT)</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160; </div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment"> * DICH (R/W)</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment"> * Output Driver Impedance Control high bit:</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment"> * Controls the output drive strength. Valid values are:</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment"> * 00 = RZQ/6</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment"> * 01 = RZQ7</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment"> * 10 = Reserved</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ab74ca9a238c368fe951b80f15488b9"> 2557</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DICH_MASK (0x20U)</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a668acc90fa59139b576bb89aebde47ee"> 2558</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DICH_SHIFT (5U)</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aedad442292aaa62f5ad5d52d41dacc53"> 2559</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DICH_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_DICH_SHIFT) &amp; DDRPHY_MR1_DICH_MASK)</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a05fe8a1b0547dae4d487267551bf7609"> 2560</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DICH_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_DICH_MASK) &gt;&gt; DDRPHY_MR1_DICH_SHIFT)</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160; </div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"> * AL (R/W)</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment"> * Posted CAS Additive Latency: Setting additive latency that allows read and write commands to be issued to the SDRAM earlier than normal (refer to the SDRAM datasheet for details). Valid values are:</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment"> * 00 = 0 (AL disabled)</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment"> * 01 = CL - 1</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment"> * 10 = CL - 2</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2b7e98e7aa8e4fbe284043ea5aa9a6be"> 2571</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_AL_MASK (0x18U)</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aec010b4c34e6dd93ef8bf1c866effdc2"> 2572</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_AL_SHIFT (3U)</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afeacc03b38206ba9f59de3b2dc7074f1"> 2573</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_AL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_AL_SHIFT) &amp; DDRPHY_MR1_AL_MASK)</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a09fba6003bcbf06e56e2dd53e1e72f05"> 2574</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_AL_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_AL_MASK) &gt;&gt; DDRPHY_MR1_AL_SHIFT)</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160; </div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment"> * RTTL (R/W)</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment"> * On Die Termination low bit</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a955246d04f221b92dfbee9af7039a8ce"> 2581</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTL_MASK (0x4U)</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4a305ccc03bfec3bd8777c95d991e3bc"> 2582</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTL_SHIFT (2U)</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a189f7d3fc90657c157a6cc4a4fffd4d8"> 2583</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_RTTL_SHIFT) &amp; DDRPHY_MR1_RTTL_MASK)</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a577c2c3d5fe1e4ab44bf616044f29be1"> 2584</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_RTTL_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_RTTL_MASK) &gt;&gt; DDRPHY_MR1_RTTL_SHIFT)</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160; </div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment"> * DICL (R/W)</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment"> * Output Driver Impedance Control low bit</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8f9e519ab757cf6a672bb1a4460f00d8"> 2591</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DICL_MASK (0x2U)</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac547e78efab05167025a8424f1d553cf"> 2592</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DICL_SHIFT (1U)</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#addd5863a2d8a53e0ba446ad7e8380784"> 2593</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DICL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_DICL_SHIFT) &amp; DDRPHY_MR1_DICL_MASK)</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1489613ad3c0c0ad9ff647fe5d1c88c8"> 2594</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DICL_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_DICL_MASK) &gt;&gt; DDRPHY_MR1_DICL_SHIFT)</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160; </div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment"> * DE (R/W)</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment"> * DLL Enable/Disable: Enable (0) or disable (1) the DLL. DLL must be enabled for normal operation.</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment"> * Note: SDRAM DLL off mode is not supported</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2172e9681e977326c19044f2dff45890"> 2602</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DE_MASK (0x1U)</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8e971edcf83a816389df5ad7e0f9a2d0"> 2603</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DE_SHIFT (0U)</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9d86508410b10ca3ac16a9e8c445a9ac"> 2604</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR1_DE_SHIFT) &amp; DDRPHY_MR1_DE_MASK)</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa0261d4bbbfa14ac355a5ac3fb1d2609"> 2605</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR1_DE_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR1_DE_MASK) &gt;&gt; DDRPHY_MR1_DE_SHIFT)</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160; </div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">/* Bitfield definition for register: EMR */</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment"> * QOFF (R/W)</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="comment"> * Output Enable/Disable: When ‘0’, all outputs function normal; when ‘1’ all SDRAM outputs are disabled removing output buffer current. This feature is intended to be</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="comment"> * used for IDD characterization of read current and should not be used in normal operation.</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afeb7084a4e5516a0328feb11504ddaf6"> 2614</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_QOFF_MASK (0x1000U)</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5321436142724f32815a423e34ccfbe2"> 2615</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_QOFF_SHIFT (12U)</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3e952a57ea07a9d2f0eb584d9e85f526"> 2616</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_QOFF_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR_QOFF_SHIFT) &amp; DDRPHY_EMR_QOFF_MASK)</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa91cdab602eabac2abff886c96198985"> 2617</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_QOFF_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR_QOFF_MASK) &gt;&gt; DDRPHY_EMR_QOFF_SHIFT)</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160; </div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment"> * RDQS (R/W)</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment"> * RDQS Enable/Disable: When enabled (‘1’), RDQS is identical in function and timing to data strobe DQS during a read, and ignored during a write. A ‘0’ disables the SDRAM from driving RDQS. The Controller does not allow the user to change this bit.</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4238cba366a63c06df81c36370c60d0a"> 2624</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RDQS_MASK (0x800U)</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3902315e5e8bc39ea70115d0f8325f85"> 2625</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RDQS_SHIFT (11U)</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a980121f3f543f34572ffaa6e6cbe4412"> 2626</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RDQS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR_RDQS_SHIFT) &amp; DDRPHY_EMR_RDQS_MASK)</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac8338a9f5b28bb3629f5ae1912807a66"> 2627</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RDQS_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR_RDQS_MASK) &gt;&gt; DDRPHY_EMR_RDQS_SHIFT)</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160; </div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment"> * DQS (R/W)</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment"> * DQS_b Enable/Disable: When ‘0’, DQS_b is the complement of the differential data strobe pair DQS/DQS_b. When ‘1’, DQS is used in a single-ended mode and the DQS_b pin is disabled. Also used to similarly enable/disable RDQS_b if RDQS is enabled. The Controller does not allow the user to change this bit.</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaf5484abde1a0c9b521e37c63295d221"> 2634</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DQS_MASK (0x400U)</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9e31340691df0426d19b4c941af9924e"> 2635</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DQS_SHIFT (10U)</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a050658d7ebe1d6838d5071ad4a379cf0"> 2636</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DQS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR_DQS_SHIFT) &amp; DDRPHY_EMR_DQS_MASK)</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaee79ed49d931653d1fb6a30432b9538"> 2637</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DQS_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR_DQS_MASK) &gt;&gt; DDRPHY_EMR_DQS_SHIFT)</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160; </div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment"> * OCD (R/W)</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment"> * Off-Chip Driver (OCD) Impedance Calibration: Used to calibrate and match pull-up to pull- down impedance to 18  nominal (refer to the SDRAM datasheet for details). Valid values are:</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment"> * 000 = OCD calibration mode exit 001 = Drive (1) pull-up</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment"> * 010 = Drive (0) pull-down</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment"> * 100 = OCD enter adjust mode 111 = OCD calibration default</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment"> * All other settings are reserved and should not be used. Note that OCD is not supported by all vendors. Refer to the SDRAM datasheet for details on the recommended OCD settings.</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acc369eb9548c851b8d734a110eaa6e62"> 2648</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_OCD_MASK (0x380U)</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa5b47242d79ffc535c4bbbfe9ff5e3e8"> 2649</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_OCD_SHIFT (7U)</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a232b073a13cf0cc5854f83d665b79a27"> 2650</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_OCD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR_OCD_SHIFT) &amp; DDRPHY_EMR_OCD_MASK)</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acb8294b706fcac8e1a3ea8481b653212"> 2651</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_OCD_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR_OCD_MASK) &gt;&gt; DDRPHY_EMR_OCD_SHIFT)</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160; </div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment"> * RTTH (R/W)</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment"> * On Die Termination high bit:</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment"> * Selects the effective resistance for SDRAM on die termination. Valid values are:</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment"> * 00 = ODT disabled 01 = 75</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment"> * 10 = 150</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment"> * 11 = 50 (some vendors)</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af286d9de784054e5d2981a0af90b8632"> 2662</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RTTH_MASK (0x40U)</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3ccc6ed95fc24f5e8b7e15dd4f2f8b89"> 2663</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RTTH_SHIFT (6U)</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a322cbc51b5adc7eb83f2c52238ee10b1"> 2664</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RTTH_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR_RTTH_SHIFT) &amp; DDRPHY_EMR_RTTH_MASK)</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a52e76ca3bf412867531e179104a9afe0"> 2665</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RTTH_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR_RTTH_MASK) &gt;&gt; DDRPHY_EMR_RTTH_SHIFT)</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160; </div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment"> * AL (R/W)</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment"> * Posted CAS Additive Latency: Setting additive latency that allows read and write commands to be issued to the SDRAM earlier than normal (refer to the SDRAM datasheet for details). Valid values are:</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment"> * 000 = 0</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment"> * 001 = 1</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment"> * 010 = 2</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="comment"> * 011 = 3</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment"> * 100 = 4</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment"> * 101 = 5</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment"> * All other settings are reserved and should not be used. The maximum allowed value of AL is tRCD-1.</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0af569568bc77b27ed5d13ccc9ac953e"> 2679</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_AL_MASK (0x38U)</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a24a20f49f4870e889e20bf3a6ae52c2d"> 2680</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_AL_SHIFT (3U)</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aea23cd83f6350c4baf68d3542b308781"> 2681</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_AL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR_AL_SHIFT) &amp; DDRPHY_EMR_AL_MASK)</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae1f0c579483927c7e6c82bd35b5cd599"> 2682</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_AL_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR_AL_MASK) &gt;&gt; DDRPHY_EMR_AL_SHIFT)</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160; </div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment"> * RTTL (R/W)</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="comment"> * On Die Termination low bit:</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8c012e7fc0d713030a7309850e62fcb5"> 2689</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RTTL_MASK (0x4U)</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adbc06f718b3603dc1f88b659efa627f3"> 2690</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RTTL_SHIFT (2U)</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab5ce7ae29080e3555e1110b4ab42be0c"> 2691</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RTTL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR_RTTL_SHIFT) &amp; DDRPHY_EMR_RTTL_MASK)</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae67a4c295f93993b880714bbdde92920"> 2692</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_RTTL_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR_RTTL_MASK) &gt;&gt; DDRPHY_EMR_RTTL_SHIFT)</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160; </div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment"> * DIC (R/W)</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment"> * Output Driver Impedance Control: Controls the output drive strength. Valid values are:</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment"> * 0 = Full strength</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment"> * 1 = Reduced strength</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7c3a5e6edaa4126e8a8b99415cce9acf"> 2701</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DIC_MASK (0x2U)</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a51459ce4c433bac42b1367a9e6ad7ab8"> 2702</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DIC_SHIFT (1U)</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa5612f8c9461becf161be0b35e972a30"> 2703</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DIC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR_DIC_SHIFT) &amp; DDRPHY_EMR_DIC_MASK)</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9ff35d049c9959f2d2d69f1fbd672937"> 2704</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DIC_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR_DIC_MASK) &gt;&gt; DDRPHY_EMR_DIC_SHIFT)</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160; </div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment"> * DE (R/W)</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment"> * DLL Enable/Disable: Enable (0) or disable (1) the DLL. DLL must be enabled for normal operation.</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab665f1bd4a04f5d960b916aa09466ff6"> 2711</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DE_MASK (0x1U)</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa14127c9ef12e79e7875af8399b87827"> 2712</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DE_SHIFT (0U)</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a32212b41bf7ac39d863c1cbf79c105b1"> 2713</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR_DE_SHIFT) &amp; DDRPHY_EMR_DE_MASK)</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9595c1052fcdb896314054f757d96796"> 2714</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR_DE_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR_DE_MASK) &gt;&gt; DDRPHY_EMR_DE_SHIFT)</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160; </div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment">/* Bitfield definition for register: MR2 */</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment"> * RTTWR (R/W)</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment"> * Dynamic ODT: Selects RTT for dynamic ODT. Valid values are: 00 = Dynamic ODT off</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment"> * 01 = RZQ/4</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment"> * 10 = RZQ/2</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aff7990e66d307a4b2ecadde276b8abb0"> 2725</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_RTTWR_MASK (0x600U)</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3f7bc64399910aafa2fa16d16f873cfd"> 2726</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_RTTWR_SHIFT (9U)</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ace94fb36bfef53640c81e32d7c32b228"> 2727</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_RTTWR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR2_RTTWR_SHIFT) &amp; DDRPHY_MR2_RTTWR_MASK)</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a800ea92326fb3e358a70389e78c33f05"> 2728</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_RTTWR_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR2_RTTWR_MASK) &gt;&gt; DDRPHY_MR2_RTTWR_SHIFT)</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160; </div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment"> * SRT (R/W)</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment"> * Self-Refresh Temperature Range: Selects either normal (‘0’) or extended (‘1’) operating temperature range during self-refresh.</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a17a3f65e3f9581586eee13641136d3d4"> 2735</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_SRT_MASK (0x80U)</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ace6db53aa373be3d5d89ccedc7bfd2f3"> 2736</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_SRT_SHIFT (7U)</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a50f30e4f2efbf1bf076e2f0ac543c147"> 2737</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_SRT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR2_SRT_SHIFT) &amp; DDRPHY_MR2_SRT_MASK)</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad0c4441e1f0341226ba7f461d700c393"> 2738</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_SRT_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR2_SRT_MASK) &gt;&gt; DDRPHY_MR2_SRT_SHIFT)</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160; </div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment"> * ASR (R/W)</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment"> * Auto Self-Refresh: When enabled (‘1’), SDRAM automatically provides self-refresh power management functions for all supported operating temperature values.</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment"> * Otherwise the SRT bit must be programmed to indicate the temperature range.</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a38351e23c961a82fe612936e5c5986fa"> 2746</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_ASR_MASK (0x40U)</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9898c079e09b80aceaec4c27f36adfbb"> 2747</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_ASR_SHIFT (6U)</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1643605a514f0df497d7d739dbe31ad0"> 2748</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_ASR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR2_ASR_SHIFT) &amp; DDRPHY_MR2_ASR_MASK)</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae649475a2e51ffcc51b07f28ebf5a544"> 2749</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_ASR_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR2_ASR_MASK) &gt;&gt; DDRPHY_MR2_ASR_SHIFT)</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160; </div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment"> * CWL (R/W)</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment"> * CAS Write Latency: The delay between when the SDRAM registers a write command to when write data is available. Valid values are:</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment"> * 000 = 5 (tCK &gt; 2.5ns)</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment"> * 001 = 6 (2.5ns &gt; tCK &gt; 1.875ns)</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment"> * 010 = 7 (1.875ns &gt; tCK&gt; 1.5ns)</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment"> * 011 = 8 (1.5ns &gt; tCK &gt; 1.25ns)</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment"> * 100 = 9 (1.25ns &gt; tCK &gt; 1.07ns)</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment"> * 101 = 10 (1.07ns &gt; tCK &gt; 0.935ns)</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment"> * 110 = 11 (0.935ns &gt; tCK &gt; 0.833ns)</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment"> * 111 = 12 (0.833ns &gt; tCK &gt; 0.75ns)</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment"> * All other settings are reserved and should not be used.</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3709fa3646c09dd961ae5607a3b26ab1"> 2765</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_CWL_MASK (0x38U)</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a10add46637dbd5b5aecae0be58e2b10c"> 2766</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_CWL_SHIFT (3U)</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a40f70904d40cc278ba9d5ec2abbd4382"> 2767</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_CWL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR2_CWL_SHIFT) &amp; DDRPHY_MR2_CWL_MASK)</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac39d81ffb38bece779ba909eb67fb116"> 2768</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_CWL_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR2_CWL_MASK) &gt;&gt; DDRPHY_MR2_CWL_SHIFT)</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160; </div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment"> * PASR (R/W)</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment"> * Partial Array Self Refresh: Specifies that data located in areas of the array beyond the specified location will be lost if self refresh is entered.</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment"> * Valid settings for 4 banks are:</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment"> * 000 = Full Array</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment"> * 001 = Half Array (BA[1:0] = 00 &amp; 01)</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment"> * 010 = Quarter Array (BA[1:0] = 00) 011 = Not defined</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment"> * 100 = 3/4 Array (BA[1:0] = 01, 10, &amp; 11)</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment"> * 101 = Half Array (BA[1:0] = 10 &amp; 11)</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="comment"> * 110 = Quarter Array (BA[1:0] = 11) 111 = Not defined</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="comment"> * Valid settings for 8 banks are:</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment"> * 000 = Full Array</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment"> * 001 = Half Array (BA[2:0] = 000, 001, 010 &amp; 011)</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment"> * 010 = Quarter Array (BA[2:0] = 000, 001) 011 = 1/8 Array (BA[2:0] = 000)</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment"> * 100 = 3/4 Array (BA[2:0] = 010, 011, 100, 101, 110 &amp; 111)</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment"> * 101 = Half Array (BA[2:0] = 100, 101, 110 &amp; 111)</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment"> * 110 = Quarter Array (BA[2:0] = 110 &amp; 111)</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment"> * 111 = 1/8 Array (BA[2:0] 111)</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a681c9ce3e9f27e41f2929556f5018019"> 2790</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_PASR_MASK (0x7U)</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa55d67070a5e28d9c843e9fd0d11c7e6"> 2791</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_PASR_SHIFT (0U)</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8aeb6d9ffbc9cb8bc58f2496d2953c33"> 2792</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_PASR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR2_PASR_SHIFT) &amp; DDRPHY_MR2_PASR_MASK)</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab54d5cab0ef34524777a43a1a8528a1f"> 2793</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR2_PASR_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR2_PASR_MASK) &gt;&gt; DDRPHY_MR2_PASR_SHIFT)</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160; </div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">/* Bitfield definition for register: EMR2 */</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment"> * SRF (R/W)</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment"> * Self Refresh Rate: Enables, if set, high temperature self refresh rate.</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a32b7d423fe87d4fe79e473e0d358f1aa"> 2801</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_SRF_MASK (0x80U)</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aef1254faeadfd46ad26c60f321a54655"> 2802</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_SRF_SHIFT (7U)</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4e0278ecbb02d750d888dce867d66c05"> 2803</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_SRF_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR2_SRF_SHIFT) &amp; DDRPHY_EMR2_SRF_MASK)</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad6d8ed8003ecacb65a5843d565a640b8"> 2804</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_SRF_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR2_SRF_MASK) &gt;&gt; DDRPHY_EMR2_SRF_SHIFT)</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160; </div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment"> * DCC (R/W)</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment"> * Duty Cycle Corrector: Enables, if set, duty cycle correction within SDRAM.</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3664c0241ffc9c93027abb403eb40fdd"> 2811</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_DCC_MASK (0x8U)</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa5b9561bb633ff1df61a181ba7aec81c"> 2812</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_DCC_SHIFT (3U)</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2a30f93dbf127efa6a5e850f8a157022"> 2813</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_DCC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR2_DCC_SHIFT) &amp; DDRPHY_EMR2_DCC_MASK)</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac1d6ff6922938ed030dd424a19c074d7"> 2814</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_DCC_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR2_DCC_MASK) &gt;&gt; DDRPHY_EMR2_DCC_SHIFT)</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160; </div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment"> * PASR (R/W)</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment"> * Partial Array Self Refresh: Specifies that data located in areas of the array beyond the specified location will be lost if self refresh is entered.</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment"> * Valid settings for 4 banks are:</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment"> * 000 = Full Array</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment"> * 001 = Half Array (BA[1:0] = 00 &amp; 01)</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment"> * 010 = Quarter Array (BA[1:0] = 00) 011 = Not defined</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment"> * 100 = 3/4 Array (BA[1:0] = 01, 10, &amp; 11)</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment"> * 101 = Half Array (BA[1:0] = 10 &amp; 11)</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment"> * 110 = Quarter Array (BA[1:0] = 11) 111 = Not defined</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment"> * Valid settings for 8 banks are:</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment"> * 000 = Full Array</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment"> * 001 = Half Array (BA[2:0] = 000, 001, 010 &amp; 011)</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment"> * 010 = Quarter Array (BA[2:0] = 000, 001) 011 = 1/8 Array (BA[2:0] = 000)</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment"> * 100 = 3/4 Array (BA[2:0] = 010, 011, 100, 101, 110 &amp; 111)</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment"> * 101 = Half Array (BA[2:0] = 100, 101, 110 &amp; 111)</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment"> * 110 = Quarter Array (BA[2:0] = 110 &amp; 111)</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment"> * 111 = 1/8 Array (BA[2:0] 111)</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6e04d5cd4be359b1762b9f259e5e230f"> 2836</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_PASR_MASK (0x7U)</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1c98bda16c4378032096e3e600ce7533"> 2837</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_PASR_SHIFT (0U)</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4c3b07879cb77d35e24ed1d4ddafa839"> 2838</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_PASR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_EMR2_PASR_SHIFT) &amp; DDRPHY_EMR2_PASR_MASK)</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa4df8c0742fa9787cc073b590b5415e1"> 2839</a></span>&#160;<span class="preprocessor">#define DDRPHY_EMR2_PASR_GET(x) (((uint32_t)(x) &amp; DDRPHY_EMR2_PASR_MASK) &gt;&gt; DDRPHY_EMR2_PASR_SHIFT)</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160; </div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment">/* Bitfield definition for register: MR3 */</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment"> * MPR (R/W)</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment"> * Multi-Purpose Register Enable: Enables, if set, that read data should come from the Multi-Purpose Register. Otherwise read data come from the DRAM array.</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a64aefb29a1ddb13a79a971bb349826fc"> 2847</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR3_MPR_MASK (0x4U)</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7b8e193dfe2e2c4f83e30c55b741c3f7"> 2848</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR3_MPR_SHIFT (2U)</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a34cc98f1a528371d08a60893486a1109"> 2849</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR3_MPR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR3_MPR_SHIFT) &amp; DDRPHY_MR3_MPR_MASK)</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af46331ff387c0bd6034591bff90fd2d6"> 2850</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR3_MPR_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR3_MPR_MASK) &gt;&gt; DDRPHY_MR3_MPR_SHIFT)</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160; </div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment"> * MPRLOC (R/W)</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment"> * Multi-Purpose Register (MPR) Location: Selects MPR data location: Valid value are: 00 = Predefined pattern for system calibration</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment"> * All other settings are reserved and should not be used.</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a100fd5cbce604b14659ab11838f0aef2"> 2858</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR3_MPRLOC_MASK (0x3U)</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8d87a2ccbf4b47c4aecdeabe9a8982e3"> 2859</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR3_MPRLOC_SHIFT (0U)</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afdad2999778d72b71a438322859e1eac"> 2860</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR3_MPRLOC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_MR3_MPRLOC_SHIFT) &amp; DDRPHY_MR3_MPRLOC_MASK)</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abab7293511d68e4fc88e60964502418c"> 2861</a></span>&#160;<span class="preprocessor">#define DDRPHY_MR3_MPRLOC_GET(x) (((uint32_t)(x) &amp; DDRPHY_MR3_MPRLOC_MASK) &gt;&gt; DDRPHY_MR3_MPRLOC_SHIFT)</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160; </div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">/* Bitfield definition for register: EMR3 */</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">/* Bitfield definition for register: ODTCR */</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment"> * WRODT3 (R/W)</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aae59d2da7250350cc1616b3c71d914a8"> 2869</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT3_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a92dbfd55cd8ad6a98273f97ff92ba1ea"> 2870</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT3_SHIFT (28U)</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4a5228ad5d74fcf23f236483c334e1bd"> 2871</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT3_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ODTCR_WRODT3_SHIFT) &amp; DDRPHY_ODTCR_WRODT3_MASK)</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adaac7587e15d30d403295cdf63f8b6b3"> 2872</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT3_GET(x) (((uint32_t)(x) &amp; DDRPHY_ODTCR_WRODT3_MASK) &gt;&gt; DDRPHY_ODTCR_WRODT3_SHIFT)</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160; </div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment"> * WRODT2 (R/W)</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8b7f0df60fab2c658092cc55e7a55ff8"> 2878</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT2_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aed8676721225d44b73bd39ee32d6d1ad"> 2879</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT2_SHIFT (24U)</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aefde6fa700f740d201ca422afc26a5b7"> 2880</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT2_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ODTCR_WRODT2_SHIFT) &amp; DDRPHY_ODTCR_WRODT2_MASK)</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab39f89054f5e2ad88ffe000f67742cb1"> 2881</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT2_GET(x) (((uint32_t)(x) &amp; DDRPHY_ODTCR_WRODT2_MASK) &gt;&gt; DDRPHY_ODTCR_WRODT2_SHIFT)</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160; </div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment"> * WRODT1 (R/W)</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeabfb1d8734da239ec97f1e6351c3558"> 2887</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT1_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adb7449351b3be1b546c5ce03bcdd43d5"> 2888</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT1_SHIFT (20U)</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1b9fd83612c8807dba50085a934724bb"> 2889</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ODTCR_WRODT1_SHIFT) &amp; DDRPHY_ODTCR_WRODT1_MASK)</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab934330c7253c0899bc754119a46bb7e"> 2890</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT1_GET(x) (((uint32_t)(x) &amp; DDRPHY_ODTCR_WRODT1_MASK) &gt;&gt; DDRPHY_ODTCR_WRODT1_SHIFT)</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160; </div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment"> * WRODT0 (R/W)</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment"> * Write ODT: Specifies whether ODT should be enabled (‘1’) or disabled (‘0’) on each of the up to four ranks when a write command is sent to rank n. WRODT0, WRODT1, WRODT2, and WRODT3 specify ODT settings when a write is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to enable ODT only on rank being written to.</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adb82be0f696073a8bf60f22ad4fec8e0"> 2897</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT0_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a530ab2ac2d983719e42812ce33676eec"> 2898</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT0_SHIFT (16U)</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7bd3f8d8d82e338abbc863a4a956d9f0"> 2899</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ODTCR_WRODT0_SHIFT) &amp; DDRPHY_ODTCR_WRODT0_MASK)</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a26b420f2e99d7a3314875684896a7b24"> 2900</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_WRODT0_GET(x) (((uint32_t)(x) &amp; DDRPHY_ODTCR_WRODT0_MASK) &gt;&gt; DDRPHY_ODTCR_WRODT0_SHIFT)</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160; </div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment"> * RDODT3 (R/W)</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1ca84e194257d74087c4963e6f479a8a"> 2906</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT3_MASK (0xF000U)</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0ba44c863b6c5bff17e26e1258514d4b"> 2907</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT3_SHIFT (12U)</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af584eb9d485e43745671facba742c1a9"> 2908</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT3_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ODTCR_RDODT3_SHIFT) &amp; DDRPHY_ODTCR_RDODT3_MASK)</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5f4905284af45194426fff480fe9f018"> 2909</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT3_GET(x) (((uint32_t)(x) &amp; DDRPHY_ODTCR_RDODT3_MASK) &gt;&gt; DDRPHY_ODTCR_RDODT3_SHIFT)</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160; </div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment"> * RDODT2 (R/W)</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af20e416cfa31528e765b299140e91b71"> 2915</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT2_MASK (0xF00U)</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a29ab348b93f85e8e29b81e3911781667"> 2916</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT2_SHIFT (8U)</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac728d1aca7f245a8573994696900bd37"> 2917</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT2_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ODTCR_RDODT2_SHIFT) &amp; DDRPHY_ODTCR_RDODT2_MASK)</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0fd0d67dd105f9121991bc67ef3498e0"> 2918</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT2_GET(x) (((uint32_t)(x) &amp; DDRPHY_ODTCR_RDODT2_MASK) &gt;&gt; DDRPHY_ODTCR_RDODT2_SHIFT)</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160; </div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment"> * RDODT1 (R/W)</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a254656ab1d6e31ae7ad7d2d79effb441"> 2924</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT1_MASK (0xF0U)</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a72f9fd8d2b72a6e490e467612125f6ca"> 2925</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT1_SHIFT (4U)</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a93804caba756c3d16ba45955df7f67b9"> 2926</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ODTCR_RDODT1_SHIFT) &amp; DDRPHY_ODTCR_RDODT1_MASK)</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af9e24191c87345f699a3a37cc28155fb"> 2927</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT1_GET(x) (((uint32_t)(x) &amp; DDRPHY_ODTCR_RDODT1_MASK) &gt;&gt; DDRPHY_ODTCR_RDODT1_SHIFT)</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160; </div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment"> * RDODT0 (R/W)</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment"> * Read ODT: Specifies whether ODT should be enabled (‘1’) or disabled (‘0’) on each of the up to four ranks when a read command is sent to rank n. RDODT0, RDODT1, RDODT2, and RDODT3 specify ODT settings when a read is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to disable ODT during reads.</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9924a0024fc132a44c3296a581faeae3"> 2934</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT0_MASK (0xFU)</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa2689cd586822a8acda08290fa038aed"> 2935</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT0_SHIFT (0U)</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac47288eb3b112c8c16e40ad6b332fe28"> 2936</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ODTCR_RDODT0_SHIFT) &amp; DDRPHY_ODTCR_RDODT0_MASK)</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8469c1555cbce9d54abfea49a5d2db4f"> 2937</a></span>&#160;<span class="preprocessor">#define DDRPHY_ODTCR_RDODT0_GET(x) (((uint32_t)(x) &amp; DDRPHY_ODTCR_RDODT0_MASK) &gt;&gt; DDRPHY_ODTCR_RDODT0_SHIFT)</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160; </div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">/* Bitfield definition for register: DTCR */</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment"> * RFSHDT (R/W)</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment"> * Refresh During Training: A non-zero value specifies that a burst of refreshes equal to the number specified in this field should be sent to the SDRAM after training each rank except the last rank.</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aabf0f9d1d7d063b9263157f8173936f6"> 2945</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_RFSHDT_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae6c364ab4e72a795e576c7d0f821f760"> 2946</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_RFSHDT_SHIFT (28U)</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad1a521ffd2aa031615ce957b826d3b65"> 2947</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_RFSHDT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_RFSHDT_SHIFT) &amp; DDRPHY_DTCR_RFSHDT_MASK)</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9f71d71a476ebef58638b1724beef336"> 2948</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_RFSHDT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_RFSHDT_MASK) &gt;&gt; DDRPHY_DTCR_RFSHDT_SHIFT)</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160; </div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment"> * RANKEN (R/W)</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment"> * Rank Enable: Specifies the ranks that are enabled for data-training. Bit 0 controls rank 0, bit 1 controls rank 1, bit 2 controls rank 2, and bit 3 controls rank 3. Setting the bit to ‘1’ enables the rank, and setting it to ‘0’ disables the rank.</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4027fbe3e0121ec857e35e87213c6e9c"> 2955</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_RANKEN_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aec69006cbc2cd5a6ca5b44008278a00f"> 2956</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_RANKEN_SHIFT (24U)</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a572d5d14b10386904c4e45694d80cd43"> 2957</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_RANKEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_RANKEN_SHIFT) &amp; DDRPHY_DTCR_RANKEN_MASK)</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2146998a64db00e5e376638b3ae1b5b7"> 2958</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_RANKEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_RANKEN_MASK) &gt;&gt; DDRPHY_DTCR_RANKEN_SHIFT)</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160; </div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment"> * DTEXD (R/W)</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment"> * Data Training Extended Write DQS: Enables, if set, an extended write DQS whereby two additional pulses of DQS are added as post-amble to a burst of writes.</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment"> * Generally this should only be enabled when running read bit deskew with the intention of performing read eye deskew prior to running write leveling adjustment.</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad1283c758db6670469d614722c6cb799"> 2966</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTEXD_MASK (0x400000UL)</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac0b0f2dbe98f3212c44e8e77ec08c074"> 2967</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTEXD_SHIFT (22U)</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af14617ab1aabf4bba0a94dab4057659b"> 2968</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTEXD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTEXD_SHIFT) &amp; DDRPHY_DTCR_DTEXD_MASK)</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a61fc616a7794ce678aa54a3218a7d8fb"> 2969</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTEXD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTEXD_MASK) &gt;&gt; DDRPHY_DTCR_DTEXD_SHIFT)</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160; </div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment"> * DTDSTP (R/W)</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment"> * Data Training Debug Step: A write of 1 to this bit steps the data training algorithm through a single step. This bit is used to initiate one step of the data training algorithm in question.</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment"> * This bit is self-clearing. To trigger the next step, this bit must be written to again. Note: The training steps must be repeated in order to get new data in the “Data Training Eye Data Register 0-1 (DTEDR0-1)” on page 122. For example, to see the</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment"> * training results for a different lane, select that lane and repeat the training steps to</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="comment"> * populate DTEDR0 and DTEDR1 with the correct data.</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af31eb018e89eb9a167eaf1db74b77005"> 2979</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDSTP_MASK (0x200000UL)</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a50f02e982bc52ffe89ca978f12d2622e"> 2980</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDSTP_SHIFT (21U)</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8afd4c467f197e571e4b6c654ec3b9fa"> 2981</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDSTP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTDSTP_SHIFT) &amp; DDRPHY_DTCR_DTDSTP_MASK)</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae46a1b474685d7908eff65d5b8ea5434"> 2982</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDSTP_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTDSTP_MASK) &gt;&gt; DDRPHY_DTCR_DTDSTP_SHIFT)</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160; </div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="comment"> * DTDEN (R/W)</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment"> * Data Training Debug Enable: Enables, if set, the data training single step debug mode.</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a40d801eb363af3d5e79b7b1375bfea68"> 2989</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDEN_MASK (0x100000UL)</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac436e60587fb29b2aad9d4d24d07c3b0"> 2990</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDEN_SHIFT (20U)</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a37712259169c55e8cddb87ea94fd2251"> 2991</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTDEN_SHIFT) &amp; DDRPHY_DTCR_DTDEN_MASK)</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af7d47bd7c6720d6532518d1afba933cf"> 2992</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTDEN_MASK) &gt;&gt; DDRPHY_DTCR_DTDEN_SHIFT)</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160; </div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment"> * DTDBS (R/W)</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment"> * Data Training Debug Byte Select: Selects the byte during data training single step debug mode.</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="comment"> * Note: DTDEN is not used to enable this feature.</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeed2aa475457a629e585470e7cd5537f"> 3000</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDBS_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3a9f131eea0a02f6e3f8a66842916f9d"> 3001</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDBS_SHIFT (16U)</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a52526e5cbe45371f4232a0a4fa5410fe"> 3002</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDBS_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTDBS_SHIFT) &amp; DDRPHY_DTCR_DTDBS_MASK)</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afe47c38c4ef8ee19a5a269c7dcc05212"> 3003</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTDBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTDBS_MASK) &gt;&gt; DDRPHY_DTCR_DTDBS_SHIFT)</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160; </div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="comment"> * DTWDQMO (R/W)</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="comment"> * Data Training WDQ Margin Override: If set, the Training WDQ Margin value specified in DTCR[11:8] (DTWDQM) is used during data training. Otherwise the value is computed as ¼ of the ddr_clk period measurement found during calibration of the WDQ LCDL.</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2a77fe63edd773ebe8880a814928da06"> 3010</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWDQMO_MASK (0x4000U)</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae4ce10e800e7efe7b28051523e36d432"> 3011</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWDQMO_SHIFT (14U)</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab517aa7a08db721dc880aa919432478a"> 3012</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWDQMO_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTWDQMO_SHIFT) &amp; DDRPHY_DTCR_DTWDQMO_MASK)</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adba53c5dd33355f3a9dacc27b4aa9c55"> 3013</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWDQMO_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTWDQMO_MASK) &gt;&gt; DDRPHY_DTCR_DTWDQMO_SHIFT)</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160; </div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment"> * DTBDC (R/W)</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="comment"> * Data Training Bit Deskew Centering: Enables, if set, eye centering capability during write and read bit deskew training.</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac953ed7c186f55561e47190965312230"> 3020</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTBDC_MASK (0x2000U)</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8cd5008a98de87ca0e2adc0f6448093d"> 3021</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTBDC_SHIFT (13U)</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abc9aa91b113495cf948ebee8b4416666"> 3022</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTBDC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTBDC_SHIFT) &amp; DDRPHY_DTCR_DTBDC_MASK)</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a05aec173a42a1892d4e44b313fec8b64"> 3023</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTBDC_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTBDC_MASK) &gt;&gt; DDRPHY_DTCR_DTBDC_SHIFT)</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160; </div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="comment"> * DTWBDDM (R/W)</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment"> * Data Training Write Bit Deskew Data Mask, if set, it enables write bit deskew of the data mask</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a50279cf12d12137755e1b1b35572bc0e"> 3030</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWBDDM_MASK (0x1000U)</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a634e9da6a217dd3448c43ce6c3f53109"> 3031</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWBDDM_SHIFT (12U)</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaa2fd4e6fb147d7cf004726fe45e3de4"> 3032</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWBDDM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTWBDDM_SHIFT) &amp; DDRPHY_DTCR_DTWBDDM_MASK)</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3c788a6b1e4023c6ea2c5fceac45b056"> 3033</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWBDDM_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTWBDDM_MASK) &gt;&gt; DDRPHY_DTCR_DTWBDDM_SHIFT)</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160; </div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="comment"> * DTWDQM (R/W)</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment"> * Training WDQ Margin: Defines how close to 0 or how close to 2*(wdq calibration_value) the WDQ LCDL can be moved during training. Basically defines how much timing margin.</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abc6346b750139694d804e70d1c7e1d65"> 3040</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWDQM_MASK (0xF00U)</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8e4e503532e19556c0a4ed6d8830f23e"> 3041</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWDQM_SHIFT (8U)</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1e3ada6d2f40e10a2bb3b485bc4186bf"> 3042</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWDQM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTWDQM_SHIFT) &amp; DDRPHY_DTCR_DTWDQM_MASK)</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5159d1a10e59941da0bef83ff8cb3ba4"> 3043</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTWDQM_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTWDQM_MASK) &gt;&gt; DDRPHY_DTCR_DTWDQM_SHIFT)</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160; </div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment"> * DTCMPD (R/W)</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="comment"> * Read Data Training Compare Data: Specifies, if set, that DQS gate training should also check if the returning read data is correct. Otherwise data-training only checks if the correct number of DQS edges were returned.</span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9c08f7d1b3aac1e4405e618796f783b0"> 3050</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTCMPD_MASK (0x80U)</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7ae7e9859ee98de19d9356b67624aee9"> 3051</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTCMPD_SHIFT (7U)</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6efd2263d38b6bde1523a1aba8a7b03f"> 3052</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTCMPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTCMPD_SHIFT) &amp; DDRPHY_DTCR_DTCMPD_MASK)</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a21139270fa4da244d0b43d5516aba30c"> 3053</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTCMPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTCMPD_MASK) &gt;&gt; DDRPHY_DTCR_DTCMPD_SHIFT)</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160; </div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment"> * DTMPR (R/W)</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment"> * Read Data Training Using MPR (DDR3 Only): Specifies, if set, that DQS gate training should use the SDRAM Multi-Purpose Register (MPR) register. Otherwise data-training is performed by first writing to some locations in the SDRAM and then reading them back.</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adbbe0cca076104a7093fdf94e8820ed2"> 3060</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTMPR_MASK (0x40U)</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7a9b82c954c2a15a582a97ac71105063"> 3061</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTMPR_SHIFT (6U)</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a782619dca965eaa9989bc9b130909c8c"> 3062</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTMPR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTMPR_SHIFT) &amp; DDRPHY_DTCR_DTMPR_MASK)</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a34a1dbffab683e0d4b4a579ed465a155"> 3063</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTMPR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTMPR_MASK) &gt;&gt; DDRPHY_DTCR_DTMPR_SHIFT)</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160; </div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment"> * DTRANK (R/W)</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment"> * Data Training Rank: Select the SDRAM rank to be used during Read DQS gate training, Read/Write Data Bit Deskew, Read/Write Eye Training.</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a742e7200814edd3095bc237442c9efbe"> 3070</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTRANK_MASK (0x30U)</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a38b0c031ed95be94124db68107784489"> 3071</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTRANK_SHIFT (4U)</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6189c0d9d104e600842a568a367439d8"> 3072</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTRANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTRANK_SHIFT) &amp; DDRPHY_DTCR_DTRANK_MASK)</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa88650b59e1ea9c2bc4152e85cba897f"> 3073</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTRANK_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTRANK_MASK) &gt;&gt; DDRPHY_DTCR_DTRANK_SHIFT)</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160; </div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="comment"> * DTRPTN (R/W)</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment"> * Data Training Repeat Number: Repeat number used to confirm stability of DDR write or read.</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment"> * Note: The minimum value should be 0x4 and the maximum value should be 0x14.</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afc5ccd038b918e8a593c1412aac8a748"> 3081</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTRPTN_MASK (0xFU)</span></div>
<div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad209d3ded6ed81f86b6ed533d6b17f49"> 3082</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTRPTN_SHIFT (0U)</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a73fa4628e6c3467d4ccc9e024ad4c48c"> 3083</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTRPTN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTCR_DTRPTN_SHIFT) &amp; DDRPHY_DTCR_DTRPTN_MASK)</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a86f4b8edf94a8e5dd510c1c82eadad13"> 3084</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTCR_DTRPTN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTCR_DTRPTN_MASK) &gt;&gt; DDRPHY_DTCR_DTRPTN_SHIFT)</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160; </div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">/* Bitfield definition for register: DTAR0 */</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment"> * DTBANK (R/W)</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment"> * Data Training Bank Address: Selects the SDRAM bank address to be used during data training.</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a15ea527de1f89a0a2172ffeb5383f929"> 3092</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTBANK_MASK (0x70000000UL)</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a076230438f05145553a3d2257d0aded5"> 3093</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTBANK_SHIFT (28U)</span></div>
<div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeaf77d0b59d9737a0e74825dca05e461"> 3094</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTBANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR0_DTBANK_SHIFT) &amp; DDRPHY_DTAR0_DTBANK_MASK)</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a28e6f727721b91a3b0ccc5784d43f100"> 3095</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTBANK_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR0_DTBANK_MASK) &gt;&gt; DDRPHY_DTAR0_DTBANK_SHIFT)</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160; </div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment"> * DTROW (R/W)</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment"> * Data Training Row Address: Selects the SDRAM row address to be used during data training.</span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab70bf8423730fccaccabc55f7163904b"> 3102</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTROW_MASK (0xFFFF000UL)</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa7a5d53db196be454393fc5239ebe7ee"> 3103</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTROW_SHIFT (12U)</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac3c54e0e02171f3e99dd14a5f6a5c448"> 3104</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTROW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR0_DTROW_SHIFT) &amp; DDRPHY_DTAR0_DTROW_MASK)</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8eca9f00a54d505616918593a8718092"> 3105</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTROW_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR0_DTROW_MASK) &gt;&gt; DDRPHY_DTAR0_DTROW_SHIFT)</span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160; </div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment"> * DTCOL (R/W)</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="comment"> * Data Training Column Address: Selects the SDRAM column address to be used during data training. The lower four bits of this address must always be “000”.</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4e84c65c3b627d1ff9121804b5381071"> 3112</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTCOL_MASK (0xFFFU)</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a37a4395458342812fd699f9592c6e999"> 3113</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTCOL_SHIFT (0U)</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3996e2621e5b12bb3225ca5f839d139b"> 3114</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTCOL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR0_DTCOL_SHIFT) &amp; DDRPHY_DTAR0_DTCOL_MASK)</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a878592d545a9c7c0d26b6a0436f6e952"> 3115</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR0_DTCOL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR0_DTCOL_MASK) &gt;&gt; DDRPHY_DTAR0_DTCOL_SHIFT)</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160; </div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="comment">/* Bitfield definition for register: DTAR1 */</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment"> * DTBANK (R/W)</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="comment"> * Data Training Bank Address: Selects the SDRAM bank address to be used during data training.</span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5e42d963e7d995956e3ba8048891d719"> 3123</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTBANK_MASK (0x70000000UL)</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4de5d3de302fbe8b04ded3c3e558e517"> 3124</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTBANK_SHIFT (28U)</span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7928c227820ba8e59240fef1096b26fc"> 3125</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTBANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR1_DTBANK_SHIFT) &amp; DDRPHY_DTAR1_DTBANK_MASK)</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abf35d8fffd232ea25f312c1568dd4970"> 3126</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTBANK_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR1_DTBANK_MASK) &gt;&gt; DDRPHY_DTAR1_DTBANK_SHIFT)</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160; </div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment"> * DTROW (R/W)</span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment"> * Data Training Row Address: Selects the SDRAM row address to be used during data training.</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a57e77d54ba9f8933384383c9787af42c"> 3133</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTROW_MASK (0xFFFF000UL)</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6c811742e5b48d5e6e650cbadd2021a0"> 3134</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTROW_SHIFT (12U)</span></div>
<div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adfa1cf1529b61ec36c7d2089c0f07391"> 3135</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTROW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR1_DTROW_SHIFT) &amp; DDRPHY_DTAR1_DTROW_MASK)</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3436e4852a380e3fd6a0cccfe1f09f58"> 3136</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTROW_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR1_DTROW_MASK) &gt;&gt; DDRPHY_DTAR1_DTROW_SHIFT)</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160; </div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment"> * DTCOL (R/W)</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment"> * Data Training Column Address: Selects the SDRAM column address to be used during data training. The lower four bits of this address must always be “000”.</span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a73ff2c416e0cf7825cdf40d403e1c4c0"> 3143</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTCOL_MASK (0xFFFU)</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1bf2b708aa3a79fefa404c1dec0fe7fd"> 3144</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTCOL_SHIFT (0U)</span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaac536f855f4e5f96c9346be7d1d0969"> 3145</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTCOL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR1_DTCOL_SHIFT) &amp; DDRPHY_DTAR1_DTCOL_MASK)</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2ce868e5eb9ef3723edb7518a7a2a808"> 3146</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR1_DTCOL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR1_DTCOL_MASK) &gt;&gt; DDRPHY_DTAR1_DTCOL_SHIFT)</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160; </div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment">/* Bitfield definition for register: DTAR2 */</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment"> * DTBANK (R/W)</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="comment"> * Data Training Bank Address: Selects the SDRAM bank address to be used during data training.</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a85683ae5b6c01e8fc11d060e9a0bfe51"> 3154</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTBANK_MASK (0x70000000UL)</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a518d08263f38ae151b63441bdb6b21ce"> 3155</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTBANK_SHIFT (28U)</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a64d76091739f60a261e95ca55f18d80e"> 3156</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTBANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR2_DTBANK_SHIFT) &amp; DDRPHY_DTAR2_DTBANK_MASK)</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afc293b9eb29b042f46b6cfae95222789"> 3157</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTBANK_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR2_DTBANK_MASK) &gt;&gt; DDRPHY_DTAR2_DTBANK_SHIFT)</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160; </div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment"> * DTROW (R/W)</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="comment"> * Data Training Row Address: Selects the SDRAM row address to be used during data training.</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abbf17d8090e061c7bef36b90f948416c"> 3164</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTROW_MASK (0xFFFF000UL)</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afff683225d4ff4efe3f8c81d23ffcbe2"> 3165</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTROW_SHIFT (12U)</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a736323dec0aa243becdab16ff2e3d19a"> 3166</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTROW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR2_DTROW_SHIFT) &amp; DDRPHY_DTAR2_DTROW_MASK)</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a688cb86565f18aefef11231ac440b307"> 3167</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTROW_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR2_DTROW_MASK) &gt;&gt; DDRPHY_DTAR2_DTROW_SHIFT)</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160; </div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment"> * DTCOL (R/W)</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment"> * Data Training Column Address: Selects the SDRAM column address to be used during data training. The lower four bits of this address must always be “000”.</span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab8872c62ffcf537ac00d58dbd5f1a064"> 3174</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTCOL_MASK (0xFFFU)</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a50ce44324b6b2eececd9eb230f4a64d8"> 3175</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTCOL_SHIFT (0U)</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae4348def22fd4301a828efe18eee7d1c"> 3176</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTCOL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR2_DTCOL_SHIFT) &amp; DDRPHY_DTAR2_DTCOL_MASK)</span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae5d2afe871cbe9f31c41d152bef69f1f"> 3177</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR2_DTCOL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR2_DTCOL_MASK) &gt;&gt; DDRPHY_DTAR2_DTCOL_SHIFT)</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160; </div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">/* Bitfield definition for register: DTAR3 */</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment"> * DTBANK (R/W)</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment"> * Data Training Bank Address: Selects the SDRAM bank address to be used during data training.</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9c9557cca3fd38e1912c623f88402725"> 3185</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTBANK_MASK (0x70000000UL)</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab357f208a2b24af288519dcc6d61e497"> 3186</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTBANK_SHIFT (28U)</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a495b3cc75d14872cc45116b58df34cb0"> 3187</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTBANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR3_DTBANK_SHIFT) &amp; DDRPHY_DTAR3_DTBANK_MASK)</span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afa036e959ba23351e1417afb0168189d"> 3188</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTBANK_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR3_DTBANK_MASK) &gt;&gt; DDRPHY_DTAR3_DTBANK_SHIFT)</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160; </div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment"> * DTROW (R/W)</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment"> * Data Training Row Address: Selects the SDRAM row address to be used during data training.</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a145a62130e199c82c6ebb5d714827270"> 3195</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTROW_MASK (0xFFFF000UL)</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4bad27d2760487e528cd4ecbc94c85b7"> 3196</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTROW_SHIFT (12U)</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a96d6197bfed89510016b120a8fd49e18"> 3197</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTROW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR3_DTROW_SHIFT) &amp; DDRPHY_DTAR3_DTROW_MASK)</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af3a9fc7025c9dba8c27353500bd71402"> 3198</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTROW_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR3_DTROW_MASK) &gt;&gt; DDRPHY_DTAR3_DTROW_SHIFT)</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160; </div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment"> * DTCOL (R/W)</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment"> * Data Training Column Address: Selects the SDRAM column address to be used during data training. The lower four bits of this address must always be “000”.</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afcd4a1723d84a9cacb084b12efe49fbb"> 3205</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTCOL_MASK (0xFFFU)</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a53059e79741f072f94fdc2afc7707c93"> 3206</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTCOL_SHIFT (0U)</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6e2005c4ba00a30206bfa3ff3399d7c4"> 3207</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTCOL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTAR3_DTCOL_SHIFT) &amp; DDRPHY_DTAR3_DTCOL_MASK)</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a34a0dfd8e9e9449e9b4186c423988ef5"> 3208</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTAR3_DTCOL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTAR3_DTCOL_MASK) &gt;&gt; DDRPHY_DTAR3_DTCOL_SHIFT)</span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160; </div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">/* Bitfield definition for register: DTDR0 */</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment"> * DTBYTE3 (R/W)</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a267dd168d9dbe0d8bde3b40671869e9b"> 3215</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE3_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a051603384afd7877b152aeb21ae4e4f2"> 3216</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE3_SHIFT (24U)</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a21434fb904713ed9705463798512bcbf"> 3217</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE3_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTDR0_DTBYTE3_SHIFT) &amp; DDRPHY_DTDR0_DTBYTE3_MASK)</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a426932e7659e6e77c2affda5ed3706a1"> 3218</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE3_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTDR0_DTBYTE3_MASK) &gt;&gt; DDRPHY_DTDR0_DTBYTE3_SHIFT)</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160; </div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment"> * DTBYTE2 (R/W)</span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1cae39db05097ed4951afe02c474f965"> 3224</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE2_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a67ffb6b1e686df44f1ec49d125fb54de"> 3225</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE2_SHIFT (16U)</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1921aead0de8483378ca1145ac7ee0eb"> 3226</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE2_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTDR0_DTBYTE2_SHIFT) &amp; DDRPHY_DTDR0_DTBYTE2_MASK)</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a19a5688e9a94a656823c0308ddcec2e6"> 3227</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE2_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTDR0_DTBYTE2_MASK) &gt;&gt; DDRPHY_DTDR0_DTBYTE2_SHIFT)</span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160; </div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment"> * DTBYTE1 (R/W)</span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abd25b0432ca27c6f5eda933f44a555b4"> 3233</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE1_MASK (0xFF00U)</span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a31ebd07d50e058e57d3a384e9f90bfdc"> 3234</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE1_SHIFT (8U)</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6f5b9787f978d5e638972ae048f4c181"> 3235</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTDR0_DTBYTE1_SHIFT) &amp; DDRPHY_DTDR0_DTBYTE1_MASK)</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ebe00394c6c740f619695ca7ecfb62e"> 3236</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE1_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTDR0_DTBYTE1_MASK) &gt;&gt; DDRPHY_DTDR0_DTBYTE1_SHIFT)</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160; </div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment"> * DTBYTE0 (R/W)</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment"> * Data Training Data: The first 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a47baf87234d8081a555e35471dccf753"> 3243</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE0_MASK (0xFFU)</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abdf356dda3b89da48b0604b56f2c468a"> 3244</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE0_SHIFT (0U)</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1e14c49ac965f590bf66da412b18cee3"> 3245</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTDR0_DTBYTE0_SHIFT) &amp; DDRPHY_DTDR0_DTBYTE0_MASK)</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a32b8ec3961c593ce37ad0f8508ddf802"> 3246</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR0_DTBYTE0_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTDR0_DTBYTE0_MASK) &gt;&gt; DDRPHY_DTDR0_DTBYTE0_SHIFT)</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160; </div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment">/* Bitfield definition for register: DTDR1 */</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment"> * DTBYTE7 (R/W)</span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a27017846a94f8f3a379d17f51d43057e"> 3253</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE7_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a59418b88960e72098d4d7f9114bb141f"> 3254</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE7_SHIFT (24U)</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab8f2a9bf2f45306c4c3eca5ce1950b24"> 3255</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE7_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTDR1_DTBYTE7_SHIFT) &amp; DDRPHY_DTDR1_DTBYTE7_MASK)</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2492b1e886a745685d9d8c7c1ad25979"> 3256</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE7_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTDR1_DTBYTE7_MASK) &gt;&gt; DDRPHY_DTDR1_DTBYTE7_SHIFT)</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160; </div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment"> * DTBYTE6 (R/W)</span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa136edc3246a2a2ee90cc0286874e41a"> 3262</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE6_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac51474dc9016bcc6a7e873c6b846dcc0"> 3263</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE6_SHIFT (16U)</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad03e1e6e016b4da33be60461fbd4e4c6"> 3264</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE6_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTDR1_DTBYTE6_SHIFT) &amp; DDRPHY_DTDR1_DTBYTE6_MASK)</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0635f6adcc61fecfff35c6fb28838f41"> 3265</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE6_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTDR1_DTBYTE6_MASK) &gt;&gt; DDRPHY_DTDR1_DTBYTE6_SHIFT)</span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160; </div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment"> * DTBYTE5 (R/W)</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a43e39b6fe122dfff43ea138b74b41115"> 3271</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE5_MASK (0xFF00U)</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a29e580e491e096e024fa247f6fbb6c5a"> 3272</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE5_SHIFT (8U)</span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a11908dc6b25175c7f9dda57e351491a6"> 3273</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE5_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTDR1_DTBYTE5_SHIFT) &amp; DDRPHY_DTDR1_DTBYTE5_MASK)</span></div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a51bbd9ed25b80e6dd13a8bc8818b136b"> 3274</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE5_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTDR1_DTBYTE5_MASK) &gt;&gt; DDRPHY_DTDR1_DTBYTE5_SHIFT)</span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160; </div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment"> * DTBYTE4 (R/W)</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment"> * Data Training Data: The second 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.</span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad7dc63712004bc07023509c66d4a3162"> 3281</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE4_MASK (0xFFU)</span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a99d00048159b45f708470455672aa3cf"> 3282</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE4_SHIFT (0U)</span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4f4b170131c742a6577b0c5890329291"> 3283</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE4_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DTDR1_DTBYTE4_SHIFT) &amp; DDRPHY_DTDR1_DTBYTE4_MASK)</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6b974e906698f4df8181e0afeaf79d3b"> 3284</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTDR1_DTBYTE4_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTDR1_DTBYTE4_MASK) &gt;&gt; DDRPHY_DTDR1_DTBYTE4_SHIFT)</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160; </div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">/* Bitfield definition for register: DTEDR0 */</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment"> * DTWBMX (R)</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment"> * Data Training Write BDL Shift Maximum.</span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5732654a6d76ac08ddd9e8910ca6d372"> 3292</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWBMX_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2e37a124546ea25bcaf746f5ccfd5fac"> 3293</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWBMX_SHIFT (24U)</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8dc9b279615260965ea38b13afa88486"> 3294</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWBMX_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTEDR0_DTWBMX_MASK) &gt;&gt; DDRPHY_DTEDR0_DTWBMX_SHIFT)</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160; </div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment"> * DTWBMN (R)</span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment"> * Data Training Write BDL Shift Minimum.</span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae50084127b05c0d5c32a9b0c7a07ea20"> 3301</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWBMN_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acd3257537f2c04c13440b9cf8e39dc44"> 3302</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWBMN_SHIFT (16U)</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afb2a8375ecd53700782781bbbaa09bf3"> 3303</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWBMN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTEDR0_DTWBMN_MASK) &gt;&gt; DDRPHY_DTEDR0_DTWBMN_SHIFT)</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160; </div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment"> * DTWLMX (R)</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment"> * Data Training WDQ LCDL Maximum.</span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a13f0344d10d2cdb462c163148651729f"> 3310</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWLMX_MASK (0xFF00U)</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a53bc215c3b0423015c063636e3814de0"> 3311</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWLMX_SHIFT (8U)</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3ff17b2c6a2f7416cbc54821d7d0d867"> 3312</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWLMX_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTEDR0_DTWLMX_MASK) &gt;&gt; DDRPHY_DTEDR0_DTWLMX_SHIFT)</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160; </div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment"> * DTWLMN (R)</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment"> * Data Training WDQ LCDL Minimum.</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae8c24a8225732aa764511f0ec537ef95"> 3319</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWLMN_MASK (0xFFU)</span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae074a6b625f3331c6bb212383c5be8c5"> 3320</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWLMN_SHIFT (0U)</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab6238aaac262b80e71200278f877e2a8"> 3321</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR0_DTWLMN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTEDR0_DTWLMN_MASK) &gt;&gt; DDRPHY_DTEDR0_DTWLMN_SHIFT)</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160; </div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="comment">/* Bitfield definition for register: DTEDR1 */</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment"> * DTRBMX (R)</span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment"> * Data Training Read BDL Shift Maximum.</span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aecec16bd2a18fb86a34f002331673e0d"> 3329</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRBMX_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1af65151364e48aaf94001f8a72a23e1"> 3330</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRBMX_SHIFT (24U)</span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4eb113450a9e0e988db585d98fa01a2c"> 3331</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRBMX_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTEDR1_DTRBMX_MASK) &gt;&gt; DDRPHY_DTEDR1_DTRBMX_SHIFT)</span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160; </div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment"> * DTRBMN (R)</span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment"> * Data Training Read BDL Shift Minimum.</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad4ec05da52dc26cfd977cf920459b62d"> 3338</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRBMN_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a61cf1af5aecf86c329977bbc0467dca6"> 3339</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRBMN_SHIFT (16U)</span></div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#addcb7e44e9c651c20786fea4245af3e8"> 3340</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRBMN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTEDR1_DTRBMN_MASK) &gt;&gt; DDRPHY_DTEDR1_DTRBMN_SHIFT)</span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160; </div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment"> * DTRLMX (R)</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment"> * Data Training RDQS LCDL Maximum.</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a860595b8ef6ee13c8b4d0448767dfd9c"> 3347</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRLMX_MASK (0xFF00U)</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af96d516e8ea53c67c3841353f1b91569"> 3348</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRLMX_SHIFT (8U)</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9a279750f75aa9204c4b4c1b1dd81ab9"> 3349</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRLMX_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTEDR1_DTRLMX_MASK) &gt;&gt; DDRPHY_DTEDR1_DTRLMX_SHIFT)</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160; </div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment"> * DTRLMN (R)</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment"> * Data Training RDQS LCDL Minimum.</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6aa1927b83852346f37c39df47b43cbc"> 3356</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRLMN_MASK (0xFFU)</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adf57e7fef7c7561f68a1a5b8f947c2e5"> 3357</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRLMN_SHIFT (0U)</span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7a054e8b9fb451cdb59bed6e000a9252"> 3358</a></span>&#160;<span class="preprocessor">#define DDRPHY_DTEDR1_DTRLMN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DTEDR1_DTRLMN_MASK) &gt;&gt; DDRPHY_DTEDR1_DTRLMN_SHIFT)</span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160; </div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">/* Bitfield definition for register: PGCR2 */</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment"> * DYNACPDD1 (R/W)</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment"> * Dynamic AC Power Down Driver: Powers down, when set, the output driver on I/O for ADDR and BA. This bit is ORed with bit ACIOCR[3] (ACPDD).</span></div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac5a299cc07754f9b0d569b8059fb4b1d"> 3366</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_DYNACPDD1_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a11d4ef1bb5f1d48f16bf54e26b06e2c8"> 3367</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_DYNACPDD1_SHIFT (31U)</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0c6878e652d38e95a832155a943fb0e8"> 3368</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_DYNACPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR2_DYNACPDD1_SHIFT) &amp; DDRPHY_PGCR2_DYNACPDD1_MASK)</span></div>
<div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a23e6322f1e417d38e8c5139769ddd0d5"> 3369</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_DYNACPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR2_DYNACPDD1_MASK) &gt;&gt; DDRPHY_PGCR2_DYNACPDD1_SHIFT)</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160; </div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment"> * LPMSTRC0 (R/W)</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment"> * Low-Power Master Channel 0: set to 1 to have channel 0 act as master to drive channel 1 low-power functions simultaneously. Only valid in shared-AC mode.</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af1608d415b9d403fedfb913ec44facea"> 3376</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_LPMSTRC0_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a217c999d4a3e50a6c10e9ac323791731"> 3377</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_LPMSTRC0_SHIFT (30U)</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a60e0ba1883ba54c7b436ab3a22600fc7"> 3378</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_LPMSTRC0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR2_LPMSTRC0_SHIFT) &amp; DDRPHY_PGCR2_LPMSTRC0_MASK)</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acdce9abf0b6f844586662eaa067053e7"> 3379</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_LPMSTRC0_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR2_LPMSTRC0_MASK) &gt;&gt; DDRPHY_PGCR2_LPMSTRC0_SHIFT)</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160; </div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment"> * ACPDDC (R/W)</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="comment"> * AC Power-Down with Dual Channels: Set to 1 to power-down address/command lane when both data channels are powered-down. Only valid in shared-AC mode.</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6acec2b5a2634021bb26635e76712176"> 3386</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_ACPDDC_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abafa22c38d320069ab96438b11582c23"> 3387</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_ACPDDC_SHIFT (29U)</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a70f91c6a0092d40c60264922c6f30a0d"> 3388</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_ACPDDC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR2_ACPDDC_SHIFT) &amp; DDRPHY_PGCR2_ACPDDC_MASK)</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a287d38c791fea2cc5fcb36e0d509260e"> 3389</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_ACPDDC_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR2_ACPDDC_MASK) &gt;&gt; DDRPHY_PGCR2_ACPDDC_SHIFT)</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160; </div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment"> * SHRAC (R/W)</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment"> * Shared-AC mode: set to 1 to enable shared address/command mode with two independent data channels – available only if shared address/command mode support is compiled in.</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1d57105f44c5f74af0f53fb9b66b5f6a"> 3396</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_SHRAC_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae1606991b64fe2c81fa1da464bab659b"> 3397</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_SHRAC_SHIFT (28U)</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a29efb74fe07593f74c50e4b156e71afb"> 3398</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_SHRAC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR2_SHRAC_SHIFT) &amp; DDRPHY_PGCR2_SHRAC_MASK)</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a38b14e776a5733b2479b5549cd206bf2"> 3399</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_SHRAC_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR2_SHRAC_MASK) &gt;&gt; DDRPHY_PGCR2_SHRAC_SHIFT)</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160; </div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment"> * DTPMXTMR (R/W)</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment"> * Data Training PUB Mode Timer Exit: Specifies the number of controller clocks to wait when entering and exiting pub mode data training. The default value ensures controller refreshes do not cause memory model errors when entering and exiting data training. The value should be increased if controller initiated SDRAM ZQ short or long operation may occur just before or just after the execution of data training.</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8f2f629f4aac09b521876cb1627c9ce3"> 3406</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_DTPMXTMR_MASK (0xFF00000UL)</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af934de0431b135a27dd0be2465285a53"> 3407</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_DTPMXTMR_SHIFT (20U)</span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2173a7002c96a1cfcdd12a78be3cac4d"> 3408</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_DTPMXTMR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR2_DTPMXTMR_SHIFT) &amp; DDRPHY_PGCR2_DTPMXTMR_MASK)</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad0ac5dbc78d3c0437eb849deaef4cae8"> 3409</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_DTPMXTMR_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR2_DTPMXTMR_MASK) &gt;&gt; DDRPHY_PGCR2_DTPMXTMR_SHIFT)</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160; </div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment"> * FXDLAT (R/W)</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment"> * Fixed Latency: Specified whether all reads should be returned to the controller with a fixed read latency. Enabling fixed read latency increases the read latency. Valid values are:</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment"> * 0 = Disable fixed read latency 1 = Enable fixed read latency</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment"> * Fixed read latency is calculated as (12 + (maximum DXnGTR.RxDGSL)/2) HDR clock cycles</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a74ec49f790c53806eb66617f90013994"> 3418</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_FXDLAT_MASK (0x80000UL)</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3014ca8a3c5f687e1cbfae7dff926f0d"> 3419</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_FXDLAT_SHIFT (19U)</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1bf32e91a9e681fdbf84b7647ada5899"> 3420</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_FXDLAT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR2_FXDLAT_SHIFT) &amp; DDRPHY_PGCR2_FXDLAT_MASK)</span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2d22ce33893549d0631ac4c419494b3b"> 3421</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_FXDLAT_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR2_FXDLAT_MASK) &gt;&gt; DDRPHY_PGCR2_FXDLAT_SHIFT)</span></div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160; </div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment"> * NOBUB (R/W)</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment"> * No Bubbles: Specified whether reads should be returned to the controller with no bubbles. Enabling no-bubble reads increases the read latency. Valid values are: 0 = Bubbles are allowed during reads</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment"> * 1 = Bubbles are not allowed during reads</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad6b6628c1711e7fa560107c0a12c9a21"> 3429</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_NOBUB_MASK (0x40000UL)</span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a603f782b0f138b14e8389a560971483d"> 3430</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_NOBUB_SHIFT (18U)</span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad657121c16b1858c7ed4b2a6c5d91776"> 3431</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_NOBUB_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR2_NOBUB_SHIFT) &amp; DDRPHY_PGCR2_NOBUB_MASK)</span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7dfd734c47e8e8bd4dd14d0928d7295f"> 3432</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_NOBUB_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR2_NOBUB_MASK) &gt;&gt; DDRPHY_PGCR2_NOBUB_SHIFT)</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160; </div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="comment"> * TREFPRD (R/W)</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment"> * Refresh Period: Indicates the period, after which the PUB has to issue a refresh command to the SDRAM. This is derived from the maximum refresh interval from the datasheet, tRFC(max) or REFI, divided by the clock cycle time. A further 400 clocks must be subtracted from the derived number to account for command flow and missed slots of refreshes in the internal PUB blocks. The default corresponds to DDR3 9*7.8us at 1066MHz when a burst of 9 refreshes are issued at every refresh interval.</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7d3ee7afd1984766f5750cd01835253f"> 3439</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_TREFPRD_MASK (0x3FFFFUL)</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a55b10c50ccad42fb0de9c278ebf63bc5"> 3440</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_TREFPRD_SHIFT (0U)</span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a902de20bc4af2b55e27cbb38771cad95"> 3441</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_TREFPRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_PGCR2_TREFPRD_SHIFT) &amp; DDRPHY_PGCR2_TREFPRD_MASK)</span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abf7f1dc2a4020073e805d43c10000ffe"> 3442</a></span>&#160;<span class="preprocessor">#define DDRPHY_PGCR2_TREFPRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_PGCR2_TREFPRD_MASK) &gt;&gt; DDRPHY_PGCR2_TREFPRD_SHIFT)</span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160; </div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">/* Bitfield definition for register: RDIMMGCR0 */</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment"> * MIRROR (R)</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment"> * RDIMM Mirror: Selects between two different ballouts of the RDIMM buffer chip for front or back operation. This register bit controls the buffer chip MIRROR signal.</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a49ce7a9f7680f6cec702d55e63c34f3d"> 3450</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_MIRROR_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3032385c18b4942f06131e1549126d71"> 3451</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_MIRROR_SHIFT (31U)</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa983c8b40cb8e4b22333c6b4522f799b"> 3452</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_MIRROR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_MIRROR_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_MIRROR_SHIFT)</span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160; </div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment"> * QCSEN (R)</span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment"> * RDMIMM Quad CS Enable: Enables, if set, the Quad CS mode for the RDIMM registering buffer chip. This register bit controls the buffer chip QCSEN# signal.</span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a852ec2f1ad506d3be8e0c76754bae838"> 3459</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_QCSEN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2e6a557185f27caeadc19fc07100a7f1"> 3460</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_QCSEN_SHIFT (30U)</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a20af9e55f6616e7a9a5d28c57555b90b"> 3461</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_QCSEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_QCSEN_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_QCSEN_SHIFT)</span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160; </div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment"> * MIRROROE (R)</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment"> * MIRROR Output Enable: Enables, when set, the output driver on the I/O for MIRROR pin.</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a709383b64a35f1e5a70454290f524097"> 3468</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_MIRROROE_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a13b1ef8ef0fac8342dabc79abdcd3322"> 3469</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_MIRROROE_SHIFT (29U)</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac10465a961cebd2125a4787b2691ed1e"> 3470</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_MIRROROE_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_MIRROROE_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_MIRROROE_SHIFT)</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160; </div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment"> * QCSENOE (R)</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment"> * QCSEN# Output Enable: Enables, when set, the output driver on the I/O for QCSEN# pin.</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac56ff872d3a6b3e2ef97bcca2a39abca"> 3477</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_QCSENOE_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0ad8044f4eb3c373f45878c5041db09e"> 3478</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_QCSENOE_SHIFT (28U)</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4d84063a1c1691a0dd9b81c7b31b0963"> 3479</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_QCSENOE_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_QCSENOE_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_QCSENOE_SHIFT)</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160; </div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="comment"> * RDIMMIOM (R)</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment"> * RDIMM Outputs I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for QCSEN# and MIRROR pins.</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae185fa2da3722575a25821a76eaa290a"> 3486</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMIOM_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a30e63680e0b4d8d6b90d5cb93d0d65ec"> 3487</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMIOM_SHIFT (27U)</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abddd61d9dc1e0a59b797e1832cd23c24"> 3488</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMIOM_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_RDIMMIOM_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_RDIMMIOM_SHIFT)</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160; </div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment"> * RDIMMPDR (R)</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="comment"> * RDIMM Outputs Power Down Receiver: Powers down, when set, the input receiver on the I/O for QCSEN# and MIRROR pins.</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5da5e411357c7d819df960526bb5da40"> 3495</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMPDR_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afc6721db844186d582978819758cdd64"> 3496</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMPDR_SHIFT (26U)</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8bc2f3ba4828b334be4b36ce4dcfdd33"> 3497</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_RDIMMPDR_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_RDIMMPDR_SHIFT)</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160; </div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment"> * RDIMMPDD (R)</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment"> * RDIMM Outputs Power Down Driver: Powers down, when set, the output driver on the I/O for QCSEN# and MIRROR pins.</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a60ee38b8bb878384fa895f84866cc283"> 3504</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMPDD_MASK (0x2000000UL)</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3709677428d7a75124218b78721365a7"> 3505</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMPDD_SHIFT (25U)</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aef9d881af3f665ca54569538017a3d0b"> 3506</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMPDD_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_RDIMMPDD_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_RDIMMPDD_SHIFT)</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160; </div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment"> * RDIMMODT (R)</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment"> * RDIMM Outputs On-Die Termination: Enables, when set, the on-die termination on the I/O for QCSEN# and MIRROR pins.</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad2315678ca99c41593d74b112b2c8207"> 3513</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMODT_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab8232b86749f3313cad45aee38ebfcee"> 3514</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMODT_SHIFT (24U)</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1dc70dc185ee261188584054626eeaab"> 3515</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMMODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_RDIMMODT_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_RDIMMODT_SHIFT)</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160; </div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment"> * ERROUTOE (R)</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment"> * ERROUT# Output Enable: Enables, when set, the output driver on the I/O for ERROUT# pin.</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2c4c6674d265daae6df695908fa14862"> 3522</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTOE_MASK (0x800000UL)</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1fa5405d8a7d706287e78d29dccb0e5f"> 3523</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTOE_SHIFT (23U)</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac26cc44ecbba0940b36964dd8fc4b851"> 3524</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTOE_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_ERROUTOE_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_ERROUTOE_SHIFT)</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160; </div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment"> * ERROUTIOM (R)</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment"> * ERROUT# I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for ERROUT# pin.</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a68e4879d502c43061a733b029401a20f"> 3531</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTIOM_MASK (0x400000UL)</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8ca692b48bb49ee030a6d389fa783985"> 3532</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTIOM_SHIFT (22U)</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaba0d93f39fb8bb02899035fd9c8e363"> 3533</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTIOM_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_ERROUTIOM_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_ERROUTIOM_SHIFT)</span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160; </div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment"> * ERROUTPDR (R)</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment"> * ERROUT# Power Down Receiver: Powers down, when set, the input receiver on the I/O for ERROUT# pin.</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9124596cf3e5eaa7bfc37581c7b141ed"> 3540</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTPDR_MASK (0x200000UL)</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6234c19bced2783f2cbf10ed71bbd901"> 3541</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTPDR_SHIFT (21U)</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1da643213d6705bfd643bebe8ee6ce90"> 3542</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_ERROUTPDR_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_ERROUTPDR_SHIFT)</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160; </div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment"> * ERROUTPDD (R)</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment"> * ERROUT# Power Down Driver: Powers down, when set, the output driver on the I/O for ERROUT# pin.</span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa12be7cf6a14f8075a8557cdfc703400"> 3549</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTPDD_MASK (0x100000UL)</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5f8ebea8d7beb81eb51d810022e9cadd"> 3550</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTPDD_SHIFT (20U)</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abebd15ae1c34adedea56ca30ed88e26a"> 3551</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTPDD_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_ERROUTPDD_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_ERROUTPDD_SHIFT)</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160; </div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="comment"> * ERROUTODT (R)</span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment"> * ERROUT# On-Die Termination: Enables, when set, the on-die termination on the I/O for ERROUT# pin.</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0ba94b445a8995f41e061f21c42450c7"> 3558</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTODT_MASK (0x80000UL)</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a652402580356cad13f03cd05b7af161e"> 3559</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTODT_SHIFT (19U)</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5210b86fa1319d4cee4454cef5e58cb4"> 3560</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERROUTODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_ERROUTODT_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_ERROUTODT_SHIFT)</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160; </div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment"> * PARINOE (R)</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment"> * PAR_IN Output Enable: Enables, when set, the output driver on the I/O for PAR_IN pin.</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae73350b1a1bfc745d4cfa86a2eb7310a"> 3567</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINOE_MASK (0x40000UL)</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acddf98acf1a3ad8a27bfda65970f6a9e"> 3568</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINOE_SHIFT (18U)</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a512b102be3494ccd39e2b7f7ce2a3d8a"> 3569</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINOE_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_PARINOE_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_PARINOE_SHIFT)</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160; </div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment"> * PARINIOM (R)</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment"> * PAR_IN I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for PAR_IN pin.</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4030fed778bba85c4d404c844e494871"> 3576</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINIOM_MASK (0x20000UL)</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a40385df6d680147e279c32bacd58fc4b"> 3577</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINIOM_SHIFT (17U)</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab55433390f107b7f1404a6cbb04724f5"> 3578</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINIOM_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_PARINIOM_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_PARINIOM_SHIFT)</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160; </div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment"> * PARINPDR (R)</span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment"> * PAR_IN Power Down Receiver: Powers down, when set, the input receiver on the I/O for PAR_IN pin.</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8da688df0705709bbc63aa91f28c8016"> 3585</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINPDR_MASK (0x10000UL)</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a24d473c68564195d1aef0fbcddaf83dd"> 3586</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINPDR_SHIFT (16U)</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8cfbe44b25b0eb47381298a56bbbe0f5"> 3587</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_PARINPDR_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_PARINPDR_SHIFT)</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160; </div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment"> * PARINPDD (R)</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment"> * PAR_IN Power Down Driver: Powers down, when set, the output driver on the I/O for PAR_IN pin.</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a072f21ca14770ca7b9944903d93c4846"> 3594</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINPDD_MASK (0x8000U)</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa8a833cf51e31e0c1280356d3a8c50e8"> 3595</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINPDD_SHIFT (15U)</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adc41918088fed070fc1f5eec20b5b574"> 3596</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINPDD_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_PARINPDD_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_PARINPDD_SHIFT)</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160; </div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment"> * PARINODT (R)</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment"> * PAR_IN On-Die Termination: Enables, when set, the on-die termination on the I/O for PAR_IN pin.</span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7271a1da8bd39e563acbbb962a9c212b"> 3603</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINODT_MASK (0x4000U)</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a84f1e8124332c3c79bb17d50b95b2e33"> 3604</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINODT_SHIFT (14U)</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acf06124aa9f9cf34f57b3003bd6bf0ff"> 3605</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_PARINODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_PARINODT_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_PARINODT_SHIFT)</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160; </div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment"> * SOPERR (R)</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment"> * Stop On Parity Error: Indicates, if set, that the PUB is to stop driving commands to the DRAM upon encountering a parity error. Transactions can resume only after status is cleared via PIR.CLRSR.</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aca7e30c51580ee477bfc5c7c334ad98f"> 3612</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_SOPERR_MASK (0x4U)</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7d91de8bf4fb386bd6cc298e3dd909a0"> 3613</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_SOPERR_SHIFT (2U)</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acd016cded11f60731d38d8db4df07d1f"> 3614</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_SOPERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_SOPERR_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_SOPERR_SHIFT)</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160; </div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment"> * ERRNOREG (R)</span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment"> * Parity Error No Registering: Indicates, if set, that parity error signal from the RDIMM should be passed to the DFI controller without any synchronization or registering. Otherwise, the error signal is synchronized as shown in Figure 4-30 on page 262.</span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1beee62871ba73f46982427bb4d92a39"> 3621</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERRNOREG_MASK (0x2U)</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a80e6810a9d11a94e6255406906e55310"> 3622</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERRNOREG_SHIFT (1U)</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0d2efa95f966608095232c645d9e2d24"> 3623</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_ERRNOREG_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_ERRNOREG_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_ERRNOREG_SHIFT)</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160; </div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment"> * RDIMM (R)</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment"> * Registered DIMM: Indicates, if set, that a registered DIMM is used. In this case, the PUB increases the SDRAM write and read latencies (WL/RL) by 1 and also enforces that accesses adhere to RDIMM buffer chip. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments to WL/RL when using a registered DIMM. The DCR.NOSRA register bit must be set to ‘1’ if using the standard RDIMM buffer chip so that normal DRAM accesses do not assert multiple chip select bits at the same time.</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8a9a5c6ca0eb6ce53f7bfb521b4599a2"> 3630</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMM_MASK (0x1U)</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa705eef741930e59f2923b1f8e8a34cc"> 3631</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMM_SHIFT (0U)</span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1ca6df34606c7935d1028e52c801e324"> 3632</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR0_RDIMM_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR0_RDIMM_MASK) &gt;&gt; DDRPHY_RDIMMGCR0_RDIMM_SHIFT)</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160; </div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">/* Bitfield definition for register: RDIMMGCR1 */</span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment"> * CRINIT (R)</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment"> * Control Registers Initialization Enable: Indicates which RDIMM buffer chip control registers (RC0 to RC15) should be initialized (written) when the PUB is triggered to initialize the buffer chip. A setting of ‘1’ on CRINIT[n] bit means that CRn should be written during initialization.</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a84c7fb79fe5c6ba2abd096e358b4428a"> 3640</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR1_CRINIT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a952d7d158e2e7468f9eebd67e089bc78"> 3641</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR1_CRINIT_SHIFT (16U)</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acebd3011906e23f2635928cf8ba33269"> 3642</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR1_CRINIT_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR1_CRINIT_MASK) &gt;&gt; DDRPHY_RDIMMGCR1_CRINIT_SHIFT)</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160; </div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment"> * TBCMRD (R)</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment"> * Command word to command word programming delay: Number of DRAM clock cycles between two RDIMM buffer chip command programming accesses. The value used for tBCMRD is 8 plus the value programmed in these bits, i.e. tBCMRD value ranges from 8 to 15. This parameter corresponds to the buffer chip tMRD parameter.</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a91058976a87a0c426e711a0ba406030b"> 3649</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR1_TBCMRD_MASK (0x7000U)</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8f11d1949de5c152b2215d3c2fe16050"> 3650</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR1_TBCMRD_SHIFT (12U)</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a32d896b731c3d634620f135598ed11d3"> 3651</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR1_TBCMRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR1_TBCMRD_MASK) &gt;&gt; DDRPHY_RDIMMGCR1_TBCMRD_SHIFT)</span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160; </div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment"> * TBCSTAB (R)</span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment"> * Stabilization time: Number of DRAM clock cycles for the RDIMM buffer chip to stabilize. This parameter corresponds to the buffer chip tSTAB parameter. Default value is in decimal format and corresponds to 6us at 533MHz.</span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ace25c763fd3fd9ede3acc83c03ae36f8"> 3658</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR1_TBCSTAB_MASK (0xFFFU)</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8462bcfa84115e75f1d7574f17a0fca5"> 3659</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR1_TBCSTAB_SHIFT (0U)</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a29e3a873bd5fe638899a8564d021519a"> 3660</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMGCR1_TBCSTAB_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMGCR1_TBCSTAB_MASK) &gt;&gt; DDRPHY_RDIMMGCR1_TBCSTAB_SHIFT)</span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160; </div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment">/* Bitfield definition for register: RDIMMCR0 */</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="comment"> * RC7 (R)</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment"> * Control Word 7: Reserved, free to use by vendor.</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aba5d679ea96c29b1a4585c5d321e6c45"> 3668</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC7_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8008f18c6587b8d1b0dc9b5a0514a811"> 3669</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC7_SHIFT (28U)</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8918cce34f79e11f7072300067ba6715"> 3670</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC7_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR0_RC7_MASK) &gt;&gt; DDRPHY_RDIMMCR0_RC7_SHIFT)</span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160; </div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment"> * RC6 (R)</span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment"> * Control Word 6: Reserved, free to use by vendor.</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afbab49889e8258775674ad21b97f1f5f"> 3677</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC6_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac46d9edf0ffb06d85ef0f675c3c87a56"> 3678</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC6_SHIFT (24U)</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac2cffab7cd0e8f0a732b5460ff4c175c"> 3679</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC6_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR0_RC6_MASK) &gt;&gt; DDRPHY_RDIMMCR0_RC6_SHIFT)</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160; </div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment"> * RC5 (R)</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment"> * Control Word 5 (CK Driver Characteristics Control Word): RC5[1:0] is driver settings for clock Y1, Y1#, Y3, and Y3# outputs, and RC5[3:2] is driver settings for clock Y0, Y0#, Y2, and Y2# outputs. Bit definitions are:</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment"> * 00 = Light drive (4 or 5 DRAM loads)</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment"> * 01 = Moderate drive (8 or 10 DRAM loads)</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment"> * 10 = Strong drive (16 or 20 DRAM loads)</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2086ed40dd91a0e7f9e81d761868f961"> 3690</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC5_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4c617a6c53f507d07a5d0ab3c8d4b648"> 3691</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC5_SHIFT (20U)</span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a100332352f59b8eb4f4b4596d9d2891b"> 3692</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC5_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR0_RC5_MASK) &gt;&gt; DDRPHY_RDIMMCR0_RC5_SHIFT)</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160; </div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment"> * RC4 (R)</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment"> * Control Word 4 (Control Signals Driver Characteristics Control Word): RC4[1:0] is driver settings for control A outputs, and RC4[3:2] is driver settings for control B outputs. Bit definitions are:</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment"> * 00 = Light drive (4 or 5 DRAM loads)</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="comment"> * 01 = Moderate drive (8 or 10 DRAM loads)</span></div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment"> * 10 = Reserved</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a12282cf7d6ce3097e96961cf3f1b6b1f"> 3703</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC4_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afeaa4dd246d458d52c22f5cd06b9e2b8"> 3704</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC4_SHIFT (16U)</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1c1776acdfb40456438abf3d0bcce568"> 3705</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC4_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR0_RC4_MASK) &gt;&gt; DDRPHY_RDIMMCR0_RC4_SHIFT)</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160; </div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment"> * RC3 (R)</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment"> * Control Word 3 (Command/Address Signals Driver Characteristics Control Word): RC3[1:0] is driver settings for command/address A outputs, and RC3[3:2] is driver settings for command/address B outputs. Bit definitions are:</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment"> * 00 = Light drive (4 or 5 DRAM loads)</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment"> * 01 = Moderate drive (8 or 10 DRAM loads)</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment"> * 10 = Strong drive (16 or 20 DRAM loads)</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a26daa4bafe6a3fe4eb3275f68c0f54da"> 3716</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC3_MASK (0xF000U)</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac4e4aefd07eb4a1e62dbe6733906a90a"> 3717</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC3_SHIFT (12U)</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa7f138e3a4cb85ce43905489422fd8de"> 3718</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC3_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR0_RC3_MASK) &gt;&gt; DDRPHY_RDIMMCR0_RC3_SHIFT)</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160; </div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment"> * RC2 (R)</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment"> * Control Word 2 (Timing Control Word): Bit definitions are:</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment"> * RC2[0]: 0 = Standard (1/2 clock) pre-launch, 1 = Prelaunch controlled by RC12. RC2[1]: 0 = Reserved.</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment"> * RC2[2]: 0 = 100 Ohm input bus termination, 1 = 150 Ohm input bus termination. RC2[3]: 0 = Operation frequency band 1, 1 = Test mode frequency band 2.</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa16bfeb825336cc0428ffa3f60450964"> 3727</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC2_MASK (0xF00U)</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3b6e4c8200b536add76c0e3790bb60ca"> 3728</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC2_SHIFT (8U)</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2f5b7503d81d244432798145cc435ce6"> 3729</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC2_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR0_RC2_MASK) &gt;&gt; DDRPHY_RDIMMCR0_RC2_SHIFT)</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160; </div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="comment"> * RC1 (R)</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment"> * Control Word 1 (Clock Driver Enable Control Word): Bit definitions are: RC1[0]: 0 = Y0/Y0# clock enabled, 1 = Y0/Y0# clock disabled.</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="comment"> * RC1[1]: 0 = Y1/Y1# clock enabled, 1 = Y1/Y1# clock disabled. RC1[2]: 0 = Y2/Y2# clock enabled, 1 = Y2/Y2# clock disabled. RC1[3]: 0 = Y3/Y3# clock enabled, 1 = Y3/Y3# clock disabled.</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af1fa95943944feadde1a1316e096026a"> 3737</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC1_MASK (0xF0U)</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a829aa3e9cc5a3bdf71dd16753a354951"> 3738</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC1_SHIFT (4U)</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae1d18db3c99e2bc44ab2686bf3254698"> 3739</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC1_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR0_RC1_MASK) &gt;&gt; DDRPHY_RDIMMCR0_RC1_SHIFT)</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160; </div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment"> * RC0 (R)</span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment"> * Control Word 0 (Global Features Control Word): Bit definitions are: RC0[0]: 0 = Output inversion enabled, 1 = Output inversion disabled. RC0[1]: 0 = Floating outputs disabled, 1 = Floating outputs enabled. RC0[2]: 0 = A outputs enabled, 1 = A outputs disabled.</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment"> * RC0[3]: 0 = B outputs enabled, 1 = B outputs disabled.</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4cb531b2689118e2d81e66c108766008"> 3747</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC0_MASK (0xFU)</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9d2d634927af1abd92821f51f72c7069"> 3748</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC0_SHIFT (0U)</span></div>
<div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad4dd434ba9909d9bf7b0bfffb533f552"> 3749</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR0_RC0_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR0_RC0_MASK) &gt;&gt; DDRPHY_RDIMMCR0_RC0_SHIFT)</span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160; </div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment">/* Bitfield definition for register: RDIMMCR1 */</span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment"> * RC15 (R)</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment"> * Control Word 15: Reserved for future use.</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2a35df723b870808313f634acc82b4aa"> 3757</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC15_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab92c1953f288e1ec3a6e715f07489614"> 3758</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC15_SHIFT (28U)</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a78c4433577263326663b4eb6ddaa46c2"> 3759</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC15_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR1_RC15_MASK) &gt;&gt; DDRPHY_RDIMMCR1_RC15_SHIFT)</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160; </div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment"> * RC14 (R)</span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="comment"> * Control Word 14: Reserved for future use.</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad3e27d59ab41c43f8a8d4f32367f89b7"> 3766</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC14_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af0e0fb9b9283bac8f151491992a1a5c6"> 3767</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC14_SHIFT (24U)</span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af66ef31b287d00ec304f006a53d7888e"> 3768</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC14_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR1_RC14_MASK) &gt;&gt; DDRPHY_RDIMMCR1_RC14_SHIFT)</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160; </div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment"> * RC13 (R)</span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment"> * Control Word 13: Reserved for future use.</span></div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acc2f074afd596e77da1dc76b637daf02"> 3775</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC13_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a311ab52361c0a302fd78ba90e41cd29d"> 3776</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC13_SHIFT (20U)</span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac036056524151509028deaff017a20ec"> 3777</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC13_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR1_RC13_MASK) &gt;&gt; DDRPHY_RDIMMCR1_RC13_SHIFT)</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160; </div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment"> * RC12 (R)</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment"> * Control Word 12: Reserved for future use.</span></div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5e5fa5ea3b5ae0bc18d4a84ca1d257d9"> 3784</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC12_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8793678797d8a754ff1e48e818fca020"> 3785</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC12_SHIFT (16U)</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9e6de7c54656974e95559f3180be9cb9"> 3786</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC12_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR1_RC12_MASK) &gt;&gt; DDRPHY_RDIMMCR1_RC12_SHIFT)</span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160; </div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment"> * RC11 (R)</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment"> * Control Word 11 (Operating Voltage VDD Control Word): RC10[1:0] is VDD operating voltage setting as follows: 00 = DDR3 1.5V mode</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment"> * 01 = DDR3L 1.35V mode</span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment"> * 10 = Reserved</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment"> * 11 = Reserved RC10[3:2]: Reserved.</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4637a454b996170769e0362d3073c64a"> 3796</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC11_MASK (0xF000U)</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#add7e13aeb2cd295449118a5b87cef76d"> 3797</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC11_SHIFT (12U)</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8817516771c417ba677df1e84746318c"> 3798</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC11_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR1_RC11_MASK) &gt;&gt; DDRPHY_RDIMMCR1_RC11_SHIFT)</span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160; </div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="comment"> * RC10 (R)</span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment"> * Control Word 10 (RDIMM Operating Speed Control Word): RC10[2:0] is RDIMM operating speed setting as follows: 000 = DDR3/DDR3L-800</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment"> * 001 = DDR3/DDR3L-1066</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment"> * 010 = DDR3/DDR3L-1333</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment"> * 011 = DDR3/DDR3L-1600</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment"> * 100 = Reserved</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="comment"> * 101 = Reserved</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment"> * 110 = Reserved</span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment"> * 111 = Reserved RC10[3]: Don’t care.</span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac07ea3b4f0dc6444a5a110d1878920d9"> 3812</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC10_MASK (0xF00U)</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#add4138cc41909a2a7be9ed36f801bf66"> 3813</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC10_SHIFT (8U)</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a06fdf2bdb409bee38a009ac421ba5b36"> 3814</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC10_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR1_RC10_MASK) &gt;&gt; DDRPHY_RDIMMCR1_RC10_SHIFT)</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160; </div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment"> * RC9 (R)</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="comment"> * Control Word 9 (Power Saving Settings Control Word): Bit definitions are: RC9[0]: 0 = Floating outputs as defined in RC0, 1 = Weak drive enabled. RC9[1]: 0 = Reserved.</span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="comment"> * RC9[2]: 0 = CKE power down with IBT ON, QxODT is a function of DxODT, 1 = CKE power down with IBT off, QxODT held LOW. RC9[2] is valid only when RC9[3] is 1.</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment"> * RC9[3]: 0 = CKE power down mode disabled, 1 = CKE power down mode enabled.</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abe995a872872ca120cd3b3c4e36fa0e8"> 3823</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC9_MASK (0xF0U)</span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5367ae58d038e363c9a96cfff81434b9"> 3824</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC9_SHIFT (4U)</span></div>
<div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a03b04a3b5dd2a39e91caf6503536377f"> 3825</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC9_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR1_RC9_MASK) &gt;&gt; DDRPHY_RDIMMCR1_RC9_SHIFT)</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160; </div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment"> * RC8 (R)</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment"> * Control Word 8 (Additional Input Bus Termination Setting Control Word): RC8[2:0] is Input Bus Termination (IBT) setting as follows:</span></div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment"> * 000 = IBT as defined in RC2. 001 = Reserved</span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment"> * 010 = 200 Ohm</span></div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment"> * 011 = Reserved</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="comment"> * 100 = 300 Ohm</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment"> * 101 = Reserved</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment"> * 110 = Reserved</span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment"> * 111 = Off</span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment"> * RC8[3]: 0 = IBT off when MIRROR is HIGH, 1 = IBT on when MIRROR is high</span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac5dae7e47f4c4ffba45b3de25ac00c31"> 3840</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC8_MASK (0xFU)</span></div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a76d2ff6764fde5aa9655b3da9a897372"> 3841</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC8_SHIFT (0U)</span></div>
<div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0af3b6861e27c9db54f39b264e7af0d4"> 3842</a></span>&#160;<span class="preprocessor">#define DDRPHY_RDIMMCR1_RC8_GET(x) (((uint32_t)(x) &amp; DDRPHY_RDIMMCR1_RC8_MASK) &gt;&gt; DDRPHY_RDIMMCR1_RC8_SHIFT)</span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160; </div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment">/* Bitfield definition for register: DCUAR */</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment"> * ATYPE (R/W)</span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment"> * Access Type: Specifies the type of access to be performed using this address. Valid values are:</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="comment"> * 0 = Write access 1 = Read access</span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a54f2b8134e60f3a6996ae6a18c01ba20"> 3851</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_ATYPE_MASK (0x800U)</span></div>
<div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3e92a931af942a009ff2a060a663d2ca"> 3852</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_ATYPE_SHIFT (11U)</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad89a79248a1729ce477cf652f31869b0"> 3853</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_ATYPE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUAR_ATYPE_SHIFT) &amp; DDRPHY_DCUAR_ATYPE_MASK)</span></div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2c780d607b12bbcf7b6d111982c69c47"> 3854</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_ATYPE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUAR_ATYPE_MASK) &gt;&gt; DDRPHY_DCUAR_ATYPE_SHIFT)</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160; </div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment"> * INCA (R/W)</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="comment"> * Increment Address: Specifies, if set, that the cache address specified in WADDR and SADDR should be automatically incremented after each access of the cache. The increment happens in such a way that all the slices of a selected word are first accessed before going to the next word.</span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a01c468c27408c7e4da82bc0a7dd30a49"> 3861</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_INCA_MASK (0x400U)</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a78d7b137b4455fb73131401e698d0704"> 3862</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_INCA_SHIFT (10U)</span></div>
<div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad18fcf2cc8ee06266e5569c6f7d9c086"> 3863</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_INCA_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUAR_INCA_SHIFT) &amp; DDRPHY_DCUAR_INCA_MASK)</span></div>
<div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac69c0fe4842f046bf684cda3e98d0d8c"> 3864</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_INCA_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUAR_INCA_MASK) &gt;&gt; DDRPHY_DCUAR_INCA_SHIFT)</span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160; </div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment"> * CSEL (R/W)</span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment"> * Cache Select: Selects the cache to be accessed. Valid values are: 00 = Command cache</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment"> * 01 = Expected data cache 10 = Read data cache</span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1c99456241c4c90a9fc4050f3d10af46"> 3873</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CSEL_MASK (0x300U)</span></div>
<div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9d5c2726465bcc4e856393ea49d2784c"> 3874</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CSEL_SHIFT (8U)</span></div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a57c3f3c93668a181351a3dfe59c2b692"> 3875</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CSEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUAR_CSEL_SHIFT) &amp; DDRPHY_DCUAR_CSEL_MASK)</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9149ebd27b34d804eace3daa3f62c0a7"> 3876</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CSEL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUAR_CSEL_MASK) &gt;&gt; DDRPHY_DCUAR_CSEL_SHIFT)</span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160; </div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="comment"> * CSADDR (R/W)</span></div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment"> * Cache Slice Address: Address of the cache slice to be accessed.</span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa2a78861cf3e503bda8e4cb7b1894a1a"> 3883</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CSADDR_MASK (0xF0U)</span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aab6c13b817aefea0466a39bdb824064d"> 3884</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CSADDR_SHIFT (4U)</span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a18098931f531385c9a9f873520c556dc"> 3885</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CSADDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUAR_CSADDR_SHIFT) &amp; DDRPHY_DCUAR_CSADDR_MASK)</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af9d3ecd51b4a79f550cda71d392f6e52"> 3886</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CSADDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUAR_CSADDR_MASK) &gt;&gt; DDRPHY_DCUAR_CSADDR_SHIFT)</span></div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160; </div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment"> * CWADDR (R/W)</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment"> * Cache Word Address: Address of the cache word to be accessed.</span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a21a55519b5d45d986b7d0f38694431e1"> 3893</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CWADDR_MASK (0xFU)</span></div>
<div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac2fc0829f77ec8145607168f9567dc7f"> 3894</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CWADDR_SHIFT (0U)</span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a906eea791578d23bf75eccc228c64fd5"> 3895</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CWADDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUAR_CWADDR_SHIFT) &amp; DDRPHY_DCUAR_CWADDR_MASK)</span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a49d15a641f1dd0302c2b94c00090507d"> 3896</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUAR_CWADDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUAR_CWADDR_MASK) &gt;&gt; DDRPHY_DCUAR_CWADDR_SHIFT)</span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160; </div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="comment">/* Bitfield definition for register: DCUDR */</span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment"> * CDATA (R/W)</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment"> * Cache Data: Data to be written to or read from a cache. This data corresponds to the cache word slice specified by the DCU Address Register.</span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a60e4184dc7f86054d0bae9ac94b4086a"> 3904</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUDR_CDATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afd58851a2115be00f0d2fe6a9fc68384"> 3905</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUDR_CDATA_SHIFT (0U)</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9de11e4a96c19f1022f0a8e37535df92"> 3906</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUDR_CDATA_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUDR_CDATA_SHIFT) &amp; DDRPHY_DCUDR_CDATA_MASK)</span></div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a678c1a729e272b241d90848b11be4a7d"> 3907</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUDR_CDATA_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUDR_CDATA_MASK) &gt;&gt; DDRPHY_DCUDR_CDATA_SHIFT)</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160; </div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">/* Bitfield definition for register: DCURR */</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment"> * XCEN (R/W)</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment"> * Expected Compare Enable: Indicates, if set, that read data coming back from the SDRAM should be should be compared with the expected data.</span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a48b5dd16fb40966f5f6cb07cc1cc9207"> 3915</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_XCEN_MASK (0x800000UL)</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a80a11a0742cfc735a9cd43b6c6e26636"> 3916</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_XCEN_SHIFT (23U)</span></div>
<div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab74527222c5d028a5754588d2bafd553"> 3917</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_XCEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCURR_XCEN_SHIFT) &amp; DDRPHY_DCURR_XCEN_MASK)</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9ddb52968b1c07c4d831c74887dad504"> 3918</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_XCEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCURR_XCEN_MASK) &gt;&gt; DDRPHY_DCURR_XCEN_SHIFT)</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160; </div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment"> * RCEN (R/W)</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment"> * Read Capture Enable: Indicates, if set, that read data coming back from the SDRAM should be captured into the read data cache.</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4abdf340fd220fba086385e23a836817"> 3925</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_RCEN_MASK (0x400000UL)</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeef88e4a9abae0c2cebacf2f0e1c1ac9"> 3926</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_RCEN_SHIFT (22U)</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a29799d26e49a59626ab9e29c9244b932"> 3927</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_RCEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCURR_RCEN_SHIFT) &amp; DDRPHY_DCURR_RCEN_MASK)</span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa6d4e30b9c0ca2939779e873ffc948ad"> 3928</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_RCEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCURR_RCEN_MASK) &gt;&gt; DDRPHY_DCURR_RCEN_SHIFT)</span></div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160; </div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment"> * SCOF (R/W)</span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment"> * Stop Capture On Full: Specifies, if set, that the capture of read data should stop when the capture cache is full.</span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1291a2e50ca9a23f378cde9060137a9a"> 3935</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SCOF_MASK (0x200000UL)</span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a38889091c2e88efcaf4ad891af9d4809"> 3936</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SCOF_SHIFT (21U)</span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a99d1dd4421d2550c8d0e8f6080b23a49"> 3937</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SCOF_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCURR_SCOF_SHIFT) &amp; DDRPHY_DCURR_SCOF_MASK)</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a664ac22b02443f6a08be81c5ccecb621"> 3938</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SCOF_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCURR_SCOF_MASK) &gt;&gt; DDRPHY_DCURR_SCOF_SHIFT)</span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160; </div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment"> * SONF (R/W)</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="comment"> * Stop On Nth Fail: Specifies, if set, that the execution of commands and the capture of read data should stop when there are N read data failures. The number of failures is specified by NFAIL. Otherwise commands execute until the end of the program or until manually stopped using a STOP command.</span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a508e6fc2ff52920ae387853cf39269f0"> 3945</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SONF_MASK (0x100000UL)</span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6f4880a6378b66a2f1c7fff6d6ee20f0"> 3946</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SONF_SHIFT (20U)</span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a45502c24796894e43ddb8b95ef3cd969"> 3947</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SONF_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCURR_SONF_SHIFT) &amp; DDRPHY_DCURR_SONF_MASK)</span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5d70c35d96fcfba927e407509683644b"> 3948</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SONF_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCURR_SONF_MASK) &gt;&gt; DDRPHY_DCURR_SONF_SHIFT)</span></div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160; </div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment"> * NFAIL (R/W)</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="comment"> * Number of Failures: Specifies the number of failures after which the execution of commands and the capture of read data should stop if SONF bit of this register is set. Execution of commands and the capture of read data will stop after (NFAIL+1) failures if SONF is set.</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment"> * Valid values are from 0 to 254.</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4d43e3dc5502d57cb22d364dd064f1f3"> 3956</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_NFAIL_MASK (0xFF000UL)</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a160407aad44d7600bc5c956bfb894dda"> 3957</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_NFAIL_SHIFT (12U)</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aac16cb3e633ad36bfbf54aa30bc00df1"> 3958</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_NFAIL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCURR_NFAIL_SHIFT) &amp; DDRPHY_DCURR_NFAIL_MASK)</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acccb28f7a1517389ae44d03a86f295bd"> 3959</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_NFAIL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCURR_NFAIL_MASK) &gt;&gt; DDRPHY_DCURR_NFAIL_SHIFT)</span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160; </div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment"> * EADDR (R/W)</span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment"> * End Address: Cache word address where the execution of command should end.</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0b90a21b1da7432f72e95c69c477377c"> 3966</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_EADDR_MASK (0xF00U)</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9df157f7013087cee9a3b0977d724736"> 3967</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_EADDR_SHIFT (8U)</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4a2efa625c8b405f0efcad6719cba0be"> 3968</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_EADDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCURR_EADDR_SHIFT) &amp; DDRPHY_DCURR_EADDR_MASK)</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a40f6ef768cbd4a1fe8aa6718f6176bc2"> 3969</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_EADDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCURR_EADDR_MASK) &gt;&gt; DDRPHY_DCURR_EADDR_SHIFT)</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160; </div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment"> * SADDR (R/W)</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment"> * Start Address: Cache word address where the execution of commands should begin.</span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9d5fdc167b112c93d1b55c7d70b95e54"> 3976</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SADDR_MASK (0xF0U)</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab20913764d4eed00f1c7541b834c4b47"> 3977</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SADDR_SHIFT (4U)</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af7cb6fce04e0bc3c4199279ea0dfa8e4"> 3978</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SADDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCURR_SADDR_SHIFT) &amp; DDRPHY_DCURR_SADDR_MASK)</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a05b4fe3e6910d7884e1e9537533034fd"> 3979</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_SADDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCURR_SADDR_MASK) &gt;&gt; DDRPHY_DCURR_SADDR_SHIFT)</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160; </div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="comment"> * DINST (R/W)</span></div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="comment"> * DCU Instruction: Selects the DCU command to be executed: Valid values are: 0000 = NOP: No operation</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment"> * 0001 = Run: Triggers the execution of commands in the command cache. 0010 = Stop: Stops the execution of commands in the command cache.</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="comment"> * 0011 = Stop Loop: Stops the execution of an infinite loop in the command cache. 0100 = Reset: Resets all DCU run time registers. See “DCU Status” on page 255 for details.</span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment"> * 0101 – 1111 Reserved</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af091241e89a97b2c18d18c4579a10145"> 3989</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_DINST_MASK (0xFU)</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2074be2b14e4b91f1a8ce0c8e55adfbf"> 3990</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_DINST_SHIFT (0U)</span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af65df37e41bb78323c16907c82e35d51"> 3991</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_DINST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCURR_DINST_SHIFT) &amp; DDRPHY_DCURR_DINST_MASK)</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aff1fd57d0cf37e68f9e4b89f62cc85c9"> 3992</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCURR_DINST_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCURR_DINST_MASK) &gt;&gt; DDRPHY_DCURR_DINST_SHIFT)</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160; </div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="comment">/* Bitfield definition for register: DCULR */</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="comment"> * XLEADDR (R/W)</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment"> * Expected Data Loop End Address: The last expected data cache word address that contains valid expected data. Expected data should looped between 0 and this address.</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="comment"> * XLEADDR field uses only the following bits based on the cache depth:</span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment"> * DCU expected data cache = 4, XLEADDR[1:0]</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="comment"> * DCU expected data cache = 8, XLEADDR[2:0]</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment"> * DCU expected data cache = 16, XLEADDR[3:0]</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac27290dd5b3d584505bb90beca795305"> 4004</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_XLEADDR_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3bcd0b93fe303b66874f4b02c5ed9814"> 4005</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_XLEADDR_SHIFT (28U)</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae4028935ad3fbdf3df235575840b9fdf"> 4006</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_XLEADDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCULR_XLEADDR_SHIFT) &amp; DDRPHY_DCULR_XLEADDR_MASK)</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5db43d3120710b57348f5e24f6cc85f5"> 4007</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_XLEADDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCULR_XLEADDR_MASK) &gt;&gt; DDRPHY_DCULR_XLEADDR_SHIFT)</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160; </div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment"> * IDA (R/W)</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment"> * Increment DRAM Address: Indicates, if set, that DRAM addresses should be incremented every time a DRAM read/write command inside the loop is executed.</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa7f21c2a849201b041877bce68d0dc7e"> 4014</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_IDA_MASK (0x20000UL)</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa716f0af13905be582d2ba0d31fe19f9"> 4015</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_IDA_SHIFT (17U)</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4da57890c209a55a9ed0515459de3412"> 4016</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_IDA_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCULR_IDA_SHIFT) &amp; DDRPHY_DCULR_IDA_MASK)</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a263546e44c7814deb882fffc0a860c32"> 4017</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_IDA_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCULR_IDA_MASK) &gt;&gt; DDRPHY_DCULR_IDA_SHIFT)</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160; </div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment"> * LINF (R/W)</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment"> * Loop Infinite: Indicates, if set, that the loop should be executed indefinitely until stopped by the STOP command. Otherwise the loop is execute LCNT times.</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4c82916ef97bdc31e8c91cc2fda3534f"> 4024</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LINF_MASK (0x10000UL)</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5812b02889526766ec88f4fab6a08cda"> 4025</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LINF_SHIFT (16U)</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab8dce4e635a1ecb96f9e50ed31ae7721"> 4026</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LINF_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCULR_LINF_SHIFT) &amp; DDRPHY_DCULR_LINF_MASK)</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7f3fa1853b542b5d35d6e441de2e9e59"> 4027</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LINF_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCULR_LINF_MASK) &gt;&gt; DDRPHY_DCULR_LINF_SHIFT)</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160; </div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment"> * LCNT (R/W)</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment"> * Loop Count: The number of times that the loop should be executed if LINF is not set.</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8fada2b0a53a35625d7fe695fee4caf5"> 4034</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LCNT_MASK (0xFF00U)</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1d6bb13888754a2cd3a37c291699c635"> 4035</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LCNT_SHIFT (8U)</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a93db7d14714b54b34906435c2625221d"> 4036</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LCNT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCULR_LCNT_SHIFT) &amp; DDRPHY_DCULR_LCNT_MASK)</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1849a626cdf163f5360e525341ce5646"> 4037</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LCNT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCULR_LCNT_MASK) &gt;&gt; DDRPHY_DCULR_LCNT_SHIFT)</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160; </div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment"> * LEADDR (R/W)</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment"> * Loop End Address: Command cache word address where the loop should end.</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a458a6d25afcfc8e54168416bc11a8248"> 4044</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LEADDR_MASK (0xF0U)</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aea59896f10db7a6496a1bd3f284a41a4"> 4045</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LEADDR_SHIFT (4U)</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa5bf6034e97ba4bdaee05f1aa1659669"> 4046</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LEADDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCULR_LEADDR_SHIFT) &amp; DDRPHY_DCULR_LEADDR_MASK)</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9e9ef0b32cfc7d7d3ed712987d5bd152"> 4047</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LEADDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCULR_LEADDR_MASK) &gt;&gt; DDRPHY_DCULR_LEADDR_SHIFT)</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160; </div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment"> * LSADDR (R/W)</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="comment"> * Loop Start Address: Command cache word address where the loop should start.</span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ace7df4c3cb20558223dcfc7bb2e87cde"> 4054</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LSADDR_MASK (0xFU)</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a793b083015369524d36f3b5f676740d8"> 4055</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LSADDR_SHIFT (0U)</span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afe93cc5fd69d271792ff047e0683b49f"> 4056</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LSADDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCULR_LSADDR_SHIFT) &amp; DDRPHY_DCULR_LSADDR_MASK)</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a06da5ab8f3d14577d8b4c62824a11c09"> 4057</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCULR_LSADDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCULR_LSADDR_MASK) &gt;&gt; DDRPHY_DCULR_LSADDR_SHIFT)</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160; </div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment">/* Bitfield definition for register: DCUGCR */</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment"> * RCSW (R/W)</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment"> * Read Capture Start Word: The capture and compare of read data should start after Nth word. For example setting this value to 12 will skip the first 12 read data.</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a009e54c8c0218e685f831c2b35c918c9"> 4065</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUGCR_RCSW_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa4b5ebf49ca2ee55eb3049ef7e2fa3e9"> 4066</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUGCR_RCSW_SHIFT (0U)</span></div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3934de4a0a02fa64be006b6b9bf92fcb"> 4067</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUGCR_RCSW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUGCR_RCSW_SHIFT) &amp; DDRPHY_DCUGCR_RCSW_MASK)</span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab5cf89b3029e459929ff6c35faa85a8c"> 4068</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUGCR_RCSW_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUGCR_RCSW_MASK) &gt;&gt; DDRPHY_DCUGCR_RCSW_SHIFT)</span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160; </div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">/* Bitfield definition for register: DCUTPR */</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="comment"> * TDCUT3 (R/W)</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment"> * DCU Generic Timing Parameter 3</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ba3cdf8d27157d59d2f8b4d1dabdd24"> 4076</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT3_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1ed6c8206101135edf8135448e69af66"> 4077</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT3_SHIFT (24U)</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aefdd2575931f3334be69baf9390d4456"> 4078</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT3_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUTPR_TDCUT3_SHIFT) &amp; DDRPHY_DCUTPR_TDCUT3_MASK)</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a40c6fc348d34231372a7d3858eaa563e"> 4079</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT3_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUTPR_TDCUT3_MASK) &gt;&gt; DDRPHY_DCUTPR_TDCUT3_SHIFT)</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160; </div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment"> * TDCUT2 (R/W)</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="comment"> * DCU Generic Timing Parameter 2</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a33d05d9d1e1a5647928446261588b69d"> 4086</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT2_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a02c4f26199097f37f72cdd5df1ca017d"> 4087</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT2_SHIFT (16U)</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6698488da1be970858c1e2ed00174c91"> 4088</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT2_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUTPR_TDCUT2_SHIFT) &amp; DDRPHY_DCUTPR_TDCUT2_MASK)</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a36016a4bedc87e06e342c886fdedd23d"> 4089</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT2_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUTPR_TDCUT2_MASK) &gt;&gt; DDRPHY_DCUTPR_TDCUT2_SHIFT)</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160; </div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment"> * TDCUT1 (R/W)</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="comment"> * DCU Generic Timing Parameter 1</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad1fb620ca43c376c105fee065511ad31"> 4096</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT1_MASK (0xFF00U)</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a868395625c896c4d70526d68e8dc6d85"> 4097</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT1_SHIFT (8U)</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab1c3e0aafaf1e32eaaf0a52b4dd564fb"> 4098</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUTPR_TDCUT1_SHIFT) &amp; DDRPHY_DCUTPR_TDCUT1_MASK)</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a00cdc4eb0a13aabfc672881b01f7d8b1"> 4099</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT1_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUTPR_TDCUT1_MASK) &gt;&gt; DDRPHY_DCUTPR_TDCUT1_SHIFT)</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160; </div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="comment"> * TDCUT0 (R/W)</span></div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment"> * DCU Generic Timing Parameter 0</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a890a77f8d3f199fbef14a78501ad356a"> 4106</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT0_MASK (0xFFU)</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abbc97d6ffe1ec06b8a96e7b778bfda67"> 4107</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT0_SHIFT (0U)</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a597624cf1f6f0a1edfa85dca817dd1e6"> 4108</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DCUTPR_TDCUT0_SHIFT) &amp; DDRPHY_DCUTPR_TDCUT0_MASK)</span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abf745c2b20d87e6211e72ffa78bf4cb5"> 4109</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUTPR_TDCUT0_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUTPR_TDCUT0_MASK) &gt;&gt; DDRPHY_DCUTPR_TDCUT0_SHIFT)</span></div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160; </div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment">/* Bitfield definition for register: DCUSR0 */</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment"> * CFULL (R)</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment"> * Capture Full: Indicates, if set, that the capture cache is full.</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a354b540898193d984ef32562df1d95f0"> 4117</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR0_CFULL_MASK (0x4U)</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa76deeb71f5c6c61061cc8eefc272718"> 4118</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR0_CFULL_SHIFT (2U)</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac10300b0135ae1cb1f1f48bfb304b8fe"> 4119</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR0_CFULL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUSR0_CFULL_MASK) &gt;&gt; DDRPHY_DCUSR0_CFULL_SHIFT)</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160; </div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="comment"> * CFAIL (R)</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment"> * Capture Fail: Indicates, if set, that at least one read data word has failed.</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4e5956634ba36d24ba9faac897461588"> 4126</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR0_CFAIL_MASK (0x2U)</span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7b40f05003074235775a4f7f9b0eb29c"> 4127</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR0_CFAIL_SHIFT (1U)</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af33170bded57a684f1749f76fabf4b7c"> 4128</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR0_CFAIL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUSR0_CFAIL_MASK) &gt;&gt; DDRPHY_DCUSR0_CFAIL_SHIFT)</span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160; </div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="comment"> * RDONE (R)</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment"> * Run Done: Indicates, if set, that the DCU has finished executing the commands in the command cache. This bit is also set to indicate that a STOP command has successfully been executed and command execution has stopped.</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a714f8cf69c8a914bb82e64682a7cf341"> 4135</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR0_RDONE_MASK (0x1U)</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acb146a5777fcbab77770b8ea861617e4"> 4136</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR0_RDONE_SHIFT (0U)</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adec655cd50db62da6cea297d48dccc57"> 4137</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR0_RDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUSR0_RDONE_MASK) &gt;&gt; DDRPHY_DCUSR0_RDONE_SHIFT)</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160; </div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">/* Bitfield definition for register: DCUSR1 */</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment"> * LPCNT (R)</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="comment"> * Loop Count: Indicates the value of the loop count. This is useful when the program has stopped because of failures to assess how many reads were executed before first fail.</span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a86bd47cdc8585cb9182a56a9e2aa7892"> 4145</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR1_LPCNT_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af47b170ebb7e6abe547e895c6147a910"> 4146</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR1_LPCNT_SHIFT (24U)</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7580bcd88727bd5aebbdb6f4a21a8eb0"> 4147</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR1_LPCNT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUSR1_LPCNT_MASK) &gt;&gt; DDRPHY_DCUSR1_LPCNT_SHIFT)</span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160; </div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="comment"> * FLCNT (R)</span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment"> * Fail Count: Number of read words that have failed.</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a95c509cbaed2c069eca2985532f7b6ec"> 4154</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR1_FLCNT_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3689f57381ed0d064372cd795747d5fb"> 4155</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR1_FLCNT_SHIFT (16U)</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8276cbdb76d0178c57d80ea207140b14"> 4156</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR1_FLCNT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUSR1_FLCNT_MASK) &gt;&gt; DDRPHY_DCUSR1_FLCNT_SHIFT)</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160; </div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment"> * RDCNT (R)</span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="comment"> * Read Count: Number of read words returned from the SDRAM.</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac8596e81b340e190f08ccdd0ccaa4680"> 4163</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR1_RDCNT_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aed2e77c57bb1fa5a87bebad4bfb09ba8"> 4164</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR1_RDCNT_SHIFT (0U)</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae67ef31a5cc9df54ae222981aba0d2ad"> 4165</a></span>&#160;<span class="preprocessor">#define DDRPHY_DCUSR1_RDCNT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DCUSR1_RDCNT_MASK) &gt;&gt; DDRPHY_DCUSR1_RDCNT_SHIFT)</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160; </div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="comment">/* Bitfield definition for register: BISTRR */</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment"> * BCCSEL (R/W)</span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="comment"> * BIST Clock Cycle Select: Selects the clock numbers on which the AC loopback data is written into the FIFO. Data is written into the loopback FIFO once every four clock cycles. Valid values are:</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment"> * 00 = Clock cycle 0, 4, 8, 12, etc.</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="comment"> * 01 = Clock cycle 1, 5, 9, 13, etc.</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="comment"> * 10 = Clock cycle 2, 6, 10, 14, etc.</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="comment"> * 11 = Clock cycle 3, 7, 11, 15, etc.</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3266c5eab44c278ba8da6c5209e41ef8"> 4177</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BCCSEL_MASK (0x6000000UL)</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a248b32e31df310d59abfc7ee44047c9c"> 4178</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BCCSEL_SHIFT (25U)</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa022942874e68697cae582b2a65025e1"> 4179</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BCCSEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BCCSEL_SHIFT) &amp; DDRPHY_BISTRR_BCCSEL_MASK)</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a74f3958362e7f7178c60ee9a5ce0e74b"> 4180</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BCCSEL_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BCCSEL_MASK) &gt;&gt; DDRPHY_BISTRR_BCCSEL_SHIFT)</span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160; </div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="comment"> * BCKSEL (R/W)</span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment"> * BIST CK Select: Selects the CK that should be used to register the AC loopback signals from the I/Os. Valid values are:</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="comment"> * 00 = CK[0]</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="comment"> * 01 = CK[1]</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="comment"> * 10 = CK[2]</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a50032a2ca32733eefc1fae87aa5bc816"> 4191</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BCKSEL_MASK (0x1800000UL)</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a95309b08eb06a435fee23cf867cc2cf4"> 4192</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BCKSEL_SHIFT (23U)</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5188514fcd8f265425b1dfb83185bd1f"> 4193</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BCKSEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BCKSEL_SHIFT) &amp; DDRPHY_BISTRR_BCKSEL_MASK)</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7c9c37fb9106e016e293cdb2eb55f2e6"> 4194</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BCKSEL_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BCKSEL_MASK) &gt;&gt; DDRPHY_BISTRR_BCKSEL_SHIFT)</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160; </div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="comment"> * BDXSEL (R/W)</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment"> * BIST DATX8 Select: Select the byte lane for comparison of loopback/read data. Valid values are 0 to 8.</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa37fc22ddb30511b54668abaf0dbdbda"> 4201</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDXSEL_MASK (0x780000UL)</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad5dfe9df3678c7fb7660d02448b99c9b"> 4202</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDXSEL_SHIFT (19U)</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab1fc1ea898bf7697735c49359cbe3f06"> 4203</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDXSEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BDXSEL_SHIFT) &amp; DDRPHY_BISTRR_BDXSEL_MASK)</span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a842e93d0dfad491ec42cc6b1c642f313"> 4204</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDXSEL_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BDXSEL_MASK) &gt;&gt; DDRPHY_BISTRR_BDXSEL_SHIFT)</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160; </div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment"> * BDPAT (R/W)</span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment"> * BIST Data Pattern: Selects the data pattern used during BIST. Valid values are: 00 = Walking 0</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="comment"> * 01 = Walking 1</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment"> * 10 = LFSR-based pseudo-random</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="comment"> * 11 = User programmable (Not valid for AC loopback).</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a371a409ed446950e3a8630a30eb92a40"> 4214</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDPAT_MASK (0x60000UL)</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4c55946b67e8d6228e7aa5d0fb23570c"> 4215</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDPAT_SHIFT (17U)</span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac777a6e10af616a14b2c1f679735404a"> 4216</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDPAT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BDPAT_SHIFT) &amp; DDRPHY_BISTRR_BDPAT_MASK)</span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a78b103f9e0705c1cab8c9576870d05a7"> 4217</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDPAT_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BDPAT_MASK) &gt;&gt; DDRPHY_BISTRR_BDPAT_SHIFT)</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160; </div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment"> * BDMEN (R/W)</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment"> * BIST Data Mask Enable: Enables, if set, that the data mask BIST should be included in the BIST run, i.e. data pattern generated and loopback data compared. This is valid only for loopback mode.</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6ee50c1af5b0be9e3f5b4166777f95c2"> 4224</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDMEN_MASK (0x10000UL)</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adbe3e5e467b7113e68b2364aa988773c"> 4225</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDMEN_SHIFT (16U)</span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad054d8a55e147575eb40ae9b79dd126f"> 4226</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDMEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BDMEN_SHIFT) &amp; DDRPHY_BISTRR_BDMEN_MASK)</span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9ad65d6f3a6ffae3de724ea75bd2a27f"> 4227</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDMEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BDMEN_MASK) &gt;&gt; DDRPHY_BISTRR_BDMEN_SHIFT)</span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160; </div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="comment"> * BACEN (R/W)</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="comment"> * BIST AC Enable: Enables the running of BIST on the address/command lane PHY. This bit is exclusive with BDXEN, i.e. both cannot be set to ‘1’ at the same time.</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae3c6ef26df0d11a6799286585bf96553"> 4234</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BACEN_MASK (0x8000U)</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1750b1bc491a3c7b73e55f7f9d3789fa"> 4235</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BACEN_SHIFT (15U)</span></div>
<div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0b60036ccd38b46aae7fa1dae07448af"> 4236</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BACEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BACEN_SHIFT) &amp; DDRPHY_BISTRR_BACEN_MASK)</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af8d2cdca2237ccf4e66021e24f241bae"> 4237</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BACEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BACEN_MASK) &gt;&gt; DDRPHY_BISTRR_BACEN_SHIFT)</span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160; </div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="comment"> * BDXEN (R/W)</span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="comment"> * BIST DATX8 Enable: Enables the running of BIST on the data byte lane PHYs. This bit is exclusive with BACEN, i.e. both cannot be set to ‘1’ at the same time.</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1eb7f96f398ea2400304618ed1be3777"> 4244</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDXEN_MASK (0x4000U)</span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6a4c8c38a0348428d8da516996e9de96"> 4245</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDXEN_SHIFT (14U)</span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a00c6548e9a270cc7eb76b1426e440a54"> 4246</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDXEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BDXEN_SHIFT) &amp; DDRPHY_BISTRR_BDXEN_MASK)</span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afcb7064da679754fd4dfb6f2f844c40c"> 4247</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BDXEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BDXEN_MASK) &gt;&gt; DDRPHY_BISTRR_BDXEN_SHIFT)</span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160; </div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="comment"> * BSONF (R/W)</span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="comment"> * BIST Stop On Nth Fail: Specifies, if set, that the BIST should stop when an nth data word or address/command comparison error has been encountered.</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7e3082634e8c384199ff35ae362c3dae"> 4254</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BSONF_MASK (0x2000U)</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2106ec7f008ce4a168240c8c5a87540c"> 4255</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BSONF_SHIFT (13U)</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9a401f547731d59e417ab350ce6e449a"> 4256</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BSONF_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BSONF_SHIFT) &amp; DDRPHY_BISTRR_BSONF_MASK)</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2ee0701e1da9b7d3a07fb03a1fe1b2a1"> 4257</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BSONF_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BSONF_MASK) &gt;&gt; DDRPHY_BISTRR_BSONF_SHIFT)</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160; </div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="comment"> * NFAIL (R/W)</span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="comment"> * Number of Failures: Specifies the number of failures after which the execution of commands and the capture of read data should stop if BSONF bit of this register is set. Execution of commands and the capture of read data will stop after (NFAIL+1) failures if BSONF is set.</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2314c6960ab56524272d5645676711ad"> 4264</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_NFAIL_MASK (0x1FE0U)</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a81959ad5e625cd9a98e1b9aac911da09"> 4265</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_NFAIL_SHIFT (5U)</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab727318561cd9eae58c2648d71d0a85e"> 4266</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_NFAIL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_NFAIL_SHIFT) &amp; DDRPHY_BISTRR_NFAIL_MASK)</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af8ca88f4533b051d3300cd906e2d6a98"> 4267</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_NFAIL_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_NFAIL_MASK) &gt;&gt; DDRPHY_BISTRR_NFAIL_SHIFT)</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160; </div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment"> * BINF (R/W)</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="comment"> * BIST Infinite Run: Specifies, if set, that the BIST should be run indefinitely until when it is either stopped or a failure has been encountered. Otherwise BIST is run until number of BIST words specified in the BISTWCR register has been generated.</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7fc2f6b1db70e6cf0e4138c1f1fde9a7"> 4274</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BINF_MASK (0x10U)</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5b8f141e22d39240349c8154751c1e8c"> 4275</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BINF_SHIFT (4U)</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ef3e92788b72699d779158f477b5b6f"> 4276</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BINF_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BINF_SHIFT) &amp; DDRPHY_BISTRR_BINF_MASK)</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1d825e205ab902e6fe01b61538a2efb3"> 4277</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BINF_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BINF_MASK) &gt;&gt; DDRPHY_BISTRR_BINF_SHIFT)</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160; </div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="comment"> * BMODE (R/W)</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment"> * BIST Mode: Selects the mode in which BIST is run. Valid values are:</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="comment"> * 0 = Loopback mode: Address, commands and data loop back at the PHY I/Os.</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment"> * 1 = DRAM mode: Address, commands and data go to DRAM for normal memory accesses.</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaae8294fe44cb4ac1fecb8e548c7f25d"> 4286</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BMODE_MASK (0x8U)</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab215fc68be751b9d981b699a67ca6032"> 4287</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BMODE_SHIFT (3U)</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acc3ebbe692cf9ae4782f869d7effc28c"> 4288</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BMODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BMODE_SHIFT) &amp; DDRPHY_BISTRR_BMODE_MASK)</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0cc32f74e8a135396a9cac24e3337049"> 4289</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BMODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BMODE_MASK) &gt;&gt; DDRPHY_BISTRR_BMODE_SHIFT)</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160; </div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="comment"> * BINST (R/W)</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="comment"> * BIST Instruction: Selects the BIST instruction to be executed: Valid values are: 000 = NOP: No operation</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="comment"> * 001 = Run: Triggers the running of the BIST. 010 = Stop: Stops the running of the BIST.</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="comment"> * 011 = Reset: Resets all BIST run-time registers, such as error counters. 100 – 111 Reserved</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a12ac02ace36967751568f14bdf751583"> 4298</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BINST_MASK (0x7U)</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a84e9cfbab252c645ff45b1df29385a72"> 4299</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BINST_SHIFT (0U)</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a41e05dfe7b36f054b67456242723645e"> 4300</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BINST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTRR_BINST_SHIFT) &amp; DDRPHY_BISTRR_BINST_MASK)</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a126c3ac5b4c135191e1a4d0444a11c7e"> 4301</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTRR_BINST_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTRR_BINST_MASK) &gt;&gt; DDRPHY_BISTRR_BINST_SHIFT)</span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160; </div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="comment">/* Bitfield definition for register: BISTWCR */</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment"> * BWCNT (R/W)</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="comment"> * BIST Word Count: Indicates the number of words to generate during BIST. This must be a multiple of DRAM burst length (BL) divided by 2, e.g. for BL=8, valid values are 4, 8, 12, 16, and so on.</span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6325c1414425c015d9d31dcf318df593"> 4309</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCR_BWCNT_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6a7b0daaf9d5c41c8c9a375ebe59fe78"> 4310</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCR_BWCNT_SHIFT (0U)</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af0da93eb9b15e0b288535f0261928cd3"> 4311</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCR_BWCNT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTWCR_BWCNT_SHIFT) &amp; DDRPHY_BISTWCR_BWCNT_MASK)</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a517557d9461a70662aceb8f5a8949e4c"> 4312</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCR_BWCNT_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTWCR_BWCNT_MASK) &gt;&gt; DDRPHY_BISTWCR_BWCNT_SHIFT)</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160; </div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment">/* Bitfield definition for register: BISTMSKR0 */</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="comment"> * ODTMSK (R/W)</span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="comment"> * Mask bit for each of the up to 4 ODT bits.</span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3ce5c064218f568d7c965aa2985fde52"> 4320</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_ODTMSK_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a42a22b77faba248b683311dee901d200"> 4321</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_ODTMSK_SHIFT (28U)</span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2ec6d289fbfd47aab0681e062a83e5e5"> 4322</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_ODTMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR0_ODTMSK_SHIFT) &amp; DDRPHY_BISTMSKR0_ODTMSK_MASK)</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afa061c434c4de5a38b4bf6835a93c71b"> 4323</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_ODTMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR0_ODTMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR0_ODTMSK_SHIFT)</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160; </div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="comment"> * CSMSK (R/W)</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="comment"> * Mask bit for each of the up to 4 CS# bits.</span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afbe50e7f7a0c2a4aa42455cd3c15b366"> 4330</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_CSMSK_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5586a04ab754d67c1815ecdf907060b1"> 4331</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_CSMSK_SHIFT (24U)</span></div>
<div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adfe7e9a038f415070b00ffaa41086f47"> 4332</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_CSMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR0_CSMSK_SHIFT) &amp; DDRPHY_BISTMSKR0_CSMSK_MASK)</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ade4e35ea8cef434ed4e5859a8b388c80"> 4333</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_CSMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR0_CSMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR0_CSMSK_SHIFT)</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160; </div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="comment"> * CKEMSK (R/W)</span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="comment"> * Mask bit for each of the up to 4 CKE bits.</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae6676f7140892e308a0627e6349b6716"> 4340</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_CKEMSK_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0aa8e9a37fe35697f5e1a9cf77b087ee"> 4341</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_CKEMSK_SHIFT (20U)</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af72cb8f7ae7b2c76fbd5f28d0cdc5929"> 4342</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_CKEMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR0_CKEMSK_SHIFT) &amp; DDRPHY_BISTMSKR0_CKEMSK_MASK)</span></div>
<div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5361f2be76171fd18df1f27388977ffa"> 4343</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_CKEMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR0_CKEMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR0_CKEMSK_SHIFT)</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160; </div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="comment"> * WEMSK (R/W)</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="comment"> * Mask bit for the WE#.</span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad89cd08bc29f44509e6633aa89fb66cf"> 4350</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_WEMSK_MASK (0x80000UL)</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0e39ab5c0c78af7e0e705692e94aeb9a"> 4351</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_WEMSK_SHIFT (19U)</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa847dfd9efc1db789ba2442fd03011a9"> 4352</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_WEMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR0_WEMSK_SHIFT) &amp; DDRPHY_BISTMSKR0_WEMSK_MASK)</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a826449cc876d2dc6c1cf36950ed36587"> 4353</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_WEMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR0_WEMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR0_WEMSK_SHIFT)</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160; </div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment"> * BAMSK (R/W)</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="comment"> * Mask bit for each of the up to 3 bank address bits.</span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeedd3349f19a882e3b8602debdd0ccc6"> 4360</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_BAMSK_MASK (0x70000UL)</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a62942b1026c434d56d6d03604e0e807e"> 4361</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_BAMSK_SHIFT (16U)</span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a555b43ed43a62da91df5c87f2950c13d"> 4362</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_BAMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR0_BAMSK_SHIFT) &amp; DDRPHY_BISTMSKR0_BAMSK_MASK)</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a45c851550501f6939eeabd944819bf5d"> 4363</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_BAMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR0_BAMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR0_BAMSK_SHIFT)</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160; </div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="comment"> * AMSK (R/W)</span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="comment"> * Mask bit for each of the up to 16 address bits.</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abc92e5eb796a5fe32a16b8ae93dafe7c"> 4370</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_AMSK_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7e948d406c1afdc05dd9cd1c651bca9f"> 4371</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_AMSK_SHIFT (0U)</span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aef409d726046d49098c2233cbf51530c"> 4372</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_AMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR0_AMSK_SHIFT) &amp; DDRPHY_BISTMSKR0_AMSK_MASK)</span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1739abcd66d8eef7fbf9f52d5de27d74"> 4373</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR0_AMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR0_AMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR0_AMSK_SHIFT)</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160; </div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="comment">/* Bitfield definition for register: BISTMSKR1 */</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="comment"> * DMMSK (R/W)</span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="comment"> * Mask bit for the data mask (DM) bit.</span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa3b8b56802a35dee585306d7c126e236"> 4381</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_DMMSK_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2e009b35bf14a82e299fe91ea9d5534c"> 4382</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_DMMSK_SHIFT (28U)</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa998ee821065cb54b39dbda5c00a11fc"> 4383</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_DMMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR1_DMMSK_SHIFT) &amp; DDRPHY_BISTMSKR1_DMMSK_MASK)</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a62ec7083b79983a8767a74d94bd49d2e"> 4384</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_DMMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR1_DMMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR1_DMMSK_SHIFT)</span></div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160; </div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="comment"> * PARMSK (R/W)</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="comment"> * Mask bit for the PAR_IN. Only for DIMM parity support and only if the design is compiled for less than 3 ranks.</span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aed15f1cdaa357d10483bec2087cd5697"> 4391</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_PARMSK_MASK (0x8000000UL)</span></div>
<div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa7c14d46f9647bf24184eb90ef7d056d"> 4392</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_PARMSK_SHIFT (27U)</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad5cf8d3ca7178344f3fdceed6d9ceaa9"> 4393</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_PARMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR1_PARMSK_SHIFT) &amp; DDRPHY_BISTMSKR1_PARMSK_MASK)</span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3a60ab7a4a54f7bc244c7ad8f6853163"> 4394</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_PARMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR1_PARMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR1_PARMSK_SHIFT)</span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160; </div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment"> * CASMSK (R/W)</span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="comment"> * Mask bit for the CAS.</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a51d396d1b1cc15c5687922b2d42438a3"> 4401</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_CASMSK_MASK (0x2U)</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a082f0dbabcc258156ee89a8681299a30"> 4402</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_CASMSK_SHIFT (1U)</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a04255b721aaebea8b15ad35905a1519f"> 4403</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_CASMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR1_CASMSK_SHIFT) &amp; DDRPHY_BISTMSKR1_CASMSK_MASK)</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a42b9feb4ccdccc11a2569979794a3c41"> 4404</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_CASMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR1_CASMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR1_CASMSK_SHIFT)</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160; </div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="comment"> * RASMSK (R/W)</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="comment"> * Mask bit for the RAS.</span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a78935c324267ec4962e2367eca40f1d6"> 4411</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_RASMSK_MASK (0x1U)</span></div>
<div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad3236c20eeab51db7826deac05b763bd"> 4412</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_RASMSK_SHIFT (0U)</span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5a158d0196df85bece71464925fc398b"> 4413</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_RASMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR1_RASMSK_SHIFT) &amp; DDRPHY_BISTMSKR1_RASMSK_MASK)</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8008aaa6c40531b35259d014f06cc3fe"> 4414</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR1_RASMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR1_RASMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR1_RASMSK_SHIFT)</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160; </div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="comment">/* Bitfield definition for register: BISTMSKR2 */</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="comment"> * DQMSK (R/W)</span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="comment"> * Mask bit for each of the 8 data (DQ) bits.</span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a50d54b09723639f9d2ed327780cc6729"> 4422</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR2_DQMSK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4f573c355c4be32aacf252a5e1429e4d"> 4423</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR2_DQMSK_SHIFT (0U)</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4231158fe36ed5eedda74aac30b1c291"> 4424</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR2_DQMSK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTMSKR2_DQMSK_SHIFT) &amp; DDRPHY_BISTMSKR2_DQMSK_MASK)</span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae337c974758b1afee3fde1a96ec5d949"> 4425</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTMSKR2_DQMSK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTMSKR2_DQMSK_MASK) &gt;&gt; DDRPHY_BISTMSKR2_DQMSK_SHIFT)</span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160; </div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment">/* Bitfield definition for register: BISTLSR */</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment"> * SEED (R/W)</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="comment"> * LFSR seed for pseudo-random BIST patterns.</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af0a970236a135675fada24b2d6050c81"> 4433</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTLSR_SEED_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7a1358eed28515b4f0e17c430d26046e"> 4434</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTLSR_SEED_SHIFT (0U)</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a36525ebec5920387d5c1440ad0e09eba"> 4435</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTLSR_SEED_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTLSR_SEED_SHIFT) &amp; DDRPHY_BISTLSR_SEED_MASK)</span></div>
<div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab4253791e08bb9d03920167740581a44"> 4436</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTLSR_SEED_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTLSR_SEED_MASK) &gt;&gt; DDRPHY_BISTLSR_SEED_SHIFT)</span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160; </div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="comment">/* Bitfield definition for register: BISTAR0 */</span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment"> * BBANK (R/W)</span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="comment"> * BIST Bank Address: Selects the SDRAM bank address to be used during BIST.</span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae7b778361cfefb006f38d14a2167320a"> 4444</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BBANK_MASK (0x70000000UL)</span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa530c3962d0a2504b3bfb472e7c562e0"> 4445</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BBANK_SHIFT (28U)</span></div>
<div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a55effb38a1a34cdd6759c16e0cbb0293"> 4446</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BBANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTAR0_BBANK_SHIFT) &amp; DDRPHY_BISTAR0_BBANK_MASK)</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a25c353be9bc50539e6c24eeabad9ac24"> 4447</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BBANK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTAR0_BBANK_MASK) &gt;&gt; DDRPHY_BISTAR0_BBANK_SHIFT)</span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160; </div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="comment"> * BROW (R/W)</span></div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment"> * BIST Row Address: Selects the SDRAM row address to be used during BIST.</span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab9dc405e34f351bf52f63c3c242a91f7"> 4454</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BROW_MASK (0xFFFF000UL)</span></div>
<div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad50f8ef1fe13e89a50162242924ddbca"> 4455</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BROW_SHIFT (12U)</span></div>
<div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab4dae442981548ee61ba584a5a424dab"> 4456</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BROW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTAR0_BROW_SHIFT) &amp; DDRPHY_BISTAR0_BROW_MASK)</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5bf8844183dfa961039cdf602b395b04"> 4457</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BROW_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTAR0_BROW_MASK) &gt;&gt; DDRPHY_BISTAR0_BROW_SHIFT)</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160; </div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment"> * BCOL (R/W)</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="comment"> * BIST Column Address: Selects the SDRAM column address to be used during BIST. The lower bits of this address must be “0000” for BL16, “000” for BL8, “00” for BL4 and “0” for BL2.</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af606dd1ed4aaf7aa2478e9333fec6e99"> 4464</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BCOL_MASK (0xFFFU)</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa301213b98278998ba2648735c725e24"> 4465</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BCOL_SHIFT (0U)</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaf67d5e91be5abc826568fb00a465755"> 4466</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BCOL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTAR0_BCOL_SHIFT) &amp; DDRPHY_BISTAR0_BCOL_MASK)</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa93274847145ca022d27c4641e47ca0c"> 4467</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR0_BCOL_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTAR0_BCOL_MASK) &gt;&gt; DDRPHY_BISTAR0_BCOL_SHIFT)</span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160; </div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="comment">/* Bitfield definition for register: BISTAR1 */</span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="comment"> * BAINC (R/W)</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="comment"> * BIST Address Increment: Selects the value by which the SDRAM address is incremented for each write/read access. This value must be at the beginning of a burst boundary, i.e. the lower bits must be “0000” for BL16, “000” for BL8, “00” for BL4 and “0” for BL2.</span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abfa2103a88c2a6ca6cf31249eb5f0b93"> 4475</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BAINC_MASK (0xFFF0U)</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a753f3ca9bf0cd0c4bb7cb010208963e7"> 4476</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BAINC_SHIFT (4U)</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1073d14f100ea2e71ac55355e8de6236"> 4477</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BAINC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTAR1_BAINC_SHIFT) &amp; DDRPHY_BISTAR1_BAINC_MASK)</span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af4d7cca5228d6aeee5360eee5e2b1712"> 4478</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BAINC_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTAR1_BAINC_MASK) &gt;&gt; DDRPHY_BISTAR1_BAINC_SHIFT)</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160; </div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment"> * BMRANK (R/W)</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="comment"> * BIST Maximum Rank: Specifies the maximum SDRAM rank to be used during BIST. The default value is set to maximum ranks minus 1. Example default shown here is for a 4-rank system</span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0c1eb1b8c26d3477fd0ce9bbe3798c16"> 4485</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BMRANK_MASK (0xCU)</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2593e1f3a4c289cdacfcb139bcf0f91d"> 4486</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BMRANK_SHIFT (2U)</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae4d017de454fb57d43feb9a0d7c87ab3"> 4487</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BMRANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTAR1_BMRANK_SHIFT) &amp; DDRPHY_BISTAR1_BMRANK_MASK)</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeb648fbaf364cb0534580f274aba1971"> 4488</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BMRANK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTAR1_BMRANK_MASK) &gt;&gt; DDRPHY_BISTAR1_BMRANK_SHIFT)</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160; </div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment"> * BRANK (R/W)</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment"> * BIST Rank: Selects the SDRAM rank to be used during BIST. Valid values range from 0 to maximum ranks minus 1.</span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab51ce0ad386c7a848439cedf443bdf4b"> 4495</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BRANK_MASK (0x3U)</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af44c38c6e010e144c1fc2bff8cdea3af"> 4496</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BRANK_SHIFT (0U)</span></div>
<div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa62dddfe6bcfdeb88dc5004cffeb0cb8"> 4497</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BRANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTAR1_BRANK_SHIFT) &amp; DDRPHY_BISTAR1_BRANK_MASK)</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aefa4231bd0c2991c731ffb4acc79b6d9"> 4498</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR1_BRANK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTAR1_BRANK_MASK) &gt;&gt; DDRPHY_BISTAR1_BRANK_SHIFT)</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160; </div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="comment">/* Bitfield definition for register: BISTAR2 */</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="comment"> * BMBANK (R/W)</span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="comment"> * BIST Maximum Bank Address: Specifies the maximum SDRAM bank address to be used during BIST before the address increments to the next rank.</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a158eee9a40d0248c10992abf714e9874"> 4506</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMBANK_MASK (0x70000000UL)</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ade36f7ce74800be7642d976a1b72b4c2"> 4507</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMBANK_SHIFT (28U)</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5d105d88ff3d83ff1b7377e85f49afe2"> 4508</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMBANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTAR2_BMBANK_SHIFT) &amp; DDRPHY_BISTAR2_BMBANK_MASK)</span></div>
<div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3ad8f9438b2460b231ce2af8628a9e28"> 4509</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMBANK_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTAR2_BMBANK_MASK) &gt;&gt; DDRPHY_BISTAR2_BMBANK_SHIFT)</span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160; </div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="comment"> * BMROW (R/W)</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment"> * BIST Maximum Row Address: Specifies the maximum SDRAM row address to be used during BIST before the address increments to the next bank.</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af7bfa3f34719a2571c83592e62d9787d"> 4516</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMROW_MASK (0xFFFF000UL)</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3efcd6a1aeb1d9f785dc64df0941e8df"> 4517</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMROW_SHIFT (12U)</span></div>
<div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a52382d20f8fb81c9d6eb99cf24f8f62d"> 4518</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMROW_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTAR2_BMROW_SHIFT) &amp; DDRPHY_BISTAR2_BMROW_MASK)</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a64b4a88e685fa9161bd304187c7d3615"> 4519</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMROW_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTAR2_BMROW_MASK) &gt;&gt; DDRPHY_BISTAR2_BMROW_SHIFT)</span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160; </div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="comment"> * BMCOL (R/W)</span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="comment"> * BIST Maximum Column Address: Specifies the maximum SDRAM column address to be used during BIST before the address increments to the next row.</span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa28b8b8481fa271c9c16f3020d3ffb5c"> 4526</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMCOL_MASK (0xFFFU)</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acd33d1e9ada49e0f1fd561023bc32cdd"> 4527</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMCOL_SHIFT (0U)</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af1f504364f5be09d08efef9a7e9cf44e"> 4528</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMCOL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTAR2_BMCOL_SHIFT) &amp; DDRPHY_BISTAR2_BMCOL_MASK)</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a83cf059e5135c483506e9541ea387f63"> 4529</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTAR2_BMCOL_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTAR2_BMCOL_MASK) &gt;&gt; DDRPHY_BISTAR2_BMCOL_SHIFT)</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160; </div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="comment">/* Bitfield definition for register: BISTUDPR */</span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment"> * BUDP1 (R/W)</span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment"> * BIST User Data Pattern 1: Data to be applied on odd DQ pins during BIST.</span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af226e5e0a9fa75ddc01c68b0aaf273c0"> 4537</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTUDPR_BUDP1_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeeb12c249fbff716ece5765558840c70"> 4538</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTUDPR_BUDP1_SHIFT (16U)</span></div>
<div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a79effe88899b6c5a12c24aae506ec83a"> 4539</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTUDPR_BUDP1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTUDPR_BUDP1_SHIFT) &amp; DDRPHY_BISTUDPR_BUDP1_MASK)</span></div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4288076f659cebbd3959819ac020e805"> 4540</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTUDPR_BUDP1_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTUDPR_BUDP1_MASK) &gt;&gt; DDRPHY_BISTUDPR_BUDP1_SHIFT)</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160; </div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="comment"> * BUDP0 (R/W)</span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment"> * BIST User Data Pattern 0: Data to be applied on even DQ pins during BIST.</span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afced3145ecd5e9a50ac749e69574a1f7"> 4547</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTUDPR_BUDP0_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aac60172ad63d2168cd9455c977bc6f84"> 4548</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTUDPR_BUDP0_SHIFT (0U)</span></div>
<div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0636c1d7af518d8c3393c767836a60e3"> 4549</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTUDPR_BUDP0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_BISTUDPR_BUDP0_SHIFT) &amp; DDRPHY_BISTUDPR_BUDP0_MASK)</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adda5e77c303bff8ca981396898f99b6d"> 4550</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTUDPR_BUDP0_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTUDPR_BUDP0_MASK) &gt;&gt; DDRPHY_BISTUDPR_BUDP0_SHIFT)</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160; </div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment">/* Bitfield definition for register: BISTGSR */</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment"> * CASBER (R)</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment"> * CAS Bit Error: Indicates the number of bit errors on CAS.</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acbeec9b2f22cd85be35a35c49491d1a7"> 4558</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_CASBER_MASK (0xC0000000UL)</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae71f9fbfdd42c13e52b262c9da91d6c7"> 4559</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_CASBER_SHIFT (30U)</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab7f72bde1f5d300a66608ef467a34d25"> 4560</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_CASBER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTGSR_CASBER_MASK) &gt;&gt; DDRPHY_BISTGSR_CASBER_SHIFT)</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160; </div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment"> * RASBER (R)</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment"> * RAS Bit Error: Indicates the number of bit errors on RAS.</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af2d955d2e4d3daae172f09964534f23c"> 4567</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_RASBER_MASK (0x30000000UL)</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a097a1f6b6e7e42fb02763691652cec2d"> 4568</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_RASBER_SHIFT (28U)</span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1eea09a19bbbf8f5d16d392d3a43c59f"> 4569</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_RASBER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTGSR_RASBER_MASK) &gt;&gt; DDRPHY_BISTGSR_RASBER_SHIFT)</span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160; </div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment"> * DMBER (R)</span></div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment"> * DM Bit Error: Indicates the number of bit errors on data mask (DM) bit. DMBER[1:0] are for even DQS cycles first DM beat, and DMBER[3:2] are for even DQS cycles second DM beat. Similarly, DMBER[5:4] are for odd DQS cycles first DM beat, and DMBER[7:6] are for odd DQS cycles second DM beat.</span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7e057a6621a7dc6c49e432074cc71f2e"> 4576</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_DMBER_MASK (0xFF00000UL)</span></div>
<div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a861ddf7493a035edfb7669a5df43c380"> 4577</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_DMBER_SHIFT (20U)</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aba3fc5ae426e40a4af292b5f97e77757"> 4578</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_DMBER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTGSR_DMBER_MASK) &gt;&gt; DDRPHY_BISTGSR_DMBER_SHIFT)</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160; </div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="comment"> * PARBER (R)</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment"> * PAR_IN Bit Error (DIMM Only): Indicates the number of bit errors on PAR_IN</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3510d5fb5ef79459b239b230a3409c78"> 4585</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_PARBER_MASK (0x30000UL)</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aceb2a5d02adf80a915a3816a4ff18d72"> 4586</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_PARBER_SHIFT (16U)</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a98d703bbd45eb2e4dd36af306d7eda6a"> 4587</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_PARBER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTGSR_PARBER_MASK) &gt;&gt; DDRPHY_BISTGSR_PARBER_SHIFT)</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160; </div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="comment"> * BDXERR (R)</span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment"> * BIST Data Error: indicates, if set, that there is a data comparison error in the byte lane.</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a92dff6944749c4a3853be02bdf58f215"> 4594</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_BDXERR_MASK (0x4U)</span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3231fb42c350c2cc1b32702fee56cb91"> 4595</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_BDXERR_SHIFT (2U)</span></div>
<div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9fd96d5cd6eb7381a80eb8c919b2c4ce"> 4596</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_BDXERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTGSR_BDXERR_MASK) &gt;&gt; DDRPHY_BISTGSR_BDXERR_SHIFT)</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160; </div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment"> * BACERR (R)</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment"> * BIST Address/Command Error: indicates, if set, that there is a data comparison error in the address/command lane.</span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afa758e695f69a3077c038b81b8fe9e9d"> 4603</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_BACERR_MASK (0x2U)</span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a92aca3c19176956d5bcb18c565b759e1"> 4604</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_BACERR_SHIFT (1U)</span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9463ce51a0ca97891a1e6d3f1c5cdd84"> 4605</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_BACERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTGSR_BACERR_MASK) &gt;&gt; DDRPHY_BISTGSR_BACERR_SHIFT)</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160; </div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment"> * BDONE (R)</span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="comment"> * BIST Done: Indicates, if set, that the BIST has finished executing. This bit is reset to zero when BIST is triggered.</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac8797bc799ab53bb07dcc5ab131e18ad"> 4612</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_BDONE_MASK (0x1U)</span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaaba23e47901d01dd04e58efd9cd626d"> 4613</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_BDONE_SHIFT (0U)</span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9473caee5879f2f51ee1f68f7499bcf2"> 4614</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTGSR_BDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTGSR_BDONE_MASK) &gt;&gt; DDRPHY_BISTGSR_BDONE_SHIFT)</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160; </div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="comment">/* Bitfield definition for register: BISTWER */</span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="comment"> * DXWER (R)</span></div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="comment"> * Byte Word Error: Indicates the number of word errors on the byte lane. An error on any bit of the data bus including the data mask bit increments the error count.</span></div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad69b28e17cea1e64c52b7528bb6489d5"> 4622</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWER_DXWER_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a064be80f69347878219ab48eb0b13fbf"> 4623</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWER_DXWER_SHIFT (16U)</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad85d283ef4a7ed00de07767461946f2d"> 4624</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWER_DXWER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTWER_DXWER_MASK) &gt;&gt; DDRPHY_BISTWER_DXWER_SHIFT)</span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160; </div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="comment"> * ACWER (R)</span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="comment"> * Address/Command Word Error: Indicates the number of word errors on the address/command lane. An error on any bit of the address/command bus increments the error count.</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a554beea4ff5c9fbd530a249c345340f3"> 4631</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWER_ACWER_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4b6c1e4ae1cd3d47e84e0b61855c27d1"> 4632</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWER_ACWER_SHIFT (0U)</span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3bf3dacbf431ca4a59fdfd63efe9b2eb"> 4633</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWER_ACWER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTWER_ACWER_MASK) &gt;&gt; DDRPHY_BISTWER_ACWER_SHIFT)</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160; </div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">/* Bitfield definition for register: BISTBER0 */</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="comment"> * ABER (R)</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="comment"> * Address Bit Error: Each group of two bits indicate the bit error count on each of the</span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9c41254d9041275ffe888a1a51bbedbd"> 4641</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER0_ABER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a83ed566c2c294fbc514c9396de7a8091"> 4642</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER0_ABER_SHIFT (0U)</span></div>
<div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0686aa7aead622026c722a22fd673c7e"> 4643</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER0_ABER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTBER0_ABER_MASK) &gt;&gt; DDRPHY_BISTBER0_ABER_SHIFT)</span></div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160; </div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="comment">/* Bitfield definition for register: BISTBER1 */</span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment"> * ODTBER (R)</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="comment"> * ODT Bit Error: Each group of two bits indicates the bit error count on each of the up to 4 ODT bits. [1:0] is the error count for ODT[0], [3:2] for ODT[1], and so on.</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac8e99019f1cf706b3e0e5e2710e49c6d"> 4651</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_ODTBER_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0c48cff7d0eb0d6728ab8d9e45e2f7c2"> 4652</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_ODTBER_SHIFT (24U)</span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5b7a25d584533c1ad5ceef1e674c4109"> 4653</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_ODTBER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTBER1_ODTBER_MASK) &gt;&gt; DDRPHY_BISTBER1_ODTBER_SHIFT)</span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160; </div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="comment"> * CSBER (R)</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="comment"> * CS# Bit Error: Each group of two bits indicate the bit error count on each of the up to 4 CS# bits. [1:0] is the error count for CS#[0], [3:2] for CS#[1], and so on.</span></div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a82a781d7b17d1e30bbab82582f46636f"> 4660</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_CSBER_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6c5a2aec8b686f8b08a9efca025f07db"> 4661</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_CSBER_SHIFT (16U)</span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae0b0245558d114f79b9569ea7e0ba5c6"> 4662</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_CSBER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTBER1_CSBER_MASK) &gt;&gt; DDRPHY_BISTBER1_CSBER_SHIFT)</span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160; </div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment"> * CKEBER (R)</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="comment"> * CKE Bit Error: Each group of two bits indicate the bit error count on each of the up to 4 CKE bits. [1:0] is the error count for CKE[0], [3:2] for CKE[1], and so on.</span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8c8f64bb69efd363b231f2955dab230b"> 4669</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_CKEBER_MASK (0xFF00U)</span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2aef52c23f83a6b892a39c42418b0769"> 4670</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_CKEBER_SHIFT (8U)</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a83c721cebb574057495e4144387715a3"> 4671</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_CKEBER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTBER1_CKEBER_MASK) &gt;&gt; DDRPHY_BISTBER1_CKEBER_SHIFT)</span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160; </div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment"> * WEBER (R)</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="comment"> * WE# Bit Error: Indicates the number of bit errors on WE#.</span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a41de229516b1be70b6bda8ab4d571a56"> 4678</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_WEBER_MASK (0xC0U)</span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7c323340eb6f7dfff473c52d3fb3eb76"> 4679</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_WEBER_SHIFT (6U)</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a537964448eda6b24e821d9995f22169c"> 4680</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_WEBER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTBER1_WEBER_MASK) &gt;&gt; DDRPHY_BISTBER1_WEBER_SHIFT)</span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160; </div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment"> * BABER (R)</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment"> * Bank Address Bit Error: Each group of two bits indicate the bit error count on each of the up to 3 bank address bits. [1:0] is the error count for BA[0], [3:2] for BA[1], and so on.</span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae83ab602577ec990d6cb0de421ede669"> 4687</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_BABER_MASK (0x3FU)</span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5216bd8baf75f8c672b40dbea722a044"> 4688</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_BABER_SHIFT (0U)</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acf83fe9b734dd6f14e8a316b06a24838"> 4689</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER1_BABER_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTBER1_BABER_MASK) &gt;&gt; DDRPHY_BISTBER1_BABER_SHIFT)</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160; </div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="comment">/* Bitfield definition for register: BISTBER2 */</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="comment"> * DQBER0 (R)</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="comment"> * Data Bit Error: The error count for even DQS cycles. The first 16 bits indicate the error count for the first data beat (i.e. the data driven out on DQ[7:0] on the rising edge of DQS). The second 16 bits indicate the error on the second data beat (i.e. the error count of the data driven out on DQ[7:0] on the falling edge of DQS). For each of the 16-bit group, the first 2 bits are for DQ[0], the second for DQ[1], and so on.</span></div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a872cf233c9ea52c7a050d62173d93cc8"> 4697</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER2_DQBER0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a14c140a255cf2cb3e700f72c39f489a9"> 4698</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER2_DQBER0_SHIFT (0U)</span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2fe75e3bbd9e6b42ba9633640f960bb1"> 4699</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER2_DQBER0_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTBER2_DQBER0_MASK) &gt;&gt; DDRPHY_BISTBER2_DQBER0_SHIFT)</span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160; </div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="comment">/* Bitfield definition for register: BISTBER3 */</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment"> * DQBER1 (R)</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment"> * Data Bit Error: The error count for odd DQS cycles. The first 16 bits indicate the error count for the first data beat (i.e. the data driven out on DQ[7:0] on the rising edge of DQS). The second 16 bits indicate the error on the second data beat (i.e. the error count of the data driven out on DQ[7:0] on the falling edge of DQS). For each of the 16-bit group, the first 2 bits are for DQ[0], the second for DQ[1], and so on.</span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af5db9c47fedc1a3c8de32a33b70dae95"> 4707</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER3_DQBER1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ada9993931cd59b85a5f5b9b459a17b37"> 4708</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER3_DQBER1_SHIFT (0U)</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa46a88dff8ec3175596591430954cf26"> 4709</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTBER3_DQBER1_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTBER3_DQBER1_MASK) &gt;&gt; DDRPHY_BISTBER3_DQBER1_SHIFT)</span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160; </div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">/* Bitfield definition for register: BISTWCSR */</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment"> * DXWCNT (R)</span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="comment"> * Byte Word Count: Indicates the number of words received from the byte lane.</span></div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac7414883ca434bdff66c87adb135b7fb"> 4717</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCSR_DXWCNT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a34a0f672bc5abd0931d1fdce018cd10a"> 4718</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCSR_DXWCNT_SHIFT (16U)</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0b4e7b50d925e4c493cf4e839c070c83"> 4719</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCSR_DXWCNT_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTWCSR_DXWCNT_MASK) &gt;&gt; DDRPHY_BISTWCSR_DXWCNT_SHIFT)</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160; </div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment"> * ACWCNT (R)</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment"> * Address/Command Word Count: Indicates the number of words received from the address/command lane.</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac0b6c54fd1930863a36ff7e2afe7ec11"> 4726</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCSR_ACWCNT_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa0766ce55f61ddfc2c10558541abe1bc"> 4727</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCSR_ACWCNT_SHIFT (0U)</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae830af89ee415b638b0fffe0b4aadf39"> 4728</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTWCSR_ACWCNT_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTWCSR_ACWCNT_MASK) &gt;&gt; DDRPHY_BISTWCSR_ACWCNT_SHIFT)</span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160; </div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">/* Bitfield definition for register: BISTFWR0 */</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment"> * ODTWEBS (R)</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="comment"> * Bit status during a word error for each of the up to 4 ODT bits.</span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8f456525bd79a9295f96ca2f7f8c0f4c"> 4736</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_ODTWEBS_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6bf310fdd4998c177dce7cf59919d13a"> 4737</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_ODTWEBS_SHIFT (28U)</span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4024e11a62ae0e2aeeab7a2010b78bbe"> 4738</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_ODTWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR0_ODTWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR0_ODTWEBS_SHIFT)</span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160; </div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="comment"> * CSWEBS (R)</span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="comment"> * Bit status during a word error for each of the up to 4 CS# bits.</span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a682a0c759df667582a3eed17aea41ccb"> 4745</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_CSWEBS_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9a18bbe53680db689af5cd969fdda8a6"> 4746</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_CSWEBS_SHIFT (24U)</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a451962f838a77d87e6ed48528b736d31"> 4747</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_CSWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR0_CSWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR0_CSWEBS_SHIFT)</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160; </div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="comment"> * CKEWEBS (R)</span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment"> * Bit status during a word error for each of the up to 4 CKE bits.</span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aae6f32d3e4f68349845d75fd54a4bae5"> 4754</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_CKEWEBS_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa7d6404d1cb338cfd391a889efb69da3"> 4755</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_CKEWEBS_SHIFT (20U)</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1c5dec0c39f00fc690b8e20890c7a978"> 4756</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_CKEWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR0_CKEWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR0_CKEWEBS_SHIFT)</span></div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160; </div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment"> * WEWEBS (R)</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="comment"> * Bit status during a word error for the WE#.</span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2575b0e75c8b4c991b05228e636d9302"> 4763</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_WEWEBS_MASK (0x80000UL)</span></div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adb4c3c93598afa586cddf27c0f9b96c6"> 4764</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_WEWEBS_SHIFT (19U)</span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a26cc6125e96a8ef2d57759ebe1f38815"> 4765</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_WEWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR0_WEWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR0_WEWEBS_SHIFT)</span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160; </div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment"> * BAWEBS (R)</span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment"> * Bit status during a word error for each of the up to 3 bank address bits.</span></div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6f5fb9aafac29701a263a1808c1775e5"> 4772</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_BAWEBS_MASK (0x70000UL)</span></div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae0986034fcae0a4340af0c7e4eccb2f0"> 4773</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_BAWEBS_SHIFT (16U)</span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a875fd3d25749f9db95fb255b007a35aa"> 4774</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_BAWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR0_BAWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR0_BAWEBS_SHIFT)</span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160; </div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment"> * AWEBS (R)</span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment"> * Bit status during a word error for each of the up to 16 address bits.</span></div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afde34875b5342e6e672dc0cdfe563ff3"> 4781</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_AWEBS_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a46fe438d976d0f130267a15fd5d0cacf"> 4782</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_AWEBS_SHIFT (0U)</span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad475d23a04f3a5e2d24a0197df4be64f"> 4783</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR0_AWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR0_AWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR0_AWEBS_SHIFT)</span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160; </div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment">/* Bitfield definition for register: BISTFWR1 */</span></div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment"> * DMWEBS (R)</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="comment"> * Bit status during a word error for the data mask (DM) bit. DMWEBS [0] is for the first DM beat, DMWEBS [1] is for the second DM beat, and so on.</span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a83169e27945f7b8290bcdb339655aee9"> 4791</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_DMWEBS_MASK (0xF0000000UL)</span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aca32289c09b7c0aee41dea5572da3a03"> 4792</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_DMWEBS_SHIFT (28U)</span></div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afc400906dfc5746c36d580b1e50a3e77"> 4793</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_DMWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR1_DMWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR1_DMWEBS_SHIFT)</span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160; </div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="comment"> * PARWEBS (R)</span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="comment"> * Bit status during a word error for the PAR_IN. Only for DIMM parity support</span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad058a9c2bfbce80f1f025b15ccdac847"> 4800</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_PARWEBS_MASK (0x4000000UL)</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a07f7c26fb52f76c338e52e86e0e885ab"> 4801</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_PARWEBS_SHIFT (26U)</span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aec45fc7a75be3c666fa0898aee343fd2"> 4802</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_PARWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR1_PARWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR1_PARWEBS_SHIFT)</span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160; </div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="comment"> * CASWEBS (R)</span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment"> * Bit status during a word error for the CAS.</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa603a2e1b917d03bb1dc0dc69843a258"> 4809</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_CASWEBS_MASK (0x2U)</span></div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aef5d72f29bdc80f5532bb9d6ffaad6ac"> 4810</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_CASWEBS_SHIFT (1U)</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9cfb0d635aa76d2acf8d4a8e51c684c9"> 4811</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_CASWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR1_CASWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR1_CASWEBS_SHIFT)</span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160; </div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="comment"> * RASWEBS (R)</span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="comment"> * Bit status during a word error for the RAS.</span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac020d763949d9f4855e26a1ed082f61e"> 4818</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_RASWEBS_MASK (0x1U)</span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9407d02e1877e7724d1e8161e9790513"> 4819</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_RASWEBS_SHIFT (0U)</span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab40724112ea5071ebb4202ea9644313c"> 4820</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR1_RASWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR1_RASWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR1_RASWEBS_SHIFT)</span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160; </div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">/* Bitfield definition for register: BISTFWR2 */</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="comment"> * DQWEBS (R)</span></div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="comment"> * Bit status during a word error for each of the 8 data (DQ) bits. The first 8 bits indicate the status of the first data beat (i.e. the status of the data driven out on DQ[7:0] on the rising edge of DQS). The second 8 bits indicate the status of the second data beat (i.e. the status of the data driven out on DQ[7:0] on the falling edge of DQS), and so on. For each of the 8-bit group, the first bit is for DQ[0], the second bit is for DQ[1], and so on.</span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a84e3205ea76bd974319d8d8fc69b50b4"> 4828</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR2_DQWEBS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a228c952b881a1328c68ead9381c84f56"> 4829</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR2_DQWEBS_SHIFT (0U)</span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a17c085f1bb41bc0e1711935d77b2f615"> 4830</a></span>&#160;<span class="preprocessor">#define DDRPHY_BISTFWR2_DQWEBS_GET(x) (((uint32_t)(x) &amp; DDRPHY_BISTFWR2_DQWEBS_MASK) &gt;&gt; DDRPHY_BISTFWR2_DQWEBS_SHIFT)</span></div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160; </div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="comment">/* Bitfield definition for register: AACR */</span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="comment"> * AAOENC (R/W)</span></div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment"> * Anti-Aging PAD Output Enable Control: Enables, if set, anti-aging toggling on the pad output enable signal “ctl_oe_n” going into the DATX8s. This will increase power consumption for the anti-aging feature.</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af09b28bc91dbb3a4343f9c33636f59e0"> 4838</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AAOENC_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6aaa88f8be47637625b71267c3432d7e"> 4839</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AAOENC_SHIFT (31U)</span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4aeaf762799c12c4036f57e5698fdf80"> 4840</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AAOENC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_AACR_AAOENC_SHIFT) &amp; DDRPHY_AACR_AAOENC_MASK)</span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa7e232bff5dbeafad1e5b7e60d00f9f4"> 4841</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AAOENC_GET(x) (((uint32_t)(x) &amp; DDRPHY_AACR_AAOENC_MASK) &gt;&gt; DDRPHY_AACR_AAOENC_SHIFT)</span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160; </div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="comment"> * AAENC (R/W)</span></div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="comment"> * Anti-Aging Enable Control: Enables, if set, the automatic toggling of the data going to the DATX8 when the data channel from the controller/PUB to DATX8 is idle for programmable number of clock cycles.</span></div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab9acc8fd2672efb8fc553c44149d2d4a"> 4848</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AAENC_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac28dfb61fc5c1f1f64d08bb8e5c33a14"> 4849</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AAENC_SHIFT (30U)</span></div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6994b88afb13d1900c1a34002d197441"> 4850</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AAENC_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_AACR_AAENC_SHIFT) &amp; DDRPHY_AACR_AAENC_MASK)</span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a530bbe496bb5639e62e60e27c4211c6e"> 4851</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AAENC_GET(x) (((uint32_t)(x) &amp; DDRPHY_AACR_AAENC_MASK) &gt;&gt; DDRPHY_AACR_AAENC_SHIFT)</span></div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160; </div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="comment"> * AATR (R/W)</span></div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="comment"> * Anti-Aging Toggle Rate: Defines the number of controller clock (ctl_clk) cycles after which the PUB will toggle the data going to DATX8 if the data channel between the controller/PUB and DATX8 has been idle for this long.</span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="comment"> * The default value correspond to a toggling count of 4096 ctl_clk cycles. For a ctl_clk running at 533MHz the toggle rate will be approximately 7.68us.</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="comment"> * The default value may also be overridden by the macro DWC_AACR_AATR_DFLT.</span></div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2d85d25fe606f36495cb04e326d50531"> 4860</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AATR_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abf8c2fe3dad3deedd1d6a5f11fb455a3"> 4861</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AATR_SHIFT (0U)</span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a47c1f6e66d257ff0c875889cf6967ee4"> 4862</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AATR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_AACR_AATR_SHIFT) &amp; DDRPHY_AACR_AATR_MASK)</span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7c5e3e155be1ba3e13ee58aab905228b"> 4863</a></span>&#160;<span class="preprocessor">#define DDRPHY_AACR_AATR_GET(x) (((uint32_t)(x) &amp; DDRPHY_AACR_AATR_MASK) &gt;&gt; DDRPHY_AACR_AATR_SHIFT)</span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160; </div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="comment">/* Bitfield definition for register: GPR0 */</span></div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="comment"> * GPR0 (R/W)</span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="comment"> * General Purpose Register 0: General purpose register bits.</span></div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9a030998b5692696ad79e304706a2000"> 4871</a></span>&#160;<span class="preprocessor">#define DDRPHY_GPR0_GPR0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2009ef945b5277dc1219f29741dd3361"> 4872</a></span>&#160;<span class="preprocessor">#define DDRPHY_GPR0_GPR0_SHIFT (0U)</span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a303801324137fe4212812eea1aed90e7"> 4873</a></span>&#160;<span class="preprocessor">#define DDRPHY_GPR0_GPR0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_GPR0_GPR0_SHIFT) &amp; DDRPHY_GPR0_GPR0_MASK)</span></div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5e7dab49e6cbffe5ff94250ba2190eb5"> 4874</a></span>&#160;<span class="preprocessor">#define DDRPHY_GPR0_GPR0_GET(x) (((uint32_t)(x) &amp; DDRPHY_GPR0_GPR0_MASK) &gt;&gt; DDRPHY_GPR0_GPR0_SHIFT)</span></div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160; </div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="comment">/* Bitfield definition for register: GPR1 */</span></div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment"> * GPR1 (R/W)</span></div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="comment"> * General Purpose Register 1: General purpose register bits.</span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2cc4e5ed19294bcfbab4b5d9a7c282b0"> 4882</a></span>&#160;<span class="preprocessor">#define DDRPHY_GPR1_GPR1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaa57db707cc086f462e3f3dea305b51e"> 4883</a></span>&#160;<span class="preprocessor">#define DDRPHY_GPR1_GPR1_SHIFT (0U)</span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ff08877e10026c714c44f3ffa09501f"> 4884</a></span>&#160;<span class="preprocessor">#define DDRPHY_GPR1_GPR1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_GPR1_GPR1_SHIFT) &amp; DDRPHY_GPR1_GPR1_MASK)</span></div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1e49919110420c49e0efbf5e6170bc86"> 4885</a></span>&#160;<span class="preprocessor">#define DDRPHY_GPR1_GPR1_GET(x) (((uint32_t)(x) &amp; DDRPHY_GPR1_GPR1_MASK) &gt;&gt; DDRPHY_GPR1_GPR1_SHIFT)</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160; </div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="comment">/* Bitfield definition for register of struct array ZQ: CR0 */</span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="comment"> * ZQPD (R/W)</span></div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="comment"> * ZQ Power Down: Powers down, if set, the PZQ cell.</span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad85dea6a65c74e3d65ec540e158d3390"> 4893</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZQPD_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a69b4beb6a5475c2c48fae796c1d8e576"> 4894</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZQPD_SHIFT (31U)</span></div>
<div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af31f702663ed1bb1d48a4e6acfe0b950"> 4895</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZQPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR0_ZQPD_SHIFT) &amp; DDRPHY_ZQ_CR0_ZQPD_MASK)</span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5fa95fbfb7df1da40ade66a816196a7f"> 4896</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZQPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR0_ZQPD_MASK) &gt;&gt; DDRPHY_ZQ_CR0_ZQPD_SHIFT)</span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160; </div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="comment"> * ZCALEN (R/W)</span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="comment"> * Impedance Calibration Enable: Enables, if set, the impedance calibration of this ZQ control block when impedance calibration is triggered using either the ZCAL bit of PIR register or the DFI update interface.</span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa641099985fa0bf88ca282e7026d8796"> 4903</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZCALEN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a901ccbd17936796123baf020dde12449"> 4904</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZCALEN_SHIFT (30U)</span></div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4165bba74093b950012cb4a4f6e9e150"> 4905</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZCALEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR0_ZCALEN_SHIFT) &amp; DDRPHY_ZQ_CR0_ZCALEN_MASK)</span></div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3fcb7f0ae21717332d99a833dddc33ec"> 4906</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZCALEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR0_ZCALEN_MASK) &gt;&gt; DDRPHY_ZQ_CR0_ZCALEN_SHIFT)</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160; </div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="comment"> * ZCALBYP (R/W)</span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="comment"> * Impedance Calibration Bypass: Bypasses, if set, impedance calibration of this ZQ control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit.</span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8745c85d31ea64800c7cd8d2d6fb32cc"> 4913</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZCALBYP_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a329035a0ac282a87912a50d1c1353b54"> 4914</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZCALBYP_SHIFT (29U)</span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa2ace9cb3800821d003efbbdd0d26fda"> 4915</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZCALBYP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR0_ZCALBYP_SHIFT) &amp; DDRPHY_ZQ_CR0_ZCALBYP_MASK)</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a43c1c60ec69a22c8867a611663081b1e"> 4916</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZCALBYP_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR0_ZCALBYP_MASK) &gt;&gt; DDRPHY_ZQ_CR0_ZCALBYP_SHIFT)</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160; </div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="comment"> * ZDEN (R/W)</span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="comment"> * Impedance Over-ride Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic.</span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6c81b6d93fd213b3d4d0664fd66d0372"> 4923</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZDEN_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0641db236fd6597c0799ff8b40d0d122"> 4924</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZDEN_SHIFT (28U)</span></div>
<div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab23f8678a03f2a2d7cdea56509a7250f"> 4925</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZDEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR0_ZDEN_SHIFT) &amp; DDRPHY_ZQ_CR0_ZDEN_MASK)</span></div>
<div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a74fcd7c58ad55d7b44a5cb509a8f2234"> 4926</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZDEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR0_ZDEN_MASK) &gt;&gt; DDRPHY_ZQ_CR0_ZDEN_SHIFT)</span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160; </div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="comment"> * ZDATA (R/W)</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="comment"> * Impedance Over-Ride Data: Data used to directly drive the impedance control.</span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="comment"> * ZDATA field mapping for D3F I/Os is as follows:</span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="comment"> * ZDATA[27:21] is used to select the pull-up on-die termination impedance ZDATA[20:14] is used to select the pull-down on-die termination impedance ZDATA[13:7] is used to select the pull-up output impedance</span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="comment"> * ZDATA[6:0] is used to select the pull-down output impedance</span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="comment"> * ZDATA field mapping for D3A/B/R I/Os is as follows: ZDATA[27:20] is reserved and returns zeros on reads</span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="comment"> * ZDATA[19:15] is used to select the pull-up on-die termination impedance ZDATA[14:10] is used to select the pull-down on-die termination impedance ZDATA[9:5] is used to select the pull-up output impedance</span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment"> * ZDATA[4:0] is used to select the pull-down output impedance</span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="comment"> * The default value is 0x000014A for I/O type D3C/R and 0x0001830 for I/O type D3F.</span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab3c154899afbb1f223dba1995878528d"> 4940</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZDATA_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa04971fdd5f4e89dea493265bdd77937"> 4941</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZDATA_SHIFT (0U)</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a902c6fdc8a66ad584f6cca948771d2f7"> 4942</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZDATA_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR0_ZDATA_SHIFT) &amp; DDRPHY_ZQ_CR0_ZDATA_MASK)</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ada48fe47593c1f9cb520c80e3f8c6f5e"> 4943</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR0_ZDATA_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR0_ZDATA_MASK) &gt;&gt; DDRPHY_ZQ_CR0_ZDATA_SHIFT)</span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160; </div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="comment">/* Bitfield definition for register of struct array ZQ: CR1 */</span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="comment"> * DFIPU1 (R/W)</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="comment"> * DFI Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa6f37fb7ef8e19f0328da94836796493"> 4951</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFIPU1_MASK (0x20000UL)</span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2033b83bbc09227181bfd8a322489ffa"> 4952</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFIPU1_SHIFT (17U)</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aca494226b10eae7b66eda2e48ec7fedc"> 4953</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFIPU1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR1_DFIPU1_SHIFT) &amp; DDRPHY_ZQ_CR1_DFIPU1_MASK)</span></div>
<div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a98564249f187af675ba3ae54690c2fea"> 4954</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFIPU1_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR1_DFIPU1_MASK) &gt;&gt; DDRPHY_ZQ_CR1_DFIPU1_SHIFT)</span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160; </div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="comment"> * DFIPU0 (R/W)</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="comment"> * DFI Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 0 (channel 0) requests an update.</span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afe2f1c7bc256c0be23a6cd7f4df4f008"> 4961</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFIPU0_MASK (0x10000UL)</span></div>
<div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0336e8ef3712bd28faf467479e18dfed"> 4962</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFIPU0_SHIFT (16U)</span></div>
<div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a50f14a958f4cea8764c4fb05dedd03ca"> 4963</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFIPU0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR1_DFIPU0_SHIFT) &amp; DDRPHY_ZQ_CR1_DFIPU0_MASK)</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abf2612fe2afcd1a78ed85866d99485cf"> 4964</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFIPU0_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR1_DFIPU0_MASK) &gt;&gt; DDRPHY_ZQ_CR1_DFIPU0_SHIFT)</span></div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160; </div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="comment"> * DFICCU (R/W)</span></div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="comment"> * DFI Concurrent Controller Update Interface: Sets this impedance controller to be enabled for calibration when both of the DFI controller update interfaces request an update on the same clock. This provides the ability to enable impedance calibration updates for the Address/Command lane. Only valid in shared-AC mode.</span></div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acc2ead2d430c480af4db8866c4341912"> 4971</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICCU_MASK (0x4000U)</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aefdda8e0ead7ba536fb6dea8c0a5ed17"> 4972</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICCU_SHIFT (14U)</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7065e7cc8692d4d915cba5f7acbc4d83"> 4973</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICCU_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR1_DFICCU_SHIFT) &amp; DDRPHY_ZQ_CR1_DFICCU_MASK)</span></div>
<div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6efcbe3d0e28a79afc9ed855e09b4b76"> 4974</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICCU_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR1_DFICCU_MASK) &gt;&gt; DDRPHY_ZQ_CR1_DFICCU_SHIFT)</span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160; </div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="comment"> * DFICU1 (R/W)</span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="comment"> * DFI Controller Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.</span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a842d95431a7403834e494559fd1d0422"> 4981</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICU1_MASK (0x2000U)</span></div>
<div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae6364ba1bc04072c58a0529799a34eab"> 4982</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICU1_SHIFT (13U)</span></div>
<div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a12fcf5c39826756dd67166e4472d6803"> 4983</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICU1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR1_DFICU1_SHIFT) &amp; DDRPHY_ZQ_CR1_DFICU1_MASK)</span></div>
<div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3d00240633cef8f9f604278b476577db"> 4984</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICU1_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR1_DFICU1_MASK) &gt;&gt; DDRPHY_ZQ_CR1_DFICU1_SHIFT)</span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160; </div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="comment"> * DFICU0 (R/W)</span></div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="comment"> * DFI Controller Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 0 (channel 0) requests an update.</span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abee2f5cad903c5052d8a001f1ac35606"> 4991</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICU0_MASK (0x1000U)</span></div>
<div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1bb372cfef40130a8d016f7d3a3bd312"> 4992</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICU0_SHIFT (12U)</span></div>
<div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af41b4425690518e5088f88c2d4a3178e"> 4993</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICU0_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR1_DFICU0_SHIFT) &amp; DDRPHY_ZQ_CR1_DFICU0_MASK)</span></div>
<div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad4eeb478dfd1a694f8b3f150f503cd3e"> 4994</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_DFICU0_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR1_DFICU0_MASK) &gt;&gt; DDRPHY_ZQ_CR1_DFICU0_SHIFT)</span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160; </div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="comment"> * ZPROG (R/W)</span></div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="comment"> * Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows:</span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="comment"> * ZPROG[7:4] = On-die termination divide select ZPROG[3:0] = Output impedance divide select</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab10937d1d446c24be119ba46ab0bd1d8"> 5002</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_ZPROG_MASK (0xFFU)</span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a17ba4d75e0a82679d943367c0235c2f7"> 5003</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_ZPROG_SHIFT (0U)</span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a60fed80558169521c3d52a6f9c790e3b"> 5004</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_ZPROG_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_ZQ_CR1_ZPROG_SHIFT) &amp; DDRPHY_ZQ_CR1_ZPROG_MASK)</span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adfae83e23ace6e47784c226b70bf0a94"> 5005</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_CR1_ZPROG_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_CR1_ZPROG_MASK) &gt;&gt; DDRPHY_ZQ_CR1_ZPROG_SHIFT)</span></div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160; </div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">/* Bitfield definition for register of struct array ZQ: SR0 */</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment"> * ZDONE (R)</span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="comment"> * Impedance Calibration Done: Indicates that impedance calibration has completed.</span></div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a51ca7528fa115d02391fb2bcf8ac6fef"> 5013</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR0_ZDONE_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a651a06b9e3372eba604aefb7c209f585"> 5014</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR0_ZDONE_SHIFT (31U)</span></div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae5e86137843341a4e69a0d2ca8feefa9"> 5015</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR0_ZDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_SR0_ZDONE_MASK) &gt;&gt; DDRPHY_ZQ_SR0_ZDONE_SHIFT)</span></div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160; </div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment"> * ZERR (R)</span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="comment"> * Impedance Calibration Error: If set, indicates that there was an error during impedance calibration.</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a959b4f42e39380a6c017dff24dfddfa6"> 5022</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR0_ZERR_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae5a640adcd832ef6065bf8b680ef9e73"> 5023</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR0_ZERR_SHIFT (30U)</span></div>
<div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5671842b727acf7aa30982d8b927524f"> 5024</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR0_ZERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_SR0_ZERR_MASK) &gt;&gt; DDRPHY_ZQ_SR0_ZERR_SHIFT)</span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160; </div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment"> * ZCTRL (R)</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="comment"> * Impedance Control: Current value of impedance control. ZCTRL field mapping for D3F I/Os is as follows:</span></div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="comment"> * ZCTRL[27:21] is used to select the pull-up on-die termination impedance ZCTRL[20:14] is used to select the pull-down on-die termination impedance ZCTRL[13:7] is used to select the pull-up output impedance</span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment"> * ZCTRL[6:0] is used to select the pull-down output impedance</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="comment"> * ZCTRL field mapping for D3A/B/R I/Os is as follows: ZCTRL[27:20] is reserved and returns zeros on reads</span></div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="comment"> * ZCTRL[19:15] is used to select the pull-up on-die termination impedance ZCTRL[14:10] is used to select the pull-down on-die termination impedance ZCTRL[9:5] is used to select the pull-up output impedance</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="comment"> * ZCTRL[4:0] is used to select the pull-down output impedance</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="comment"> * Note: The default value is 0x000014A for I/O type D3C/D3R and 0x0001839 for I/O type D3F.</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5780ded6fda1728790cc4e1e5699e38f"> 5037</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR0_ZCTRL_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac1e1c2fabbdd0ebfed8741ddf9fe01fe"> 5038</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR0_ZCTRL_SHIFT (0U)</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeb49b9124b040847774835fb72d32a00"> 5039</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR0_ZCTRL_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_SR0_ZCTRL_MASK) &gt;&gt; DDRPHY_ZQ_SR0_ZCTRL_SHIFT)</span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160; </div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="comment">/* Bitfield definition for register of struct array ZQ: SR1 */</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="comment"> * OPU (R)</span></div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="comment"> * On-die termination (ODT) pull-up calibration status. Similar status encodings as ZPD.</span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae74b7f300d101a23e8e4ca706604d199"> 5047</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_OPU_MASK (0xC0U)</span></div>
<div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae1f1f5fb3fb2cecf84837abdcc568fa8"> 5048</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_OPU_SHIFT (6U)</span></div>
<div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a71279d094c93076aab33dccb471fd568"> 5049</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_OPU_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_SR1_OPU_MASK) &gt;&gt; DDRPHY_ZQ_SR1_OPU_SHIFT)</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160; </div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="comment"> * OPD (R)</span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="comment"> * On-die termination (ODT) pull-down calibration status. Similar status encodings as ZPD.</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a66d514816d18a5d981d6ca3de804ecfd"> 5056</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_OPD_MASK (0x30U)</span></div>
<div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a41d1f863e2fcaa40674bc8b7d23de00f"> 5057</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_OPD_SHIFT (4U)</span></div>
<div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0679b1a2f40fd30f1df650eaa7677612"> 5058</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_OPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_SR1_OPD_MASK) &gt;&gt; DDRPHY_ZQ_SR1_OPD_SHIFT)</span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160; </div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment"> * ZPU (R)</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment"> * Output impedance pull-up calibration status. Similar status encodings as ZPD.</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab6caf874f9f677ba96dd4b3a3656245b"> 5065</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_ZPU_MASK (0xCU)</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aebf8b8ebab7a7377024d0b04fb46b5a3"> 5066</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_ZPU_SHIFT (2U)</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af362daad329c49be29141b14303c4f2b"> 5067</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_ZPU_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_SR1_ZPU_MASK) &gt;&gt; DDRPHY_ZQ_SR1_ZPU_SHIFT)</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160; </div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="comment"> * ZPD (R)</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment"> * Output impedance pull-down calibration status. Valid status encodings are: 00 = Completed with no errors</span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="comment"> * 01 = Overflow error 10 = Underflow error</span></div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="comment"> * 11 = Calibration in progress</span></div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a73f29f5be5d4672de66f7641c3a6826c"> 5076</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_ZPD_MASK (0x3U)</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3f0c576a43c05cdec4f9183fe38d1c59"> 5077</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_ZPD_SHIFT (0U)</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3be9bbfda912d9f02546daa5142f82f6"> 5078</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_SR1_ZPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_ZQ_SR1_ZPD_MASK) &gt;&gt; DDRPHY_ZQ_SR1_ZPD_SHIFT)</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160; </div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: GCR */</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment"> * CALBYP (R/W)</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="comment"> * Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization.</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4b04d441551ca3a05f6ad79a3f0caa94"> 5086</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_CALBYP_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acbb9adac1fa24c86e79d3cce200e9dfb"> 5087</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_CALBYP_SHIFT (31U)</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8eab6f5524a54bb82f870f01f116a000"> 5088</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_CALBYP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_CALBYP_SHIFT) &amp; DDRPHY_DX_GCR_CALBYP_MASK)</span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a27f7741243896eea8e806ada7832d971"> 5089</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_CALBYP_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_CALBYP_MASK) &gt;&gt; DDRPHY_DX_GCR_CALBYP_SHIFT)</span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160; </div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="comment"> * MDLEN (R/W)</span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment"> * Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit.</span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0dae6978012774d098fb99ab5e7a0e9d"> 5096</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_MDLEN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a41fd6238bb6652676a0f9ad9638e1edf"> 5097</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_MDLEN_SHIFT (30U)</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3153363d063dac9e544ea15c6ee68b4f"> 5098</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_MDLEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_MDLEN_SHIFT) &amp; DDRPHY_DX_GCR_MDLEN_MASK)</span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a15bde8db9dc6c205f994bfeaff02d8f4"> 5099</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_MDLEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_MDLEN_MASK) &gt;&gt; DDRPHY_DX_GCR_MDLEN_SHIFT)</span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160; </div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="comment"> * WLRKEN (R/W)</span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="comment"> * Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks.</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="comment"> * WLRKEN[0] enables rank 0, [1] enables rank 1, [2] enables rank 2, and [3] enables</span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment"> * rank 3.</span></div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a241dafe45ee85425c8cdea476aee50f3"> 5108</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_WLRKEN_MASK (0x3C000000UL)</span></div>
<div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a33e2877d8af5d594aaa56a67ec567797"> 5109</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_WLRKEN_SHIFT (26U)</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0dd590670b346366a8f7a221661a09ec"> 5110</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_WLRKEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_WLRKEN_SHIFT) &amp; DDRPHY_DX_GCR_WLRKEN_MASK)</span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a11b24bb481148549475a675c56c315a1"> 5111</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_WLRKEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_WLRKEN_MASK) &gt;&gt; DDRPHY_DX_GCR_WLRKEN_SHIFT)</span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160; </div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="comment"> * PLLBYP (R/W)</span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="comment"> * PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a &#39;0&#39; must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit (see Table 3-10 on page 91).</span></div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad3aff52dc1d18c47cc4576e6847d71cb"> 5118</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLBYP_MASK (0x80000UL)</span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aed59209958d7915e9007cd3c0acfb58f"> 5119</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLBYP_SHIFT (19U)</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1826c6b620e5849c042df23a43f751da"> 5120</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLBYP_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_PLLBYP_SHIFT) &amp; DDRPHY_DX_GCR_PLLBYP_MASK)</span></div>
<div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ade11e1a88dfe279b4caf4cccc087e54a"> 5121</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLBYP_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_PLLBYP_MASK) &gt;&gt; DDRPHY_DX_GCR_PLLBYP_SHIFT)</span></div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160; </div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="comment"> * GSHIFT (R/W)</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="comment"> * Gear Shift: Enables, if set, rapid locking mode on the byte PLL. This bit is ORed with the global GSHIFT configuration bit (see Table 3-10 on page 91).</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad1f4ae45c34f84561ea14937bedc3116"> 5128</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_GSHIFT_MASK (0x40000UL)</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac83ba1219432f1417c01878a3e05f39e"> 5129</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_GSHIFT_SHIFT (18U)</span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3890728f9e34479cc0e00175bac54fcd"> 5130</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_GSHIFT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_GSHIFT_SHIFT) &amp; DDRPHY_DX_GCR_GSHIFT_MASK)</span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9d41f37634253144a5eb57687181fd16"> 5131</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_GSHIFT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_GSHIFT_MASK) &gt;&gt; DDRPHY_DX_GCR_GSHIFT_SHIFT)</span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160; </div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment"> * PLLPD (R/W)</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="comment"> * PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a &#39;0&#39; must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit (see</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="comment"> * Table 3-10 on page 91).</span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a40288038d147ef33a6da6e2f2dfee69a"> 5139</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLPD_MASK (0x20000UL)</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac925f8b37b683dec1c9971fbeb801b54"> 5140</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLPD_SHIFT (17U)</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adffcf8bcb220982f794b135b12abb68f"> 5141</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_PLLPD_SHIFT) &amp; DDRPHY_DX_GCR_PLLPD_MASK)</span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ebc475f6fef774f6d840486ac9dd8c8"> 5142</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_PLLPD_MASK) &gt;&gt; DDRPHY_DX_GCR_PLLPD_SHIFT)</span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160; </div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="comment"> * PLLRST (R/W)</span></div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="comment"> * PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not self- clearing and a &#39;0&#39; must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit (see Table 3-10 on page 91).</span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac3d490000ffa1c2670772667b595c52a"> 5149</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLRST_MASK (0x10000UL)</span></div>
<div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5b6cb85337fcbcec5724e261f30bacd2"> 5150</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLRST_SHIFT (16U)</span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a86e9366fa52fcb2e3e601a936931cf00"> 5151</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLRST_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_PLLRST_SHIFT) &amp; DDRPHY_DX_GCR_PLLRST_MASK)</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8eb57b4e5749feb6285de5b5ddd4d60e"> 5152</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_PLLRST_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_PLLRST_MASK) &gt;&gt; DDRPHY_DX_GCR_PLLRST_SHIFT)</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160; </div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="comment"> * DXOEO (R/W)</span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="comment"> * Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:</span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="comment"> * 00 = No override. Output enable is controlled by DFI transactions 01 = output enable is asserted (I/O is forced to output mode).</span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment"> * 10 = Output enable is de-asserted (I/O is forced to input mode) 11 = Reserved</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a22421fa08b494fa9999ddb8b69efca0b"> 5161</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXOEO_MASK (0xC000U)</span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7a11a4e22a74e494a05d01eec7a2c8f0"> 5162</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXOEO_SHIFT (14U)</span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6c322c29366dc79b84238612b8e66b93"> 5163</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXOEO_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DXOEO_SHIFT) &amp; DDRPHY_DX_GCR_DXOEO_MASK)</span></div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acb18c515d08a8fa4a542d9a035de8b8e"> 5164</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXOEO_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DXOEO_MASK) &gt;&gt; DDRPHY_DX_GCR_DXOEO_SHIFT)</span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160; </div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="comment"> * RTTOAL (R/W)</span></div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="comment"> * RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="comment"> * 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble</span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="comment"> * 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble</span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afda3748103c9ab9f4d6c0044af09f34b"> 5173</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_RTTOAL_MASK (0x2000U)</span></div>
<div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a012ec5cfc72ffe430c34443e82d6785d"> 5174</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_RTTOAL_SHIFT (13U)</span></div>
<div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a102892b047e0716e69fec5ce2eb7f2a3"> 5175</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_RTTOAL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_RTTOAL_SHIFT) &amp; DDRPHY_DX_GCR_RTTOAL_MASK)</span></div>
<div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac7757454543e7e5584ab0902be6a15cd"> 5176</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_RTTOAL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_RTTOAL_MASK) &gt;&gt; DDRPHY_DX_GCR_RTTOAL_SHIFT)</span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160; </div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="comment"> * RTTOH (R/W)</span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment"> * RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to ‘0’) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble.</span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0d1ca8c172e64e71daa3a4fe72683e97"> 5183</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_RTTOH_MASK (0x1800U)</span></div>
<div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abbfb5f5c2788bba977c235744b915bf5"> 5184</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_RTTOH_SHIFT (11U)</span></div>
<div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaecbeff6b7c7c812b2fef7024edf82cf"> 5185</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_RTTOH_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_RTTOH_SHIFT) &amp; DDRPHY_DX_GCR_RTTOH_MASK)</span></div>
<div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aff477da6b00c862d3e698fa4d95cb164"> 5186</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_RTTOH_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_RTTOH_MASK) &gt;&gt; DDRPHY_DX_GCR_RTTOH_SHIFT)</span></div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160; </div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="comment"> * DQRTT (R/W)</span></div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="comment"> * DQ Dynamic RTT Control: If set, the on die termination (ODT) control of the DQ/DM SSTL I/O is dynamically generated to enable the ODT during read operation and disabled otherwise. By setting this bit to &#39;0&#39; the dynamic ODT feature is disabled. To control ODT statically this bit must be set to &#39;0&#39; and DXnGCR0[2] (DQODT) is used to enable ODT (when set to &#39;1&#39;) or disable ODT(when set to &#39;0&#39;).</span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a81ae1801a5af472de75a79d266a5e435"> 5193</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQRTT_MASK (0x400U)</span></div>
<div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abf73fb394a07c3883c49c62978ef3373"> 5194</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQRTT_SHIFT (10U)</span></div>
<div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab6883814d1a73973cdbfff291b32277a"> 5195</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQRTT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DQRTT_SHIFT) &amp; DDRPHY_DX_GCR_DQRTT_MASK)</span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3b612a3f0785ccc19cbf700bb3ea88c2"> 5196</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQRTT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DQRTT_MASK) &gt;&gt; DDRPHY_DX_GCR_DQRTT_SHIFT)</span></div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160; </div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="comment"> * DQSRTT (R/W)</span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="comment"> * DQS Dynamic RTT Control: If set, the on die termination (ODT) control of the DQS/DQS# SSTL I/O is dynamically generated to enable the ODT during read operation and disabled otherwise. By setting this bit to &#39;0&#39; the dynamic ODT feature is disabled. To control ODT statically this bit must be set to &#39;0&#39; and DXnGCR0[1] (DQSODT) is used to enable ODT (when set to &#39;1&#39;) or disable ODT(when set to &#39;0&#39;).</span></div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7ad3db6a422869644643f2ebeb37fa0c"> 5203</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSRTT_MASK (0x200U)</span></div>
<div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a62fa047001a56f2f3633f9b6301a4d85"> 5204</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSRTT_SHIFT (9U)</span></div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3fca68694a98790f3d9db97fcb4bbec8"> 5205</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSRTT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DQSRTT_SHIFT) &amp; DDRPHY_DX_GCR_DQSRTT_MASK)</span></div>
<div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a57389262500cfe4f695d4c6034643c62"> 5206</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSRTT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DQSRTT_MASK) &gt;&gt; DDRPHY_DX_GCR_DQSRTT_SHIFT)</span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160; </div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="comment"> * DSEN (R/W)</span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="comment"> * Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tristated. Valid settings are:</span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="comment"> * 00 = Reserved</span></div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="comment"> * 01 = DQS toggling with normal polarity (This should be the default setting) 10 = Reserved</span></div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af3f5868115306c4c4adb6dae632af2ef"> 5216</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DSEN_MASK (0x180U)</span></div>
<div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac7f94a0effd9dc9df24e571a7f0f4db4"> 5217</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DSEN_SHIFT (7U)</span></div>
<div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a173ca6ba35f35946f1fd96f5f97f2ff6"> 5218</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DSEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DSEN_SHIFT) &amp; DDRPHY_DX_GCR_DSEN_MASK)</span></div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae581cc64c4b962c27f484015830ff648"> 5219</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DSEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DSEN_MASK) &gt;&gt; DDRPHY_DX_GCR_DSEN_SHIFT)</span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160; </div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="comment"> * DQSRPD (R/W)</span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="comment"> * DQSR Power Down: Powers down, if set, the PDQSR cell. This bit is ORed with the common PDR configuration bit (see “DATX8 Common Configuration Register (DXCCR)” on page 99)</span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a63ebd24bdb93b653bfd9b9e988b239cb"> 5226</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSRPD_MASK (0x40U)</span></div>
<div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a46aaa9ef4f719d15c3e23c21992da95a"> 5227</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSRPD_SHIFT (6U)</span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad8ac10d5bf8cc1e783ba5603a20af2bc"> 5228</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSRPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DQSRPD_SHIFT) &amp; DDRPHY_DX_GCR_DQSRPD_MASK)</span></div>
<div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad0b64617b05331abb42548d69f7f80cc"> 5229</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSRPD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DQSRPD_MASK) &gt;&gt; DDRPHY_DX_GCR_DQSRPD_SHIFT)</span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160; </div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="comment"> * DXPDR (R/W)</span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="comment"> * Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDR configuration bit (see “DATX8 Common Configuration Register (DXCCR)” on page 99).</span></div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa978169d006150dcce7f3faa915f621d"> 5236</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXPDR_MASK (0x20U)</span></div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6c9c069747944460dcafcc0c09865b1b"> 5237</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXPDR_SHIFT (5U)</span></div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af0fcf6e0be043889a1cfd87309307311"> 5238</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXPDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DXPDR_SHIFT) &amp; DDRPHY_DX_GCR_DXPDR_MASK)</span></div>
<div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a51bc8fd11d937d6364e3bdc157cb8e38"> 5239</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXPDR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DXPDR_MASK) &gt;&gt; DDRPHY_DX_GCR_DXPDR_SHIFT)</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160; </div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="comment"> * DXPDD1 (R/W)</span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="comment"> * Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the common PDD configuration bit (see “DATX8 Common Configuration Register (DXCCR)” on page 99).</span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a264cde9a96997493e5cc6a5c65699411"> 5246</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXPDD1_MASK (0x10U)</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a67dc32f4239cbfa7c5eb6e92a43ca9c3"> 5247</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXPDD1_SHIFT (4U)</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a40d3c69c001cb22c3da22f300a679bd9"> 5248</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXPDD1_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DXPDD1_SHIFT) &amp; DDRPHY_DX_GCR_DXPDD1_MASK)</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abb404345bd7ddf271cf17bf07b68b08b"> 5249</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXPDD1_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DXPDD1_MASK) &gt;&gt; DDRPHY_DX_GCR_DXPDD1_SHIFT)</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160; </div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="comment"> * DXIOM (R/W)</span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="comment"> * Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte. This bit is ORed with the IOM configuration bit of the individual DATX8(see “DATX8 Common Configuration Register (DXCCR)” on page 99).</span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad70f7ea3499cc8e3b2fa2abe2c559773"> 5256</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXIOM_MASK (0x8U)</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afe1f10d3a772ed2a499d9dcf30f6b2a3"> 5257</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXIOM_SHIFT (3U)</span></div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9476bc23fc12d099cca2fe40f118cdcb"> 5258</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXIOM_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DXIOM_SHIFT) &amp; DDRPHY_DX_GCR_DXIOM_MASK)</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae1ad50f7f5869689acb29807ff2c258a"> 5259</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXIOM_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DXIOM_MASK) &gt;&gt; DDRPHY_DX_GCR_DXIOM_SHIFT)</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160; </div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="comment"> * DQODT (R/W)</span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="comment"> * Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see “DATX8 Common Configuration Register (DXCCR)” on page 99).</span></div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="comment"> * Note: This bit is only valid when DXnGCR0[10] is &#39;0&#39;.</span></div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad8cf769247fae23353f45453b83c5901"> 5267</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQODT_MASK (0x4U)</span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac783e2eeaba8e2a46f2d086eac04deb3"> 5268</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQODT_SHIFT (2U)</span></div>
<div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac63b428fca8165f7e5251b356b406efe"> 5269</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DQODT_SHIFT) &amp; DDRPHY_DX_GCR_DQODT_MASK)</span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aec59a8a32458d5fa30412f193f3f0281"> 5270</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DQODT_MASK) &gt;&gt; DDRPHY_DX_GCR_DQODT_SHIFT)</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160; </div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="comment"> * DQSODT (R/W)</span></div>
<div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="comment"> * DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte. This bit is ORed with the common DATX8 ODT configuration bit (see “DATX8 Common Configuration Register (DXCCR)” on page 99).</span></div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="comment"> * Note: This bit is only valid when DXnGCR0[9] is &#39;0&#39;.</span></div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adf9fc1f067afe521d7560a42ee64c50c"> 5278</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSODT_MASK (0x2U)</span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a787c2a68e6f7ca56a26e158ed1ca8296"> 5279</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSODT_SHIFT (1U)</span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9d66070151cc7c9d14a2dec00d70d205"> 5280</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DQSODT_SHIFT) &amp; DDRPHY_DX_GCR_DQSODT_MASK)</span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acb62a5035a27d8616c34586351e53f96"> 5281</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DQSODT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DQSODT_MASK) &gt;&gt; DDRPHY_DX_GCR_DQSODT_SHIFT)</span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160; </div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment"> * DXEN (R/W)</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment"> * Data Byte Enable: Enables, if set, the data byte. Setting this bit to &#39;0&#39; disables the byte, i.e. the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations.</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a53aa808d20cba16a4a62e7debb7539cc"> 5288</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXEN_MASK (0x1U)</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af4a9eb56989affebe7e67a771ef43a18"> 5289</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXEN_SHIFT (0U)</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5f5d850e381f6bca2042fb282ee4da20"> 5290</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXEN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GCR_DXEN_SHIFT) &amp; DDRPHY_DX_GCR_DXEN_MASK)</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5e11c8cbf447288da639afc4247d749d"> 5291</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GCR_DXEN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GCR_DXEN_MASK) &gt;&gt; DDRPHY_DX_GCR_DXEN_SHIFT)</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160; </div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: GSR0 */</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment"> * WLDQ (R)</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment"> * Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling.</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1b49ce363c6de00d4d05ca4d471477cc"> 5299</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLDQ_MASK (0x10000000UL)</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adcfe90901ca429eadca0d1e1ee3a0ed9"> 5300</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLDQ_SHIFT (28U)</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0e2352aa009eb84ecbae6ef5de01326a"> 5301</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLDQ_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_WLDQ_MASK) &gt;&gt; DDRPHY_DX_GSR0_WLDQ_SHIFT)</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160; </div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="comment"> * QSGERR (R)</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="comment"> * DQS Gate Training Error: Indicates, if set, that there is an error in DQS gate training. One bit for each of the up to 4 ranks.</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1cc242e8c7a1927ae4d8cc1c95d154ed"> 5308</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_QSGERR_MASK (0xF000000UL)</span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9f9c37167165381f0f92d42e808000cb"> 5309</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_QSGERR_SHIFT (24U)</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a218632fe8be40b287b553b8d6068d84b"> 5310</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_QSGERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_QSGERR_MASK) &gt;&gt; DDRPHY_DX_GSR0_QSGERR_SHIFT)</span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160; </div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="comment"> * GDQSPRD (R)</span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="comment"> * Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated.</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab1f4261a6fc9bff4162919fbb2bfd74d"> 5317</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_GDQSPRD_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a196125dea86365e83edc6128002c7fc7"> 5318</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_GDQSPRD_SHIFT (16U)</span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a668c20520e23ea00b21a4db84b2232c3"> 5319</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_GDQSPRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_GDQSPRD_MASK) &gt;&gt; DDRPHY_DX_GSR0_GDQSPRD_SHIFT)</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160; </div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="comment"> * DPLOCK (R)</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="comment"> * DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin.</span></div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae58f91f66174b4e1c8b89167f24268d8"> 5326</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_DPLOCK_MASK (0x8000U)</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a172d613a1cd46d1ed06616508eec94d8"> 5327</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_DPLOCK_SHIFT (15U)</span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a318cc448487b15289a86f7b49e5ec831"> 5328</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_DPLOCK_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_DPLOCK_MASK) &gt;&gt; DDRPHY_DX_GSR0_DPLOCK_SHIFT)</span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160; </div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment"> * WLPRD (R)</span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment"> * Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab75e6e50528790ee02ea50ed8b01360a"> 5335</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLPRD_MASK (0x7F80U)</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a89f7128857bcec823d500774d563a2de"> 5336</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLPRD_SHIFT (7U)</span></div>
<div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4f9a0351d9ea230ed9d523ff13a37118"> 5337</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLPRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_WLPRD_MASK) &gt;&gt; DDRPHY_DX_GSR0_WLPRD_SHIFT)</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160; </div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="comment"> * WLERR (R)</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="comment"> * Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8.</span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a017d7819fad1f495ea929e3abd222557"> 5344</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLERR_MASK (0x40U)</span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6b49535388b6a50f395dba05fce17ecb"> 5345</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLERR_SHIFT (6U)</span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afd9309cf04a821ac826f8c2dcfe3dac1"> 5346</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_WLERR_MASK) &gt;&gt; DDRPHY_DX_GSR0_WLERR_SHIFT)</span></div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160; </div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment"> * WLDONE (R)</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="comment"> * Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling.</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a24f72575aa8a5c49df838b69ba207809"> 5353</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLDONE_MASK (0x20U)</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a797a4607e3d3911d7c2f7f9d1702f1c2"> 5354</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLDONE_SHIFT (5U)</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae962883a99d952cd03460f28a8544a1d"> 5355</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_WLDONE_MASK) &gt;&gt; DDRPHY_DX_GSR0_WLDONE_SHIFT)</span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160; </div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment"> * WLCAL (R)</span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="comment"> * Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line.</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2dac376220aadb20215eb3f40c96e5e7"> 5362</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLCAL_MASK (0x10U)</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a34e518efefe25e771f5c8afa3e5fe169"> 5363</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLCAL_SHIFT (4U)</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a01df9d6e9caf001db7697544cb4368bf"> 5364</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WLCAL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_WLCAL_MASK) &gt;&gt; DDRPHY_DX_GSR0_WLCAL_SHIFT)</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160; </div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="comment"> * GDQSCAL (R)</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="comment"> * Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL.</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a09d42292bb333ca8952c51342442a388"> 5371</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_GDQSCAL_MASK (0x8U)</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aabccaba56632b63cb2e3498c5ad2edc5"> 5372</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_GDQSCAL_SHIFT (3U)</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af2c697c983d71c414ba571857f8b13bc"> 5373</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_GDQSCAL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_GDQSCAL_MASK) &gt;&gt; DDRPHY_DX_GSR0_GDQSCAL_SHIFT)</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160; </div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="comment"> * RDQSNCAL (R)</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="comment"> * Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL.</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab05a096d50f54b159f4234a27b3a1575"> 5380</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_RDQSNCAL_MASK (0x4U)</span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a991ab1c69b47f9c6e1052e431ed7593d"> 5381</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_RDQSNCAL_SHIFT (2U)</span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9cb86e0df614f04f7f9fef013bfc53d4"> 5382</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_RDQSNCAL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_RDQSNCAL_MASK) &gt;&gt; DDRPHY_DX_GSR0_RDQSNCAL_SHIFT)</span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160; </div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="comment"> * RDQSCAL (R)</span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="comment"> * Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL.</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a00caac9d700b9f9c0eda96fee2bb55ed"> 5389</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_RDQSCAL_MASK (0x2U)</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa4a43885b775d4426318b77d81855b94"> 5390</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_RDQSCAL_SHIFT (1U)</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a81b96e9531bcfcab9bd850f759c6f779"> 5391</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_RDQSCAL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_RDQSCAL_MASK) &gt;&gt; DDRPHY_DX_GSR0_RDQSCAL_SHIFT)</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160; </div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="comment"> * WDQCAL (R)</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="comment"> * Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL.</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7f0cb15dd8430bf32df53583d6c8aa7e"> 5398</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WDQCAL_MASK (0x1U)</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abaf0628c68b0c59d579fc8b9e4e38f52"> 5399</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WDQCAL_SHIFT (0U)</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#accca98f1212e52381789cf6e465288b1"> 5400</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR0_WDQCAL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR0_WDQCAL_MASK) &gt;&gt; DDRPHY_DX_GSR0_WDQCAL_SHIFT)</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160; </div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: GSR1 */</span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="comment"> * DLTCODE (R)</span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment"> * Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output.</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac07f95e7ff8b3f75ecbbe350d6c0f013"> 5408</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR1_DLTCODE_MASK (0x1FFFFFEUL)</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9434fb62734f6082eb2e942485e120d2"> 5409</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR1_DLTCODE_SHIFT (1U)</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa32c1df7d76365126937d90e2477e66c"> 5410</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR1_DLTCODE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR1_DLTCODE_MASK) &gt;&gt; DDRPHY_DX_GSR1_DLTCODE_SHIFT)</span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160; </div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="comment"> * DLTDONE (R)</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment"> * Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output.</span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a175bfafd01a8195480f3e0a5720258df"> 5417</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR1_DLTDONE_MASK (0x1U)</span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a960d8c1bdbf493d43f015f8682a2a02f"> 5418</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR1_DLTDONE_SHIFT (0U)</span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab4883d3c41eca8df891c72d2268eb5d0"> 5419</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR1_DLTDONE_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR1_DLTDONE_MASK) &gt;&gt; DDRPHY_DX_GSR1_DLTDONE_SHIFT)</span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160; </div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: BDLR0 */</span></div>
<div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="comment"> * DQ4WBD (R/W)</span></div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="comment"> * DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path.</span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae1131710b38fa0092f68504c02253319"> 5427</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ4WBD_MASK (0x3F000000UL)</span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5cd3555270e2b02d2734809f1083376c"> 5428</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ4WBD_SHIFT (24U)</span></div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a06f67678df4992cc2036188f1472b848"> 5429</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ4WBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR0_DQ4WBD_SHIFT) &amp; DDRPHY_DX_BDLR0_DQ4WBD_MASK)</span></div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9ab5cf763087a92068ba608d6c038d94"> 5430</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ4WBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR0_DQ4WBD_MASK) &gt;&gt; DDRPHY_DX_BDLR0_DQ4WBD_SHIFT)</span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160; </div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment"> * DQ3WBD (R/W)</span></div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="comment"> * DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path</span></div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa9d83d1662e68b759c89e3c2afbd6eab"> 5437</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ3WBD_MASK (0xFC0000UL)</span></div>
<div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a34673414e714819575076956ce6e8c64"> 5438</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ3WBD_SHIFT (18U)</span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4ce4876ec248afbe020f20080253ded5"> 5439</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ3WBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR0_DQ3WBD_SHIFT) &amp; DDRPHY_DX_BDLR0_DQ3WBD_MASK)</span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a90eff2c4cb2b576aa29ae99c4257f050"> 5440</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ3WBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR0_DQ3WBD_MASK) &gt;&gt; DDRPHY_DX_BDLR0_DQ3WBD_SHIFT)</span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160; </div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="comment"> * DQ2WBD (R/W)</span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="comment"> * DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path.</span></div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aae8162aeb2264d08ea332f0ef08088eb"> 5447</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ2WBD_MASK (0x3F000UL)</span></div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2c91048c663584657ca11145acab18e5"> 5448</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ2WBD_SHIFT (12U)</span></div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7a491f37df8812a1707242704b883e19"> 5449</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ2WBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR0_DQ2WBD_SHIFT) &amp; DDRPHY_DX_BDLR0_DQ2WBD_MASK)</span></div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0f4bb06f369da559f2e6084bbeaed6ca"> 5450</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ2WBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR0_DQ2WBD_MASK) &gt;&gt; DDRPHY_DX_BDLR0_DQ2WBD_SHIFT)</span></div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160; </div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment"> * DQ1WBD (R/W)</span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="comment"> * DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path.</span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9f8881e5ef3f555eba2dd8214627dbe1"> 5457</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ1WBD_MASK (0xFC0U)</span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a37204125201f807edc2924a77ab0d05f"> 5458</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ1WBD_SHIFT (6U)</span></div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9cbeebf76fdb22f84f9bdc77fe7dbae9"> 5459</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ1WBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR0_DQ1WBD_SHIFT) &amp; DDRPHY_DX_BDLR0_DQ1WBD_MASK)</span></div>
<div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeecf0471e10099a67369072aa5c9621a"> 5460</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ1WBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR0_DQ1WBD_MASK) &gt;&gt; DDRPHY_DX_BDLR0_DQ1WBD_SHIFT)</span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160; </div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment"> * DQ0WBD (R/W)</span></div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="comment"> * DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path.</span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5f41a37eb8ca3f23c45b67e387a9f252"> 5467</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ0WBD_MASK (0x3FU)</span></div>
<div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac32ecc6d838edd3c494232d121ceba86"> 5468</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ0WBD_SHIFT (0U)</span></div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a97dfe8b6acd2af82b810ae04c336c347"> 5469</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ0WBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR0_DQ0WBD_SHIFT) &amp; DDRPHY_DX_BDLR0_DQ0WBD_MASK)</span></div>
<div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8312b9934d282a6111f0ef8513e17057"> 5470</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR0_DQ0WBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR0_DQ0WBD_MASK) &gt;&gt; DDRPHY_DX_BDLR0_DQ0WBD_SHIFT)</span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160; </div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: BDLR1 */</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="comment"> * DSWBD (R/W)</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="comment"> * DQS Write Bit Delay: Delay select for the BDL on DQS write path</span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afb51354e1d1810561042a932fe1db3dd"> 5478</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DSWBD_MASK (0x3F000000UL)</span></div>
<div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aad92b69cc10b10ffcf371b1eed3b5943"> 5479</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DSWBD_SHIFT (24U)</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a75294676ba072e7436626d0b4ef7291e"> 5480</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DSWBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR1_DSWBD_SHIFT) &amp; DDRPHY_DX_BDLR1_DSWBD_MASK)</span></div>
<div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0859b63d5b56296c8c1d7cbaa3347d4a"> 5481</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DSWBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR1_DSWBD_MASK) &gt;&gt; DDRPHY_DX_BDLR1_DSWBD_SHIFT)</span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160; </div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="comment"> * DMWBD (R/W)</span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="comment"> * DM Write Bit Delay: Delay select for the BDL on DM write path.</span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aed27b1620f0625214f3b8af1b3ff8b3c"> 5488</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DMWBD_MASK (0xFC0000UL)</span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adb9134f5c6cbe9e43eb51d8212d1925c"> 5489</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DMWBD_SHIFT (18U)</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad9913ce753b1cb4f8c33e5ee179d05ab"> 5490</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DMWBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR1_DMWBD_SHIFT) &amp; DDRPHY_DX_BDLR1_DMWBD_MASK)</span></div>
<div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a70df8e7f327208cc04d33960fd298a2c"> 5491</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DMWBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR1_DMWBD_MASK) &gt;&gt; DDRPHY_DX_BDLR1_DMWBD_SHIFT)</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160; </div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="comment"> * DQ7WBD (R/W)</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="comment"> * DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path.</span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a65010abc2334ebcc7ca2eb1733ef5688"> 5498</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ7WBD_MASK (0x3F000UL)</span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af233547d12bba34e370d94ad158258f8"> 5499</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ7WBD_SHIFT (12U)</span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3a561818e83e47f43e2ca466ada218a2"> 5500</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ7WBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR1_DQ7WBD_SHIFT) &amp; DDRPHY_DX_BDLR1_DQ7WBD_MASK)</span></div>
<div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac969edb2f9c814050daf1bac36e29370"> 5501</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ7WBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR1_DQ7WBD_MASK) &gt;&gt; DDRPHY_DX_BDLR1_DQ7WBD_SHIFT)</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160; </div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="comment"> * DQ6WBD (R/W)</span></div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="comment"> * DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path.</span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3eb312e604cfd322d132adeb07a0c243"> 5508</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ6WBD_MASK (0xFC0U)</span></div>
<div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3811a0c49555f17b330a38edd8cfbf9b"> 5509</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ6WBD_SHIFT (6U)</span></div>
<div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a511e6a13f58e483685d9054ce9b47416"> 5510</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ6WBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR1_DQ6WBD_SHIFT) &amp; DDRPHY_DX_BDLR1_DQ6WBD_MASK)</span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a80dbd3a4d599fcff6e3cdd957063673d"> 5511</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ6WBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR1_DQ6WBD_MASK) &gt;&gt; DDRPHY_DX_BDLR1_DQ6WBD_SHIFT)</span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160; </div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="comment"> * DQ5WBD (R/W)</span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="comment"> * DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path.</span></div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae15d361f0baf0a61c004ddf50496cf30"> 5518</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ5WBD_MASK (0x3FU)</span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a516730fa298ed2ae23effddc6b6f144b"> 5519</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ5WBD_SHIFT (0U)</span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2cd85c0b35dc0fcbe9e977f51a7a94ce"> 5520</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ5WBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR1_DQ5WBD_SHIFT) &amp; DDRPHY_DX_BDLR1_DQ5WBD_MASK)</span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad97ee06e28847095d92904a1a49eb4aa"> 5521</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR1_DQ5WBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR1_DQ5WBD_MASK) &gt;&gt; DDRPHY_DX_BDLR1_DQ5WBD_SHIFT)</span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160; </div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: BDLR2 */</span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="comment"> * DSNRBD (R/W)</span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="comment"> * DQSN Read Bit Delay (Type B/B1 PHY Only): Delay select for the BDL on DQSN read path</span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad4fbb19e7e3a7300a078f1e1ff37d834"> 5529</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSNRBD_MASK (0xFC0000UL)</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8424cb30b1208b818ee65f60a3064f17"> 5530</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSNRBD_SHIFT (18U)</span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a371c79023fcfa344dac383ffb916edd8"> 5531</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSNRBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR2_DSNRBD_SHIFT) &amp; DDRPHY_DX_BDLR2_DSNRBD_MASK)</span></div>
<div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a55ef70335b0d79d3dcdcc0086f8b8a25"> 5532</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSNRBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR2_DSNRBD_MASK) &gt;&gt; DDRPHY_DX_BDLR2_DSNRBD_SHIFT)</span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160; </div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="comment"> * DSRBD (R/W)</span></div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="comment"> * DQS Read Bit Delay: Delay select for the BDL on DQS read path</span></div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6b98b7135dc2fdda68269d45dcb1408e"> 5539</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSRBD_MASK (0x3F000UL)</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1580b31c3353e8794995820341e5dd09"> 5540</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSRBD_SHIFT (12U)</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad768bc0b6092b7dd69bbc346328032a8"> 5541</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSRBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR2_DSRBD_SHIFT) &amp; DDRPHY_DX_BDLR2_DSRBD_MASK)</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9ce9e442ea64a7270e1193cef0c1b537"> 5542</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSRBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR2_DSRBD_MASK) &gt;&gt; DDRPHY_DX_BDLR2_DSRBD_SHIFT)</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160; </div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="comment"> * DQOEBD (R/W)</span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="comment"> * DQ Output Enable Bit Delay: Delay select for the BDL on DQ/DM output enable path.</span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a47dbdebb01551518eb6f02c4695d3d98"> 5549</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DQOEBD_MASK (0xFC0U)</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afde40f805b43eee6cf8864ad8953a772"> 5550</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DQOEBD_SHIFT (6U)</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7af761f5a85a578dc30ee2da94815411"> 5551</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DQOEBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR2_DQOEBD_SHIFT) &amp; DDRPHY_DX_BDLR2_DQOEBD_MASK)</span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4369a69855955ef12bd8fcf8af480bdb"> 5552</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DQOEBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR2_DQOEBD_MASK) &gt;&gt; DDRPHY_DX_BDLR2_DQOEBD_SHIFT)</span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160; </div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="comment"> * DSOEBD (R/W)</span></div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="comment"> * DQS Output Enable Bit Delay: Delay select for the BDL on DQS output enable path</span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a982cbda89d832789e308cc51a52d4119"> 5559</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSOEBD_MASK (0x3FU)</span></div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7f364f3d17951ba6b750274b25fa9a3b"> 5560</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSOEBD_SHIFT (0U)</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad66bf264d5a88519cb609d3a5b1bfc25"> 5561</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSOEBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR2_DSOEBD_SHIFT) &amp; DDRPHY_DX_BDLR2_DSOEBD_MASK)</span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2b7f0fdbae16e0c4d13c7d3a77969d73"> 5562</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR2_DSOEBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR2_DSOEBD_MASK) &gt;&gt; DDRPHY_DX_BDLR2_DSOEBD_SHIFT)</span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160; </div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: BDLR3 */</span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="comment"> * DQ4RBD (R/W)</span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="comment"> * DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path.</span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3a00e453053af411018ebc5177ae636a"> 5570</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ4RBD_MASK (0x3F000000UL)</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae68223c407ad3b5f36609f96d370900b"> 5571</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ4RBD_SHIFT (24U)</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8034e5f6945d48eca00144f7cc1e854c"> 5572</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ4RBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR3_DQ4RBD_SHIFT) &amp; DDRPHY_DX_BDLR3_DQ4RBD_MASK)</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a65815dfbce9fb6d5b2486b550ccf3d31"> 5573</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ4RBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR3_DQ4RBD_MASK) &gt;&gt; DDRPHY_DX_BDLR3_DQ4RBD_SHIFT)</span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160; </div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment"> * DQ3RBD (R/W)</span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="comment"> * DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path</span></div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaa68d4c4a0a054f433de58a693ebc49a"> 5580</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ3RBD_MASK (0xFC0000UL)</span></div>
<div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad4b569c48e967254e281247ee655ae07"> 5581</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ3RBD_SHIFT (18U)</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9a35d21ab5f99bfb3b5cb0ac89b69ae4"> 5582</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ3RBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR3_DQ3RBD_SHIFT) &amp; DDRPHY_DX_BDLR3_DQ3RBD_MASK)</span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4094998ac6cee7ac805e73221ba47f62"> 5583</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ3RBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR3_DQ3RBD_MASK) &gt;&gt; DDRPHY_DX_BDLR3_DQ3RBD_SHIFT)</span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160; </div>
<div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="comment"> * DQ2RBD (R/W)</span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment"> * DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path.</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a125b511c75ee59fb2d85f9cad91fe17e"> 5590</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ2RBD_MASK (0x3F000UL)</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a527cba7e0520e4f34a17cbebadc1a79c"> 5591</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ2RBD_SHIFT (12U)</span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aed0d0477310f5b1ddce0a4fef0e1ed03"> 5592</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ2RBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR3_DQ2RBD_SHIFT) &amp; DDRPHY_DX_BDLR3_DQ2RBD_MASK)</span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a23fd66169cbb956798c9d3efa3454df5"> 5593</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ2RBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR3_DQ2RBD_MASK) &gt;&gt; DDRPHY_DX_BDLR3_DQ2RBD_SHIFT)</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160; </div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="comment"> * DQ1RBD (R/W)</span></div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="comment"> * DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path.</span></div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab84c36e68d0990e2625e4e09476e7107"> 5600</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ1RBD_MASK (0xFC0U)</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a90937b8982b15f30a2f0edcf88c7ef3c"> 5601</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ1RBD_SHIFT (6U)</span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aceac651e14ddeb81326923316a89c3f4"> 5602</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ1RBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR3_DQ1RBD_SHIFT) &amp; DDRPHY_DX_BDLR3_DQ1RBD_MASK)</span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a560179b906f2ee51107cc736a4f878b0"> 5603</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ1RBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR3_DQ1RBD_MASK) &gt;&gt; DDRPHY_DX_BDLR3_DQ1RBD_SHIFT)</span></div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160; </div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment"> * DQ0RBD (R/W)</span></div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="comment"> * DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path.</span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a92bca96a0788eb04bc8ea70e70fe70a6"> 5610</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ0RBD_MASK (0x3FU)</span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8b4dfbbc9f126543a1822ad028f3ec96"> 5611</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ0RBD_SHIFT (0U)</span></div>
<div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af1924cba0440731a9417aba87822a2cb"> 5612</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ0RBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR3_DQ0RBD_SHIFT) &amp; DDRPHY_DX_BDLR3_DQ0RBD_MASK)</span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aee0717d357c381984201c81cef40155a"> 5613</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR3_DQ0RBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR3_DQ0RBD_MASK) &gt;&gt; DDRPHY_DX_BDLR3_DQ0RBD_SHIFT)</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160; </div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: BDLR4 */</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="comment"> * DMRBD (R/W)</span></div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="comment"> * DM Read Bit Delay: Delay select for the BDL on DM read path.</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac543c9dc33679ee3a2bdb590da34d493"> 5621</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DMRBD_MASK (0xFC0000UL)</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a62c712942309f5e9a2d47e6fe7c66c5a"> 5622</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DMRBD_SHIFT (18U)</span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a9fe051eb6205bb76e660b89b2dd6f910"> 5623</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DMRBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR4_DMRBD_SHIFT) &amp; DDRPHY_DX_BDLR4_DMRBD_MASK)</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acb9907a077fe1f9642f72c99f65f64e5"> 5624</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DMRBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR4_DMRBD_MASK) &gt;&gt; DDRPHY_DX_BDLR4_DMRBD_SHIFT)</span></div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160; </div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment"> * DQ7RBD (R/W)</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="comment"> * DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path.</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afe7c0db2ca8292e0c5d5cfd46a015b89"> 5631</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ7RBD_MASK (0x3F000UL)</span></div>
<div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7e9fa60c02f656f9cce34f6fb51854f8"> 5632</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ7RBD_SHIFT (12U)</span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a821c507a92d725dd2153d1945c34d46d"> 5633</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ7RBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR4_DQ7RBD_SHIFT) &amp; DDRPHY_DX_BDLR4_DQ7RBD_MASK)</span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8ca23289b0613f89c07f7050c384c4e0"> 5634</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ7RBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR4_DQ7RBD_MASK) &gt;&gt; DDRPHY_DX_BDLR4_DQ7RBD_SHIFT)</span></div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160; </div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="comment"> * DQ6RBD (R/W)</span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="comment"> * DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path.</span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac2225911d4b5a467088c28e73019b152"> 5641</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ6RBD_MASK (0xFC0U)</span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6eb38520ef38692d91b80862c2277b3d"> 5642</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ6RBD_SHIFT (6U)</span></div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae229f6289512018aef22778c17020737"> 5643</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ6RBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR4_DQ6RBD_SHIFT) &amp; DDRPHY_DX_BDLR4_DQ6RBD_MASK)</span></div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac434df16e0c0a5ddfc8d3b367f3c8487"> 5644</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ6RBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR4_DQ6RBD_MASK) &gt;&gt; DDRPHY_DX_BDLR4_DQ6RBD_SHIFT)</span></div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160; </div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="comment"> * DQ5RBD (R/W)</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="comment"> * DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path.</span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1fe5ad25bee427c9e98064127a623f11"> 5651</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ5RBD_MASK (0x3FU)</span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad618e45195d4b61404aaaae86cd3216c"> 5652</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ5RBD_SHIFT (0U)</span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ade5b27e073c80a14ea7c697806463e92"> 5653</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ5RBD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_BDLR4_DQ5RBD_SHIFT) &amp; DDRPHY_DX_BDLR4_DQ5RBD_MASK)</span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a25c3198840c3c5e60d46fae59f08a746"> 5654</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_BDLR4_DQ5RBD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_BDLR4_DQ5RBD_MASK) &gt;&gt; DDRPHY_DX_BDLR4_DQ5RBD_SHIFT)</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160; </div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: LCDLR0 */</span></div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="comment"> * R3WLD (R/W)</span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="comment"> * Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL</span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2b22255667b6342278d4922d63361732"> 5662</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R3WLD_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7d34593e103137272154b4dd6acc51be"> 5663</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R3WLD_SHIFT (24U)</span></div>
<div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3173dcf25e55d15915c4ac4c490f22a3"> 5664</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R3WLD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR0_R3WLD_SHIFT) &amp; DDRPHY_DX_LCDLR0_R3WLD_MASK)</span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a34a3fc1bc625085d05b0b681f9719970"> 5665</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R3WLD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR0_R3WLD_MASK) &gt;&gt; DDRPHY_DX_LCDLR0_R3WLD_SHIFT)</span></div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160; </div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="comment"> * R2WLD (R/W)</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="comment"> * Rank 2 Write Leveling Delay: Rank 2 delay select for the write leveling (WL) LCDL</span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aab808d692d5cbd49700d2166c568f772"> 5672</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R2WLD_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae05ccdf95360219ddc727858081587bd"> 5673</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R2WLD_SHIFT (16U)</span></div>
<div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1ca8798f7e4b9eb8360c25e5eaec1fa8"> 5674</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R2WLD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR0_R2WLD_SHIFT) &amp; DDRPHY_DX_LCDLR0_R2WLD_MASK)</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af28d3cbc28c38c09cd656baa5711505a"> 5675</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R2WLD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR0_R2WLD_MASK) &gt;&gt; DDRPHY_DX_LCDLR0_R2WLD_SHIFT)</span></div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160; </div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment"> * R1WLD (R/W)</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="comment"> * Rank 1 Write Leveling Delay: Rank 1 delay select for the write leveling (WL) LCDL</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a77a0bcce6499a3f7efc56a030d22cfa8"> 5682</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R1WLD_MASK (0xFF00U)</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac640cea0ab9acd83e9b31fa9375916c3"> 5683</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R1WLD_SHIFT (8U)</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6f98a72d57a42d0e8d6bdd50058eea4c"> 5684</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R1WLD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR0_R1WLD_SHIFT) &amp; DDRPHY_DX_LCDLR0_R1WLD_MASK)</span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a47f7f29f3f8eb248ed5a362d5048b64d"> 5685</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R1WLD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR0_R1WLD_MASK) &gt;&gt; DDRPHY_DX_LCDLR0_R1WLD_SHIFT)</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160; </div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment"> * R0WLD (R/W)</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="comment"> * Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af5cc5a589d55106b54807e2e46de75cb"> 5692</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R0WLD_MASK (0xFFU)</span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaa48d62bf562bc97c1bbce2af4889ffc"> 5693</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R0WLD_SHIFT (0U)</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeb40c49fd442bf983c01062d0d8c9097"> 5694</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R0WLD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR0_R0WLD_SHIFT) &amp; DDRPHY_DX_LCDLR0_R0WLD_MASK)</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a700d4e7435b4b9198f03310ea8cd3aa6"> 5695</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR0_R0WLD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR0_R0WLD_MASK) &gt;&gt; DDRPHY_DX_LCDLR0_R0WLD_SHIFT)</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160; </div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: LCDLR1 */</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="comment"> * RDQSND (R/W)</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="comment"> * Read DQSN Delay (Type B/B1 PHY Only): Delay select for the read DQSN (RDQS) LCDL</span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1be270c21a74675023949d58c0c28d3b"> 5703</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_RDQSND_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3db935a62e77ecf80d68a67550c79385"> 5704</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_RDQSND_SHIFT (16U)</span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aacd5e43c821fdc200749728c0cbbc418"> 5705</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_RDQSND_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR1_RDQSND_SHIFT) &amp; DDRPHY_DX_LCDLR1_RDQSND_MASK)</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a44074c08f0a411a3d97883b093167b7d"> 5706</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_RDQSND_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR1_RDQSND_MASK) &gt;&gt; DDRPHY_DX_LCDLR1_RDQSND_SHIFT)</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160; </div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="comment"> * RDQSD (R/W)</span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment"> * Read DQS Delay: Delay select for the read DQS (RDQS) LCDL</span></div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2f351ab497fa7d184532fc7915432d5a"> 5713</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_RDQSD_MASK (0xFF00U)</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abcb842204f235fadd50148b00c435d58"> 5714</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_RDQSD_SHIFT (8U)</span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3a2632fc15da0ba3dcff8b36b647e697"> 5715</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_RDQSD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR1_RDQSD_SHIFT) &amp; DDRPHY_DX_LCDLR1_RDQSD_MASK)</span></div>
<div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a211af9a398508d73f9e16837010cb9d5"> 5716</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_RDQSD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR1_RDQSD_MASK) &gt;&gt; DDRPHY_DX_LCDLR1_RDQSD_SHIFT)</span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160; </div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="comment"> * WDQD (R/W)</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="comment"> * Write Data Delay: Delay select for the write data (WDQ) LCDL</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adef983c7361605071c81972409931c37"> 5723</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_WDQD_MASK (0xFFU)</span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6be2d495d4816a69a6fb3bc397b3ad17"> 5724</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_WDQD_SHIFT (0U)</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3289c46e0af3bba23166fd08254a494f"> 5725</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_WDQD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR1_WDQD_SHIFT) &amp; DDRPHY_DX_LCDLR1_WDQD_MASK)</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad2413a9d1f25c534bb0e7d3829e6aec3"> 5726</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR1_WDQD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR1_WDQD_MASK) &gt;&gt; DDRPHY_DX_LCDLR1_WDQD_SHIFT)</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160; </div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: LCDLR2 */</span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="comment"> * R3DQSGD (R/W)</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="comment"> * Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL</span></div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a870fb65b2099b367478c0fda53fe5c3e"> 5734</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R3DQSGD_MASK (0xFF000000UL)</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5d70e1f27a25c713c244fa23b2872743"> 5735</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R3DQSGD_SHIFT (24U)</span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acaac12a6dcb56af4b9547b9d7f19a39b"> 5736</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R3DQSGD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR2_R3DQSGD_SHIFT) &amp; DDRPHY_DX_LCDLR2_R3DQSGD_MASK)</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad5633a16874038dc357c41477c0f3e7f"> 5737</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R3DQSGD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR2_R3DQSGD_MASK) &gt;&gt; DDRPHY_DX_LCDLR2_R3DQSGD_SHIFT)</span></div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160; </div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="comment"> * R2DQSGD (R/W)</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="comment"> * Rank 2 Read DQS Gating Delay: Rank 2 delay select for the read DQS gating (DQSG) LCDL</span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a28d76e0481ba24d0c84180237e463013"> 5744</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R2DQSGD_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1e48de825b1b63f64a030d0eaa1cc5c0"> 5745</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R2DQSGD_SHIFT (16U)</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abc8f67ecf0f32026d1214b327e180f35"> 5746</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R2DQSGD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR2_R2DQSGD_SHIFT) &amp; DDRPHY_DX_LCDLR2_R2DQSGD_MASK)</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad18c31095ef89077a82e6703d84998aa"> 5747</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R2DQSGD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR2_R2DQSGD_MASK) &gt;&gt; DDRPHY_DX_LCDLR2_R2DQSGD_SHIFT)</span></div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160; </div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="comment"> * R1DQSGD (R/W)</span></div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="comment"> * Rank 1 Read DQS Gating Delay: Rank 1 delay select for the read DQS gating (DQSG) LCDL</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a19b88d00b8f238a5828ba15c89bedd34"> 5754</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R1DQSGD_MASK (0xFF00U)</span></div>
<div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a369358aff3a8edcfb3dea73060121e5f"> 5755</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R1DQSGD_SHIFT (8U)</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa224dd9c69c3691b0b3d43b8a51aa70f"> 5756</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R1DQSGD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR2_R1DQSGD_SHIFT) &amp; DDRPHY_DX_LCDLR2_R1DQSGD_MASK)</span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8706b8c72398b061d6511915e44448ae"> 5757</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R1DQSGD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR2_R1DQSGD_MASK) &gt;&gt; DDRPHY_DX_LCDLR2_R1DQSGD_SHIFT)</span></div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160; </div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="comment"> * R0DQSGD (R/W)</span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="comment"> * Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab7b5882b52b95556425c9b06adb2d5b6"> 5764</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R0DQSGD_MASK (0xFFU)</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a22f789665726b166c36c5ef9ccaed1a7"> 5765</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R0DQSGD_SHIFT (0U)</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a56fae1edde0cedc2e78f6c8cd4af4bd0"> 5766</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R0DQSGD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_LCDLR2_R0DQSGD_SHIFT) &amp; DDRPHY_DX_LCDLR2_R0DQSGD_MASK)</span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a727074048405f94444b1364f32eb1d13"> 5767</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_LCDLR2_R0DQSGD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_LCDLR2_R0DQSGD_MASK) &gt;&gt; DDRPHY_DX_LCDLR2_R0DQSGD_SHIFT)</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160; </div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: MDLR */</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="comment"> * MDLD (R/W)</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="comment"> * MDL Delay: Delay select for the LCDL for the Master Delay Line.</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a79c8f5df2edd90c78a149d90ec62a826"> 5775</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_MDLD_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae06b82e4cc3dd1275dec86f8a3b8ed5a"> 5776</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_MDLD_SHIFT (16U)</span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ada4380068f6218a0f8fe043d4fe9e592"> 5777</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_MDLD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_MDLR_MDLD_SHIFT) &amp; DDRPHY_DX_MDLR_MDLD_MASK)</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a154ecfbafd0c00aa8bf7e3d194e631ab"> 5778</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_MDLD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_MDLR_MDLD_MASK) &gt;&gt; DDRPHY_DX_MDLR_MDLD_SHIFT)</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160; </div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="comment"> * TPRD (R/W)</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="comment"> * Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1758ce09afd002669c4ea3a49080529a"> 5785</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_TPRD_MASK (0xFF00U)</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7fbab214711b7693c87e0b52107a7f80"> 5786</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_TPRD_SHIFT (8U)</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a69fdb1d0ac2b15a565ceb9c579794421"> 5787</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_TPRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_MDLR_TPRD_SHIFT) &amp; DDRPHY_DX_MDLR_TPRD_MASK)</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3374c7e76ae4883f1a3f2aff903832f0"> 5788</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_TPRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_MDLR_TPRD_MASK) &gt;&gt; DDRPHY_DX_MDLR_TPRD_SHIFT)</span></div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160; </div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="comment"> * IPRD (R/W)</span></div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="comment"> * Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation.</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6b9e1c0f75a742afdee8f698c014ccd9"> 5795</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_IPRD_MASK (0xFFU)</span></div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3aa962e4925e6529e0197ee8dc630980"> 5796</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_IPRD_SHIFT (0U)</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2ea1ddd6d19355604720ee8c82f7b919"> 5797</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_IPRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_MDLR_IPRD_SHIFT) &amp; DDRPHY_DX_MDLR_IPRD_MASK)</span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#accf37e771e58cc0e82c711ecd5727bca"> 5798</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_MDLR_IPRD_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_MDLR_IPRD_MASK) &gt;&gt; DDRPHY_DX_MDLR_IPRD_SHIFT)</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160; </div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: GTR */</span></div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="comment"> * R3WLSL (R/W)</span></div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af5bd918911a74583467b2010cfd83865"> 5805</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R3WLSL_MASK (0xC0000UL)</span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8434df9e5a24bae175eba89dbbf531ca"> 5806</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R3WLSL_SHIFT (18U)</span></div>
<div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a05e574287cdcb342521a9990738914dd"> 5807</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R3WLSL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GTR_R3WLSL_SHIFT) &amp; DDRPHY_DX_GTR_R3WLSL_MASK)</span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2771ddd79b26ad8e80021f0ca675d47e"> 5808</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R3WLSL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GTR_R3WLSL_MASK) &gt;&gt; DDRPHY_DX_GTR_R3WLSL_SHIFT)</span></div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160; </div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment"> * R2WLSL (R/W)</span></div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a83d58e99bde5e3839e3638b7d5a443fe"> 5814</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R2WLSL_MASK (0x30000UL)</span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ae50cd21d580e72926fa8c26d4d002a"> 5815</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R2WLSL_SHIFT (16U)</span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8e7d43cafdf97371ed218f52b65ac4ad"> 5816</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R2WLSL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GTR_R2WLSL_SHIFT) &amp; DDRPHY_DX_GTR_R2WLSL_MASK)</span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac69c6282558c60986802de2e0b5657bc"> 5817</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R2WLSL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GTR_R2WLSL_MASK) &gt;&gt; DDRPHY_DX_GTR_R2WLSL_SHIFT)</span></div>
<div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160; </div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="comment"> * R1WLSL (R/W)</span></div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3b6d3387f94038369b4c9a87475d19b9"> 5823</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R1WLSL_MASK (0xC000U)</span></div>
<div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a787a24e789e4acc68f38cf11930cd1b6"> 5824</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R1WLSL_SHIFT (14U)</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a58864800bf8b1f1ea1ccff49fd6ab11d"> 5825</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R1WLSL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GTR_R1WLSL_SHIFT) &amp; DDRPHY_DX_GTR_R1WLSL_MASK)</span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a878c81a26adbee054098fca377fc7d05"> 5826</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R1WLSL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GTR_R1WLSL_MASK) &gt;&gt; DDRPHY_DX_GTR_R1WLSL_SHIFT)</span></div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160; </div>
<div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="comment"> * R0WLSL (R/W)</span></div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment"> * Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:</span></div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="comment"> * 00 = Write latency = WL - 1 01 = Write latency = WL</span></div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="comment"> * 10 = Write latency = WL + 1 11 = Reserved</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aef7be8c05d85d7261f027a67e5cd8a80"> 5835</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R0WLSL_MASK (0x3000U)</span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a8722d598a0f8bdda395eabd2c8bba495"> 5836</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R0WLSL_SHIFT (12U)</span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ade2207be113951a7d4990091462f8877"> 5837</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R0WLSL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GTR_R0WLSL_SHIFT) &amp; DDRPHY_DX_GTR_R0WLSL_MASK)</span></div>
<div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a7088707b5a0c04e55e282c8b694bd3d0"> 5838</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R0WLSL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GTR_R0WLSL_MASK) &gt;&gt; DDRPHY_DX_GTR_R0WLSL_SHIFT)</span></div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160; </div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="comment"> * R3DGSL (R/W)</span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4965424f6b711e6a55d23ef9b650d5f3"> 5844</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R3DGSL_MASK (0xE00U)</span></div>
<div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad351e804d691aeb290d9aefcda766c93"> 5845</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R3DGSL_SHIFT (9U)</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af8d1027513fce3b8f7c784ab38e822a8"> 5846</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R3DGSL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GTR_R3DGSL_SHIFT) &amp; DDRPHY_DX_GTR_R3DGSL_MASK)</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa59bffc58ae5959179d12e1c046d6b58"> 5847</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R3DGSL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GTR_R3DGSL_MASK) &gt;&gt; DDRPHY_DX_GTR_R3DGSL_SHIFT)</span></div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160; </div>
<div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="comment"> * R2DGSL (R/W)</span></div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac6d8c0c679cc896467f9d996909f1063"> 5853</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R2DGSL_MASK (0x1C0U)</span></div>
<div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af7e008b688d383d21328a3f42b802b3a"> 5854</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R2DGSL_SHIFT (6U)</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a80344e3b3d81ced9182d62a11b1b24b4"> 5855</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R2DGSL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GTR_R2DGSL_SHIFT) &amp; DDRPHY_DX_GTR_R2DGSL_MASK)</span></div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1604b2aa0ed6f8cf37508be1f274bb73"> 5856</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R2DGSL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GTR_R2DGSL_MASK) &gt;&gt; DDRPHY_DX_GTR_R2DGSL_SHIFT)</span></div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160; </div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="comment"> * R1DGSL (R/W)</span></div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ada5d9e9bcd475a42201b02e5d39535d2"> 5862</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R1DGSL_MASK (0x38U)</span></div>
<div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#abe402b8f22aef0aa8c9cf1307194db83"> 5863</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R1DGSL_SHIFT (3U)</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a392af2abcb80f66a907a3430739fede4"> 5864</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R1DGSL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GTR_R1DGSL_SHIFT) &amp; DDRPHY_DX_GTR_R1DGSL_MASK)</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ad1136ac4e1dd5c7651a56a981f59514d"> 5865</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R1DGSL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GTR_R1DGSL_MASK) &gt;&gt; DDRPHY_DX_GTR_R1DGSL_SHIFT)</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160; </div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="comment"> * R0DGSL (R/W)</span></div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="comment"> * Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles.</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="comment"> * This is used to compensate for board delays and other system delays. Power-up default is 000 (i.e. no extra clock cycles required). The SL fields are initially set by the PUB during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7:</span></div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a29b78cf213a63601eb1a2101dcc8a682"> 5873</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R0DGSL_MASK (0x7U)</span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aad267d4c885b5a8fb1255221c7dbe1a0"> 5874</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R0DGSL_SHIFT (0U)</span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6d59bec7b8766eb86635dae98b41cbe5"> 5875</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R0DGSL_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GTR_R0DGSL_SHIFT) &amp; DDRPHY_DX_GTR_R0DGSL_MASK)</span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a84fdaf9f213c9837dc33350cb042b563"> 5876</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GTR_R0DGSL_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GTR_R0DGSL_MASK) &gt;&gt; DDRPHY_DX_GTR_R0DGSL_SHIFT)</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160; </div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="comment">/* Bitfield definition for register of struct array DX: GSR2 */</span></div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="comment"> * ESTAT (R/W)</span></div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="comment"> * Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution.</span></div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac09f590e713be382db7cd4071d682f7c"> 5884</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_ESTAT_MASK (0xF00U)</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#adb521dd8c4d4d9f54af16cdd2e2b670c"> 5885</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_ESTAT_SHIFT (8U)</span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a66ade6d69404577d8999d725cb2e80d0"> 5886</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_ESTAT_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GSR2_ESTAT_SHIFT) &amp; DDRPHY_DX_GSR2_ESTAT_MASK)</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa80fe15846a16e00b62c15a640c5d6ac"> 5887</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_ESTAT_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR2_ESTAT_MASK) &gt;&gt; DDRPHY_DX_GSR2_ESTAT_SHIFT)</span></div>
<div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160; </div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="comment"> * WEWN (R/W)</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="comment"> * Write Data Eye Training Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write data eye training.</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a55405b0caefedfd0ca2f390b108cac66"> 5894</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WEWN_MASK (0x80U)</span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a5ea1e4aef5d12e563ef7deaeaae4e6d7"> 5895</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WEWN_SHIFT (7U)</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab7d1874a960afd3dfe38139d145dfdfa"> 5896</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WEWN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GSR2_WEWN_SHIFT) &amp; DDRPHY_DX_GSR2_WEWN_MASK)</span></div>
<div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a71b90af4183935a262de3249ef4755ed"> 5897</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WEWN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR2_WEWN_MASK) &gt;&gt; DDRPHY_DX_GSR2_WEWN_SHIFT)</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160; </div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="comment"> * WEERR (R/W)</span></div>
<div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="comment"> * Write Data Eye Training Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write data eye training.</span></div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afb3338257acfc84dea1c374400d4c6c7"> 5904</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WEERR_MASK (0x40U)</span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3e9e47b19bfa1fef924b6866ed27b2f4"> 5905</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WEERR_SHIFT (6U)</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a69fe1c75c5132929e1288a83141cfb8e"> 5906</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WEERR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GSR2_WEERR_SHIFT) &amp; DDRPHY_DX_GSR2_WEERR_MASK)</span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4254901cee2cc9365c53d020fb1668d9"> 5907</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WEERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR2_WEERR_MASK) &gt;&gt; DDRPHY_DX_GSR2_WEERR_SHIFT)</span></div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160; </div>
<div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="comment"> * REWN (R/W)</span></div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="comment"> * Read Data Eye Training Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read data eye training.</span></div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a095350c31a90acfd127167183e840eb3"> 5914</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_REWN_MASK (0x20U)</span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a50b047dd72bf33e674df03bc91386f48"> 5915</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_REWN_SHIFT (5U)</span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac5a17c4ec885ebd4d909a3197a0ae3fe"> 5916</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_REWN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GSR2_REWN_SHIFT) &amp; DDRPHY_DX_GSR2_REWN_MASK)</span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a1960f83bcfd66061f1b4200315336378"> 5917</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_REWN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR2_REWN_MASK) &gt;&gt; DDRPHY_DX_GSR2_REWN_SHIFT)</span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160; </div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="comment"> * REERR (R/W)</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="comment"> * Read Data Eye Training Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read data eye training.</span></div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2f7da17c1097747ac8c14cfdd80fbaa0"> 5924</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_REERR_MASK (0x10U)</span></div>
<div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aeaea837147acf66cd50a2623d33915d7"> 5925</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_REERR_SHIFT (4U)</span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a53fa731b470ad361d37da4787bf6ea16"> 5926</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_REERR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GSR2_REERR_SHIFT) &amp; DDRPHY_DX_GSR2_REERR_MASK)</span></div>
<div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ae701dcdbeb83dd0d4e3b2e0af0ef826c"> 5927</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_REERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR2_REERR_MASK) &gt;&gt; DDRPHY_DX_GSR2_REERR_SHIFT)</span></div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160; </div>
<div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="comment"> * WDWN (R/W)</span></div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="comment"> * Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training.</span></div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a30e05ecca933f9d6cbf404aacd68704c"> 5934</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WDWN_MASK (0x8U)</span></div>
<div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af9faa1f155601300b7c7b43cd39b0323"> 5935</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WDWN_SHIFT (3U)</span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a81aa08f9589aff111c40ee098fea90d9"> 5936</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WDWN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GSR2_WDWN_SHIFT) &amp; DDRPHY_DX_GSR2_WDWN_MASK)</span></div>
<div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ab51bb1e186636a4fb8fc9696cbb1e6db"> 5937</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WDWN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR2_WDWN_MASK) &gt;&gt; DDRPHY_DX_GSR2_WDWN_SHIFT)</span></div>
<div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160; </div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="comment"> * WDERR (R/W)</span></div>
<div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="comment"> * Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training.</span></div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af5155b8d9bbe9c132c2bdefc05bf2dfa"> 5944</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WDERR_MASK (0x4U)</span></div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3166405efabdaffed1e614a007089f48"> 5945</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WDERR_SHIFT (2U)</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afaf171a52369c853e03c12762f334d88"> 5946</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WDERR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GSR2_WDERR_SHIFT) &amp; DDRPHY_DX_GSR2_WDERR_MASK)</span></div>
<div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af82edcbe64fcf95916da60fb43a14e96"> 5947</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_WDERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR2_WDERR_MASK) &gt;&gt; DDRPHY_DX_GSR2_WDERR_SHIFT)</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160; </div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment"> * RDWN (R/W)</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="comment"> * Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training.</span></div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6fa589c29aa425edaa7eaea04e4ef374"> 5954</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_RDWN_MASK (0x2U)</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#af284382513dc22c2a150668b6c81f5d9"> 5955</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_RDWN_SHIFT (1U)</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a6914a1d2fd505927e95669217db97247"> 5956</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_RDWN_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GSR2_RDWN_SHIFT) &amp; DDRPHY_DX_GSR2_RDWN_MASK)</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a65e2669d88fd184036cbe183ce390570"> 5957</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_RDWN_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR2_RDWN_MASK) &gt;&gt; DDRPHY_DX_GSR2_RDWN_SHIFT)</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160; </div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="comment"> * RDERR (R/W)</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="comment"> * Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training.</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aa3d56bd9312c3df1609bf3362d4b71e0"> 5964</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_RDERR_MASK (0x1U)</span></div>
<div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a4d7b09e3ac0e2c6d348c10dc63b5caa8"> 5965</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_RDERR_SHIFT (0U)</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a072dda98ebb2387d400058d27db31665"> 5966</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_RDERR_SET(x) (((uint32_t)(x) &lt;&lt; DDRPHY_DX_GSR2_RDERR_SHIFT) &amp; DDRPHY_DX_GSR2_RDERR_MASK)</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a686b2949dc1e8b45f1d9216ecfbd1628"> 5967</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_GSR2_RDERR_GET(x) (((uint32_t)(x) &amp; DDRPHY_DX_GSR2_RDERR_MASK) &gt;&gt; DDRPHY_DX_GSR2_RDERR_SHIFT)</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160; </div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160; </div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160; </div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="comment">/* ZQ register group index macro definition */</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a85db113f8de2916d29f351aeec4b2980"> 5972</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_0 (0UL)</span></div>
<div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a75a6ce06992d079f84190b114ef322cf"> 5973</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_1 (1UL)</span></div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#afaddecfe119f20f01d157ad220ae9bf1"> 5974</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_2 (2UL)</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac1047caff1066eaba20e94b4a7507a58"> 5975</a></span>&#160;<span class="preprocessor">#define DDRPHY_ZQ_3 (3UL)</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160; </div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="comment">/* DX register group index macro definition */</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#aaf34fb699dc4f9bca7deef85ebc34d93"> 5978</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_0 (0UL)</span></div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a840504de9ea8fab74a1fb82546e8296e"> 5979</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_1 (1UL)</span></div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a2511900ba5b5b028ea8783c98454535e"> 5980</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_2 (2UL)</span></div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a973efd65be9f6eeb0fc8afff63e26aff"> 5981</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_3 (3UL)</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a82ef94e3deeb83967cf971d902e3c15f"> 5982</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_4 (4UL)</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#ac2a427197ab916b7a140c5b80d517773"> 5983</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_5 (5UL)</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#acf35eea79914d75629dda105fbc46e0b"> 5984</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_6 (6UL)</span></div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a3c49d4e938dca15df2eacfb40c5407c7"> 5985</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_7 (7UL)</span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="hpm__ddrphy__regs_8h.html#a0f83307348eeec33a9cc23c1269532d9"> 5986</a></span>&#160;<span class="preprocessor">#define DDRPHY_DX_8 (8UL)</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160; </div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160; </div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_DDRPHY_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructDDRPHY__Type_html"><div class="ttname"><a href="structDDRPHY__Type.html">DDRPHY_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_ddrphy_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__ddrphy__regs_8h.html">hpm_ddrphy_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
