ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rcu_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	rcu_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	rcu_deinit:
  25              	.LFB116:
  26              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_rcu.c"
   1:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \file    gd32f3x0_rcu.c
   3:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief   RCU driver
   4:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 2


  33:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** #include "gd32f3x0_rcu.h"
  39:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  40:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /* define clock source */
  41:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** #define SEL_IRC8M                    ((uint32_t)0x00000000U)
  42:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** #define SEL_HXTAL                    ((uint32_t)0x00000001U)
  43:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** #define SEL_PLL                      ((uint32_t)0x00000002U)
  44:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  45:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /* define startup timeout count */
  46:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** #define OSC_STARTUP_TIMEOUT          ((uint32_t)0x000FFFFFU)
  47:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** #define LXTAL_STARTUP_TIMEOUT        ((uint32_t)0x03FFFFFFU)
  48:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  49:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
  50:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      deinitialize the RCU
  51:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  none
  52:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
  53:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
  54:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
  55:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_deinit(void)
  56:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
  27              		.loc 1 56 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  57:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* enable IRC8M */
  58:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CTL0 |= RCU_CTL0_IRC8MEN;
  32              		.loc 1 58 5 view .LVU1
  33              		.loc 1 58 14 is_stmt 0 view .LVU2
  34 0000 204A     		ldr	r2, .L3
  35 0002 1368     		ldr	r3, [r2]
  36 0004 43F00103 		orr	r3, r3, #1
  37 0008 1360     		str	r3, [r2]
  59:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
  38              		.loc 1 59 5 is_stmt 1 view .LVU3
  39              	.L2:
  60:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     }
  40              		.loc 1 60 5 discriminator 1 view .LVU4
  59:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
  41              		.loc 1 59 10 discriminator 1 view .LVU5
  59:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
  42              		.loc 1 59 18 is_stmt 0 discriminator 1 view .LVU6
  43 000a 1E4B     		ldr	r3, .L3
  44 000c 1B68     		ldr	r3, [r3]
  59:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
  45              		.loc 1 59 10 discriminator 1 view .LVU7
  46 000e 13F0020F 		tst	r3, #2
  47 0012 FAD0     		beq	.L2
  61:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  62:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  48              		.loc 1 62 5 is_stmt 1 view .LVU8
  49              		.loc 1 62 14 is_stmt 0 view .LVU9
  50 0014 1B4B     		ldr	r3, .L3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 3


  51 0016 5A68     		ldr	r2, [r3, #4]
  52 0018 22F00302 		bic	r2, r2, #3
  53 001c 5A60     		str	r2, [r3, #4]
  63:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  64:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset CTL register */
  65:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CTL0 &= ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
  54              		.loc 1 65 5 is_stmt 1 view .LVU10
  55              		.loc 1 65 14 is_stmt 0 view .LVU11
  56 001e 1A68     		ldr	r2, [r3]
  57 0020 22F08672 		bic	r2, r2, #17563648
  58 0024 22F48032 		bic	r2, r2, #65536
  59 0028 1A60     		str	r2, [r3]
  66:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
  60              		.loc 1 66 5 is_stmt 1 view .LVU12
  61              		.loc 1 66 14 is_stmt 0 view .LVU13
  62 002a 5A6B     		ldr	r2, [r3, #52]
  63 002c 22F00102 		bic	r2, r2, #1
  64 0030 5A63     		str	r2, [r3, #52]
  67:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  68:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset RCU */
  69:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | \
  65              		.loc 1 69 5 is_stmt 1 view .LVU14
  66              		.loc 1 69 14 is_stmt 0 view .LVU15
  67 0032 5968     		ldr	r1, [r3, #4]
  68 0034 144A     		ldr	r2, .L3+4
  69 0036 0A40     		ands	r2, r2, r1
  70 0038 5A60     		str	r2, [r3, #4]
  70:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
  71:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLDV);
  71              		.loc 1 71 5 is_stmt 1 view .LVU16
  72              		.loc 1 71 14 is_stmt 0 view .LVU17
  73 003a 5A68     		ldr	r2, [r3, #4]
  74 003c 22F00842 		bic	r2, r2, #-2013265920
  75 0040 22F47412 		bic	r2, r2, #3997696
  76 0044 5A60     		str	r2, [r3, #4]
  72:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** #if (defined(GD32F350))
  73:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_USBFSPSC);
  74:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 &= ~(RCU_CFG2_CECSEL | RCU_CFG2_USBFSPSC2);
  75:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** #endif /* GD32F350 */
  76:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  77:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV | RCU_CFG1_PLLMF5 | RCU_CFG1_PLLPRESEL);
  77              		.loc 1 77 5 is_stmt 1 view .LVU18
  78              		.loc 1 77 14 is_stmt 0 view .LVU19
  79 0046 DA6A     		ldr	r2, [r3, #44]
  80 0048 22F04042 		bic	r2, r2, #-1073741824
  81 004c 22F00F02 		bic	r2, r2, #15
  82 0050 DA62     		str	r2, [r3, #44]
  78:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
  83              		.loc 1 78 5 is_stmt 1 view .LVU20
  84              		.loc 1 78 14 is_stmt 0 view .LVU21
  85 0052 1A6B     		ldr	r2, [r3, #48]
  86 0054 22F48172 		bic	r2, r2, #258
  87 0058 22F00102 		bic	r2, r2, #1
  88 005c 1A63     		str	r2, [r3, #48]
  79:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
  89              		.loc 1 79 5 is_stmt 1 view .LVU22
  90              		.loc 1 79 14 is_stmt 0 view .LVU23
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 4


  91 005e 1A6B     		ldr	r2, [r3, #48]
  92 0060 22F48032 		bic	r2, r2, #65536
  93 0064 1A63     		str	r2, [r3, #48]
  80:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
  94              		.loc 1 80 5 is_stmt 1 view .LVU24
  95              		.loc 1 80 14 is_stmt 0 view .LVU25
  96 0066 1A6B     		ldr	r2, [r3, #48]
  97 0068 22F00042 		bic	r2, r2, #-2147483648
  98 006c 1A63     		str	r2, [r3, #48]
  81:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
  99              		.loc 1 81 5 is_stmt 1 view .LVU26
 100              		.loc 1 81 16 is_stmt 0 view .LVU27
 101 006e D3F8C020 		ldr	r2, [r3, #192]
 102 0072 22F48032 		bic	r2, r2, #65536
 103 0076 C3F8C020 		str	r2, [r3, #192]
  82:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_INT = 0x00000000U;
 104              		.loc 1 82 5 is_stmt 1 view .LVU28
 105              		.loc 1 82 13 is_stmt 0 view .LVU29
 106 007a 0022     		movs	r2, #0
 107 007c 9A60     		str	r2, [r3, #8]
  83:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_ADDINT = 0x00000000U;
 108              		.loc 1 83 5 is_stmt 1 view .LVU30
 109              		.loc 1 83 16 is_stmt 0 view .LVU31
 110 007e C3F8CC20 		str	r2, [r3, #204]
  84:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 111              		.loc 1 84 1 view .LVU32
 112 0082 7047     		bx	lr
 113              	.L4:
 114              		.align	2
 115              	.L3:
 116 0084 00100240 		.word	1073876992
 117 0088 0C00FF08 		.word	150929420
 118              		.cfi_endproc
 119              	.LFE116:
 121              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
 122              		.align	1
 123              		.global	rcu_periph_clock_enable
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 128              	rcu_periph_clock_enable:
 129              	.LVL0:
 130              	.LFB117:
  85:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
  86:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
  87:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      enable the peripherals clock
  88:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  89:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
  90:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,F): GPIO ports clock
  91:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DMA: DMA clock
  92:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CRC: CRC clock
  93:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_TSI: TSI clock
  94:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CFGCMP: CFGCMP clock
  95:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADC: ADC clock
  96:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,5,13,14,15,16): TIMER clock (RCU_TIMER5 only for GD32F350)
  97:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_SPIx (x=0,1): SPI clock
  98:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USARTx (x=0,1): USART clock
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 5


  99:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 100:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 101:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFS: USBFS clock (only for GD32F350)
 102:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PMU: PMU clock
 103:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DAC: DAC clock (only for GD32F350)
 104:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CEC: CEC clock (only for GD32F350)
 105:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CTC: CTC clock
 106:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_RTC: RTC clock
 107:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 108:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 109:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 110:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 111:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 131              		.loc 1 111 1 is_stmt 1 view -0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135              		@ link register save eliminated.
 112:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 136              		.loc 1 112 5 view .LVU34
 137              		.loc 1 112 25 is_stmt 0 view .LVU35
 138 0000 8309     		lsrs	r3, r0, #6
 139 0002 03F18043 		add	r3, r3, #1073741824
 140 0006 03F50433 		add	r3, r3, #135168
 141 000a 1A68     		ldr	r2, [r3]
 142              		.loc 1 112 28 view .LVU36
 143 000c 00F01F00 		and	r0, r0, #31
 144              	.LVL1:
 145              		.loc 1 112 28 view .LVU37
 146 0010 0121     		movs	r1, #1
 147 0012 01FA00F0 		lsl	r0, r1, r0
 148              		.loc 1 112 25 view .LVU38
 149 0016 1043     		orrs	r0, r0, r2
 150 0018 1860     		str	r0, [r3]
 113:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 151              		.loc 1 113 1 view .LVU39
 152 001a 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE117:
 156              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
 157              		.align	1
 158              		.global	rcu_periph_clock_disable
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 163              	rcu_periph_clock_disable:
 164              	.LVL2:
 165              	.LFB118:
 114:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 115:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 116:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      disable the peripherals clock
 117:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 118:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 119:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,F): GPIO ports clock
 120:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DMA: DMA clock
 121:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CRC: CRC clock
 122:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_TSI: TSI clock
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 6


 123:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CFGCMP: CFGCMP clock
 124:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADC: ADC clock
 125:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,5,13,14,15,16): TIMER clock (RCU_TIMER5 only for GD32F350)
 126:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_SPIx (x=0,1): SPI clock
 127:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USARTx (x=0,1): USART clock
 128:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 129:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 130:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFS: USBFS clock (only for GD32F350)
 131:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PMU: PMU clock
 132:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DAC: DAC clock (only for GD32F350)
 133:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CEC: CEC clock (only for GD32F350)
 134:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CTC: CTC clock
 135:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_RTC: RTC clock
 136:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 137:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 138:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 139:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 140:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 166              		.loc 1 140 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 141:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 171              		.loc 1 141 5 view .LVU41
 172              		.loc 1 141 25 is_stmt 0 view .LVU42
 173 0000 8309     		lsrs	r3, r0, #6
 174 0002 03F18043 		add	r3, r3, #1073741824
 175 0006 03F50433 		add	r3, r3, #135168
 176 000a 1A68     		ldr	r2, [r3]
 177              		.loc 1 141 29 view .LVU43
 178 000c 00F01F00 		and	r0, r0, #31
 179              	.LVL3:
 180              		.loc 1 141 29 view .LVU44
 181 0010 0121     		movs	r1, #1
 182 0012 01FA00F0 		lsl	r0, r1, r0
 183              		.loc 1 141 25 view .LVU45
 184 0016 22EA0000 		bic	r0, r2, r0
 185 001a 1860     		str	r0, [r3]
 142:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 186              		.loc 1 142 1 view .LVU46
 187 001c 7047     		bx	lr
 188              		.cfi_endproc
 189              	.LFE118:
 191              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
 192              		.align	1
 193              		.global	rcu_periph_clock_sleep_enable
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	rcu_periph_clock_sleep_enable:
 199              	.LVL4:
 200              	.LFB119:
 143:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 144:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 145:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 146:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 7


 147:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 148:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 149:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 150:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 151:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 152:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 153:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 154:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 201              		.loc 1 154 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
 155:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 206              		.loc 1 155 5 view .LVU48
 207              		.loc 1 155 25 is_stmt 0 view .LVU49
 208 0000 8309     		lsrs	r3, r0, #6
 209 0002 03F18043 		add	r3, r3, #1073741824
 210 0006 03F50433 		add	r3, r3, #135168
 211 000a 1A68     		ldr	r2, [r3]
 212              		.loc 1 155 28 view .LVU50
 213 000c 00F01F00 		and	r0, r0, #31
 214              	.LVL5:
 215              		.loc 1 155 28 view .LVU51
 216 0010 0121     		movs	r1, #1
 217 0012 01FA00F0 		lsl	r0, r1, r0
 218              		.loc 1 155 25 view .LVU52
 219 0016 1043     		orrs	r0, r0, r2
 220 0018 1860     		str	r0, [r3]
 156:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 221              		.loc 1 156 1 view .LVU53
 222 001a 7047     		bx	lr
 223              		.cfi_endproc
 224              	.LFE119:
 226              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 227              		.align	1
 228              		.global	rcu_periph_clock_sleep_disable
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 233              	rcu_periph_clock_sleep_disable:
 234              	.LVL6:
 235              	.LFB120:
 157:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 158:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 159:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 160:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 161:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 162:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 163:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 164:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 165:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 166:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 167:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 168:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 236              		.loc 1 168 1 is_stmt 1 view -0
 237              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 8


 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		@ link register save eliminated.
 169:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 241              		.loc 1 169 5 view .LVU55
 242              		.loc 1 169 25 is_stmt 0 view .LVU56
 243 0000 8309     		lsrs	r3, r0, #6
 244 0002 03F18043 		add	r3, r3, #1073741824
 245 0006 03F50433 		add	r3, r3, #135168
 246 000a 1A68     		ldr	r2, [r3]
 247              		.loc 1 169 29 view .LVU57
 248 000c 00F01F00 		and	r0, r0, #31
 249              	.LVL7:
 250              		.loc 1 169 29 view .LVU58
 251 0010 0121     		movs	r1, #1
 252 0012 01FA00F0 		lsl	r0, r1, r0
 253              		.loc 1 169 25 view .LVU59
 254 0016 22EA0000 		bic	r0, r2, r0
 255 001a 1860     		str	r0, [r3]
 170:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 256              		.loc 1 170 1 view .LVU60
 257 001c 7047     		bx	lr
 258              		.cfi_endproc
 259              	.LFE120:
 261              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 262              		.align	1
 263              		.global	rcu_periph_reset_enable
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	rcu_periph_reset_enable:
 269              	.LVL8:
 270              	.LFB121:
 171:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 172:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      reset the peripherals
 173:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 174:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 175:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,F): reset GPIO ports
 176:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_TSIRST: reset TSI
 177:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CFGCMPRST: reset CFGCMP
 178:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCRST: reset ADC
 179:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,5,13,14,15,16): reset TIMER (RCU_TIMER5 only for GD32F350)
 180:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_SPIxRST (x=0,1): reset SPI
 181:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USARTxRST (x=0,1): reset USART
 182:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 183:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 184:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS (only for GD32F350)
 185:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PMURST: reset PMU
 186:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DACRST: reset DAC (only for GD32F350)
 187:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CECRST: reset CEC (only for GD32F350)
 188:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 189:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 190:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 191:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 192:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 193:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 271              		.loc 1 193 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 9


 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 194:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 276              		.loc 1 194 5 view .LVU62
 277              		.loc 1 194 31 is_stmt 0 view .LVU63
 278 0000 8309     		lsrs	r3, r0, #6
 279 0002 03F18043 		add	r3, r3, #1073741824
 280 0006 03F50433 		add	r3, r3, #135168
 281 000a 1A68     		ldr	r2, [r3]
 282              		.loc 1 194 34 view .LVU64
 283 000c 00F01F00 		and	r0, r0, #31
 284              	.LVL9:
 285              		.loc 1 194 34 view .LVU65
 286 0010 0121     		movs	r1, #1
 287 0012 01FA00F0 		lsl	r0, r1, r0
 288              		.loc 1 194 31 view .LVU66
 289 0016 1043     		orrs	r0, r0, r2
 290 0018 1860     		str	r0, [r3]
 195:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 291              		.loc 1 195 1 view .LVU67
 292 001a 7047     		bx	lr
 293              		.cfi_endproc
 294              	.LFE121:
 296              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 297              		.align	1
 298              		.global	rcu_periph_reset_disable
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 303              	rcu_periph_reset_disable:
 304              	.LVL10:
 305              	.LFB122:
 196:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 197:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 198:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      disable reset the peripheral
 199:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 200:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 201:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,F): reset GPIO ports
 202:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_TSIRST: reset TSI
 203:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CFGCMPRST: reset CFGCMP
 204:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCRST: reset ADC
 205:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,5,13,14,15,16): reset TIMER (RCU_TIMER5 only for GD32F350)
 206:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 207:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USARTxRST (x=0,1): reset USART
 208:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 209:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_I2CxRST (x=0,1,2): reset I2C
 210:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS (only for GD32F350)
 211:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PMURST: reset PMU
 212:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DACRST: reset DAC (only for GD32F350)
 213:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CECRST: reset CEC (only for GD32F350)
 214:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 215:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 216:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 217:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 218:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 10


 219:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 306              		.loc 1 219 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 220:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 311              		.loc 1 220 5 view .LVU69
 312              		.loc 1 220 31 is_stmt 0 view .LVU70
 313 0000 8309     		lsrs	r3, r0, #6
 314 0002 03F18043 		add	r3, r3, #1073741824
 315 0006 03F50433 		add	r3, r3, #135168
 316 000a 1A68     		ldr	r2, [r3]
 317              		.loc 1 220 35 view .LVU71
 318 000c 00F01F00 		and	r0, r0, #31
 319              	.LVL11:
 320              		.loc 1 220 35 view .LVU72
 321 0010 0121     		movs	r1, #1
 322 0012 01FA00F0 		lsl	r0, r1, r0
 323              		.loc 1 220 31 view .LVU73
 324 0016 22EA0000 		bic	r0, r2, r0
 325 001a 1860     		str	r0, [r3]
 221:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 326              		.loc 1 221 1 view .LVU74
 327 001c 7047     		bx	lr
 328              		.cfi_endproc
 329              	.LFE122:
 331              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 332              		.align	1
 333              		.global	rcu_bkp_reset_enable
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	rcu_bkp_reset_enable:
 339              	.LFB123:
 222:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 223:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 224:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      reset the BKP
 225:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  none
 226:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 227:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 228:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 229:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_bkp_reset_enable(void)
 230:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 340              		.loc 1 230 1 is_stmt 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 231:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 345              		.loc 1 231 5 view .LVU76
 346              		.loc 1 231 15 is_stmt 0 view .LVU77
 347 0000 024A     		ldr	r2, .L12
 348 0002 136A     		ldr	r3, [r2, #32]
 349 0004 43F48033 		orr	r3, r3, #65536
 350 0008 1362     		str	r3, [r2, #32]
 232:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 11


 351              		.loc 1 232 1 view .LVU78
 352 000a 7047     		bx	lr
 353              	.L13:
 354              		.align	2
 355              	.L12:
 356 000c 00100240 		.word	1073876992
 357              		.cfi_endproc
 358              	.LFE123:
 360              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 361              		.align	1
 362              		.global	rcu_bkp_reset_disable
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	rcu_bkp_reset_disable:
 368              	.LFB124:
 233:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 234:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 235:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      disable the BKP reset
 236:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  none
 237:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 238:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 239:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 240:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_bkp_reset_disable(void)
 241:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 369              		.loc 1 241 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 242:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 374              		.loc 1 242 5 view .LVU80
 375              		.loc 1 242 15 is_stmt 0 view .LVU81
 376 0000 024A     		ldr	r2, .L15
 377 0002 136A     		ldr	r3, [r2, #32]
 378 0004 23F48033 		bic	r3, r3, #65536
 379 0008 1362     		str	r3, [r2, #32]
 243:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 380              		.loc 1 243 1 view .LVU82
 381 000a 7047     		bx	lr
 382              	.L16:
 383              		.align	2
 384              	.L15:
 385 000c 00100240 		.word	1073876992
 386              		.cfi_endproc
 387              	.LFE124:
 389              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 390              		.align	1
 391              		.global	rcu_system_clock_source_config
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 396              	rcu_system_clock_source_config:
 397              	.LVL12:
 398              	.LFB125:
 244:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 245:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 12


 246:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the system clock source
 247:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ck_sys: system clock source select
 248:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 249:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 250:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 251:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 252:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 253:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 254:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 255:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 256:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 399              		.loc 1 256 1 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		@ link register save eliminated.
 257:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t cksys_source = 0U;
 404              		.loc 1 257 5 view .LVU84
 258:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     cksys_source = RCU_CFG0;
 405              		.loc 1 258 5 view .LVU85
 406              		.loc 1 258 18 is_stmt 0 view .LVU86
 407 0000 034A     		ldr	r2, .L18
 408 0002 5368     		ldr	r3, [r2, #4]
 409              	.LVL13:
 259:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 260:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     cksys_source &= ~RCU_CFG0_SCS;
 410              		.loc 1 260 5 is_stmt 1 view .LVU87
 411              		.loc 1 260 18 is_stmt 0 view .LVU88
 412 0004 23F00303 		bic	r3, r3, #3
 413              	.LVL14:
 261:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 = (ck_sys | cksys_source);
 414              		.loc 1 261 5 is_stmt 1 view .LVU89
 415              		.loc 1 261 24 is_stmt 0 view .LVU90
 416 0008 0343     		orrs	r3, r3, r0
 417              	.LVL15:
 418              		.loc 1 261 14 view .LVU91
 419 000a 5360     		str	r3, [r2, #4]
 262:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 420              		.loc 1 262 1 view .LVU92
 421 000c 7047     		bx	lr
 422              	.L19:
 423 000e 00BF     		.align	2
 424              	.L18:
 425 0010 00100240 		.word	1073876992
 426              		.cfi_endproc
 427              	.LFE125:
 429              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 430              		.align	1
 431              		.global	rcu_system_clock_source_get
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 436              	rcu_system_clock_source_get:
 437              	.LFB126:
 263:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 264:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 265:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      get the system clock source
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 13


 266:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  none
 267:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 268:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     which clock is selected as CK_SYS source
 269:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 270:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_SCSS_IRC8M: select CK_IRC8M as the CK_SYS source
 271:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_SCSS_HXTAL: select CK_HXTAL as the CK_SYS source
 272:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_SCSS_PLL: select CK_PLL as the CK_SYS source
 273:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 274:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 275:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 438              		.loc 1 275 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 276:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 443              		.loc 1 276 5 view .LVU94
 444              		.loc 1 276 22 is_stmt 0 view .LVU95
 445 0000 024B     		ldr	r3, .L21
 446 0002 5868     		ldr	r0, [r3, #4]
 277:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 447              		.loc 1 277 1 view .LVU96
 448 0004 00F00C00 		and	r0, r0, #12
 449 0008 7047     		bx	lr
 450              	.L22:
 451 000a 00BF     		.align	2
 452              	.L21:
 453 000c 00100240 		.word	1073876992
 454              		.cfi_endproc
 455              	.LFE126:
 457              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 458              		.align	1
 459              		.global	rcu_ahb_clock_config
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 464              	rcu_ahb_clock_config:
 465              	.LVL16:
 466              	.LFB127:
 278:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 279:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 280:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the AHB clock prescaler selection
 281:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 282:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 283:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 284:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 285:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 286:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 287:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 288:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 467              		.loc 1 288 1 is_stmt 1 view -0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 289:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t ahbpsc = 0U;
 472              		.loc 1 289 5 view .LVU98
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 14


 290:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     ahbpsc = RCU_CFG0;
 473              		.loc 1 290 5 view .LVU99
 474              		.loc 1 290 12 is_stmt 0 view .LVU100
 475 0000 034A     		ldr	r2, .L24
 476 0002 5368     		ldr	r3, [r2, #4]
 477              	.LVL17:
 291:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 292:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     ahbpsc &= ~RCU_CFG0_AHBPSC;
 478              		.loc 1 292 5 is_stmt 1 view .LVU101
 479              		.loc 1 292 12 is_stmt 0 view .LVU102
 480 0004 23F0F003 		bic	r3, r3, #240
 481              	.LVL18:
 293:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 = (ck_ahb | ahbpsc);
 482              		.loc 1 293 5 is_stmt 1 view .LVU103
 483              		.loc 1 293 24 is_stmt 0 view .LVU104
 484 0008 0343     		orrs	r3, r3, r0
 485              	.LVL19:
 486              		.loc 1 293 14 view .LVU105
 487 000a 5360     		str	r3, [r2, #4]
 294:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 488              		.loc 1 294 1 view .LVU106
 489 000c 7047     		bx	lr
 490              	.L25:
 491 000e 00BF     		.align	2
 492              	.L24:
 493 0010 00100240 		.word	1073876992
 494              		.cfi_endproc
 495              	.LFE127:
 497              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 498              		.align	1
 499              		.global	rcu_apb1_clock_config
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 504              	rcu_apb1_clock_config:
 505              	.LVL20:
 506              	.LFB128:
 295:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 296:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 297:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 298:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 299:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 300:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 301:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 302:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 303:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 304:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 305:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 306:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 307:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 308:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 309:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 507              		.loc 1 309 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 15


 310:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t apb1psc = 0U;
 512              		.loc 1 310 5 view .LVU108
 311:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     apb1psc = RCU_CFG0;
 513              		.loc 1 311 5 view .LVU109
 514              		.loc 1 311 13 is_stmt 0 view .LVU110
 515 0000 034A     		ldr	r2, .L27
 516 0002 5368     		ldr	r3, [r2, #4]
 517              	.LVL21:
 312:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 313:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     apb1psc &= ~RCU_CFG0_APB1PSC;
 518              		.loc 1 313 5 is_stmt 1 view .LVU111
 519              		.loc 1 313 13 is_stmt 0 view .LVU112
 520 0004 23F4E063 		bic	r3, r3, #1792
 521              	.LVL22:
 314:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 = (ck_apb1 | apb1psc);
 522              		.loc 1 314 5 is_stmt 1 view .LVU113
 523              		.loc 1 314 25 is_stmt 0 view .LVU114
 524 0008 0343     		orrs	r3, r3, r0
 525              	.LVL23:
 526              		.loc 1 314 14 view .LVU115
 527 000a 5360     		str	r3, [r2, #4]
 315:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 528              		.loc 1 315 1 view .LVU116
 529 000c 7047     		bx	lr
 530              	.L28:
 531 000e 00BF     		.align	2
 532              	.L27:
 533 0010 00100240 		.word	1073876992
 534              		.cfi_endproc
 535              	.LFE128:
 537              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 538              		.align	1
 539              		.global	rcu_apb2_clock_config
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 544              	rcu_apb2_clock_config:
 545              	.LVL24:
 546              	.LFB129:
 316:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 317:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 318:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 319:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 320:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 321:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 322:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 323:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 324:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 325:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 326:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 327:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 328:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 329:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 330:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 547              		.loc 1 330 1 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 16


 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551              		@ link register save eliminated.
 331:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t apb2psc = 0U;
 552              		.loc 1 331 5 view .LVU118
 332:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     apb2psc = RCU_CFG0;
 553              		.loc 1 332 5 view .LVU119
 554              		.loc 1 332 13 is_stmt 0 view .LVU120
 555 0000 034A     		ldr	r2, .L30
 556 0002 5368     		ldr	r3, [r2, #4]
 557              	.LVL25:
 333:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 334:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     apb2psc &= ~RCU_CFG0_APB2PSC;
 558              		.loc 1 334 5 is_stmt 1 view .LVU121
 559              		.loc 1 334 13 is_stmt 0 view .LVU122
 560 0004 23F46053 		bic	r3, r3, #14336
 561              	.LVL26:
 335:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 = (ck_apb2 | apb2psc);
 562              		.loc 1 335 5 is_stmt 1 view .LVU123
 563              		.loc 1 335 25 is_stmt 0 view .LVU124
 564 0008 0343     		orrs	r3, r3, r0
 565              	.LVL27:
 566              		.loc 1 335 14 view .LVU125
 567 000a 5360     		str	r3, [r2, #4]
 336:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 568              		.loc 1 336 1 view .LVU126
 569 000c 7047     		bx	lr
 570              	.L31:
 571 000e 00BF     		.align	2
 572              	.L30:
 573 0010 00100240 		.word	1073876992
 574              		.cfi_endproc
 575              	.LFE129:
 577              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 578              		.align	1
 579              		.global	rcu_adc_clock_config
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 584              	rcu_adc_clock_config:
 585              	.LVL28:
 586              	.LFB130:
 337:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 338:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 339:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the ADC clock prescaler selection
 340:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ck_adc: ADC clock prescaler selection, refer to rcu_adc_clock_enum
 341:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 342:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_IRC28M_DIV2: select CK_IRC28M/2 as CK_ADC
 343:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_IRC28M: select CK_IRC28M as CK_ADC
 344:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV2: select CK_APB2/2 as CK_ADC
 345:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_AHB_DIV3: select CK_AHB/3 as CK_ADC
 346:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV4: select CK_APB2/4 as CK_ADC
 347:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_AHB_DIV5: select CK_AHB/5 as CK_ADC
 348:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV6: select CK_APB2/6 as CK_ADC
 349:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_AHB_DIV7: select CK_AHB/7 as CK_ADC
 350:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV8: select CK_APB2/8 as CK_ADC
 351:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_ADCCK_AHB_DIV9: select CK_AHB/9 as CK_ADC
 352:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 17


 353:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 354:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 355:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_adc_clock_config(rcu_adc_clock_enum ck_adc)
 356:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 587              		.loc 1 356 1 is_stmt 1 view -0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 0
 590              		@ frame_needed = 0, uses_anonymous_args = 0
 591              		@ link register save eliminated.
 357:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the ADCPSC, ADCSEL, IRC28MDIV bits */
 358:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_ADCPSC;
 592              		.loc 1 358 5 view .LVU128
 593              		.loc 1 358 14 is_stmt 0 view .LVU129
 594 0000 404B     		ldr	r3, .L45
 595 0002 5A68     		ldr	r2, [r3, #4]
 596 0004 22F44042 		bic	r2, r2, #49152
 597 0008 5A60     		str	r2, [r3, #4]
 359:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 &= ~(RCU_CFG2_ADCSEL | RCU_CFG2_IRC28MDIV | RCU_CFG2_ADCPSC2);
 598              		.loc 1 359 5 is_stmt 1 view .LVU130
 599              		.loc 1 359 14 is_stmt 0 view .LVU131
 600 000a 196B     		ldr	r1, [r3, #48]
 601 000c 3E4A     		ldr	r2, .L45+4
 602 000e 0A40     		ands	r2, r2, r1
 603 0010 1A63     		str	r2, [r3, #48]
 360:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 361:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* set the ADC clock according to ck_adc */
 362:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     switch(ck_adc) {
 604              		.loc 1 362 5 is_stmt 1 view .LVU132
 605 0012 0928     		cmp	r0, #9
 606 0014 75D8     		bhi	.L32
 607 0016 DFE800F0 		tbb	[pc, r0]
 608              	.L35:
 609 001a 05       		.byte	(.L44-.L35)/2
 610 001b 0F       		.byte	(.L43-.L35)/2
 611 001c 19       		.byte	(.L42-.L35)/2
 612 001d 21       		.byte	(.L41-.L35)/2
 613 001e 2D       		.byte	(.L40-.L35)/2
 614 001f 37       		.byte	(.L39-.L35)/2
 615 0020 45       		.byte	(.L38-.L35)/2
 616 0021 4F       		.byte	(.L37-.L35)/2
 617 0022 5D       		.byte	(.L36-.L35)/2
 618 0023 67       		.byte	(.L34-.L35)/2
 619              		.p2align 1
 620              	.L44:
 363:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_IRC28M_DIV2:
 364:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 621              		.loc 1 364 9 view .LVU133
 622              		.loc 1 364 18 is_stmt 0 view .LVU134
 623 0024 374B     		ldr	r3, .L45
 624 0026 1A6B     		ldr	r2, [r3, #48]
 625 0028 22F48032 		bic	r2, r2, #65536
 626 002c 1A63     		str	r2, [r3, #48]
 365:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 627              		.loc 1 365 9 is_stmt 1 view .LVU135
 628              		.loc 1 365 18 is_stmt 0 view .LVU136
 629 002e 1A6B     		ldr	r2, [r3, #48]
 630 0030 22F48072 		bic	r2, r2, #256
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 18


 631 0034 1A63     		str	r2, [r3, #48]
 366:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 632              		.loc 1 366 9 is_stmt 1 view .LVU137
 633 0036 7047     		bx	lr
 634              	.L43:
 367:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_IRC28M:
 368:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_IRC28MDIV;
 635              		.loc 1 368 9 view .LVU138
 636              		.loc 1 368 18 is_stmt 0 view .LVU139
 637 0038 324B     		ldr	r3, .L45
 638 003a 1A6B     		ldr	r2, [r3, #48]
 639 003c 42F48032 		orr	r2, r2, #65536
 640 0040 1A63     		str	r2, [r3, #48]
 369:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 641              		.loc 1 369 9 is_stmt 1 view .LVU140
 642              		.loc 1 369 18 is_stmt 0 view .LVU141
 643 0042 1A6B     		ldr	r2, [r3, #48]
 644 0044 22F48072 		bic	r2, r2, #256
 645 0048 1A63     		str	r2, [r3, #48]
 370:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 646              		.loc 1 370 9 is_stmt 1 view .LVU142
 647 004a 7047     		bx	lr
 648              	.L42:
 371:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_APB2_DIV2:
 372:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV2;
 649              		.loc 1 372 9 view .LVU143
 650              		.loc 1 372 18 is_stmt 0 view .LVU144
 651 004c 2D4B     		ldr	r3, .L45
 652 004e 5A68     		ldr	r2, [r3, #4]
 653 0050 5A60     		str	r2, [r3, #4]
 373:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 654              		.loc 1 373 9 is_stmt 1 view .LVU145
 655              		.loc 1 373 18 is_stmt 0 view .LVU146
 656 0052 1A6B     		ldr	r2, [r3, #48]
 657 0054 42F48072 		orr	r2, r2, #256
 658 0058 1A63     		str	r2, [r3, #48]
 374:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 659              		.loc 1 374 9 is_stmt 1 view .LVU147
 660 005a 7047     		bx	lr
 661              	.L41:
 375:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_AHB_DIV3:
 376:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV2;
 662              		.loc 1 376 9 view .LVU148
 663              		.loc 1 376 18 is_stmt 0 view .LVU149
 664 005c 294B     		ldr	r3, .L45
 665 005e 5A68     		ldr	r2, [r3, #4]
 666 0060 5A60     		str	r2, [r3, #4]
 377:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 667              		.loc 1 377 9 is_stmt 1 view .LVU150
 668              		.loc 1 377 18 is_stmt 0 view .LVU151
 669 0062 1A6B     		ldr	r2, [r3, #48]
 670 0064 42F00042 		orr	r2, r2, #-2147483648
 671 0068 1A63     		str	r2, [r3, #48]
 378:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 672              		.loc 1 378 9 is_stmt 1 view .LVU152
 673              		.loc 1 378 18 is_stmt 0 view .LVU153
 674 006a 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 19


 675 006c 42F48072 		orr	r2, r2, #256
 676 0070 1A63     		str	r2, [r3, #48]
 379:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 677              		.loc 1 379 9 is_stmt 1 view .LVU154
 678 0072 7047     		bx	lr
 679              	.L40:
 380:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_APB2_DIV4:
 381:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV4;
 680              		.loc 1 381 9 view .LVU155
 681              		.loc 1 381 18 is_stmt 0 view .LVU156
 682 0074 234B     		ldr	r3, .L45
 683 0076 5A68     		ldr	r2, [r3, #4]
 684 0078 42F48042 		orr	r2, r2, #16384
 685 007c 5A60     		str	r2, [r3, #4]
 382:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 686              		.loc 1 382 9 is_stmt 1 view .LVU157
 687              		.loc 1 382 18 is_stmt 0 view .LVU158
 688 007e 1A6B     		ldr	r2, [r3, #48]
 689 0080 42F48072 		orr	r2, r2, #256
 690 0084 1A63     		str	r2, [r3, #48]
 383:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 691              		.loc 1 383 9 is_stmt 1 view .LVU159
 692 0086 7047     		bx	lr
 693              	.L39:
 384:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_AHB_DIV5:
 385:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV4;
 694              		.loc 1 385 9 view .LVU160
 695              		.loc 1 385 18 is_stmt 0 view .LVU161
 696 0088 1E4B     		ldr	r3, .L45
 697 008a 5A68     		ldr	r2, [r3, #4]
 698 008c 42F48042 		orr	r2, r2, #16384
 699 0090 5A60     		str	r2, [r3, #4]
 386:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 700              		.loc 1 386 9 is_stmt 1 view .LVU162
 701              		.loc 1 386 18 is_stmt 0 view .LVU163
 702 0092 1A6B     		ldr	r2, [r3, #48]
 703 0094 42F00042 		orr	r2, r2, #-2147483648
 704 0098 1A63     		str	r2, [r3, #48]
 387:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 705              		.loc 1 387 9 is_stmt 1 view .LVU164
 706              		.loc 1 387 18 is_stmt 0 view .LVU165
 707 009a 1A6B     		ldr	r2, [r3, #48]
 708 009c 42F48072 		orr	r2, r2, #256
 709 00a0 1A63     		str	r2, [r3, #48]
 388:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 710              		.loc 1 388 9 is_stmt 1 view .LVU166
 711 00a2 7047     		bx	lr
 712              	.L38:
 389:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_APB2_DIV6:
 390:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV6;
 713              		.loc 1 390 9 view .LVU167
 714              		.loc 1 390 18 is_stmt 0 view .LVU168
 715 00a4 174B     		ldr	r3, .L45
 716 00a6 5A68     		ldr	r2, [r3, #4]
 717 00a8 42F40042 		orr	r2, r2, #32768
 718 00ac 5A60     		str	r2, [r3, #4]
 391:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 20


 719              		.loc 1 391 9 is_stmt 1 view .LVU169
 720              		.loc 1 391 18 is_stmt 0 view .LVU170
 721 00ae 1A6B     		ldr	r2, [r3, #48]
 722 00b0 42F48072 		orr	r2, r2, #256
 723 00b4 1A63     		str	r2, [r3, #48]
 392:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 724              		.loc 1 392 9 is_stmt 1 view .LVU171
 725 00b6 7047     		bx	lr
 726              	.L37:
 393:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_AHB_DIV7:
 394:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV6;
 727              		.loc 1 394 9 view .LVU172
 728              		.loc 1 394 18 is_stmt 0 view .LVU173
 729 00b8 124B     		ldr	r3, .L45
 730 00ba 5A68     		ldr	r2, [r3, #4]
 731 00bc 42F40042 		orr	r2, r2, #32768
 732 00c0 5A60     		str	r2, [r3, #4]
 395:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 733              		.loc 1 395 9 is_stmt 1 view .LVU174
 734              		.loc 1 395 18 is_stmt 0 view .LVU175
 735 00c2 1A6B     		ldr	r2, [r3, #48]
 736 00c4 42F00042 		orr	r2, r2, #-2147483648
 737 00c8 1A63     		str	r2, [r3, #48]
 396:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 738              		.loc 1 396 9 is_stmt 1 view .LVU176
 739              		.loc 1 396 18 is_stmt 0 view .LVU177
 740 00ca 1A6B     		ldr	r2, [r3, #48]
 741 00cc 42F48072 		orr	r2, r2, #256
 742 00d0 1A63     		str	r2, [r3, #48]
 397:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 743              		.loc 1 397 9 is_stmt 1 view .LVU178
 744 00d2 7047     		bx	lr
 745              	.L36:
 398:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_APB2_DIV8:
 399:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV8;
 746              		.loc 1 399 9 view .LVU179
 747              		.loc 1 399 18 is_stmt 0 view .LVU180
 748 00d4 0B4B     		ldr	r3, .L45
 749 00d6 5A68     		ldr	r2, [r3, #4]
 750 00d8 42F44042 		orr	r2, r2, #49152
 751 00dc 5A60     		str	r2, [r3, #4]
 400:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 752              		.loc 1 400 9 is_stmt 1 view .LVU181
 753              		.loc 1 400 18 is_stmt 0 view .LVU182
 754 00de 1A6B     		ldr	r2, [r3, #48]
 755 00e0 42F48072 		orr	r2, r2, #256
 756 00e4 1A63     		str	r2, [r3, #48]
 401:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 757              		.loc 1 401 9 is_stmt 1 view .LVU183
 758 00e6 7047     		bx	lr
 759              	.L34:
 402:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_ADCCK_AHB_DIV9:
 403:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV8;
 760              		.loc 1 403 9 view .LVU184
 761              		.loc 1 403 18 is_stmt 0 view .LVU185
 762 00e8 064B     		ldr	r3, .L45
 763 00ea 5A68     		ldr	r2, [r3, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 21


 764 00ec 42F44042 		orr	r2, r2, #49152
 765 00f0 5A60     		str	r2, [r3, #4]
 404:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCPSC2;
 766              		.loc 1 404 9 is_stmt 1 view .LVU186
 767              		.loc 1 404 18 is_stmt 0 view .LVU187
 768 00f2 1A6B     		ldr	r2, [r3, #48]
 769 00f4 42F00042 		orr	r2, r2, #-2147483648
 770 00f8 1A63     		str	r2, [r3, #48]
 405:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 771              		.loc 1 405 9 is_stmt 1 view .LVU188
 772              		.loc 1 405 18 is_stmt 0 view .LVU189
 773 00fa 1A6B     		ldr	r2, [r3, #48]
 774 00fc 42F48072 		orr	r2, r2, #256
 775 0100 1A63     		str	r2, [r3, #48]
 406:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 776              		.loc 1 406 9 is_stmt 1 view .LVU190
 777              	.L32:
 407:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     default:
 408:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 409:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     }
 410:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 778              		.loc 1 410 1 is_stmt 0 view .LVU191
 779 0102 7047     		bx	lr
 780              	.L46:
 781              		.align	2
 782              	.L45:
 783 0104 00100240 		.word	1073876992
 784 0108 FFFEFE7F 		.word	2147417855
 785              		.cfi_endproc
 786              	.LFE130:
 788              		.section	.text.rcu_usbfs_clock_config,"ax",%progbits
 789              		.align	1
 790              		.global	rcu_usbfs_clock_config
 791              		.syntax unified
 792              		.thumb
 793              		.thumb_func
 795              	rcu_usbfs_clock_config:
 796              	.LVL29:
 797              	.LFB131:
 411:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 412:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 413:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the USBFS clock prescaler selection
 414:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ck_usbfs: USBFS clock prescaler selection
 415:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 416:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFS_CKPLL_DIV1_5: select CK_PLL/1.5 as CK_USBFS
 417:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFS_CKPLL_DIV1: select CK_PLL as CK_USBFS
 418:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFS_CKPLL_DIV2_5: select CK_PLL/2.5 as CK_USBFS
 419:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFS_CKPLL_DIV2: select CK_PLL/2 as CK_USBFS
 420:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFS_CKPLL_DIV3: select CK_PLL/3 as CK_USBFS
 421:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USBFS_CKPLL_DIV3_5: select CK_PLL/3.5 as CK_USBFS
 422:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 423:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 424:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 425:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_usbfs_clock_config(uint32_t ck_usbfs)
 426:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 798              		.loc 1 426 1 is_stmt 1 view -0
 799              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 22


 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 427:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the USBFSPSC bits and set according to ck_usbfs */
 428:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_USBFSPSC;
 803              		.loc 1 428 5 view .LVU193
 804              		.loc 1 428 14 is_stmt 0 view .LVU194
 805 0000 094B     		ldr	r3, .L48
 806 0002 5A68     		ldr	r2, [r3, #4]
 807 0004 22F44002 		bic	r2, r2, #12582912
 808 0008 5A60     		str	r2, [r3, #4]
 429:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_USBFSPSC2;
 809              		.loc 1 429 5 is_stmt 1 view .LVU195
 810              		.loc 1 429 14 is_stmt 0 view .LVU196
 811 000a 1A6B     		ldr	r2, [r3, #48]
 812 000c 22F08042 		bic	r2, r2, #1073741824
 813 0010 1A63     		str	r2, [r3, #48]
 430:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 431:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 |= (ck_usbfs & (~RCU_CFG2_USBFSPSC2));
 814              		.loc 1 431 5 is_stmt 1 view .LVU197
 815              		.loc 1 431 14 is_stmt 0 view .LVU198
 816 0012 5A68     		ldr	r2, [r3, #4]
 817              		.loc 1 431 27 view .LVU199
 818 0014 20F08041 		bic	r1, r0, #1073741824
 819              		.loc 1 431 14 view .LVU200
 820 0018 0A43     		orrs	r2, r2, r1
 821 001a 5A60     		str	r2, [r3, #4]
 432:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 |= (ck_usbfs & RCU_CFG2_USBFSPSC2);
 822              		.loc 1 432 5 is_stmt 1 view .LVU201
 823              		.loc 1 432 14 is_stmt 0 view .LVU202
 824 001c 1A6B     		ldr	r2, [r3, #48]
 825              		.loc 1 432 27 view .LVU203
 826 001e 00F08040 		and	r0, r0, #1073741824
 827              	.LVL30:
 828              		.loc 1 432 14 view .LVU204
 829 0022 1043     		orrs	r0, r0, r2
 830 0024 1863     		str	r0, [r3, #48]
 433:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 831              		.loc 1 433 1 view .LVU205
 832 0026 7047     		bx	lr
 833              	.L49:
 834              		.align	2
 835              	.L48:
 836 0028 00100240 		.word	1073876992
 837              		.cfi_endproc
 838              	.LFE131:
 840              		.section	.text.rcu_ckout_config,"ax",%progbits
 841              		.align	1
 842              		.global	rcu_ckout_config
 843              		.syntax unified
 844              		.thumb
 845              		.thumb_func
 847              	rcu_ckout_config:
 848              	.LVL31:
 849              	.LFB132:
 434:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 435:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 23


 436:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the CK_OUT clock source and divider
 437:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ckout_src: CK_OUT clock source selection
 438:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 439:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUTSRC_NONE: no clock selected
 440:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUTSRC_IRC28M: IRC28M selected
 441:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUTSRC_IRC40K: IRC40K selected
 442:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUTSRC_LXTAL: LXTAL selected
 443:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUTSRC_CKSYS: CKSYS selected
 444:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUTSRC_IRC8M: IRC8M selected
 445:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUTSRC_HXTAL: HXTAL selected
 446:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUTSRC_CKPLL_DIV1: CK_PLL selected
 447:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUTSRC_CKPLL_DIV2: CK_PLL/2 selected
 448:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ckout_div: CK_OUT divider
 449:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CKOUT_DIVx(x=1,2,4,8,16,32,64,128): CK_OUT is divided by x
 450:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 451:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 452:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 453:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_ckout_config(uint32_t ckout_src, uint32_t ckout_div)
 454:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 850              		.loc 1 454 1 is_stmt 1 view -0
 851              		.cfi_startproc
 852              		@ args = 0, pretend = 0, frame = 0
 853              		@ frame_needed = 0, uses_anonymous_args = 0
 854              		@ link register save eliminated.
 455:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t ckout = 0U;
 855              		.loc 1 455 5 view .LVU207
 456:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     ckout = RCU_CFG0;
 856              		.loc 1 456 5 view .LVU208
 857              		.loc 1 456 11 is_stmt 0 view .LVU209
 858 0000 034A     		ldr	r2, .L51
 859 0002 5368     		ldr	r3, [r2, #4]
 860              	.LVL32:
 457:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the CKOUTSEL, CKOUTDIV and PLLDV bits and set according to ckout_src and ckout_div */
 458:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     ckout &= ~(RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
 861              		.loc 1 458 5 is_stmt 1 view .LVU210
 862              		.loc 1 458 11 is_stmt 0 view .LVU211
 863 0004 23F07743 		bic	r3, r3, #-150994944
 864              	.LVL33:
 459:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 = (ckout | ckout_src | ckout_div);
 865              		.loc 1 459 5 is_stmt 1 view .LVU212
 866              		.loc 1 459 23 is_stmt 0 view .LVU213
 867 0008 0343     		orrs	r3, r3, r0
 868              	.LVL34:
 869              		.loc 1 459 35 view .LVU214
 870 000a 0B43     		orrs	r3, r3, r1
 871              		.loc 1 459 14 view .LVU215
 872 000c 5360     		str	r3, [r2, #4]
 460:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 873              		.loc 1 460 1 view .LVU216
 874 000e 7047     		bx	lr
 875              	.L52:
 876              		.align	2
 877              	.L51:
 878 0010 00100240 		.word	1073876992
 879              		.cfi_endproc
 880              	.LFE132:
 882              		.section	.text.rcu_pll_preselection_config,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 24


 883              		.align	1
 884              		.global	rcu_pll_preselection_config
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 889              	rcu_pll_preselection_config:
 890              	.LVL35:
 891              	.LFB133:
 461:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 462:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 463:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the PLL clock source preselection
 464:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  pll_presel: PLL clock source preselection
 465:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 466:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PLLPRESEL_IRC48M: select IRC48M as PLL preselection clock
 467:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PLLPRESEL_HXTAL: select HXTAL as PLL preselection clock
 468:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 469:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 470:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 471:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_pll_preselection_config(uint32_t pll_presel)
 472:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 892              		.loc 1 472 1 is_stmt 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 473:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL);
 897              		.loc 1 473 5 view .LVU218
 898              		.loc 1 473 14 is_stmt 0 view .LVU219
 899 0000 044B     		ldr	r3, .L54
 900 0002 D96A     		ldr	r1, [r3, #44]
 901 0004 21F08041 		bic	r1, r1, #1073741824
 902 0008 D962     		str	r1, [r3, #44]
 474:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG1 |= pll_presel;
 903              		.loc 1 474 5 is_stmt 1 view .LVU220
 904              		.loc 1 474 14 is_stmt 0 view .LVU221
 905 000a DA6A     		ldr	r2, [r3, #44]
 906 000c 0243     		orrs	r2, r2, r0
 907 000e DA62     		str	r2, [r3, #44]
 475:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 908              		.loc 1 475 1 view .LVU222
 909 0010 7047     		bx	lr
 910              	.L55:
 911 0012 00BF     		.align	2
 912              	.L54:
 913 0014 00100240 		.word	1073876992
 914              		.cfi_endproc
 915              	.LFE133:
 917              		.section	.text.rcu_pll_config,"ax",%progbits
 918              		.align	1
 919              		.global	rcu_pll_config
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 924              	rcu_pll_config:
 925              	.LVL36:
 926              	.LFB134:
 476:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 25


 477:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 478:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the PLL clock source selection and PLL multiply factor
 479:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 480:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 481:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: select CK_IRC8M/2 as PLL source clock
 482:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PLLSRC_HXTAL_IRC48M: select HXTAL or IRC48M as PLL source clock
 483:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  pll_mul: PLL multiply factor
 484:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 485:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PLL_MULx(x=2..64): PLL source clock * x
 486:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 487:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 488:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 489:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 490:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 927              		.loc 1 490 1 is_stmt 1 view -0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 0
 930              		@ frame_needed = 0, uses_anonymous_args = 0
 931              		@ link register save eliminated.
 932              		.loc 1 490 1 is_stmt 0 view .LVU224
 933 0000 10B4     		push	{r4}
 934              	.LCFI0:
 935              		.cfi_def_cfa_offset 4
 936              		.cfi_offset 4, -4
 491:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4);
 937              		.loc 1 491 5 is_stmt 1 view .LVU225
 938              		.loc 1 491 14 is_stmt 0 view .LVU226
 939 0002 0D4B     		ldr	r3, .L58
 940 0004 5A68     		ldr	r2, [r3, #4]
 941 0006 22F00362 		bic	r2, r2, #137363456
 942 000a 22F45022 		bic	r2, r2, #851968
 943 000e 5A60     		str	r2, [r3, #4]
 492:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLMF5);
 944              		.loc 1 492 5 is_stmt 1 view .LVU227
 945              		.loc 1 492 14 is_stmt 0 view .LVU228
 946 0010 DC6A     		ldr	r4, [r3, #44]
 947 0012 24F00044 		bic	r4, r4, #-2147483648
 948 0016 DC62     		str	r4, [r3, #44]
 493:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG0 |= (pll_src | (pll_mul & (~RCU_CFG1_PLLMF5)));
 949              		.loc 1 493 5 is_stmt 1 view .LVU229
 950              		.loc 1 493 14 is_stmt 0 view .LVU230
 951 0018 5A68     		ldr	r2, [r3, #4]
 952              		.loc 1 493 37 view .LVU231
 953 001a 21F0004C 		bic	ip, r1, #-2147483648
 954              		.loc 1 493 26 view .LVU232
 955 001e 4CEA000C 		orr	ip, ip, r0
 956              		.loc 1 493 14 view .LVU233
 957 0022 42EA0C02 		orr	r2, r2, ip
 958 0026 5A60     		str	r2, [r3, #4]
 494:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG1 |= (pll_mul & RCU_CFG1_PLLMF5);
 959              		.loc 1 494 5 is_stmt 1 view .LVU234
 960              		.loc 1 494 14 is_stmt 0 view .LVU235
 961 0028 DA6A     		ldr	r2, [r3, #44]
 962              		.loc 1 494 26 view .LVU236
 963 002a 01F00041 		and	r1, r1, #-2147483648
 964              	.LVL37:
 965              		.loc 1 494 14 view .LVU237
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 26


 966 002e 1143     		orrs	r1, r1, r2
 967 0030 D962     		str	r1, [r3, #44]
 495:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 968              		.loc 1 495 1 view .LVU238
 969 0032 10BC     		pop	{r4}
 970              	.LCFI1:
 971              		.cfi_restore 4
 972              		.cfi_def_cfa_offset 0
 973 0034 7047     		bx	lr
 974              	.L59:
 975 0036 00BF     		.align	2
 976              	.L58:
 977 0038 00100240 		.word	1073876992
 978              		.cfi_endproc
 979              	.LFE134:
 981              		.section	.text.rcu_usart_clock_config,"ax",%progbits
 982              		.align	1
 983              		.global	rcu_usart_clock_config
 984              		.syntax unified
 985              		.thumb
 986              		.thumb_func
 988              	rcu_usart_clock_config:
 989              	.LVL38:
 990              	.LFB135:
 496:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 497:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 498:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the USART clock source selection
 499:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ck_usart: USART clock source selection
 500:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 501:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USART0SRC_CKAPB2: CK_USART0 select CK_APB2
 502:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USART0SRC_CKSYS: CK_USART0 select CK_SYS
 503:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USART0SRC_LXTAL: CK_USART0 select CK_LXTAL
 504:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_USART0SRC_IRC8M: CK_USART0 select CK_IRC8M
 505:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 506:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 507:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 508:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_usart_clock_config(uint32_t ck_usart)
 509:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 991              		.loc 1 509 1 is_stmt 1 view -0
 992              		.cfi_startproc
 993              		@ args = 0, pretend = 0, frame = 0
 994              		@ frame_needed = 0, uses_anonymous_args = 0
 995              		@ link register save eliminated.
 510:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the USART0SEL bits and set according to ck_usart */
 511:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_USART0SEL;
 996              		.loc 1 511 5 view .LVU240
 997              		.loc 1 511 14 is_stmt 0 view .LVU241
 998 0000 044B     		ldr	r3, .L61
 999 0002 196B     		ldr	r1, [r3, #48]
 1000 0004 21F00301 		bic	r1, r1, #3
 1001 0008 1963     		str	r1, [r3, #48]
 512:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 |= ck_usart;
 1002              		.loc 1 512 5 is_stmt 1 view .LVU242
 1003              		.loc 1 512 14 is_stmt 0 view .LVU243
 1004 000a 1A6B     		ldr	r2, [r3, #48]
 1005 000c 0243     		orrs	r2, r2, r0
 1006 000e 1A63     		str	r2, [r3, #48]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 27


 513:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1007              		.loc 1 513 1 view .LVU244
 1008 0010 7047     		bx	lr
 1009              	.L62:
 1010 0012 00BF     		.align	2
 1011              	.L61:
 1012 0014 00100240 		.word	1073876992
 1013              		.cfi_endproc
 1014              	.LFE135:
 1016              		.section	.text.rcu_cec_clock_config,"ax",%progbits
 1017              		.align	1
 1018              		.global	rcu_cec_clock_config
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1023              	rcu_cec_clock_config:
 1024              	.LVL39:
 1025              	.LFB136:
 514:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 515:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 516:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the CEC clock source selection
 517:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ck_cec: CEC clock source selection
 518:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 519:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CECSRC_IRC8M_DIV244: CK_CEC select CK_IRC8M/244
 520:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CECSRC_LXTAL: CK_CEC select CK_LXTAL
 521:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 522:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 523:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 524:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_cec_clock_config(uint32_t ck_cec)
 525:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1026              		.loc 1 525 1 is_stmt 1 view -0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030              		@ link register save eliminated.
 526:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the CECSEL bit and set according to ck_cec */
 527:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_CECSEL;
 1031              		.loc 1 527 5 view .LVU246
 1032              		.loc 1 527 14 is_stmt 0 view .LVU247
 1033 0000 044B     		ldr	r3, .L64
 1034 0002 196B     		ldr	r1, [r3, #48]
 1035 0004 21F04001 		bic	r1, r1, #64
 1036 0008 1963     		str	r1, [r3, #48]
 528:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG2 |= ck_cec;
 1037              		.loc 1 528 5 is_stmt 1 view .LVU248
 1038              		.loc 1 528 14 is_stmt 0 view .LVU249
 1039 000a 1A6B     		ldr	r2, [r3, #48]
 1040 000c 0243     		orrs	r2, r2, r0
 1041 000e 1A63     		str	r2, [r3, #48]
 529:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1042              		.loc 1 529 1 view .LVU250
 1043 0010 7047     		bx	lr
 1044              	.L65:
 1045 0012 00BF     		.align	2
 1046              	.L64:
 1047 0014 00100240 		.word	1073876992
 1048              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 28


 1049              	.LFE136:
 1051              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 1052              		.align	1
 1053              		.global	rcu_rtc_clock_config
 1054              		.syntax unified
 1055              		.thumb
 1056              		.thumb_func
 1058              	rcu_rtc_clock_config:
 1059              	.LVL40:
 1060              	.LFB137:
 530:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 531:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 532:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the RTC clock source selection
 533:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 534:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 535:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 536:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 537:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 538:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV32: CK_HXTAL/32 selected as RTC source clock
 539:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 540:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 541:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 542:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 543:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1061              		.loc 1 543 1 is_stmt 1 view -0
 1062              		.cfi_startproc
 1063              		@ args = 0, pretend = 0, frame = 0
 1064              		@ frame_needed = 0, uses_anonymous_args = 0
 1065              		@ link register save eliminated.
 544:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 545:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_RTCSRC;
 1066              		.loc 1 545 5 view .LVU252
 1067              		.loc 1 545 15 is_stmt 0 view .LVU253
 1068 0000 044B     		ldr	r3, .L67
 1069 0002 196A     		ldr	r1, [r3, #32]
 1070 0004 21F44071 		bic	r1, r1, #768
 1071 0008 1962     		str	r1, [r3, #32]
 546:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_BDCTL |= rtc_clock_source;
 1072              		.loc 1 546 5 is_stmt 1 view .LVU254
 1073              		.loc 1 546 15 is_stmt 0 view .LVU255
 1074 000a 1A6A     		ldr	r2, [r3, #32]
 1075 000c 0243     		orrs	r2, r2, r0
 1076 000e 1A62     		str	r2, [r3, #32]
 547:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1077              		.loc 1 547 1 view .LVU256
 1078 0010 7047     		bx	lr
 1079              	.L68:
 1080 0012 00BF     		.align	2
 1081              	.L67:
 1082 0014 00100240 		.word	1073876992
 1083              		.cfi_endproc
 1084              	.LFE137:
 1086              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 1087              		.align	1
 1088              		.global	rcu_ck48m_clock_config
 1089              		.syntax unified
 1090              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 29


 1091              		.thumb_func
 1093              	rcu_ck48m_clock_config:
 1094              	.LVL41:
 1095              	.LFB138:
 548:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 549:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 550:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the CK48M clock source selection
 551:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 552:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 553:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CK48MSRC_PLL48M: CK_PLL48M selected as CK48M source clock
 554:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 555:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 556:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 557:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 558:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 559:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1096              		.loc 1 559 1 is_stmt 1 view -0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 0
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100              		@ link register save eliminated.
 560:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t reg;
 1101              		.loc 1 560 5 view .LVU258
 561:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 562:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     reg = RCU_ADDCTL;
 1102              		.loc 1 562 5 view .LVU259
 1103              		.loc 1 562 9 is_stmt 0 view .LVU260
 1104 0000 044A     		ldr	r2, .L70
 1105 0002 D2F8C030 		ldr	r3, [r2, #192]
 1106              	.LVL42:
 563:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the CK48MSEL bit and set according to ck48m_clock_source */
 564:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 1107              		.loc 1 564 5 is_stmt 1 view .LVU261
 1108              		.loc 1 564 9 is_stmt 0 view .LVU262
 1109 0006 23F00103 		bic	r3, r3, #1
 1110              	.LVL43:
 565:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1111              		.loc 1 565 5 is_stmt 1 view .LVU263
 1112              		.loc 1 565 23 is_stmt 0 view .LVU264
 1113 000a 0343     		orrs	r3, r3, r0
 1114              	.LVL44:
 1115              		.loc 1 565 16 view .LVU265
 1116 000c C2F8C030 		str	r3, [r2, #192]
 566:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1117              		.loc 1 566 1 view .LVU266
 1118 0010 7047     		bx	lr
 1119              	.L71:
 1120 0012 00BF     		.align	2
 1121              	.L70:
 1122 0014 00100240 		.word	1073876992
 1123              		.cfi_endproc
 1124              	.LFE138:
 1126              		.section	.text.rcu_hxtal_prediv_config,"ax",%progbits
 1127              		.align	1
 1128              		.global	rcu_hxtal_prediv_config
 1129              		.syntax unified
 1130              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 30


 1131              		.thumb_func
 1133              	rcu_hxtal_prediv_config:
 1134              	.LVL45:
 1135              	.LFB139:
 567:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 568:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 569:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the HXTAL divider used as input of PLL
 570:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  hxtal_prediv: HXTAL divider used as input of PLL
 571:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 572:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PLL_PREDVx(x=1..16): HXTAL or IRC48M divided x used as input of PLL
 573:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 574:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 575:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 576:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_hxtal_prediv_config(uint32_t hxtal_prediv)
 577:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1136              		.loc 1 577 1 is_stmt 1 view -0
 1137              		.cfi_startproc
 1138              		@ args = 0, pretend = 0, frame = 0
 1139              		@ frame_needed = 0, uses_anonymous_args = 0
 1140              		@ link register save eliminated.
 578:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t prediv = 0U;
 1141              		.loc 1 578 5 view .LVU268
 579:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     prediv = RCU_CFG1;
 1142              		.loc 1 579 5 view .LVU269
 1143              		.loc 1 579 12 is_stmt 0 view .LVU270
 1144 0000 034A     		ldr	r2, .L73
 1145 0002 D36A     		ldr	r3, [r2, #44]
 1146              	.LVL46:
 580:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the HXTALPREDV bits and set according to hxtal_prediv */
 581:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     prediv &= ~RCU_CFG1_PREDV;
 1147              		.loc 1 581 5 is_stmt 1 view .LVU271
 1148              		.loc 1 581 12 is_stmt 0 view .LVU272
 1149 0004 23F00F03 		bic	r3, r3, #15
 1150              	.LVL47:
 582:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CFG1 = (prediv | hxtal_prediv);
 1151              		.loc 1 582 5 is_stmt 1 view .LVU273
 1152              		.loc 1 582 24 is_stmt 0 view .LVU274
 1153 0008 0343     		orrs	r3, r3, r0
 1154              	.LVL48:
 1155              		.loc 1 582 14 view .LVU275
 1156 000a D362     		str	r3, [r2, #44]
 583:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1157              		.loc 1 583 1 view .LVU276
 1158 000c 7047     		bx	lr
 1159              	.L74:
 1160 000e 00BF     		.align	2
 1161              	.L73:
 1162 0010 00100240 		.word	1073876992
 1163              		.cfi_endproc
 1164              	.LFE139:
 1166              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1167              		.align	1
 1168              		.global	rcu_lxtal_drive_capability_config
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1173              	rcu_lxtal_drive_capability_config:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 31


 1174              	.LVL49:
 1175              	.LFB140:
 584:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 585:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 586:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      configure the LXTAL drive capability
 587:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 588:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 589:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
 590:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 591:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 592:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
 593:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 594:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 595:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 596:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 597:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1176              		.loc 1 597 1 is_stmt 1 view -0
 1177              		.cfi_startproc
 1178              		@ args = 0, pretend = 0, frame = 0
 1179              		@ frame_needed = 0, uses_anonymous_args = 0
 1180              		@ link register save eliminated.
 598:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 599:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_LXTALDRI;
 1181              		.loc 1 599 5 view .LVU278
 1182              		.loc 1 599 15 is_stmt 0 view .LVU279
 1183 0000 044B     		ldr	r3, .L76
 1184 0002 196A     		ldr	r1, [r3, #32]
 1185 0004 21F01801 		bic	r1, r1, #24
 1186 0008 1962     		str	r1, [r3, #32]
 600:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_BDCTL |= lxtal_dricap;
 1187              		.loc 1 600 5 is_stmt 1 view .LVU280
 1188              		.loc 1 600 15 is_stmt 0 view .LVU281
 1189 000a 1A6A     		ldr	r2, [r3, #32]
 1190 000c 0243     		orrs	r2, r2, r0
 1191 000e 1A62     		str	r2, [r3, #32]
 601:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1192              		.loc 1 601 1 view .LVU282
 1193 0010 7047     		bx	lr
 1194              	.L77:
 1195 0012 00BF     		.align	2
 1196              	.L76:
 1197 0014 00100240 		.word	1073876992
 1198              		.cfi_endproc
 1199              	.LFE140:
 1201              		.section	.text.rcu_flag_get,"ax",%progbits
 1202              		.align	1
 1203              		.global	rcu_flag_get
 1204              		.syntax unified
 1205              		.thumb
 1206              		.thumb_func
 1208              	rcu_flag_get:
 1209              	.LVL50:
 1210              	.LFB141:
 602:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 603:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 604:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 605:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 32


 606:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 607:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 608:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 609:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 610:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 611:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 612:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_IRC28MSTB: IRC28M stabilization flag
 613:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
 614:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_V12RST: V12 domain power reset flag
 615:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_OBLRST: option byte loader reset flag
 616:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_EPRST: external pin reset flag
 617:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 618:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 619:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 620:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 621:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 622:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 623:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     FlagStatus: SET or RESET
 624:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 625:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 626:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1211              		.loc 1 626 1 is_stmt 1 view -0
 1212              		.cfi_startproc
 1213              		@ args = 0, pretend = 0, frame = 0
 1214              		@ frame_needed = 0, uses_anonymous_args = 0
 1215              		@ link register save eliminated.
 627:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))) {
 1216              		.loc 1 627 5 view .LVU284
 1217              		.loc 1 627 18 is_stmt 0 view .LVU285
 1218 0000 8309     		lsrs	r3, r0, #6
 1219 0002 03F18043 		add	r3, r3, #1073741824
 1220 0006 03F50433 		add	r3, r3, #135168
 1221 000a 1B68     		ldr	r3, [r3]
 1222              		.loc 1 627 38 view .LVU286
 1223 000c 00F01F00 		and	r0, r0, #31
 1224              	.LVL51:
 1225              		.loc 1 627 14 view .LVU287
 1226 0010 23FA00F0 		lsr	r0, r3, r0
 1227              		.loc 1 627 7 view .LVU288
 1228 0014 10F0010F 		tst	r0, #1
 1229 0018 01D0     		beq	.L80
 628:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         return SET;
 1230              		.loc 1 628 16 view .LVU289
 1231 001a 0120     		movs	r0, #1
 1232 001c 7047     		bx	lr
 1233              	.L80:
 629:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     } else {
 630:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         return RESET;
 1234              		.loc 1 630 16 view .LVU290
 1235 001e 0020     		movs	r0, #0
 631:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     }
 632:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1236              		.loc 1 632 1 view .LVU291
 1237 0020 7047     		bx	lr
 1238              		.cfi_endproc
 1239              	.LFE141:
 1241              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 33


 1242              		.align	1
 1243              		.global	rcu_all_reset_flag_clear
 1244              		.syntax unified
 1245              		.thumb
 1246              		.thumb_func
 1248              	rcu_all_reset_flag_clear:
 1249              	.LFB142:
 633:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 634:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 635:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      clear the reset flag
 636:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  none
 637:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 638:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 639:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 640:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_all_reset_flag_clear(void)
 641:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1250              		.loc 1 641 1 is_stmt 1 view -0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
 642:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 1255              		.loc 1 642 5 view .LVU293
 1256              		.loc 1 642 16 is_stmt 0 view .LVU294
 1257 0000 024A     		ldr	r2, .L82
 1258 0002 536A     		ldr	r3, [r2, #36]
 1259 0004 43F08073 		orr	r3, r3, #16777216
 1260 0008 5362     		str	r3, [r2, #36]
 643:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1261              		.loc 1 643 1 view .LVU295
 1262 000a 7047     		bx	lr
 1263              	.L83:
 1264              		.align	2
 1265              	.L82:
 1266 000c 00100240 		.word	1073876992
 1267              		.cfi_endproc
 1268              	.LFE142:
 1270              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 1271              		.align	1
 1272              		.global	rcu_interrupt_flag_get
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1277              	rcu_interrupt_flag_get:
 1278              	.LVL52:
 1279              	.LFB143:
 644:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 645:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 646:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 647:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 648:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 649:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 650:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 651:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 652:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 653:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 654:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC28MSTB: IRC28M stabilization interrupt flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 34


 655:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
 656:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 657:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 658:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     FlagStatus: SET or RESET
 659:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 660:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 661:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1280              		.loc 1 661 1 is_stmt 1 view -0
 1281              		.cfi_startproc
 1282              		@ args = 0, pretend = 0, frame = 0
 1283              		@ frame_needed = 0, uses_anonymous_args = 0
 1284              		@ link register save eliminated.
 662:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))) {
 1285              		.loc 1 662 5 view .LVU297
 1286              		.loc 1 662 18 is_stmt 0 view .LVU298
 1287 0000 8309     		lsrs	r3, r0, #6
 1288 0002 03F18043 		add	r3, r3, #1073741824
 1289 0006 03F50433 		add	r3, r3, #135168
 1290 000a 1B68     		ldr	r3, [r3]
 1291              		.loc 1 662 42 view .LVU299
 1292 000c 00F01F00 		and	r0, r0, #31
 1293              	.LVL53:
 1294              		.loc 1 662 14 view .LVU300
 1295 0010 23FA00F0 		lsr	r0, r3, r0
 1296              		.loc 1 662 7 view .LVU301
 1297 0014 10F0010F 		tst	r0, #1
 1298 0018 01D0     		beq	.L86
 663:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         return SET;
 1299              		.loc 1 663 16 view .LVU302
 1300 001a 0120     		movs	r0, #1
 1301 001c 7047     		bx	lr
 1302              	.L86:
 664:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     } else {
 665:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         return RESET;
 1303              		.loc 1 665 16 view .LVU303
 1304 001e 0020     		movs	r0, #0
 666:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     }
 667:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1305              		.loc 1 667 1 view .LVU304
 1306 0020 7047     		bx	lr
 1307              		.cfi_endproc
 1308              	.LFE143:
 1310              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 1311              		.align	1
 1312              		.global	rcu_interrupt_flag_clear
 1313              		.syntax unified
 1314              		.thumb
 1315              		.thumb_func
 1317              	rcu_interrupt_flag_clear:
 1318              	.LVL54:
 1319              	.LFB144:
 668:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 669:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 670:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      clear the interrupt flags
 671:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  int_flag_clear: clock stabilization and stuck interrupt flags clear, refer to rcu_i
 672:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 673:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 35


 674:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 675:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 676:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 677:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 678:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC28MSTB_CLR: IRC28M stabilization interrupt flag clear
 679:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
 680:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 681:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 682:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 683:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 684:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)
 685:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1320              		.loc 1 685 1 is_stmt 1 view -0
 1321              		.cfi_startproc
 1322              		@ args = 0, pretend = 0, frame = 0
 1323              		@ frame_needed = 0, uses_anonymous_args = 0
 1324              		@ link register save eliminated.
 686:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(int_flag_clear) |= BIT(RCU_BIT_POS(int_flag_clear));
 1325              		.loc 1 686 5 view .LVU306
 1326              		.loc 1 686 33 is_stmt 0 view .LVU307
 1327 0000 8309     		lsrs	r3, r0, #6
 1328 0002 03F18043 		add	r3, r3, #1073741824
 1329 0006 03F50433 		add	r3, r3, #135168
 1330 000a 1A68     		ldr	r2, [r3]
 1331              		.loc 1 686 36 view .LVU308
 1332 000c 00F01F00 		and	r0, r0, #31
 1333              	.LVL55:
 1334              		.loc 1 686 36 view .LVU309
 1335 0010 0121     		movs	r1, #1
 1336 0012 01FA00F0 		lsl	r0, r1, r0
 1337              		.loc 1 686 33 view .LVU310
 1338 0016 1043     		orrs	r0, r0, r2
 1339 0018 1860     		str	r0, [r3]
 687:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1340              		.loc 1 687 1 view .LVU311
 1341 001a 7047     		bx	lr
 1342              		.cfi_endproc
 1343              	.LFE144:
 1345              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 1346              		.align	1
 1347              		.global	rcu_interrupt_enable
 1348              		.syntax unified
 1349              		.thumb
 1350              		.thumb_func
 1352              	rcu_interrupt_enable:
 1353              	.LVL56:
 1354              	.LFB145:
 688:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 689:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 690:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      enable the stabilization interrupt
 691:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 692:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 693:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 694:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 695:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 696:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 697:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 36


 698:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_IRC28MSTB: IRC28M stabilization interrupt enable
 699:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 700:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 701:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 702:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 703:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_interrupt_enable(rcu_int_enum stab_int)
 704:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1355              		.loc 1 704 1 is_stmt 1 view -0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 0
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359              		@ link register save eliminated.
 705:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(stab_int) |= BIT(RCU_BIT_POS(stab_int));
 1360              		.loc 1 705 5 view .LVU313
 1361              		.loc 1 705 27 is_stmt 0 view .LVU314
 1362 0000 8309     		lsrs	r3, r0, #6
 1363 0002 03F18043 		add	r3, r3, #1073741824
 1364 0006 03F50433 		add	r3, r3, #135168
 1365 000a 1A68     		ldr	r2, [r3]
 1366              		.loc 1 705 30 view .LVU315
 1367 000c 00F01F00 		and	r0, r0, #31
 1368              	.LVL57:
 1369              		.loc 1 705 30 view .LVU316
 1370 0010 0121     		movs	r1, #1
 1371 0012 01FA00F0 		lsl	r0, r1, r0
 1372              		.loc 1 705 27 view .LVU317
 1373 0016 1043     		orrs	r0, r0, r2
 1374 0018 1860     		str	r0, [r3]
 706:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1375              		.loc 1 706 1 view .LVU318
 1376 001a 7047     		bx	lr
 1377              		.cfi_endproc
 1378              	.LFE145:
 1380              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 1381              		.align	1
 1382              		.global	rcu_interrupt_disable
 1383              		.syntax unified
 1384              		.thumb
 1385              		.thumb_func
 1387              	rcu_interrupt_disable:
 1388              	.LVL58:
 1389              	.LFB146:
 707:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 708:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 709:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 710:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      disable the stabilization interrupt
 711:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 712:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 713:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt disable
 714:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt disable
 715:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt disable
 716:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt disable
 717:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt disable
 718:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_IRC28MSTB: IRC28M stabilization interrupt disable
 719:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt disable
 720:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 721:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 37


 722:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 723:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_interrupt_disable(rcu_int_enum stab_int)
 724:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1390              		.loc 1 724 1 is_stmt 1 view -0
 1391              		.cfi_startproc
 1392              		@ args = 0, pretend = 0, frame = 0
 1393              		@ frame_needed = 0, uses_anonymous_args = 0
 1394              		@ link register save eliminated.
 725:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(stab_int) &= ~BIT(RCU_BIT_POS(stab_int));
 1395              		.loc 1 725 5 view .LVU320
 1396              		.loc 1 725 27 is_stmt 0 view .LVU321
 1397 0000 8309     		lsrs	r3, r0, #6
 1398 0002 03F18043 		add	r3, r3, #1073741824
 1399 0006 03F50433 		add	r3, r3, #135168
 1400 000a 1A68     		ldr	r2, [r3]
 1401              		.loc 1 725 31 view .LVU322
 1402 000c 00F01F00 		and	r0, r0, #31
 1403              	.LVL59:
 1404              		.loc 1 725 31 view .LVU323
 1405 0010 0121     		movs	r1, #1
 1406 0012 01FA00F0 		lsl	r0, r1, r0
 1407              		.loc 1 725 27 view .LVU324
 1408 0016 22EA0000 		bic	r0, r2, r0
 1409 001a 1860     		str	r0, [r3]
 726:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1410              		.loc 1 726 1 view .LVU325
 1411 001c 7047     		bx	lr
 1412              		.cfi_endproc
 1413              	.LFE146:
 1415              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1416              		.align	1
 1417              		.global	rcu_osci_stab_wait
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1422              	rcu_osci_stab_wait:
 1423              	.LVL60:
 1424              	.LFB147:
 727:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 728:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 729:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      wait until oscillator stabilization flags is SET
 730:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 731:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 732:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 733:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 734:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC8M: IRC8M
 735:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC28M: IRC28M
 736:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 737:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC40K: IRC40K
 738:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PLL_CK: PLL
 739:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 740:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 741:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 742:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 743:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1425              		.loc 1 743 1 is_stmt 1 view -0
 1426              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 38


 1427              		@ args = 0, pretend = 0, frame = 0
 1428              		@ frame_needed = 0, uses_anonymous_args = 0
 1429              		.loc 1 743 1 is_stmt 0 view .LVU327
 1430 0000 10B5     		push	{r4, lr}
 1431              	.LCFI2:
 1432              		.cfi_def_cfa_offset 8
 1433              		.cfi_offset 4, -8
 1434              		.cfi_offset 14, -4
 744:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t stb_cnt = 0U;
 1435              		.loc 1 744 5 is_stmt 1 view .LVU328
 1436              	.LVL61:
 745:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     ErrStatus reval = ERROR;
 1437              		.loc 1 745 5 view .LVU329
 746:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     FlagStatus osci_stat = RESET;
 1438              		.loc 1 746 5 view .LVU330
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     switch(osci) {
 1439              		.loc 1 747 5 view .LVU331
 1440 0002 B0F5006F 		cmp	r0, #2048
 1441 0006 59D0     		beq	.L114
 1442 0008 20D8     		bhi	.L92
 1443 000a 1028     		cmp	r0, #16
 1444 000c 44D0     		beq	.L115
 1445 000e 1828     		cmp	r0, #24
 1446 0010 0DD1     		bne	.L129
 1447 0012 0020     		movs	r0, #0
 1448              	.LVL62:
 1449              		.loc 1 747 5 is_stmt 0 view .LVU332
 1450 0014 0446     		mov	r4, r0
 1451              	.LVL63:
 1452              	.L94:
 748:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 749:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* wait until HXTAL is stabilization and osci_stat is not more than timeout */
 750:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 751:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 752:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 753:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 754:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)) {
 755:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 756:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 757:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 758:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* wait LXTAL stable */
 759:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_LXTAL:
 760:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 761:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 762:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 763:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 764:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 765:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* check whether flag is set or not */
 766:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)) {
 767:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 768:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 769:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 770:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 771:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* wait IRC8M stable */
 772:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC8M:
 773:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)) {
 774:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 39


 775:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 776:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 777:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 778:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* check whether flag is set or not */
 779:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)) {
 780:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 781:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 782:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 783:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 784:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* wait IRC28M stable */
 785:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC28M:
 786:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 787:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC28MSTB);
 788:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 789:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 790:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 791:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* check whether flag is set or not */
 792:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC28MSTB)) {
 793:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 794:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 795:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 796:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* wait IRC48M stable */
 797:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC48M:
 798:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 799:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 800:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 801:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 802:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 803:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* check whether flag is set or not */
 804:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)) {
 805:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 806:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 807:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 808:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 809:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* wait IRC40K stable */
 810:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC40K:
 811:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 812:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 813:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 814:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 815:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 816:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* check whether flag is set or not */
 817:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)) {
 818:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 819:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 820:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 821:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 822:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* wait PLL stable */
 823:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_PLL_CK:
 824:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 1453              		.loc 1 824 14 is_stmt 1 view .LVU333
 1454 0016 0028     		cmp	r0, #0
 1455 0018 40F09080 		bne	.L112
 1456              		.loc 1 824 36 is_stmt 0 discriminator 1 view .LVU334
 1457 001c 4B4B     		ldr	r3, .L133
 1458 001e 9C42     		cmp	r4, r3
 1459 0020 00F08C80 		beq	.L112
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 40


 825:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1460              		.loc 1 825 13 is_stmt 1 view .LVU335
 1461              		.loc 1 825 25 is_stmt 0 view .LVU336
 1462 0024 1920     		movs	r0, #25
 1463              	.LVL64:
 1464              		.loc 1 825 25 view .LVU337
 1465 0026 FFF7FEFF 		bl	rcu_flag_get
 1466              	.LVL65:
 826:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1467              		.loc 1 826 13 is_stmt 1 view .LVU338
 1468              		.loc 1 826 20 is_stmt 0 view .LVU339
 1469 002a 0134     		adds	r4, r4, #1
 1470              	.LVL66:
 1471              		.loc 1 826 20 view .LVU340
 1472 002c F3E7     		b	.L94
 1473              	.LVL67:
 1474              	.L129:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1475              		.loc 1 747 5 view .LVU341
 1476 002e 58B9     		cbnz	r0, .L130
 1477 0030 0020     		movs	r0, #0
 1478              	.LVL68:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1479              		.loc 1 747 5 view .LVU342
 1480 0032 0446     		mov	r4, r0
 1481              	.LVL69:
 1482              	.L95:
 773:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1483              		.loc 1 773 14 is_stmt 1 view .LVU343
 1484 0034 0028     		cmp	r0, #0
 1485 0036 56D1     		bne	.L104
 773:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1486              		.loc 1 773 36 is_stmt 0 discriminator 1 view .LVU344
 1487 0038 B4F5A06F 		cmp	r4, #1280
 1488 003c 53D0     		beq	.L104
 774:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1489              		.loc 1 774 13 is_stmt 1 view .LVU345
 774:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1490              		.loc 1 774 25 is_stmt 0 view .LVU346
 1491 003e 0120     		movs	r0, #1
 1492              	.LVL70:
 774:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1493              		.loc 1 774 25 view .LVU347
 1494 0040 FFF7FEFF 		bl	rcu_flag_get
 1495              	.LVL71:
 775:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1496              		.loc 1 775 13 is_stmt 1 view .LVU348
 775:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1497              		.loc 1 775 20 is_stmt 0 view .LVU349
 1498 0044 0134     		adds	r4, r4, #1
 1499              	.LVL72:
 775:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1500              		.loc 1 775 20 view .LVU350
 1501 0046 F5E7     		b	.L95
 1502              	.LVL73:
 1503              	.L130:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 41


 1504              		.loc 1 747 5 view .LVU351
 1505 0048 0020     		movs	r0, #0
 1506              	.LVL74:
 1507              	.L96:
 827:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 828:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 829:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* check whether flag is set or not */
 830:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)) {
 831:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 832:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 833:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 834:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 835:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     default:
 836:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 837:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     }
 838:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* return value */
 839:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     return reval;
 1508              		.loc 1 839 5 is_stmt 1 view .LVU352
 840:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1509              		.loc 1 840 1 is_stmt 0 view .LVU353
 1510 004a 10BD     		pop	{r4, pc}
 1511              	.LVL75:
 1512              	.L92:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1513              		.loc 1 747 5 view .LVU354
 1514 004c B0F5506F 		cmp	r0, #3328
 1515 0050 50D0     		beq	.L118
 1516 0052 43F21003 		movw	r3, #12304
 1517 0056 9842     		cmp	r0, r3
 1518 0058 0CD1     		bne	.L131
 1519 005a 0020     		movs	r0, #0
 1520              	.LVL76:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1521              		.loc 1 747 5 view .LVU355
 1522 005c 0446     		mov	r4, r0
 1523              	.LVL77:
 1524              	.L98:
 798:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1525              		.loc 1 798 14 is_stmt 1 view .LVU356
 1526 005e 0028     		cmp	r0, #0
 1527 0060 5CD1     		bne	.L108
 798:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1528              		.loc 1 798 36 is_stmt 0 discriminator 1 view .LVU357
 1529 0062 3A4B     		ldr	r3, .L133
 1530 0064 9C42     		cmp	r4, r3
 1531 0066 59D0     		beq	.L108
 799:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1532              		.loc 1 799 13 is_stmt 1 view .LVU358
 799:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1533              		.loc 1 799 25 is_stmt 0 view .LVU359
 1534 0068 43F21100 		movw	r0, #12305
 1535              	.LVL78:
 799:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1536              		.loc 1 799 25 view .LVU360
 1537 006c FFF7FEFF 		bl	rcu_flag_get
 1538              	.LVL79:
 800:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 42


 1539              		.loc 1 800 13 is_stmt 1 view .LVU361
 800:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1540              		.loc 1 800 20 is_stmt 0 view .LVU362
 1541 0070 0134     		adds	r4, r4, #1
 1542              	.LVL80:
 800:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1543              		.loc 1 800 20 view .LVU363
 1544 0072 F4E7     		b	.L98
 1545              	.LVL81:
 1546              	.L131:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1547              		.loc 1 747 5 view .LVU364
 1548 0074 B0F5106F 		cmp	r0, #2304
 1549 0078 0CD1     		bne	.L132
 1550 007a 0020     		movs	r0, #0
 1551              	.LVL82:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1552              		.loc 1 747 5 view .LVU365
 1553 007c 0446     		mov	r4, r0
 1554              	.LVL83:
 1555              	.L99:
 811:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1556              		.loc 1 811 14 is_stmt 1 view .LVU366
 1557 007e 0028     		cmp	r0, #0
 1558 0080 54D1     		bne	.L110
 811:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1559              		.loc 1 811 36 is_stmt 0 discriminator 1 view .LVU367
 1560 0082 324B     		ldr	r3, .L133
 1561 0084 9C42     		cmp	r4, r3
 1562 0086 51D0     		beq	.L110
 812:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1563              		.loc 1 812 13 is_stmt 1 view .LVU368
 812:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1564              		.loc 1 812 25 is_stmt 0 view .LVU369
 1565 0088 40F60110 		movw	r0, #2305
 1566              	.LVL84:
 812:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1567              		.loc 1 812 25 view .LVU370
 1568 008c FFF7FEFF 		bl	rcu_flag_get
 1569              	.LVL85:
 813:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1570              		.loc 1 813 13 is_stmt 1 view .LVU371
 813:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1571              		.loc 1 813 20 is_stmt 0 view .LVU372
 1572 0090 0134     		adds	r4, r4, #1
 1573              	.LVL86:
 813:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1574              		.loc 1 813 20 view .LVU373
 1575 0092 F4E7     		b	.L99
 1576              	.LVL87:
 1577              	.L132:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1578              		.loc 1 747 5 view .LVU374
 1579 0094 0020     		movs	r0, #0
 1580              	.LVL88:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1581              		.loc 1 747 5 view .LVU375
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 43


 1582 0096 D8E7     		b	.L96
 1583              	.LVL89:
 1584              	.L115:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1585              		.loc 1 747 5 view .LVU376
 1586 0098 0020     		movs	r0, #0
 1587              	.LVL90:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1588              		.loc 1 747 5 view .LVU377
 1589 009a 0446     		mov	r4, r0
 1590              	.LVL91:
 1591              	.L93:
 750:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1592              		.loc 1 750 14 is_stmt 1 view .LVU378
 1593 009c 38B9     		cbnz	r0, .L100
 750:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1594              		.loc 1 750 36 is_stmt 0 discriminator 1 view .LVU379
 1595 009e B4F5006F 		cmp	r4, #2048
 1596 00a2 04D0     		beq	.L100
 751:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1597              		.loc 1 751 13 is_stmt 1 view .LVU380
 751:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1598              		.loc 1 751 25 is_stmt 0 view .LVU381
 1599 00a4 1120     		movs	r0, #17
 1600              	.LVL92:
 751:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1601              		.loc 1 751 25 view .LVU382
 1602 00a6 FFF7FEFF 		bl	rcu_flag_get
 1603              	.LVL93:
 752:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1604              		.loc 1 752 13 is_stmt 1 view .LVU383
 752:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1605              		.loc 1 752 20 is_stmt 0 view .LVU384
 1606 00aa 0134     		adds	r4, r4, #1
 1607              	.LVL94:
 752:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1608              		.loc 1 752 20 view .LVU385
 1609 00ac F6E7     		b	.L93
 1610              	.L100:
 754:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1611              		.loc 1 754 9 is_stmt 1 view .LVU386
 754:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1612              		.loc 1 754 21 is_stmt 0 view .LVU387
 1613 00ae 1120     		movs	r0, #17
 1614              	.LVL95:
 754:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1615              		.loc 1 754 21 view .LVU388
 1616 00b0 FFF7FEFF 		bl	rcu_flag_get
 1617              	.LVL96:
 754:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1618              		.loc 1 754 11 view .LVU389
 1619 00b4 0028     		cmp	r0, #0
 1620 00b6 C8D0     		beq	.L96
 755:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1621              		.loc 1 755 19 view .LVU390
 1622 00b8 0120     		movs	r0, #1
 1623 00ba C6E7     		b	.L96
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 44


 1624              	.LVL97:
 1625              	.L114:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1626              		.loc 1 747 5 view .LVU391
 1627 00bc 0020     		movs	r0, #0
 1628              	.LVL98:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1629              		.loc 1 747 5 view .LVU392
 1630 00be 0446     		mov	r4, r0
 1631              	.LVL99:
 1632              	.L91:
 760:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1633              		.loc 1 760 14 is_stmt 1 view .LVU393
 1634 00c0 48B9     		cbnz	r0, .L102
 760:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1635              		.loc 1 760 36 is_stmt 0 discriminator 1 view .LVU394
 1636 00c2 6FF07C43 		mvn	r3, #-67108864
 1637 00c6 9C42     		cmp	r4, r3
 1638 00c8 05D0     		beq	.L102
 761:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1639              		.loc 1 761 13 is_stmt 1 view .LVU395
 761:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1640              		.loc 1 761 25 is_stmt 0 view .LVU396
 1641 00ca 40F60100 		movw	r0, #2049
 1642              	.LVL100:
 761:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1643              		.loc 1 761 25 view .LVU397
 1644 00ce FFF7FEFF 		bl	rcu_flag_get
 1645              	.LVL101:
 762:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1646              		.loc 1 762 13 is_stmt 1 view .LVU398
 762:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1647              		.loc 1 762 20 is_stmt 0 view .LVU399
 1648 00d2 0134     		adds	r4, r4, #1
 1649              	.LVL102:
 762:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1650              		.loc 1 762 20 view .LVU400
 1651 00d4 F4E7     		b	.L91
 1652              	.L102:
 766:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1653              		.loc 1 766 9 is_stmt 1 view .LVU401
 766:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1654              		.loc 1 766 21 is_stmt 0 view .LVU402
 1655 00d6 40F60100 		movw	r0, #2049
 1656              	.LVL103:
 766:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1657              		.loc 1 766 21 view .LVU403
 1658 00da FFF7FEFF 		bl	rcu_flag_get
 1659              	.LVL104:
 766:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1660              		.loc 1 766 11 view .LVU404
 1661 00de 0028     		cmp	r0, #0
 1662 00e0 B3D0     		beq	.L96
 767:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1663              		.loc 1 767 19 view .LVU405
 1664 00e2 0120     		movs	r0, #1
 1665 00e4 B1E7     		b	.L96
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 45


 1666              	.LVL105:
 1667              	.L104:
 779:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1668              		.loc 1 779 9 is_stmt 1 view .LVU406
 779:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1669              		.loc 1 779 21 is_stmt 0 view .LVU407
 1670 00e6 0120     		movs	r0, #1
 1671              	.LVL106:
 779:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1672              		.loc 1 779 21 view .LVU408
 1673 00e8 FFF7FEFF 		bl	rcu_flag_get
 1674              	.LVL107:
 779:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1675              		.loc 1 779 11 view .LVU409
 1676 00ec 0028     		cmp	r0, #0
 1677 00ee ACD0     		beq	.L96
 780:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1678              		.loc 1 780 19 view .LVU410
 1679 00f0 0120     		movs	r0, #1
 1680 00f2 AAE7     		b	.L96
 1681              	.LVL108:
 1682              	.L118:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1683              		.loc 1 747 5 view .LVU411
 1684 00f4 0020     		movs	r0, #0
 1685              	.LVL109:
 747:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 1686              		.loc 1 747 5 view .LVU412
 1687 00f6 0446     		mov	r4, r0
 1688              	.LVL110:
 1689              	.L97:
 786:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC28MSTB);
 1690              		.loc 1 786 14 is_stmt 1 view .LVU413
 1691 00f8 40B9     		cbnz	r0, .L106
 786:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC28MSTB);
 1692              		.loc 1 786 36 is_stmt 0 discriminator 1 view .LVU414
 1693 00fa 144B     		ldr	r3, .L133
 1694 00fc 9C42     		cmp	r4, r3
 1695 00fe 05D0     		beq	.L106
 787:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1696              		.loc 1 787 13 is_stmt 1 view .LVU415
 787:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1697              		.loc 1 787 25 is_stmt 0 view .LVU416
 1698 0100 40F60150 		movw	r0, #3329
 1699              	.LVL111:
 787:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             stb_cnt++;
 1700              		.loc 1 787 25 view .LVU417
 1701 0104 FFF7FEFF 		bl	rcu_flag_get
 1702              	.LVL112:
 788:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1703              		.loc 1 788 13 is_stmt 1 view .LVU418
 788:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1704              		.loc 1 788 20 is_stmt 0 view .LVU419
 1705 0108 0134     		adds	r4, r4, #1
 1706              	.LVL113:
 788:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1707              		.loc 1 788 20 view .LVU420
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 46


 1708 010a F5E7     		b	.L97
 1709              	.L106:
 792:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1710              		.loc 1 792 9 is_stmt 1 view .LVU421
 792:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1711              		.loc 1 792 21 is_stmt 0 view .LVU422
 1712 010c 40F60150 		movw	r0, #3329
 1713              	.LVL114:
 792:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1714              		.loc 1 792 21 view .LVU423
 1715 0110 FFF7FEFF 		bl	rcu_flag_get
 1716              	.LVL115:
 792:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1717              		.loc 1 792 11 view .LVU424
 1718 0114 0028     		cmp	r0, #0
 1719 0116 98D0     		beq	.L96
 793:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1720              		.loc 1 793 19 view .LVU425
 1721 0118 0120     		movs	r0, #1
 1722 011a 96E7     		b	.L96
 1723              	.LVL116:
 1724              	.L108:
 804:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1725              		.loc 1 804 9 is_stmt 1 view .LVU426
 804:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1726              		.loc 1 804 21 is_stmt 0 view .LVU427
 1727 011c 43F21100 		movw	r0, #12305
 1728              	.LVL117:
 804:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1729              		.loc 1 804 21 view .LVU428
 1730 0120 FFF7FEFF 		bl	rcu_flag_get
 1731              	.LVL118:
 804:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1732              		.loc 1 804 11 view .LVU429
 1733 0124 0028     		cmp	r0, #0
 1734 0126 90D0     		beq	.L96
 805:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1735              		.loc 1 805 19 view .LVU430
 1736 0128 0120     		movs	r0, #1
 1737 012a 8EE7     		b	.L96
 1738              	.LVL119:
 1739              	.L110:
 817:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1740              		.loc 1 817 9 is_stmt 1 view .LVU431
 817:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1741              		.loc 1 817 21 is_stmt 0 view .LVU432
 1742 012c 40F60110 		movw	r0, #2305
 1743              	.LVL120:
 817:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1744              		.loc 1 817 21 view .LVU433
 1745 0130 FFF7FEFF 		bl	rcu_flag_get
 1746              	.LVL121:
 817:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1747              		.loc 1 817 11 view .LVU434
 1748 0134 0028     		cmp	r0, #0
 1749 0136 88D0     		beq	.L96
 818:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 47


 1750              		.loc 1 818 19 view .LVU435
 1751 0138 0120     		movs	r0, #1
 1752 013a 86E7     		b	.L96
 1753              	.LVL122:
 1754              	.L112:
 830:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1755              		.loc 1 830 9 is_stmt 1 view .LVU436
 830:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1756              		.loc 1 830 21 is_stmt 0 view .LVU437
 1757 013c 1920     		movs	r0, #25
 1758              	.LVL123:
 830:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1759              		.loc 1 830 21 view .LVU438
 1760 013e FFF7FEFF 		bl	rcu_flag_get
 1761              	.LVL124:
 830:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             reval = SUCCESS;
 1762              		.loc 1 830 11 view .LVU439
 1763 0142 0028     		cmp	r0, #0
 1764 0144 81D0     		beq	.L96
 831:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 1765              		.loc 1 831 19 view .LVU440
 1766 0146 0120     		movs	r0, #1
 1767 0148 7FE7     		b	.L96
 1768              	.L134:
 1769 014a 00BF     		.align	2
 1770              	.L133:
 1771 014c FFFF0F00 		.word	1048575
 1772              		.cfi_endproc
 1773              	.LFE147:
 1775              		.section	.text.rcu_osci_on,"ax",%progbits
 1776              		.align	1
 1777              		.global	rcu_osci_on
 1778              		.syntax unified
 1779              		.thumb
 1780              		.thumb_func
 1782              	rcu_osci_on:
 1783              	.LVL125:
 1784              	.LFB148:
 841:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 842:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 843:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      turn on the oscillator
 844:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 845:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 846:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 847:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 848:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC8M: IRC8M
 849:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC28M: IRC28M
 850:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 851:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC40K: IRC40K
 852:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PLL_CK: PLL
 853:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 854:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 855:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 856:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 857:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1785              		.loc 1 857 1 is_stmt 1 view -0
 1786              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 48


 1787              		@ args = 0, pretend = 0, frame = 0
 1788              		@ frame_needed = 0, uses_anonymous_args = 0
 1789              		@ link register save eliminated.
 858:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1790              		.loc 1 858 5 view .LVU442
 1791              		.loc 1 858 23 is_stmt 0 view .LVU443
 1792 0000 8309     		lsrs	r3, r0, #6
 1793 0002 03F18043 		add	r3, r3, #1073741824
 1794 0006 03F50433 		add	r3, r3, #135168
 1795 000a 1A68     		ldr	r2, [r3]
 1796              		.loc 1 858 26 view .LVU444
 1797 000c 00F01F00 		and	r0, r0, #31
 1798              	.LVL126:
 1799              		.loc 1 858 26 view .LVU445
 1800 0010 0121     		movs	r1, #1
 1801 0012 01FA00F0 		lsl	r0, r1, r0
 1802              		.loc 1 858 23 view .LVU446
 1803 0016 1043     		orrs	r0, r0, r2
 1804 0018 1860     		str	r0, [r3]
 859:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1805              		.loc 1 859 1 view .LVU447
 1806 001a 7047     		bx	lr
 1807              		.cfi_endproc
 1808              	.LFE148:
 1810              		.section	.text.rcu_osci_off,"ax",%progbits
 1811              		.align	1
 1812              		.global	rcu_osci_off
 1813              		.syntax unified
 1814              		.thumb
 1815              		.thumb_func
 1817              	rcu_osci_off:
 1818              	.LVL127:
 1819              	.LFB149:
 860:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 861:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 862:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      turn off the oscillator
 863:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 864:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 865:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 866:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 867:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC8M: IRC8M
 868:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC28M: IRC28M
 869:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 870:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_IRC40K: IRC40K
 871:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_PLL_CK: PLL
 872:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 873:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 874:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 875:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 876:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1820              		.loc 1 876 1 is_stmt 1 view -0
 1821              		.cfi_startproc
 1822              		@ args = 0, pretend = 0, frame = 0
 1823              		@ frame_needed = 0, uses_anonymous_args = 0
 1824              		@ link register save eliminated.
 877:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1825              		.loc 1 877 5 view .LVU449
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 49


 1826              		.loc 1 877 23 is_stmt 0 view .LVU450
 1827 0000 8309     		lsrs	r3, r0, #6
 1828 0002 03F18043 		add	r3, r3, #1073741824
 1829 0006 03F50433 		add	r3, r3, #135168
 1830 000a 1A68     		ldr	r2, [r3]
 1831              		.loc 1 877 27 view .LVU451
 1832 000c 00F01F00 		and	r0, r0, #31
 1833              	.LVL128:
 1834              		.loc 1 877 27 view .LVU452
 1835 0010 0121     		movs	r1, #1
 1836 0012 01FA00F0 		lsl	r0, r1, r0
 1837              		.loc 1 877 23 view .LVU453
 1838 0016 22EA0000 		bic	r0, r2, r0
 1839 001a 1860     		str	r0, [r3]
 878:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1840              		.loc 1 878 1 view .LVU454
 1841 001c 7047     		bx	lr
 1842              		.cfi_endproc
 1843              	.LFE149:
 1845              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1846              		.align	1
 1847              		.global	rcu_osci_bypass_mode_enable
 1848              		.syntax unified
 1849              		.thumb
 1850              		.thumb_func
 1852              	rcu_osci_bypass_mode_enable:
 1853              	.LVL129:
 1854              	.LFB150:
 879:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 880:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 881:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 882:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 883:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 884:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 885:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 886:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 887:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 888:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 889:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 890:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1855              		.loc 1 890 1 is_stmt 1 view -0
 1856              		.cfi_startproc
 1857              		@ args = 0, pretend = 0, frame = 0
 1858              		@ frame_needed = 0, uses_anonymous_args = 0
 1859              		@ link register save eliminated.
 891:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t reg;
 1860              		.loc 1 891 5 view .LVU456
 892:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     switch(osci) {
 1861              		.loc 1 892 5 view .LVU457
 1862 0000 1028     		cmp	r0, #16
 1863 0002 03D0     		beq	.L138
 1864 0004 B0F5006F 		cmp	r0, #2048
 1865 0008 0AD0     		beq	.L139
 1866 000a 7047     		bx	lr
 1867              	.L138:
 893:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 894:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* HXTALEN must be reset before enable the oscillator bypass mode */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 50


 895:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         reg = RCU_CTL0;
 1868              		.loc 1 895 9 view .LVU458
 1869              		.loc 1 895 13 is_stmt 0 view .LVU459
 1870 000c 094B     		ldr	r3, .L141
 1871 000e 1A68     		ldr	r2, [r3]
 1872              	.LVL130:
 896:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 1873              		.loc 1 896 9 is_stmt 1 view .LVU460
 1874              		.loc 1 896 18 is_stmt 0 view .LVU461
 1875 0010 1968     		ldr	r1, [r3]
 1876 0012 21F48031 		bic	r1, r1, #65536
 1877 0016 1960     		str	r1, [r3]
 897:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CTL0 = (reg | RCU_CTL0_HXTALBPS);
 1878              		.loc 1 897 9 is_stmt 1 view .LVU462
 1879              		.loc 1 897 25 is_stmt 0 view .LVU463
 1880 0018 42F48022 		orr	r2, r2, #262144
 1881              	.LVL131:
 1882              		.loc 1 897 18 view .LVU464
 1883 001c 1A60     		str	r2, [r3]
 898:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 1884              		.loc 1 898 9 is_stmt 1 view .LVU465
 1885 001e 7047     		bx	lr
 1886              	.L139:
 899:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_LXTAL:
 900:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* LXTALEN must be reset before enable the oscillator bypass mode */
 901:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         reg = RCU_BDCTL;
 1887              		.loc 1 901 9 view .LVU466
 1888              		.loc 1 901 13 is_stmt 0 view .LVU467
 1889 0020 044B     		ldr	r3, .L141
 1890 0022 1A6A     		ldr	r2, [r3, #32]
 1891              	.LVL132:
 902:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1892              		.loc 1 902 9 is_stmt 1 view .LVU468
 1893              		.loc 1 902 19 is_stmt 0 view .LVU469
 1894 0024 196A     		ldr	r1, [r3, #32]
 1895 0026 21F00101 		bic	r1, r1, #1
 1896 002a 1962     		str	r1, [r3, #32]
 903:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1897              		.loc 1 903 9 is_stmt 1 view .LVU470
 1898              		.loc 1 903 26 is_stmt 0 view .LVU471
 1899 002c 42F00402 		orr	r2, r2, #4
 1900              	.LVL133:
 1901              		.loc 1 903 19 view .LVU472
 1902 0030 1A62     		str	r2, [r3, #32]
 904:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 1903              		.loc 1 904 9 is_stmt 1 view .LVU473
 905:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC8M:
 906:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC28M:
 907:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC48M:
 908:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC40K:
 909:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_PLL_CK:
 910:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 911:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     default:
 912:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 913:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     }
 914:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1904              		.loc 1 914 1 is_stmt 0 view .LVU474
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 51


 1905 0032 7047     		bx	lr
 1906              	.L142:
 1907              		.align	2
 1908              	.L141:
 1909 0034 00100240 		.word	1073876992
 1910              		.cfi_endproc
 1911              	.LFE150:
 1913              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1914              		.align	1
 1915              		.global	rcu_osci_bypass_mode_disable
 1916              		.syntax unified
 1917              		.thumb
 1918              		.thumb_func
 1920              	rcu_osci_bypass_mode_disable:
 1921              	.LVL134:
 1922              	.LFB151:
 915:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 916:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 917:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 918:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 919:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 920:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 921:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 922:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 923:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 924:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 925:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 926:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1923              		.loc 1 926 1 is_stmt 1 view -0
 1924              		.cfi_startproc
 1925              		@ args = 0, pretend = 0, frame = 0
 1926              		@ frame_needed = 0, uses_anonymous_args = 0
 1927              		@ link register save eliminated.
 927:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t reg;
 1928              		.loc 1 927 5 view .LVU476
 928:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     switch(osci) {
 1929              		.loc 1 928 5 view .LVU477
 1930 0000 1028     		cmp	r0, #16
 1931 0002 03D0     		beq	.L144
 1932 0004 B0F5006F 		cmp	r0, #2048
 1933 0008 0AD0     		beq	.L145
 1934 000a 7047     		bx	lr
 1935              	.L144:
 929:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_HXTAL:
 930:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* HXTALEN must be reset before disable the oscillator bypass mode */
 931:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         reg = RCU_CTL0;
 1936              		.loc 1 931 9 view .LVU478
 1937              		.loc 1 931 13 is_stmt 0 view .LVU479
 1938 000c 094B     		ldr	r3, .L147
 1939 000e 1A68     		ldr	r2, [r3]
 1940              	.LVL135:
 932:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 1941              		.loc 1 932 9 is_stmt 1 view .LVU480
 1942              		.loc 1 932 18 is_stmt 0 view .LVU481
 1943 0010 1968     		ldr	r1, [r3]
 1944 0012 21F48031 		bic	r1, r1, #65536
 1945 0016 1960     		str	r1, [r3]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 52


 933:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_CTL0 = (reg & (~RCU_CTL0_HXTALBPS));
 1946              		.loc 1 933 9 is_stmt 1 view .LVU482
 1947              		.loc 1 933 25 is_stmt 0 view .LVU483
 1948 0018 22F48022 		bic	r2, r2, #262144
 1949              	.LVL136:
 1950              		.loc 1 933 18 view .LVU484
 1951 001c 1A60     		str	r2, [r3]
 934:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 1952              		.loc 1 934 9 is_stmt 1 view .LVU485
 1953 001e 7047     		bx	lr
 1954              	.L145:
 935:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_LXTAL:
 936:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* LXTALEN must be reset before disable the oscillator bypass mode */
 937:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         reg = RCU_BDCTL;
 1955              		.loc 1 937 9 view .LVU486
 1956              		.loc 1 937 13 is_stmt 0 view .LVU487
 1957 0020 044B     		ldr	r3, .L147
 1958 0022 1A6A     		ldr	r2, [r3, #32]
 1959              	.LVL137:
 938:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1960              		.loc 1 938 9 is_stmt 1 view .LVU488
 1961              		.loc 1 938 19 is_stmt 0 view .LVU489
 1962 0024 196A     		ldr	r1, [r3, #32]
 1963 0026 21F00101 		bic	r1, r1, #1
 1964 002a 1962     		str	r1, [r3, #32]
 939:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         RCU_BDCTL = (reg & (~RCU_BDCTL_LXTALBPS));
 1965              		.loc 1 939 9 is_stmt 1 view .LVU490
 1966              		.loc 1 939 26 is_stmt 0 view .LVU491
 1967 002c 22F00402 		bic	r2, r2, #4
 1968              	.LVL138:
 1969              		.loc 1 939 19 view .LVU492
 1970 0030 1A62     		str	r2, [r3, #32]
 940:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 1971              		.loc 1 940 9 is_stmt 1 view .LVU493
 941:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC8M:
 942:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC28M:
 943:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC48M:
 944:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_IRC40K:
 945:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case RCU_PLL_CK:
 946:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 947:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     default:
 948:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 949:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     }
 950:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 1972              		.loc 1 950 1 is_stmt 0 view .LVU494
 1973 0032 7047     		bx	lr
 1974              	.L148:
 1975              		.align	2
 1976              	.L147:
 1977 0034 00100240 		.word	1073876992
 1978              		.cfi_endproc
 1979              	.LFE151:
 1981              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1982              		.align	1
 1983              		.global	rcu_hxtal_clock_monitor_enable
 1984              		.syntax unified
 1985              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 53


 1986              		.thumb_func
 1988              	rcu_hxtal_clock_monitor_enable:
 1989              	.LFB152:
 951:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 952:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 953:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      enable the HXTAL clock monitor
 954:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  none
 955:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 956:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 957:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 958:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
 959:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 1990              		.loc 1 959 1 is_stmt 1 view -0
 1991              		.cfi_startproc
 1992              		@ args = 0, pretend = 0, frame = 0
 1993              		@ frame_needed = 0, uses_anonymous_args = 0
 1994              		@ link register save eliminated.
 960:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CTL0 |= RCU_CTL0_CKMEN;
 1995              		.loc 1 960 5 view .LVU496
 1996              		.loc 1 960 14 is_stmt 0 view .LVU497
 1997 0000 024A     		ldr	r2, .L150
 1998 0002 1368     		ldr	r3, [r2]
 1999 0004 43F40023 		orr	r3, r3, #524288
 2000 0008 1360     		str	r3, [r2]
 961:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 2001              		.loc 1 961 1 view .LVU498
 2002 000a 7047     		bx	lr
 2003              	.L151:
 2004              		.align	2
 2005              	.L150:
 2006 000c 00100240 		.word	1073876992
 2007              		.cfi_endproc
 2008              	.LFE152:
 2010              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 2011              		.align	1
 2012              		.global	rcu_hxtal_clock_monitor_disable
 2013              		.syntax unified
 2014              		.thumb
 2015              		.thumb_func
 2017              	rcu_hxtal_clock_monitor_disable:
 2018              	.LFB153:
 962:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 963:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 964:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      disable the HXTAL clock monitor
 965:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  none
 966:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 967:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 968:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 969:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
 970:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 2019              		.loc 1 970 1 is_stmt 1 view -0
 2020              		.cfi_startproc
 2021              		@ args = 0, pretend = 0, frame = 0
 2022              		@ frame_needed = 0, uses_anonymous_args = 0
 2023              		@ link register save eliminated.
 971:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CTL0 &= ~RCU_CTL0_CKMEN;
 2024              		.loc 1 971 5 view .LVU500
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 54


 2025              		.loc 1 971 14 is_stmt 0 view .LVU501
 2026 0000 024A     		ldr	r2, .L153
 2027 0002 1368     		ldr	r3, [r2]
 2028 0004 23F40023 		bic	r3, r3, #524288
 2029 0008 1360     		str	r3, [r2]
 972:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 2030              		.loc 1 972 1 view .LVU502
 2031 000a 7047     		bx	lr
 2032              	.L154:
 2033              		.align	2
 2034              	.L153:
 2035 000c 00100240 		.word	1073876992
 2036              		.cfi_endproc
 2037              	.LFE153:
 2039              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 2040              		.align	1
 2041              		.global	rcu_irc8m_adjust_value_set
 2042              		.syntax unified
 2043              		.thumb
 2044              		.thumb_func
 2046              	rcu_irc8m_adjust_value_set:
 2047              	.LVL139:
 2048              	.LFB154:
 973:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 974:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 975:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      set the IRC8M adjust value
 976:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
 977:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 978:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 979:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 980:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_irc8m_adjust_value_set(uint8_t irc8m_adjval)
 981:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 2049              		.loc 1 981 1 is_stmt 1 view -0
 2050              		.cfi_startproc
 2051              		@ args = 0, pretend = 0, frame = 0
 2052              		@ frame_needed = 0, uses_anonymous_args = 0
 2053              		@ link register save eliminated.
 982:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t adjust = 0U;
 2054              		.loc 1 982 5 view .LVU504
 983:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     adjust = RCU_CTL0;
 2055              		.loc 1 983 5 view .LVU505
 2056              		.loc 1 983 12 is_stmt 0 view .LVU506
 2057 0000 034A     		ldr	r2, .L156
 2058 0002 1368     		ldr	r3, [r2]
 2059              	.LVL140:
 984:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
 985:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     adjust &= ~RCU_CTL0_IRC8MADJ;
 2060              		.loc 1 985 5 is_stmt 1 view .LVU507
 2061              		.loc 1 985 12 is_stmt 0 view .LVU508
 2062 0004 23F0F803 		bic	r3, r3, #248
 2063              	.LVL141:
 986:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CTL0 = (adjust | (((uint32_t)irc8m_adjval) << 3));
 2064              		.loc 1 986 5 is_stmt 1 view .LVU509
 2065              		.loc 1 986 24 is_stmt 0 view .LVU510
 2066 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 2067              	.LVL142:
 2068              		.loc 1 986 14 view .LVU511
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 55


 2069 000c 1360     		str	r3, [r2]
 987:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 2070              		.loc 1 987 1 view .LVU512
 2071 000e 7047     		bx	lr
 2072              	.L157:
 2073              		.align	2
 2074              	.L156:
 2075 0010 00100240 		.word	1073876992
 2076              		.cfi_endproc
 2077              	.LFE154:
 2079              		.section	.text.rcu_irc28m_adjust_value_set,"ax",%progbits
 2080              		.align	1
 2081              		.global	rcu_irc28m_adjust_value_set
 2082              		.syntax unified
 2083              		.thumb
 2084              		.thumb_func
 2086              	rcu_irc28m_adjust_value_set:
 2087              	.LVL143:
 2088              	.LFB155:
 988:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
 989:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
 990:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      set the IRC28M adjust value
 991:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  irc28m_adjval: IRC28M adjust value, must be between 0 and 0x1F
 992:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
 993:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
 994:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
 995:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_irc28m_adjust_value_set(uint8_t irc28m_adjval)
 996:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 2089              		.loc 1 996 1 is_stmt 1 view -0
 2090              		.cfi_startproc
 2091              		@ args = 0, pretend = 0, frame = 0
 2092              		@ frame_needed = 0, uses_anonymous_args = 0
 2093              		@ link register save eliminated.
 997:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t adjust = 0U;
 2094              		.loc 1 997 5 view .LVU514
 998:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     adjust = RCU_CTL1;
 2095              		.loc 1 998 5 view .LVU515
 2096              		.loc 1 998 12 is_stmt 0 view .LVU516
 2097 0000 034A     		ldr	r2, .L159
 2098 0002 536B     		ldr	r3, [r2, #52]
 2099              	.LVL144:
 999:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the IRC28MADJ bits and set according to irc28m_adjval */
1000:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     adjust &= ~RCU_CTL1_IRC28MADJ;
 2100              		.loc 1 1000 5 is_stmt 1 view .LVU517
 2101              		.loc 1 1000 12 is_stmt 0 view .LVU518
 2102 0004 23F0F803 		bic	r3, r3, #248
 2103              	.LVL145:
1001:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_CTL1 = (adjust | (((uint32_t)irc28m_adjval) << 3));
 2104              		.loc 1 1001 5 is_stmt 1 view .LVU519
 2105              		.loc 1 1001 24 is_stmt 0 view .LVU520
 2106 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 2107              	.LVL146:
 2108              		.loc 1 1001 14 view .LVU521
 2109 000c 5363     		str	r3, [r2, #52]
1002:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 2110              		.loc 1 1002 1 view .LVU522
 2111 000e 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 56


 2112              	.L160:
 2113              		.align	2
 2114              	.L159:
 2115 0010 00100240 		.word	1073876992
 2116              		.cfi_endproc
 2117              	.LFE155:
 2119              		.section	.text.rcu_voltage_key_unlock,"ax",%progbits
 2120              		.align	1
 2121              		.global	rcu_voltage_key_unlock
 2122              		.syntax unified
 2123              		.thumb
 2124              		.thumb_func
 2126              	rcu_voltage_key_unlock:
 2127              	.LFB156:
1003:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
1004:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
1005:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      unlock the voltage key
1006:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  none
1007:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
1008:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
1009:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
1010:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_voltage_key_unlock(void)
1011:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 2128              		.loc 1 1011 1 is_stmt 1 view -0
 2129              		.cfi_startproc
 2130              		@ args = 0, pretend = 0, frame = 0
 2131              		@ frame_needed = 0, uses_anonymous_args = 0
 2132              		@ link register save eliminated.
1012:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the KEY bits and set 0x1A2B3C4D */
1013:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_VKEY &= ~RCU_VKEY_KEY;
 2133              		.loc 1 1013 5 view .LVU524
 2134              		.loc 1 1013 14 is_stmt 0 view .LVU525
 2135 0000 064B     		ldr	r3, .L162
 2136 0002 D3F80021 		ldr	r2, [r3, #256]
 2137 0006 0022     		movs	r2, #0
 2138 0008 C3F80021 		str	r2, [r3, #256]
1014:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_VKEY |= RCU_VKEY_UNLOCK;
 2139              		.loc 1 1014 5 is_stmt 1 view .LVU526
 2140              		.loc 1 1014 14 is_stmt 0 view .LVU527
 2141 000c D3F80011 		ldr	r1, [r3, #256]
 2142 0010 034A     		ldr	r2, .L162+4
 2143 0012 0A43     		orrs	r2, r2, r1
 2144 0014 C3F80021 		str	r2, [r3, #256]
1015:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 2145              		.loc 1 1015 1 view .LVU528
 2146 0018 7047     		bx	lr
 2147              	.L163:
 2148 001a 00BF     		.align	2
 2149              	.L162:
 2150 001c 00100240 		.word	1073876992
 2151 0020 4D3C2B1A 		.word	439041101
 2152              		.cfi_endproc
 2153              	.LFE156:
 2155              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 2156              		.align	1
 2157              		.global	rcu_deepsleep_voltage_set
 2158              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 57


 2159              		.thumb
 2160              		.thumb_func
 2162              	rcu_deepsleep_voltage_set:
 2163              	.LVL147:
 2164              	.LFB157:
1016:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
1017:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
1018:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      set voltage in deep sleep mode
1019:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1020:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
1021:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0: the core voltage is default value
1022:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1: the core voltage is (default value-0.1)V (customers are not re
1023:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_2: the core voltage is (default value-0.2)V (customers are not re
1024:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_3: the core voltage is (default value-0.3)V (customers are not re
1025:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
1026:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     none
1027:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
1028:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1029:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 2165              		.loc 1 1029 1 is_stmt 1 view -0
 2166              		.cfi_startproc
 2167              		@ args = 0, pretend = 0, frame = 0
 2168              		@ frame_needed = 0, uses_anonymous_args = 0
 2169              		@ link register save eliminated.
1030:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* reset the DSLPVS bits and set according to dsvol */
1031:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_DSV &= ~RCU_DSV_DSLPVS;
 2170              		.loc 1 1031 5 view .LVU530
 2171              		.loc 1 1031 13 is_stmt 0 view .LVU531
 2172 0000 064B     		ldr	r3, .L165
 2173 0002 D3F83411 		ldr	r1, [r3, #308]
 2174 0006 21F00301 		bic	r1, r1, #3
 2175 000a C3F83411 		str	r1, [r3, #308]
1032:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     RCU_DSV |= dsvol;
 2176              		.loc 1 1032 5 is_stmt 1 view .LVU532
 2177              		.loc 1 1032 13 is_stmt 0 view .LVU533
 2178 000e D3F83421 		ldr	r2, [r3, #308]
 2179 0012 0243     		orrs	r2, r2, r0
 2180 0014 C3F83421 		str	r2, [r3, #308]
1033:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 2181              		.loc 1 1033 1 view .LVU534
 2182 0018 7047     		bx	lr
 2183              	.L166:
 2184 001a 00BF     		.align	2
 2185              	.L165:
 2186 001c 00100240 		.word	1073876992
 2187              		.cfi_endproc
 2188              	.LFE157:
 2190              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 2191              		.align	1
 2192              		.global	rcu_clock_freq_get
 2193              		.syntax unified
 2194              		.thumb
 2195              		.thumb_func
 2197              	rcu_clock_freq_get:
 2198              	.LVL148:
 2199              	.LFB158:
1034:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 58


1035:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** /*!
1036:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1037:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[in]  clock: the clock frequency which to get
1038:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 only one parameter can be selected which is shown as below:
1039:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        CK_SYS: system clock frequency
1040:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1041:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1042:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1043:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        CK_ADC: ADC clock frequency
1044:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        CK_CEC: CEC clock frequency
1045:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****       \arg        CK_USART: USART clock frequency
1046:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \param[out] none
1047:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2, ADC, CEC or USRAT
1048:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** */
1049:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1050:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** {
 2200              		.loc 1 1050 1 is_stmt 1 view -0
 2201              		.cfi_startproc
 2202              		@ args = 0, pretend = 0, frame = 32
 2203              		@ frame_needed = 0, uses_anonymous_args = 0
 2204              		.loc 1 1050 1 is_stmt 0 view .LVU536
 2205 0000 10B5     		push	{r4, lr}
 2206              	.LCFI3:
 2207              		.cfi_def_cfa_offset 8
 2208              		.cfi_offset 4, -8
 2209              		.cfi_offset 14, -4
 2210 0002 88B0     		sub	sp, sp, #32
 2211              	.LCFI4:
 2212              		.cfi_def_cfa_offset 40
 2213 0004 8446     		mov	ip, r0
1051:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t sws = 0U, adcps = 0U, adcps2 = 0U, ck_freq = 0U;
 2214              		.loc 1 1051 5 is_stmt 1 view .LVU537
 2215              	.LVL149:
1052:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t cksys_freq = 0U, ahb_freq = 0U, apb1_freq = 0U, apb2_freq = 0U;
 2216              		.loc 1 1052 5 view .LVU538
1053:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t adc_freq = 0U, cec_freq = 0U, usart_freq = 0U;
 2217              		.loc 1 1053 5 view .LVU539
1054:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t pllmf = 0U, pllmf4 = 0U, pllmf5 = 0U, pllsel = 0U, pllpresel = 0U, prediv = 0U, idx = 
 2218              		.loc 1 1054 5 view .LVU540
1055:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1056:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 2219              		.loc 1 1056 5 view .LVU541
 2220              		.loc 1 1056 19 is_stmt 0 view .LVU542
 2221 0006 754C     		ldr	r4, .L205
 2222 0008 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 2223              	.LVL150:
 2224              		.loc 1 1056 19 view .LVU543
 2225 000c 0DF1200E 		add	lr, sp, #32
 2226 0010 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
1057:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2227              		.loc 1 1057 5 is_stmt 1 view .LVU544
 2228              		.loc 1 1057 19 is_stmt 0 view .LVU545
 2229 0014 02AB     		add	r3, sp, #8
 2230 0016 1034     		adds	r4, r4, #16
 2231 0018 94E80300 		ldm	r4, {r0, r1}
 2232 001c 83E80300 		stm	r3, {r0, r1}
1058:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 59


 2233              		.loc 1 1058 5 is_stmt 1 view .LVU546
 2234              		.loc 1 1058 19 is_stmt 0 view .LVU547
 2235 0020 6B46     		mov	r3, sp
 2236 0022 83E80300 		stm	r3, {r0, r1}
1059:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
1060:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 2237              		.loc 1 1060 5 is_stmt 1 view .LVU548
 2238              		.loc 1 1060 11 is_stmt 0 view .LVU549
 2239 0026 6E4B     		ldr	r3, .L205+4
 2240 0028 5B68     		ldr	r3, [r3, #4]
 2241              		.loc 1 1060 9 view .LVU550
 2242 002a C3F38103 		ubfx	r3, r3, #2, #2
 2243              	.LVL151:
1061:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     switch(sws) {
 2244              		.loc 1 1061 5 is_stmt 1 view .LVU551
 2245 002e 022B     		cmp	r3, #2
 2246 0030 25D0     		beq	.L202
1062:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* IRC8M is selected as CK_SYS */
1063:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case SEL_IRC8M:
1064:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         cksys_freq = IRC8M_VALUE;
 2247              		.loc 1 1064 20 is_stmt 0 view .LVU552
 2248 0032 6C48     		ldr	r0, .L205+8
 2249              	.LVL152:
 2250              	.L168:
1065:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1066:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* HXTAL is selected as CK_SYS */
1067:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case SEL_HXTAL:
1068:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         cksys_freq = HXTAL_VALUE;
1069:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1070:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* PLL is selected as CK_SYS */
1071:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case SEL_PLL:
1072:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* get the value of PLLMF[3:0] */
1073:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
1074:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
1075:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
1076:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* high 16 bits */
1077:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* high 16 bits */
1078:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if((0U == pllmf4) && (0U == pllmf5)) {
1079:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 2U;
1080:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
1081:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if((1U == pllmf4) && (0U == pllmf5)) {
1082:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 17U;
1083:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
1084:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if((0U == pllmf4) && (1U == pllmf5)) {
1085:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 33U;
1086:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
1087:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if((1U == pllmf4) && (1U == pllmf5)) {
1088:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 49U;
1089:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
1090:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
1091:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* PLL clock source selection, HXTAL or IRC48M or IRC8M/2 */
1092:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllsel = GET_BITS(RCU_CFG0, 16, 16);
1093:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllpresel = GET_BITS(RCU_CFG1, 30, 30);
1094:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(0U != pllsel) {
1095:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
1096:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             if(0U == pllpresel) {
1097:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 60


1098:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             } else {
1099:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 cksys_freq = (IRC48M_VALUE / prediv) * pllmf;
1100:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
1101:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else {
1102:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             cksys_freq = (IRC8M_VALUE >> 1) * pllmf;
1103:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
1104:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1105:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* IRC8M is selected as CK_SYS */
1106:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     default:
1107:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         cksys_freq = IRC8M_VALUE;
1108:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1109:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     }
1110:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* calculate AHB clock frequency */
1111:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 2251              		.loc 1 1111 5 is_stmt 1 view .LVU553
 2252              		.loc 1 1111 11 is_stmt 0 view .LVU554
 2253 0034 6A49     		ldr	r1, .L205+4
 2254 0036 4B68     		ldr	r3, [r1, #4]
 2255              		.loc 1 1111 9 view .LVU555
 2256 0038 C3F30313 		ubfx	r3, r3, #4, #4
 2257              	.LVL153:
1112:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     clk_exp = ahb_exp[idx];
 2258              		.loc 1 1112 5 is_stmt 1 view .LVU556
 2259              		.loc 1 1112 22 is_stmt 0 view .LVU557
 2260 003c 2033     		adds	r3, r3, #32
 2261              	.LVL154:
 2262              		.loc 1 1112 22 view .LVU558
 2263 003e 6B44     		add	r3, sp, r3
 2264              	.LVL155:
 2265              		.loc 1 1112 22 view .LVU559
 2266 0040 13F8102C 		ldrb	r2, [r3, #-16]	@ zero_extendqisi2
 2267              	.LVL156:
1113:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2268              		.loc 1 1113 5 is_stmt 1 view .LVU560
 2269              		.loc 1 1113 14 is_stmt 0 view .LVU561
 2270 0044 20FA02F2 		lsr	r2, r0, r2
 2271              	.LVL157:
1114:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
1115:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* calculate APB1 clock frequency */
1116:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 2272              		.loc 1 1116 5 is_stmt 1 view .LVU562
 2273              		.loc 1 1116 11 is_stmt 0 view .LVU563
 2274 0048 4B68     		ldr	r3, [r1, #4]
 2275              	.LVL158:
 2276              		.loc 1 1116 9 view .LVU564
 2277 004a C3F30223 		ubfx	r3, r3, #8, #3
 2278              	.LVL159:
1117:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     clk_exp = apb1_exp[idx];
 2279              		.loc 1 1117 5 is_stmt 1 view .LVU565
 2280              		.loc 1 1117 23 is_stmt 0 view .LVU566
 2281 004e 2033     		adds	r3, r3, #32
 2282              	.LVL160:
 2283              		.loc 1 1117 23 view .LVU567
 2284 0050 6B44     		add	r3, sp, r3
 2285              	.LVL161:
 2286              		.loc 1 1117 23 view .LVU568
 2287 0052 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 61


 2288              	.LVL162:
1118:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2289              		.loc 1 1118 5 is_stmt 1 view .LVU569
 2290              		.loc 1 1118 15 is_stmt 0 view .LVU570
 2291 0056 22FA03F4 		lsr	r4, r2, r3
 2292              	.LVL163:
1119:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
1120:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* calculate APB2 clock frequency */
1121:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 2293              		.loc 1 1121 5 is_stmt 1 view .LVU571
 2294              		.loc 1 1121 11 is_stmt 0 view .LVU572
 2295 005a 4B68     		ldr	r3, [r1, #4]
 2296              	.LVL164:
 2297              		.loc 1 1121 9 view .LVU573
 2298 005c C3F3C223 		ubfx	r3, r3, #11, #3
 2299              	.LVL165:
1122:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     clk_exp = apb2_exp[idx];
 2300              		.loc 1 1122 5 is_stmt 1 view .LVU574
 2301              		.loc 1 1122 23 is_stmt 0 view .LVU575
 2302 0060 2033     		adds	r3, r3, #32
 2303              	.LVL166:
 2304              		.loc 1 1122 23 view .LVU576
 2305 0062 6B44     		add	r3, sp, r3
 2306              	.LVL167:
 2307              		.loc 1 1122 23 view .LVU577
 2308 0064 13F8203C 		ldrb	r3, [r3, #-32]	@ zero_extendqisi2
 2309              	.LVL168:
1123:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2310              		.loc 1 1123 5 is_stmt 1 view .LVU578
 2311              		.loc 1 1123 15 is_stmt 0 view .LVU579
 2312 0068 22FA03F3 		lsr	r3, r2, r3
 2313              	.LVL169:
1124:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** 
1125:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     /* return the clocks frequency */
1126:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     switch(clock) {
 2314              		.loc 1 1126 5 is_stmt 1 view .LVU580
 2315 006c BCF1060F 		cmp	ip, #6
 2316 0070 3CD8     		bhi	.L175
 2317 0072 DFE80CF0 		tbb	[pc, ip]
 2318              	.L177:
 2319 0076 3E       		.byte	(.L167-.L177)/2
 2320 0077 3D       		.byte	(.L182-.L177)/2
 2321 0078 40       		.byte	(.L181-.L177)/2
 2322 0079 42       		.byte	(.L180-.L177)/2
 2323 007a 44       		.byte	(.L179-.L177)/2
 2324 007b 83       		.byte	(.L178-.L177)/2
 2325 007c 8B       		.byte	(.L176-.L177)/2
 2326              	.LVL170:
 2327 007d 00       		.p2align 1
 2328              	.L202:
1073:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 2329              		.loc 1 1073 9 view .LVU581
1073:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 2330              		.loc 1 1073 17 is_stmt 0 view .LVU582
 2331 007e 584B     		ldr	r3, .L205+4
 2332              	.LVL171:
1073:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 62


 2333              		.loc 1 1073 17 view .LVU583
 2334 0080 5868     		ldr	r0, [r3, #4]
1073:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 2335              		.loc 1 1073 15 view .LVU584
 2336 0082 C0F38340 		ubfx	r0, r0, #18, #4
 2337              	.LVL172:
1074:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 2338              		.loc 1 1074 9 is_stmt 1 view .LVU585
1074:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 2339              		.loc 1 1074 18 is_stmt 0 view .LVU586
 2340 0086 5968     		ldr	r1, [r3, #4]
1074:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 2341              		.loc 1 1074 16 view .LVU587
 2342 0088 C1F3C062 		ubfx	r2, r1, #27, #1
 2343              	.LVL173:
1075:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* high 16 bits */
 2344              		.loc 1 1075 9 is_stmt 1 view .LVU588
1075:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* high 16 bits */
 2345              		.loc 1 1075 18 is_stmt 0 view .LVU589
 2346 008c DB6A     		ldr	r3, [r3, #44]
 2347 008e DB0F     		lsrs	r3, r3, #31
 2348              	.LVL174:
1078:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 2U;
 2349              		.loc 1 1078 9 is_stmt 1 view .LVU590
1078:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 2U;
 2350              		.loc 1 1078 11 is_stmt 0 view .LVU591
 2351 0090 11F0006F 		tst	r1, #134217728
 2352 0094 01D1     		bne	.L169
1078:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 2U;
 2353              		.loc 1 1078 27 discriminator 1 view .LVU592
 2354 0096 03B9     		cbnz	r3, .L169
1079:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2355              		.loc 1 1079 13 is_stmt 1 view .LVU593
1079:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2356              		.loc 1 1079 19 is_stmt 0 view .LVU594
 2357 0098 0230     		adds	r0, r0, #2
 2358              	.LVL175:
 2359              	.L169:
1081:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 17U;
 2360              		.loc 1 1081 9 is_stmt 1 view .LVU595
1081:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 17U;
 2361              		.loc 1 1081 11 is_stmt 0 view .LVU596
 2362 009a 0AB1     		cbz	r2, .L170
1081:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 17U;
 2363              		.loc 1 1081 27 discriminator 1 view .LVU597
 2364 009c 03B9     		cbnz	r3, .L170
1082:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2365              		.loc 1 1082 13 is_stmt 1 view .LVU598
1082:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2366              		.loc 1 1082 19 is_stmt 0 view .LVU599
 2367 009e 1130     		adds	r0, r0, #17
 2368              	.LVL176:
 2369              	.L170:
1084:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 33U;
 2370              		.loc 1 1084 9 is_stmt 1 view .LVU600
1084:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 33U;
 2371              		.loc 1 1084 11 is_stmt 0 view .LVU601
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 63


 2372 00a0 02B9     		cbnz	r2, .L171
1084:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 33U;
 2373              		.loc 1 1084 27 discriminator 1 view .LVU602
 2374 00a2 ABB9     		cbnz	r3, .L203
 2375              	.L171:
1087:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 49U;
 2376              		.loc 1 1087 9 is_stmt 1 view .LVU603
1087:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 49U;
 2377              		.loc 1 1087 11 is_stmt 0 view .LVU604
 2378 00a4 02B1     		cbz	r2, .L172
1087:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             pllmf += 49U;
 2379              		.loc 1 1087 27 discriminator 1 view .LVU605
 2380 00a6 ABB9     		cbnz	r3, .L204
 2381              	.L172:
1092:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllpresel = GET_BITS(RCU_CFG1, 30, 30);
 2382              		.loc 1 1092 9 is_stmt 1 view .LVU606
1092:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllpresel = GET_BITS(RCU_CFG1, 30, 30);
 2383              		.loc 1 1092 18 is_stmt 0 view .LVU607
 2384 00a8 4D4B     		ldr	r3, .L205+4
 2385              	.LVL177:
1092:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         pllpresel = GET_BITS(RCU_CFG1, 30, 30);
 2386              		.loc 1 1092 18 view .LVU608
 2387 00aa 5A68     		ldr	r2, [r3, #4]
 2388              	.LVL178:
1093:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(0U != pllsel) {
 2389              		.loc 1 1093 9 is_stmt 1 view .LVU609
1093:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(0U != pllsel) {
 2390              		.loc 1 1093 21 is_stmt 0 view .LVU610
 2391 00ac DB6A     		ldr	r3, [r3, #44]
1093:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(0U != pllsel) {
 2392              		.loc 1 1093 19 view .LVU611
 2393 00ae C3F38073 		ubfx	r3, r3, #30, #1
 2394              	.LVL179:
1094:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 2395              		.loc 1 1094 9 is_stmt 1 view .LVU612
1094:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 2396              		.loc 1 1094 11 is_stmt 0 view .LVU613
 2397 00b2 12F4803F 		tst	r2, #65536
 2398 00b6 15D0     		beq	.L173
1095:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             if(0U == pllpresel) {
 2399              		.loc 1 1095 13 is_stmt 1 view .LVU614
1095:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             if(0U == pllpresel) {
 2400              		.loc 1 1095 23 is_stmt 0 view .LVU615
 2401 00b8 494A     		ldr	r2, .L205+4
 2402              	.LVL180:
1095:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             if(0U == pllpresel) {
 2403              		.loc 1 1095 23 view .LVU616
 2404 00ba D26A     		ldr	r2, [r2, #44]
 2405 00bc 02F00F02 		and	r2, r2, #15
1095:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             if(0U == pllpresel) {
 2406              		.loc 1 1095 20 view .LVU617
 2407 00c0 0132     		adds	r2, r2, #1
 2408              	.LVL181:
1096:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
 2409              		.loc 1 1096 13 is_stmt 1 view .LVU618
1096:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
 2410              		.loc 1 1096 15 is_stmt 0 view .LVU619
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 64


 2411 00c2 4BB9     		cbnz	r3, .L174
1097:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             } else {
 2412              		.loc 1 1097 17 is_stmt 1 view .LVU620
1097:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             } else {
 2413              		.loc 1 1097 43 is_stmt 0 view .LVU621
 2414 00c4 474B     		ldr	r3, .L205+8
 2415              	.LVL182:
1097:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             } else {
 2416              		.loc 1 1097 43 view .LVU622
 2417 00c6 B3FBF2F2 		udiv	r2, r3, r2
 2418              	.LVL183:
1097:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             } else {
 2419              		.loc 1 1097 28 view .LVU623
 2420 00ca 02FB00F0 		mul	r0, r2, r0
 2421              	.LVL184:
1097:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             } else {
 2422              		.loc 1 1097 28 view .LVU624
 2423 00ce B1E7     		b	.L168
 2424              	.LVL185:
 2425              	.L203:
1085:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2426              		.loc 1 1085 13 is_stmt 1 view .LVU625
1085:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2427              		.loc 1 1085 19 is_stmt 0 view .LVU626
 2428 00d0 2130     		adds	r0, r0, #33
 2429              	.LVL186:
1085:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2430              		.loc 1 1085 19 view .LVU627
 2431 00d2 E7E7     		b	.L171
 2432              	.L204:
1088:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2433              		.loc 1 1088 13 is_stmt 1 view .LVU628
1088:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2434              		.loc 1 1088 19 is_stmt 0 view .LVU629
 2435 00d4 3130     		adds	r0, r0, #49
 2436              	.LVL187:
1088:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2437              		.loc 1 1088 19 view .LVU630
 2438 00d6 E7E7     		b	.L172
 2439              	.LVL188:
 2440              	.L174:
1099:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
 2441              		.loc 1 1099 17 is_stmt 1 view .LVU631
1099:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
 2442              		.loc 1 1099 44 is_stmt 0 view .LVU632
 2443 00d8 434B     		ldr	r3, .L205+12
 2444              	.LVL189:
1099:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
 2445              		.loc 1 1099 44 view .LVU633
 2446 00da B3FBF2F2 		udiv	r2, r3, r2
 2447              	.LVL190:
1099:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
 2448              		.loc 1 1099 28 view .LVU634
 2449 00de 02FB00F0 		mul	r0, r2, r0
 2450              	.LVL191:
1099:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
 2451              		.loc 1 1099 28 view .LVU635
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 65


 2452 00e2 A7E7     		b	.L168
 2453              	.LVL192:
 2454              	.L173:
1102:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2455              		.loc 1 1102 13 is_stmt 1 view .LVU636
1102:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2456              		.loc 1 1102 24 is_stmt 0 view .LVU637
 2457 00e4 414B     		ldr	r3, .L205+16
 2458              	.LVL193:
1102:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2459              		.loc 1 1102 24 view .LVU638
 2460 00e6 03FB00F0 		mul	r0, r3, r0
 2461              	.LVL194:
1102:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2462              		.loc 1 1102 24 view .LVU639
 2463 00ea A3E7     		b	.L168
 2464              	.LVL195:
 2465              	.L175:
 2466              		.loc 1 1126 5 view .LVU640
 2467 00ec 0020     		movs	r0, #0
 2468              	.LVL196:
 2469              		.loc 1 1126 5 view .LVU641
 2470 00ee 00E0     		b	.L167
 2471              	.LVL197:
 2472              	.L182:
1127:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_SYS:
1128:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         ck_freq = cksys_freq;
1129:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1130:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_AHB:
1131:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         ck_freq = ahb_freq;
 2473              		.loc 1 1131 9 is_stmt 1 view .LVU642
1132:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 2474              		.loc 1 1132 9 view .LVU643
1131:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 2475              		.loc 1 1131 17 is_stmt 0 view .LVU644
 2476 00f0 1046     		mov	r0, r2
 2477              	.LVL198:
 2478              	.L167:
1133:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_APB1:
1134:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         ck_freq = apb1_freq;
1135:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1136:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_APB2:
1137:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         ck_freq = apb2_freq;
1138:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1139:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_ADC:
1140:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* calculate ADC clock frequency */
1141:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RCU_ADCSRC_AHB_APB2DIV != (RCU_CFG2 & RCU_CFG2_ADCSEL)) {
1142:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)) {
1143:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
1144:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             } else {
1145:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 adc_freq = IRC28M_VALUE;
1146:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
1147:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else {
1148:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             /* ADC clock select CK_APB2 divided by 2/4/6/8 or CK_AHB divided by 3/5/7/9 */
1149:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             adcps = GET_BITS(RCU_CFG0, 14, 15);
1150:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
1151:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             switch(adcps) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 66


1152:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             case 0:
1153:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 if(0U == adcps2) {
1154:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 2U;
1155:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
1156:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = ahb_freq / 3U;
1157:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
1158:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 break;
1159:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             case 1:
1160:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 if(0U == adcps2) {
1161:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 4U;
1162:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
1163:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = ahb_freq / 5U;
1164:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
1165:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 break;
1166:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             case 2:
1167:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 if(0U == adcps2) {
1168:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 6U;
1169:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
1170:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = ahb_freq / 7U;
1171:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
1172:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 break;
1173:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             case 3:
1174:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 if(0U == adcps2) {
1175:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 8U;
1176:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
1177:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = ahb_freq / 9U;
1178:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
1179:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 break;
1180:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             default:
1181:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 break;
1182:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
1183:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
1184:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         ck_freq = adc_freq;
1185:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1186:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_CEC:
1187:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* calculate CEC clock frequency */
1188:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RCU_CECSRC_LXTAL != (RCU_CFG2 & RCU_CFG2_CECSEL)) {
1189:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             cec_freq = IRC8M_VALUE / 244U;
1190:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else {
1191:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             cec_freq = LXTAL_VALUE;
1192:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
1193:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         ck_freq = cec_freq;
1194:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1195:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_USART:
1196:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         /* calculate USART clock frequency */
1197:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         if(RCU_USART0SRC_CKAPB2 == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
1198:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = apb2_freq;
1199:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else if(RCU_USART0SRC_CKSYS == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
1200:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = cksys_freq;
1201:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else if(RCU_USART0SRC_LXTAL == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
1202:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = LXTAL_VALUE;
1203:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
1204:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = IRC8M_VALUE;
1205:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else {
1206:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
1207:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         ck_freq = usart_freq;
1208:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 67


1209:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     default:
1210:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
1211:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     }
1212:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     return ck_freq;
1213:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 2479              		.loc 1 1213 1 view .LVU645
 2480 00f2 08B0     		add	sp, sp, #32
 2481              	.LCFI5:
 2482              		.cfi_remember_state
 2483              		.cfi_def_cfa_offset 8
 2484              		@ sp needed
 2485 00f4 10BD     		pop	{r4, pc}
 2486              	.LVL199:
 2487              	.L181:
 2488              	.LCFI6:
 2489              		.cfi_restore_state
1134:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 2490              		.loc 1 1134 9 is_stmt 1 view .LVU646
1135:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_APB2:
 2491              		.loc 1 1135 9 view .LVU647
1134:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 2492              		.loc 1 1134 17 is_stmt 0 view .LVU648
 2493 00f6 2046     		mov	r0, r4
 2494              	.LVL200:
1135:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_APB2:
 2495              		.loc 1 1135 9 view .LVU649
 2496 00f8 FBE7     		b	.L167
 2497              	.LVL201:
 2498              	.L180:
1137:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 2499              		.loc 1 1137 9 is_stmt 1 view .LVU650
1138:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_ADC:
 2500              		.loc 1 1138 9 view .LVU651
1137:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         break;
 2501              		.loc 1 1137 17 is_stmt 0 view .LVU652
 2502 00fa 1846     		mov	r0, r3
 2503              	.LVL202:
1138:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     case CK_ADC:
 2504              		.loc 1 1138 9 view .LVU653
 2505 00fc F9E7     		b	.L167
 2506              	.LVL203:
 2507              	.L179:
1141:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)) {
 2508              		.loc 1 1141 9 is_stmt 1 view .LVU654
1141:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)) {
 2509              		.loc 1 1141 39 is_stmt 0 view .LVU655
 2510 00fe 3849     		ldr	r1, .L205+4
 2511 0100 096B     		ldr	r1, [r1, #48]
1141:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)) {
 2512              		.loc 1 1141 11 view .LVU656
 2513 0102 11F4807F 		tst	r1, #256
 2514 0106 06D1     		bne	.L184
1142:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
 2515              		.loc 1 1142 13 is_stmt 1 view .LVU657
1142:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
 2516              		.loc 1 1142 40 is_stmt 0 view .LVU658
 2517 0108 354B     		ldr	r3, .L205+4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 68


 2518              	.LVL204:
1142:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
 2519              		.loc 1 1142 40 view .LVU659
 2520 010a 1B6B     		ldr	r3, [r3, #48]
1142:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
 2521              		.loc 1 1142 15 view .LVU660
 2522 010c 13F4803F 		tst	r3, #65536
 2523 0110 55D1     		bne	.L195
1143:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             } else {
 2524              		.loc 1 1143 26 view .LVU661
 2525 0112 3748     		ldr	r0, .L205+20
 2526              	.LVL205:
1143:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             } else {
 2527              		.loc 1 1143 26 view .LVU662
 2528 0114 EDE7     		b	.L167
 2529              	.LVL206:
 2530              	.L184:
1149:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 2531              		.loc 1 1149 13 is_stmt 1 view .LVU663
1149:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 2532              		.loc 1 1149 21 is_stmt 0 view .LVU664
 2533 0116 3248     		ldr	r0, .L205+4
 2534              	.LVL207:
1149:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 2535              		.loc 1 1149 21 view .LVU665
 2536 0118 4168     		ldr	r1, [r0, #4]
1149:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 2537              		.loc 1 1149 19 view .LVU666
 2538 011a C1F38131 		ubfx	r1, r1, #14, #2
 2539              	.LVL208:
1150:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             switch(adcps) {
 2540              		.loc 1 1150 13 is_stmt 1 view .LVU667
1150:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             switch(adcps) {
 2541              		.loc 1 1150 22 is_stmt 0 view .LVU668
 2542 011e 006B     		ldr	r0, [r0, #48]
 2543 0120 C00F     		lsrs	r0, r0, #31
 2544              	.LVL209:
1151:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             case 0:
 2545              		.loc 1 1151 13 is_stmt 1 view .LVU669
 2546 0122 0329     		cmp	r1, #3
 2547 0124 4DD8     		bhi	.L196
 2548 0126 DFE801F0 		tbb	[pc, r1]
 2549              	.LVL210:
 2550              	.L186:
 2551 012a 02       		.byte	(.L189-.L186)/2
 2552 012b 0A       		.byte	(.L188-.L186)/2
 2553 012c 12       		.byte	(.L187-.L186)/2
 2554 012d 21       		.byte	(.L185-.L186)/2
 2555              		.p2align 1
 2556              	.L189:
1153:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 2U;
 2557              		.loc 1 1153 17 view .LVU670
1153:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 2U;
 2558              		.loc 1 1153 19 is_stmt 0 view .LVU671
 2559 012e 08B9     		cbnz	r0, .L190
1154:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2560              		.loc 1 1154 21 is_stmt 1 view .LVU672
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 69


1154:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2561              		.loc 1 1154 30 is_stmt 0 view .LVU673
 2562 0130 5808     		lsrs	r0, r3, #1
 2563              	.LVL211:
1154:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2564              		.loc 1 1154 30 view .LVU674
 2565 0132 DEE7     		b	.L167
 2566              	.LVL212:
 2567              	.L190:
1156:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2568              		.loc 1 1156 21 is_stmt 1 view .LVU675
1156:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2569              		.loc 1 1156 30 is_stmt 0 view .LVU676
 2570 0134 2F48     		ldr	r0, .L205+24
 2571              	.LVL213:
1156:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2572              		.loc 1 1156 30 view .LVU677
 2573 0136 A0FB0232 		umull	r3, r2, r0, r2
 2574              	.LVL214:
1156:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2575              		.loc 1 1156 30 view .LVU678
 2576 013a 5008     		lsrs	r0, r2, #1
 2577              	.LVL215:
1156:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2578              		.loc 1 1156 30 view .LVU679
 2579 013c D9E7     		b	.L167
 2580              	.LVL216:
 2581              	.L188:
1160:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 4U;
 2582              		.loc 1 1160 17 is_stmt 1 view .LVU680
1160:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 4U;
 2583              		.loc 1 1160 19 is_stmt 0 view .LVU681
 2584 013e 08B9     		cbnz	r0, .L191
1161:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2585              		.loc 1 1161 21 is_stmt 1 view .LVU682
1161:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2586              		.loc 1 1161 30 is_stmt 0 view .LVU683
 2587 0140 9808     		lsrs	r0, r3, #2
 2588              	.LVL217:
1161:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2589              		.loc 1 1161 30 view .LVU684
 2590 0142 D6E7     		b	.L167
 2591              	.LVL218:
 2592              	.L191:
1163:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2593              		.loc 1 1163 21 is_stmt 1 view .LVU685
1163:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2594              		.loc 1 1163 30 is_stmt 0 view .LVU686
 2595 0144 2C48     		ldr	r0, .L205+28
 2596              	.LVL219:
1163:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2597              		.loc 1 1163 30 view .LVU687
 2598 0146 A0FB0232 		umull	r3, r2, r0, r2
 2599              	.LVL220:
1163:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2600              		.loc 1 1163 30 view .LVU688
 2601 014a 9008     		lsrs	r0, r2, #2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 70


 2602              	.LVL221:
1163:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2603              		.loc 1 1163 30 view .LVU689
 2604 014c D1E7     		b	.L167
 2605              	.LVL222:
 2606              	.L187:
1167:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 6U;
 2607              		.loc 1 1167 17 is_stmt 1 view .LVU690
1167:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 6U;
 2608              		.loc 1 1167 19 is_stmt 0 view .LVU691
 2609 014e 28B9     		cbnz	r0, .L192
1168:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2610              		.loc 1 1168 21 is_stmt 1 view .LVU692
1168:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2611              		.loc 1 1168 30 is_stmt 0 view .LVU693
 2612 0150 A0F15530 		sub	r0, r0, #1431655765
 2613              	.LVL223:
1168:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2614              		.loc 1 1168 30 view .LVU694
 2615 0154 A0FB0323 		umull	r2, r3, r0, r3
 2616              	.LVL224:
1168:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2617              		.loc 1 1168 30 view .LVU695
 2618 0158 9808     		lsrs	r0, r3, #2
 2619              	.LVL225:
1168:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2620              		.loc 1 1168 30 view .LVU696
 2621 015a CAE7     		b	.L167
 2622              	.LVL226:
 2623              	.L192:
1170:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2624              		.loc 1 1170 21 is_stmt 1 view .LVU697
1170:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2625              		.loc 1 1170 30 is_stmt 0 view .LVU698
 2626 015c 274B     		ldr	r3, .L205+32
 2627              	.LVL227:
1170:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2628              		.loc 1 1170 30 view .LVU699
 2629 015e A3FB0213 		umull	r1, r3, r3, r2
 2630              	.LVL228:
1170:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2631              		.loc 1 1170 30 view .LVU700
 2632 0162 D21A     		subs	r2, r2, r3
 2633              	.LVL229:
1170:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2634              		.loc 1 1170 30 view .LVU701
 2635 0164 03EB5203 		add	r3, r3, r2, lsr #1
 2636 0168 9808     		lsrs	r0, r3, #2
 2637              	.LVL230:
1170:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2638              		.loc 1 1170 30 view .LVU702
 2639 016a C2E7     		b	.L167
 2640              	.LVL231:
 2641              	.L185:
1174:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 8U;
 2642              		.loc 1 1174 17 is_stmt 1 view .LVU703
1174:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                     adc_freq = apb2_freq / 8U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 71


 2643              		.loc 1 1174 19 is_stmt 0 view .LVU704
 2644 016c 08B9     		cbnz	r0, .L193
1175:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2645              		.loc 1 1175 21 is_stmt 1 view .LVU705
1175:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2646              		.loc 1 1175 30 is_stmt 0 view .LVU706
 2647 016e D808     		lsrs	r0, r3, #3
 2648              	.LVL232:
1175:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 } else {
 2649              		.loc 1 1175 30 view .LVU707
 2650 0170 BFE7     		b	.L167
 2651              	.LVL233:
 2652              	.L193:
1177:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2653              		.loc 1 1177 21 is_stmt 1 view .LVU708
1177:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2654              		.loc 1 1177 30 is_stmt 0 view .LVU709
 2655 0172 2348     		ldr	r0, .L205+36
 2656              	.LVL234:
1177:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2657              		.loc 1 1177 30 view .LVU710
 2658 0174 A0FB0232 		umull	r3, r2, r0, r2
 2659              	.LVL235:
1177:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2660              		.loc 1 1177 30 view .LVU711
 2661 0178 5008     		lsrs	r0, r2, #1
 2662              	.LVL236:
1177:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****                 }
 2663              		.loc 1 1177 30 view .LVU712
 2664 017a BAE7     		b	.L167
 2665              	.LVL237:
 2666              	.L178:
1188:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             cec_freq = IRC8M_VALUE / 244U;
 2667              		.loc 1 1188 9 is_stmt 1 view .LVU713
1188:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             cec_freq = IRC8M_VALUE / 244U;
 2668              		.loc 1 1188 33 is_stmt 0 view .LVU714
 2669 017c 184B     		ldr	r3, .L205+4
 2670              	.LVL238:
1188:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             cec_freq = IRC8M_VALUE / 244U;
 2671              		.loc 1 1188 33 view .LVU715
 2672 017e 1B6B     		ldr	r3, [r3, #48]
1188:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             cec_freq = IRC8M_VALUE / 244U;
 2673              		.loc 1 1188 11 view .LVU716
 2674 0180 13F0400F 		tst	r3, #64
 2675 0184 1FD1     		bne	.L197
1189:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else {
 2676              		.loc 1 1189 22 view .LVU717
 2677 0186 48F21200 		movw	r0, #32786
 2678              	.LVL239:
1189:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else {
 2679              		.loc 1 1189 22 view .LVU718
 2680 018a B2E7     		b	.L167
 2681              	.LVL240:
 2682              	.L176:
1197:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = apb2_freq;
 2683              		.loc 1 1197 9 is_stmt 1 view .LVU719
1197:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = apb2_freq;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 72


 2684              		.loc 1 1197 37 is_stmt 0 view .LVU720
 2685 018c 144A     		ldr	r2, .L205+4
 2686              	.LVL241:
1197:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = apb2_freq;
 2687              		.loc 1 1197 37 view .LVU721
 2688 018e 126B     		ldr	r2, [r2, #48]
1197:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = apb2_freq;
 2689              		.loc 1 1197 11 view .LVU722
 2690 0190 12F0030F 		tst	r2, #3
 2691 0194 1AD0     		beq	.L198
1199:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = cksys_freq;
 2692              		.loc 1 1199 16 is_stmt 1 view .LVU723
1199:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = cksys_freq;
 2693              		.loc 1 1199 43 is_stmt 0 view .LVU724
 2694 0196 124B     		ldr	r3, .L205+4
 2695              	.LVL242:
1199:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = cksys_freq;
 2696              		.loc 1 1199 43 view .LVU725
 2697 0198 1B6B     		ldr	r3, [r3, #48]
1199:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = cksys_freq;
 2698              		.loc 1 1199 52 view .LVU726
 2699 019a 03F00303 		and	r3, r3, #3
1199:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = cksys_freq;
 2700              		.loc 1 1199 18 view .LVU727
 2701 019e 012B     		cmp	r3, #1
 2702 01a0 A7D0     		beq	.L167
1201:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = LXTAL_VALUE;
 2703              		.loc 1 1201 16 is_stmt 1 view .LVU728
1201:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = LXTAL_VALUE;
 2704              		.loc 1 1201 43 is_stmt 0 view .LVU729
 2705 01a2 0F4B     		ldr	r3, .L205+4
 2706 01a4 1B6B     		ldr	r3, [r3, #48]
1201:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = LXTAL_VALUE;
 2707              		.loc 1 1201 52 view .LVU730
 2708 01a6 03F00303 		and	r3, r3, #3
1201:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = LXTAL_VALUE;
 2709              		.loc 1 1201 18 view .LVU731
 2710 01aa 022B     		cmp	r3, #2
 2711 01ac 10D0     		beq	.L199
1203:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = IRC8M_VALUE;
 2712              		.loc 1 1203 16 is_stmt 1 view .LVU732
1203:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = IRC8M_VALUE;
 2713              		.loc 1 1203 43 is_stmt 0 view .LVU733
 2714 01ae 0C4B     		ldr	r3, .L205+4
 2715 01b0 1B6B     		ldr	r3, [r3, #48]
1203:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = IRC8M_VALUE;
 2716              		.loc 1 1203 52 view .LVU734
 2717 01b2 03F00303 		and	r3, r3, #3
1203:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             usart_freq = IRC8M_VALUE;
 2718              		.loc 1 1203 18 view .LVU735
 2719 01b6 032B     		cmp	r3, #3
 2720 01b8 0DD0     		beq	.L200
1053:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t pllmf = 0U, pllmf4 = 0U, pllmf5 = 0U, pllsel = 0U, pllpresel = 0U, prediv = 0U, idx = 
 2721              		.loc 1 1053 44 view .LVU736
 2722 01ba 0020     		movs	r0, #0
 2723              	.LVL243:
1053:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****     uint32_t pllmf = 0U, pllmf4 = 0U, pllmf5 = 0U, pllsel = 0U, pllpresel = 0U, prediv = 0U, idx = 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 73


 2724              		.loc 1 1053 44 view .LVU737
 2725 01bc 99E7     		b	.L167
 2726              	.LVL244:
 2727              	.L195:
1145:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
 2728              		.loc 1 1145 26 view .LVU738
 2729 01be 1148     		ldr	r0, .L205+40
 2730              	.LVL245:
1145:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
 2731              		.loc 1 1145 26 view .LVU739
 2732 01c0 97E7     		b	.L167
 2733              	.LVL246:
 2734              	.L196:
1145:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
 2735              		.loc 1 1145 26 view .LVU740
 2736 01c2 0020     		movs	r0, #0
 2737              	.LVL247:
1145:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****             }
 2738              		.loc 1 1145 26 view .LVU741
 2739 01c4 95E7     		b	.L167
 2740              	.LVL248:
 2741              	.L197:
1191:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2742              		.loc 1 1191 22 view .LVU742
 2743 01c6 4FF40040 		mov	r0, #32768
 2744              	.LVL249:
1191:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         }
 2745              		.loc 1 1191 22 view .LVU743
 2746 01ca 92E7     		b	.L167
 2747              	.LVL250:
 2748              	.L198:
1198:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else if(RCU_USART0SRC_CKSYS == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 2749              		.loc 1 1198 24 view .LVU744
 2750 01cc 1846     		mov	r0, r3
 2751              	.LVL251:
1198:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else if(RCU_USART0SRC_CKSYS == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 2752              		.loc 1 1198 24 view .LVU745
 2753 01ce 90E7     		b	.L167
 2754              	.LVL252:
 2755              	.L199:
1202:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 2756              		.loc 1 1202 24 view .LVU746
 2757 01d0 4FF40040 		mov	r0, #32768
 2758              	.LVL253:
1202:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 2759              		.loc 1 1202 24 view .LVU747
 2760 01d4 8DE7     		b	.L167
 2761              	.LVL254:
 2762              	.L200:
1204:lib/GD32F3x0/Source/gd32f3x0_rcu.c ****         } else {
 2763              		.loc 1 1204 24 view .LVU748
 2764 01d6 0348     		ldr	r0, .L205+8
 2765              	.LVL255:
1212:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 2766              		.loc 1 1212 5 is_stmt 1 view .LVU749
1212:lib/GD32F3x0/Source/gd32f3x0_rcu.c **** }
 2767              		.loc 1 1212 12 is_stmt 0 view .LVU750
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 74


 2768 01d8 8BE7     		b	.L167
 2769              	.L206:
 2770 01da 00BF     		.align	2
 2771              	.L205:
 2772 01dc 00000000 		.word	.LANCHOR0
 2773 01e0 00100240 		.word	1073876992
 2774 01e4 00127A00 		.word	8000000
 2775 01e8 006CDC02 		.word	48000000
 2776 01ec 00093D00 		.word	4000000
 2777 01f0 809FD500 		.word	14000000
 2778 01f4 ABAAAAAA 		.word	-1431655765
 2779 01f8 CDCCCCCC 		.word	-858993459
 2780 01fc 25499224 		.word	613566757
 2781 0200 398EE338 		.word	954437177
 2782 0204 003FAB01 		.word	28000000
 2783              		.cfi_endproc
 2784              	.LFE158:
 2786              		.section	.rodata
 2787              		.align	2
 2788              		.set	.LANCHOR0,. + 0
 2789              	.LC0:
 2790 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2790      00000000 
 2790      01020304 
 2790      06
 2791 000d 070809   		.ascii	"\007\010\011"
 2792              	.LC1:
 2793 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2793      01020304 
 2794              		.text
 2795              	.Letext0:
 2796              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2797              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2798              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 2799              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 75


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_rcu.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:18     .text.rcu_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:24     .text.rcu_deinit:0000000000000000 rcu_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:116    .text.rcu_deinit:0000000000000084 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:122    .text.rcu_periph_clock_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:128    .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:157    .text.rcu_periph_clock_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:163    .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:192    .text.rcu_periph_clock_sleep_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:198    .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:227    .text.rcu_periph_clock_sleep_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:233    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:262    .text.rcu_periph_reset_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:268    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:297    .text.rcu_periph_reset_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:303    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:332    .text.rcu_bkp_reset_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:338    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:356    .text.rcu_bkp_reset_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:361    .text.rcu_bkp_reset_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:367    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:385    .text.rcu_bkp_reset_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:390    .text.rcu_system_clock_source_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:396    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:425    .text.rcu_system_clock_source_config:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:430    .text.rcu_system_clock_source_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:436    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:453    .text.rcu_system_clock_source_get:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:458    .text.rcu_ahb_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:464    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:493    .text.rcu_ahb_clock_config:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:498    .text.rcu_apb1_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:504    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:533    .text.rcu_apb1_clock_config:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:538    .text.rcu_apb2_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:544    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:573    .text.rcu_apb2_clock_config:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:578    .text.rcu_adc_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:584    .text.rcu_adc_clock_config:0000000000000000 rcu_adc_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:609    .text.rcu_adc_clock_config:000000000000001a $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:619    .text.rcu_adc_clock_config:0000000000000024 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:783    .text.rcu_adc_clock_config:0000000000000104 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:789    .text.rcu_usbfs_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:795    .text.rcu_usbfs_clock_config:0000000000000000 rcu_usbfs_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:836    .text.rcu_usbfs_clock_config:0000000000000028 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:841    .text.rcu_ckout_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:847    .text.rcu_ckout_config:0000000000000000 rcu_ckout_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:878    .text.rcu_ckout_config:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:883    .text.rcu_pll_preselection_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:889    .text.rcu_pll_preselection_config:0000000000000000 rcu_pll_preselection_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:913    .text.rcu_pll_preselection_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:918    .text.rcu_pll_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:924    .text.rcu_pll_config:0000000000000000 rcu_pll_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:977    .text.rcu_pll_config:0000000000000038 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:982    .text.rcu_usart_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:988    .text.rcu_usart_clock_config:0000000000000000 rcu_usart_clock_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 76


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1012   .text.rcu_usart_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1017   .text.rcu_cec_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1023   .text.rcu_cec_clock_config:0000000000000000 rcu_cec_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1047   .text.rcu_cec_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1052   .text.rcu_rtc_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1058   .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1082   .text.rcu_rtc_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1087   .text.rcu_ck48m_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1093   .text.rcu_ck48m_clock_config:0000000000000000 rcu_ck48m_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1122   .text.rcu_ck48m_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1127   .text.rcu_hxtal_prediv_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1133   .text.rcu_hxtal_prediv_config:0000000000000000 rcu_hxtal_prediv_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1162   .text.rcu_hxtal_prediv_config:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1167   .text.rcu_lxtal_drive_capability_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1173   .text.rcu_lxtal_drive_capability_config:0000000000000000 rcu_lxtal_drive_capability_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1197   .text.rcu_lxtal_drive_capability_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1202   .text.rcu_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1208   .text.rcu_flag_get:0000000000000000 rcu_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1242   .text.rcu_all_reset_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1248   .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1266   .text.rcu_all_reset_flag_clear:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1271   .text.rcu_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1277   .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1311   .text.rcu_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1317   .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1346   .text.rcu_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1352   .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1381   .text.rcu_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1387   .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1416   .text.rcu_osci_stab_wait:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1422   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1771   .text.rcu_osci_stab_wait:000000000000014c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1776   .text.rcu_osci_on:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1782   .text.rcu_osci_on:0000000000000000 rcu_osci_on
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1811   .text.rcu_osci_off:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1817   .text.rcu_osci_off:0000000000000000 rcu_osci_off
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1846   .text.rcu_osci_bypass_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1852   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1909   .text.rcu_osci_bypass_mode_enable:0000000000000034 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1914   .text.rcu_osci_bypass_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1920   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1977   .text.rcu_osci_bypass_mode_disable:0000000000000034 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1982   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:1988   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2006   .text.rcu_hxtal_clock_monitor_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2011   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2017   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2035   .text.rcu_hxtal_clock_monitor_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2040   .text.rcu_irc8m_adjust_value_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2046   .text.rcu_irc8m_adjust_value_set:0000000000000000 rcu_irc8m_adjust_value_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2075   .text.rcu_irc8m_adjust_value_set:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2080   .text.rcu_irc28m_adjust_value_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2086   .text.rcu_irc28m_adjust_value_set:0000000000000000 rcu_irc28m_adjust_value_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2115   .text.rcu_irc28m_adjust_value_set:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2120   .text.rcu_voltage_key_unlock:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2126   .text.rcu_voltage_key_unlock:0000000000000000 rcu_voltage_key_unlock
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2150   .text.rcu_voltage_key_unlock:000000000000001c $d
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s 			page 77


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2156   .text.rcu_deepsleep_voltage_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2162   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2186   .text.rcu_deepsleep_voltage_set:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2191   .text.rcu_clock_freq_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2197   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2319   .text.rcu_clock_freq_get:0000000000000076 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2551   .text.rcu_clock_freq_get:000000000000012a $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2555   .text.rcu_clock_freq_get:000000000000012e $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2772   .text.rcu_clock_freq_get:00000000000001dc $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2787   .rodata:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2327   .text.rcu_clock_freq_get:000000000000007d $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc4UkZbc.s:2327   .text.rcu_clock_freq_get:000000000000007e $t

NO UNDEFINED SYMBOLS
