INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpDes_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
