{"Source Block": ["hdl/projects/fmcomms2/vc707/system_top.v@208:218@HdlIdDef", "  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n"], "Clone Blocks": [["hdl/projects/fmcomms2/zc702/system_top.v@192:202", "  wire            spi_udc_sclk;\n  wire            spi_udc_data;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // internal logic\n\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@214:224", "  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n"], ["hdl/projects/fmcomms2/mitx045/system_top.v@180:190", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n"], ["hdl/projects/fmcomms2/rfsom/system_top.v@221:231", "  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  wire            tdd_sync_t_s;\n  wire            tdd_sync_o_s;\n  wire            tdd_sync_i_s;\n\n  // assignments\n\n"], ["hdl/projects/fmcomms2/zed/system_top.v@213:223", "  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // internal logic\n\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@207:217", "  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@215:225", "  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@206:216", "  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n"], ["hdl/projects/fmcomms2/ac701/system_top.v@194:204", "\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // assignments\n\n  assign fan_pwm      = 1'b1;\n  assign iic_rstn     = 1'b1;\n"], ["hdl/projects/fmcomms2/rfsom/system_top.v@219:229", "\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  wire            tdd_sync_t_s;\n  wire            tdd_sync_o_s;\n  wire            tdd_sync_i_s;\n\n"], ["hdl/projects/fmcomms2/rfsom/system_top.v@213:223", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@212:222", "\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n  wire            tdd_sync_t_s;\n  wire            tdd_sync_o_s;\n  wire            tdd_sync_i_s;\n\n  // internal logic\n"], ["hdl/projects/fmcomms2/zed/system_top.v@212:222", "  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // internal logic\n"], ["hdl/projects/fmcomms2/ac701/system_top.v@191:201", "  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // assignments\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@213:223", "  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@209:219", "  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/fmcomms2/ac701/system_top.v@192:202", "  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // assignments\n\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@217:227", "\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n"], ["hdl/projects/fmcomms2/mitx045/system_top.v@184:194", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // internal logic\n\n"], ["hdl/projects/fmcomms2/ac701/system_top.v@190:200", "  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n"], ["hdl/projects/fmcomms2/zc706/system_top.v@213:223", "  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n  wire            tdd_sync_t_s;\n  wire            tdd_sync_o_s;\n  wire            tdd_sync_i_s;\n\n  // internal logic\n\n"], ["hdl/projects/fmcomms2/zc702/system_top.v@191:201", "  wire            spi_udc_csn_rx;\n  wire            spi_udc_sclk;\n  wire            spi_udc_data;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // internal logic\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@216:226", "  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n  assign ddr3_1_p = 2'b11;\n"], ["hdl/projects/fmcomms2/ac701/system_top.v@193:203", "  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // assignments\n\n  assign fan_pwm      = 1'b1;\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@210:220", "\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n"]], "Diff Content": {"Delete": [[213, "  wire            gpio_txnrx;\n"]], "Add": []}}