// ****************************************************************************** 
// Copyright     :  Copyright (C) 2020, Hisilicon Technologies Co. Ltd.
// File name     :  mpi_u2_pm_uiu_reg_addr_define.h
// Project line  :  Platform And Key Technologies Development
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2018/9/28
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V5.1 
// History       :  xxx 2020/09/15 10:14:52 Create file
// ******************************************************************************

#ifndef __MPI_U2_PM_UIU_REG_ADDR_DEFINE_H__
#define __MPI_U2_PM_UIU_REG_ADDR_DEFINE_H__

/////////////////////////////////////////////
////    global parameters, begin         ////
/////////////////////////////////////////////
#define    MPI_U2_PM_UIU_REG_BASE_ADDR                    0x28000

////             offset address for MPI_U2_PM_UIU_REG registers
#define MPI_U2_PM_UIU_REG_MPI_RDY_NUM_OFFSET 0x0
#define MPI_U2_PM_UIU_REG_RDY_LAST_NUM_MASK 0xFF0000
#define MPI_U2_PM_UIU_REG_RDY_LAST_NUM_SHIFT 16
#define MPI_U2_PM_UIU_REG_RDY_LAST_NUM_LEN 8
#define MPI_U2_PM_UIU_REG_RDY_LAST_NUM_RESETVAL 0x00
#define MPI_U2_PM_UIU_REG_RDY_DELAY_NUM_MASK 0xFF
#define MPI_U2_PM_UIU_REG_RDY_DELAY_NUM_SHIFT 0
#define MPI_U2_PM_UIU_REG_RDY_DELAY_NUM_LEN 8
#define MPI_U2_PM_UIU_REG_RDY_DELAY_NUM_RESETVAL 0x04

#define MPI_U2_PM_UIU_REG_CSR_HST_DISCONNECTED_LP_CFG_OFFSET 0x800
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_LP_CNT_TH_MASK 0xFFFF0000
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_LP_CNT_TH_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_LP_CNT_TH_LEN 16
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_LP_CNT_TH_RESETVAL 0xFFFF
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_OFF_LP_EN_MASK 0x10
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_OFF_LP_EN_SHIFT 4
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_OFF_LP_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_OFF_LP_EN_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_ON_LP_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_ON_LP_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_ON_LP_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_DSCT_ON_LP_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TIMER_CFG0_OFFSET 0x804
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TUCHEND_MASK 0x1FFF0000
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TUCHEND_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TUCHEND_LEN 13
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TUCHEND_RESETVAL 0x1B57
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TDRST_MASK 0xFFFF
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TDRST_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TDRST_LEN 16
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TDRST_RESETVAL 0xC34F

#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TIMER_CFG1_OFFSET 0x808
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DRV_ST_DLY_MASK 0x1C00000
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DRV_ST_DLY_SHIFT 22
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DRV_ST_DLY_LEN 3
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DRV_ST_DLY_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DCHBIT_MASK 0x3F0000
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DCHBIT_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DCHBIT_LEN 6
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DCHBIT_RESETVAL 0x31
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TFILT_MASK 0xFE00
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TFILT_SHIFT 9
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TFILT_LEN 7
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TFILT_RESETVAL 0x4A
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TDRSTR_MINUS_TDCHSE0_MASK 0x1FF
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TDRSTR_MINUS_TDCHSE0_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TDRSTR_MINUS_TDCHSE0_LEN 9
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_TDRSTR_MINUS_TDCHSE0_RESETVAL 0x1F3

#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_HS_HANDSHAKE_EN_OFFSET 0x80C
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_HS_HANDSHAKE_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_HS_HANDSHAKE_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_HS_HANDSHAKE_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_HS_HANDSHAKE_EN_RESETVAL 0x1

#define MPI_U2_PM_UIU_REG_CSR_HST_LP_ENTER_DLY_CFG_OFFSET 0x810
#define MPI_U2_PM_UIU_REG_CSR_HST_U3_ENTRY_N_DCT_DSCT_TIME_MASK 0x7FF0000
#define MPI_U2_PM_UIU_REG_CSR_HST_U3_ENTRY_N_DCT_DSCT_TIME_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_HST_U3_ENTRY_N_DCT_DSCT_TIME_LEN 11
#define MPI_U2_PM_UIU_REG_CSR_HST_U3_ENTRY_N_DCT_DSCT_TIME_RESETVAL 0x3E7
#define MPI_U2_PM_UIU_REG_CSR_HST_U3_ENTRY_IDLE_BUS_TIME_MASK 0xFFF0
#define MPI_U2_PM_UIU_REG_CSR_HST_U3_ENTRY_IDLE_BUS_TIME_SHIFT 4
#define MPI_U2_PM_UIU_REG_CSR_HST_U3_ENTRY_IDLE_BUS_TIME_LEN 12
#define MPI_U2_PM_UIU_REG_CSR_HST_U3_ENTRY_IDLE_BUS_TIME_RESETVAL 0xBB7
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_ENTRY_MC_2_PC_DLY_MASK 0xF
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_ENTRY_MC_2_PC_DLY_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_ENTRY_MC_2_PC_DLY_LEN 4
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_ENTRY_MC_2_PC_DLY_RESETVAL 0x8

#define MPI_U2_PM_UIU_REG_CSR_HST_U2_EXIT_DEV_RECOVERY_TIME_OFFSET 0x814
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_HIRD_SELF_DEF_EN_MASK 0x80000
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_HIRD_SELF_DEF_EN_SHIFT 19
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_HIRD_SELF_DEF_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_HIRD_SELF_DEF_EN_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_RW_SAME_AS_HIRD_MASK 0x40000
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_RW_SAME_AS_HIRD_SHIFT 18
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_RW_SAME_AS_HIRD_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_RW_SAME_AS_HIRD_RESETVAL 0x1
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_RW_ACT_TIME_MASK 0x3FFF0
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_RW_ACT_TIME_SHIFT 4
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_RW_ACT_TIME_LEN 14
#define MPI_U2_PM_UIU_REG_CSR_HST_L1RESUME_RW_ACT_TIME_RESETVAL 0x0000
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_EXIT_DEV_RECOVERY_TIME_MASK 0xF
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_EXIT_DEV_RECOVERY_TIME_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_EXIT_DEV_RECOVERY_TIME_LEN 4
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_EXIT_DEV_RECOVERY_TIME_RESETVAL 0x9

#define MPI_U2_PM_UIU_REG_CSR_HST_CON_DCT_TIME_OFFSET 0x818
#define MPI_U2_PM_UIU_REG_CSR_HST_CON_DCT_TIME_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_HST_CON_DCT_TIME_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_CON_DCT_TIME_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_HST_CON_DCT_TIME_RESETVAL 0x32

#define MPI_U2_PM_UIU_REG_HST_PRT_ST_RPT_OFFSET 0x830
#define MPI_U2_PM_UIU_REG_HST_PRT_ST_RPT_MASK 0xFFF
#define MPI_U2_PM_UIU_REG_HST_PRT_ST_RPT_SHIFT 0
#define MPI_U2_PM_UIU_REG_HST_PRT_ST_RPT_LEN 12
#define MPI_U2_PM_UIU_REG_HST_PRT_ST_RPT_RESETVAL 0x400

#define MPI_U2_PM_UIU_REG_CSR_HST_U2_U3_PHY_LP_EN_OFFSET 0x838
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_U3_PHY_LP_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_U3_PHY_LP_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_U3_PHY_LP_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_U2_U3_PHY_LP_EN_RESETVAL 0x1

#define MPI_U2_PM_UIU_REG_CSR_HST_UTMI_PHY_RESET_CFG_OFFSET 0x840
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DP_TIME_MASK 0x1FE0000
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DP_TIME_SHIFT 17
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DP_TIME_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_DP_TIME_RESETVAL 0x7F
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_END_TIME_MASK 0x1FE00
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_END_TIME_SHIFT 9
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_END_TIME_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_END_TIME_RESETVAL 0x7B
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_START_TIME_MASK 0x1FE
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_START_TIME_SHIFT 1
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_START_TIME_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_START_TIME_RESETVAL 0x02
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_RESET_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_RESET_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_RESET_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_PRTRST_UTMI_RESET_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_HST_L1_RSDENC_CFG_OFFSET 0x844
#define MPI_U2_PM_UIU_REG_CSR_HST_L1_RSDENC_TH_MASK 0x7E
#define MPI_U2_PM_UIU_REG_CSR_HST_L1_RSDENC_TH_SHIFT 1
#define MPI_U2_PM_UIU_REG_CSR_HST_L1_RSDENC_TH_LEN 6
#define MPI_U2_PM_UIU_REG_CSR_HST_L1_RSDENC_TH_RESETVAL 0x31
#define MPI_U2_PM_UIU_REG_CSR_HST_L1_RSDENC_DCT_RMW_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_HST_L1_RSDENC_DCT_RMW_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_L1_RSDENC_DCT_RMW_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_L1_RSDENC_DCT_RMW_EN_RESETVAL 0x1

#define MPI_U2_PM_UIU_REG_CSR_HST_SMP_MASK_OFFSET 0x848
#define MPI_U2_PM_UIU_REG_CSR_HST_SMP_MASK_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_HST_SMP_MASK_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_SMP_MASK_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_HST_SMP_MASK_RESETVAL 0x00

#define MPI_U2_PM_UIU_REG_CSR_HST_DFX_RPT_OFFSET 0x84C
#define MPI_U2_PM_UIU_REG_REQ_XMT_READY_RPT_MASK 0x1000000
#define MPI_U2_PM_UIU_REG_REQ_XMT_READY_RPT_SHIFT 24
#define MPI_U2_PM_UIU_REG_REQ_XMT_READY_RPT_LEN 1
#define MPI_U2_PM_UIU_REG_REQ_XMT_READY_RPT_RESETVAL 0x1
#define MPI_U2_PM_UIU_REG_LPM_REQ_CMD_ST_RPT_MASK 0xF00000
#define MPI_U2_PM_UIU_REG_LPM_REQ_CMD_ST_RPT_SHIFT 20
#define MPI_U2_PM_UIU_REG_LPM_REQ_CMD_ST_RPT_LEN 4
#define MPI_U2_PM_UIU_REG_LPM_REQ_CMD_ST_RPT_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_BESL_RPT_MASK 0xF0000
#define MPI_U2_PM_UIU_REG_BESL_RPT_SHIFT 16
#define MPI_U2_PM_UIU_REG_BESL_RPT_LEN 4
#define MPI_U2_PM_UIU_REG_BESL_RPT_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CNT_CMN_RPT_MASK 0xFFFF
#define MPI_U2_PM_UIU_REG_CNT_CMN_RPT_SHIFT 0
#define MPI_U2_PM_UIU_REG_CNT_CMN_RPT_LEN 16
#define MPI_U2_PM_UIU_REG_CNT_CMN_RPT_RESETVAL 0x0000

#define MPI_U2_PM_UIU_REG_CSR_HST_ULPI_U2_EN_OFFSET 0x854
#define MPI_U2_PM_UIU_REG_CSR_HST_ULPI_U2_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_HST_ULPI_U2_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_ULPI_U2_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_ULPI_U2_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_HST_HS_4MS_IDLE_TIME_OFFSET 0x858
#define MPI_U2_PM_UIU_REG_CSR_HST_HS_4MS_IDLE_TIME_MASK 0xFFF
#define MPI_U2_PM_UIU_REG_CSR_HST_HS_4MS_IDLE_TIME_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_HS_4MS_IDLE_TIME_LEN 12
#define MPI_U2_PM_UIU_REG_CSR_HST_HS_4MS_IDLE_TIME_RESETVAL 0xF9F

#define MPI_U2_PM_UIU_REG_CSR_HST_LP_EXIT_OFFSET 0x85C
#define MPI_U2_PM_UIU_REG_CSR_HST_LP_EXIT_MASK 0xFFF
#define MPI_U2_PM_UIU_REG_CSR_HST_LP_EXIT_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_LP_EXIT_LEN 12
#define MPI_U2_PM_UIU_REG_CSR_HST_LP_EXIT_RESETVAL 0x3E7

#define MPI_U2_PM_UIU_REG_CSR_HST_POWERED_OFF_PHY_LP_EN_OFFSET 0x860
#define MPI_U2_PM_UIU_REG_CSR_HST_POWERED_OFF_PHY_LP_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_HST_POWERED_OFF_PHY_LP_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_POWERED_OFF_PHY_LP_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_HST_POWERED_OFF_PHY_LP_EN_RESETVAL 0x1

#define MPI_U2_PM_UIU_REG_CSR_HST_PRT_ERR_CFG_OFFSET 0x864
#define MPI_U2_PM_UIU_REG_CSR_HST_PRT_ERR_DCT_TH_MASK 0x30
#define MPI_U2_PM_UIU_REG_CSR_HST_PRT_ERR_DCT_TH_SHIFT 4
#define MPI_U2_PM_UIU_REG_CSR_HST_PRT_ERR_DCT_TH_LEN 2
#define MPI_U2_PM_UIU_REG_CSR_HST_PRT_ERR_DCT_TH_RESETVAL 0x2
#define MPI_U2_PM_UIU_REG_CSR_HST_PRT_ERR_DCT_EN_MASK 0x7
#define MPI_U2_PM_UIU_REG_CSR_HST_PRT_ERR_DCT_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_PRT_ERR_DCT_EN_LEN 3
#define MPI_U2_PM_UIU_REG_CSR_HST_PRT_ERR_DCT_EN_RESETVAL 0x7

#define MPI_U2_PM_UIU_REG_CSR_HST_PRE_U0_WAIT_TH_OFFSET 0x868
#define MPI_U2_PM_UIU_REG_CSR_HST_PRE_U0_WAIT_TH_MASK 0x1FF
#define MPI_U2_PM_UIU_REG_CSR_HST_PRE_U0_WAIT_TH_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HST_PRE_U0_WAIT_TH_LEN 9
#define MPI_U2_PM_UIU_REG_CSR_HST_PRE_U0_WAIT_TH_RESETVAL 0x077

#define MPI_U2_PM_UIU_REG_CSR_DEV_L3_LP_CFG_OFFSET 0xA00
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3_LP_CNT_TH_MASK 0x3FF0000
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3_LP_CNT_TH_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3_LP_CNT_TH_LEN 10
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3_LP_CNT_TH_RESETVAL 0x3FF
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3_LP_MODE_MASK 0x10
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3_LP_MODE_SHIFT 4
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3_LP_MODE_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3_LP_MODE_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3ON_LP_EN_MASK 0x2
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3ON_LP_EN_SHIFT 1
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3ON_LP_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3ON_LP_EN_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3OFF_LP_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3OFF_LP_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3OFF_LP_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_DEV_L3OFF_LP_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_DEV_LP_CFG_OFFSET 0xA04
#define MPI_U2_PM_UIU_REG_CSR_L2_PHYLP_EN_MASK 0x2
#define MPI_U2_PM_UIU_REG_CSR_L2_PHYLP_EN_SHIFT 1
#define MPI_U2_PM_UIU_REG_CSR_L2_PHYLP_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_L2_PHYLP_EN_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_L1_PHYLP_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_L1_PHYLP_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_L1_PHYLP_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_L1_PHYLP_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TIMER_CFG0_OFFSET 0xA0C
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TFILT_60M_MASK 0x7F800000
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TFILT_60M_SHIFT 23
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TFILT_60M_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TFILT_60M_RESETVAL 0x96
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TFILT_30M_MASK 0x7F8000
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TFILT_30M_SHIFT 15
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TFILT_30M_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TFILT_30M_RESETVAL 0x4B
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TUCH_MASK 0x7FFF
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TUCH_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TUCH_LEN 15
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TUCH_RESETVAL 0x03FF

#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TIMER_CFG1_OFFSET 0xA10
#define MPI_U2_PM_UIU_REG_CSR_PRTRST_TIME_MASK 0x1FC000
#define MPI_U2_PM_UIU_REG_CSR_PRTRST_TIME_SHIFT 14
#define MPI_U2_PM_UIU_REG_CSR_PRTRST_TIME_LEN 7
#define MPI_U2_PM_UIU_REG_CSR_PRTRST_TIME_RESETVAL 0x02
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_KJ_NUM_MASK 0x3000
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_KJ_NUM_SHIFT 12
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_KJ_NUM_LEN 2
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_KJ_NUM_RESETVAL 0x3
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TWTFS_MASK 0xFFF
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TWTFS_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TWTFS_LEN 12
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_TWTFS_RESETVAL 0x9C4

#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_HS_HANDSHAKE_EN_OFFSET 0xA14
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_HS_HANDSHAKE_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_HS_HANDSHAKE_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_HS_HANDSHAKE_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_DEV_PRTRST_HS_HANDSHAKE_EN_RESETVAL 0x1

#define MPI_U2_PM_UIU_REG_CSR_DEV_LP_ENTER_TIMER_CFG_OFFSET 0xA18
#define MPI_U2_PM_UIU_REG_CSR_DEV_TWTRSTHS_MASK 0x3FF000
#define MPI_U2_PM_UIU_REG_CSR_DEV_TWTRSTHS_SHIFT 12
#define MPI_U2_PM_UIU_REG_CSR_DEV_TWTRSTHS_LEN 10
#define MPI_U2_PM_UIU_REG_CSR_DEV_TWTRSTHS_RESETVAL 0x2BC
#define MPI_U2_PM_UIU_REG_CSR_DEV_TWTREV_MASK 0xFFF
#define MPI_U2_PM_UIU_REG_CSR_DEV_TWTREV_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_TWTREV_LEN 12
#define MPI_U2_PM_UIU_REG_CSR_DEV_TWTREV_RESETVAL 0xBB8

#define MPI_U2_PM_UIU_REG_CSR_DEV_DRSMUP_TIMER_CFG_OFFSET 0xA1C
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSM_MC_DELAY_MASK 0x1FF0000
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSM_MC_DELAY_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSM_MC_DELAY_LEN 9
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSM_MC_DELAY_RESETVAL 0x14A
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_TDRSMUP_MASK 0xF00
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_TDRSMUP_SHIFT 8
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_TDRSMUP_LEN 4
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_TDRSMUP_RESETVAL 0xF
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_TDRSMUP_MASK 0x7F
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_TDRSMUP_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_TDRSMUP_LEN 7
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_TDRSMUP_RESETVAL 0x32

#define MPI_U2_PM_UIU_REG_CSR_DEV_STATE0_OFFSET 0xA20
#define MPI_U2_PM_UIU_REG_CSR_DEV_KJ_DET_PAIR_MASK 0x600
#define MPI_U2_PM_UIU_REG_CSR_DEV_KJ_DET_PAIR_SHIFT 9
#define MPI_U2_PM_UIU_REG_CSR_DEV_KJ_DET_PAIR_LEN 2
#define MPI_U2_PM_UIU_REG_CSR_DEV_KJ_DET_PAIR_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_DEV_KJ_DET_ST_MASK 0x180
#define MPI_U2_PM_UIU_REG_CSR_DEV_KJ_DET_ST_SHIFT 7
#define MPI_U2_PM_UIU_REG_CSR_DEV_KJ_DET_ST_LEN 2
#define MPI_U2_PM_UIU_REG_CSR_DEV_KJ_DET_ST_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_DEV_ST_MASK 0x7F
#define MPI_U2_PM_UIU_REG_CSR_DEV_ST_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_ST_LEN 7
#define MPI_U2_PM_UIU_REG_CSR_DEV_ST_RESETVAL 0x00

#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_WAIT_OFFSET 0xA24
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_PEXIT_WAIT_TIME_MASK 0xFFF0
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_PEXIT_WAIT_TIME_SHIFT 4
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_PEXIT_WAIT_TIME_LEN 12
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_PEXIT_WAIT_TIME_RESETVAL 0x034
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_PEXIT_WAIT_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_PEXIT_WAIT_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_PEXIT_WAIT_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_DEV_L1_PEXIT_WAIT_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_WAIT_OFFSET 0xA28
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_PEXIT_WAIT_TIME_MASK 0xFFF0
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_PEXIT_WAIT_TIME_SHIFT 4
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_PEXIT_WAIT_TIME_LEN 12
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_PEXIT_WAIT_TIME_RESETVAL 0x7D2
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_PEXIT_WAIT_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_PEXIT_WAIT_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_PEXIT_WAIT_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_DEV_L2_PEXIT_WAIT_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_DEV60M_PRTRST_SE0_CFG_OFFSET 0xA2C
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_60M_MASK 0x3FFFF
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_60M_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_60M_LEN 18
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_60M_RESETVAL 0x00096

#define MPI_U2_PM_UIU_REG_CSR_DEV30M_PRTRST_SE0_CFG_OFFSET 0xA30
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_30M_MASK 0x3FFFF
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_30M_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_30M_LEN 18
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_30M_RESETVAL 0x0004B

#define MPI_U2_PM_UIU_REG_CSR_DEVAUX_PRTRST_SE0_CFG_OFFSET 0xA34
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_AUX_MASK 0x3FFFF
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_AUX_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_AUX_LEN 18
#define MPI_U2_PM_UIU_REG_CSR_SE0RST_DET_AUX_RESETVAL 0x0000C

#define MPI_U2_PM_UIU_REG_CSR_DEV_SE0_WAIT_TH_OFFSET 0xA38
#define MPI_U2_PM_UIU_REG_CSR_DEV_SE0_WAIT_TH_MASK 0x3FFFF
#define MPI_U2_PM_UIU_REG_CSR_DEV_SE0_WAIT_TH_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_SE0_WAIT_TH_LEN 18
#define MPI_U2_PM_UIU_REG_CSR_DEV_SE0_WAIT_TH_RESETVAL 0x00096

#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV7_OFFSET 0xA3C
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV7_MASK 0xFFFFFFFF
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV7_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV7_LEN 32
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV7_RESETVAL 0x00000000

#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV8_OFFSET 0xA40
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV8_MASK 0xFFFFFFFF
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV8_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV8_LEN 32
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV8_RESETVAL 0x00000000

#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV9_OFFSET 0xA44
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV9_MASK 0xFFFFFFFF
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV9_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV9_LEN 32
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV9_RESETVAL 0x00000000

#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV10_OFFSET 0xA4C
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV10_MASK 0xFFFFFFFF
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV10_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV10_LEN 32
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV10_RESETVAL 0x00000000

#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV11_OFFSET 0xA50
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV11_MASK 0xFFFFFFFF
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV11_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV11_LEN 32
#define MPI_U2_PM_UIU_REG_CSR_DEV_RSV11_RESETVAL 0x00000000

#define MPI_U2_PM_UIU_REG_CSR_PHY_LP_CFG_OFFSET 0xC00
#define MPI_U2_PM_UIU_REG_CSR_L2_WAIT_CNT_MASK 0x3FF0000
#define MPI_U2_PM_UIU_REG_CSR_L2_WAIT_CNT_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_L2_WAIT_CNT_LEN 10
#define MPI_U2_PM_UIU_REG_CSR_L2_WAIT_CNT_RESETVAL 0x325
#define MPI_U2_PM_UIU_REG_CSR_L1_WAIT_CNT_MASK 0x3FF
#define MPI_U2_PM_UIU_REG_CSR_L1_WAIT_CNT_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_L1_WAIT_CNT_LEN 10
#define MPI_U2_PM_UIU_REG_CSR_L1_WAIT_CNT_RESETVAL 0x02E

#define MPI_U2_PM_UIU_REG_CSR_COMM_STATE_OFFSET 0xC04
#define MPI_U2_PM_UIU_REG_MP_CHG_ST_MASK 0x3C00
#define MPI_U2_PM_UIU_REG_MP_CHG_ST_SHIFT 10
#define MPI_U2_PM_UIU_REG_MP_CHG_ST_LEN 4
#define MPI_U2_PM_UIU_REG_MP_CHG_ST_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_SLEEP_LAT_MASK 0x200
#define MPI_U2_PM_UIU_REG_SLEEP_LAT_SHIFT 9
#define MPI_U2_PM_UIU_REG_SLEEP_LAT_LEN 1
#define MPI_U2_PM_UIU_REG_SLEEP_LAT_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_SUSPEND_LAT_MASK 0x100
#define MPI_U2_PM_UIU_REG_SUSPEND_LAT_SHIFT 8
#define MPI_U2_PM_UIU_REG_SUSPEND_LAT_LEN 1
#define MPI_U2_PM_UIU_REG_SUSPEND_LAT_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_VBUS_LAT_MASK 0x80
#define MPI_U2_PM_UIU_REG_VBUS_LAT_SHIFT 7
#define MPI_U2_PM_UIU_REG_VBUS_LAT_LEN 1
#define MPI_U2_PM_UIU_REG_VBUS_LAT_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_OPMODE_LAT_MASK 0x60
#define MPI_U2_PM_UIU_REG_OPMODE_LAT_SHIFT 5
#define MPI_U2_PM_UIU_REG_OPMODE_LAT_LEN 2
#define MPI_U2_PM_UIU_REG_OPMODE_LAT_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_TERMSELECT_LAT_MASK 0x10
#define MPI_U2_PM_UIU_REG_TERMSELECT_LAT_SHIFT 4
#define MPI_U2_PM_UIU_REG_TERMSELECT_LAT_LEN 1
#define MPI_U2_PM_UIU_REG_TERMSELECT_LAT_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_XCRVSELECT_LAT_MASK 0xC
#define MPI_U2_PM_UIU_REG_XCRVSELECT_LAT_SHIFT 2
#define MPI_U2_PM_UIU_REG_XCRVSELECT_LAT_LEN 2
#define MPI_U2_PM_UIU_REG_XCRVSELECT_LAT_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_LINESTATE_SYNC_MASK 0x3
#define MPI_U2_PM_UIU_REG_LINESTATE_SYNC_SHIFT 0
#define MPI_U2_PM_UIU_REG_LINESTATE_SYNC_LEN 2
#define MPI_U2_PM_UIU_REG_LINESTATE_SYNC_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_MC_WAIT_OFFSET 0xC08
#define MPI_U2_PM_UIU_REG_CSR_MC_WAIT_TIME_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_MC_WAIT_TIME_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_MC_WAIT_TIME_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_MC_WAIT_TIME_RESETVAL 0x5A

#define MPI_U2_PM_UIU_REG_CSR_U2PM_SUS_CLKSEL_OFFSET 0xC0C
#define MPI_U2_PM_UIU_REG_CSR_U2PM_SUS_CLKSEL_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_U2PM_SUS_CLKSEL_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_U2PM_SUS_CLKSEL_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_U2PM_SUS_CLKSEL_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_RMW_WK_UP_DCT_TH_OFFSET 0xC10
#define MPI_U2_PM_UIU_REG_CSR_RMW_WK_UP_DCT_U3_TH_MASK 0x1FF0000
#define MPI_U2_PM_UIU_REG_CSR_RMW_WK_UP_DCT_U3_TH_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_RMW_WK_UP_DCT_U3_TH_LEN 9
#define MPI_U2_PM_UIU_REG_CSR_RMW_WK_UP_DCT_U3_TH_RESETVAL 0x009
#define MPI_U2_PM_UIU_REG_CSR_RMW_WK_UP_DCT_U2_TH_MASK 0x1FF
#define MPI_U2_PM_UIU_REG_CSR_RMW_WK_UP_DCT_U2_TH_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_RMW_WK_UP_DCT_U2_TH_LEN 9
#define MPI_U2_PM_UIU_REG_CSR_RMW_WK_UP_DCT_U2_TH_RESETVAL 0x009

#define MPI_U2_PM_UIU_REG_CSR_SUSPEND_PHY_RESD_OFFSET 0xC14
#define MPI_U2_PM_UIU_REG_CSR_SLEEP_PHY_STAY_TH_MASK 0x3FF0000
#define MPI_U2_PM_UIU_REG_CSR_SLEEP_PHY_STAY_TH_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_SLEEP_PHY_STAY_TH_LEN 10
#define MPI_U2_PM_UIU_REG_CSR_SLEEP_PHY_STAY_TH_RESETVAL 0x000
#define MPI_U2_PM_UIU_REG_CSR_SUSPEND_PHY_STAY_TH_MASK 0x3FF
#define MPI_U2_PM_UIU_REG_CSR_SUSPEND_PHY_STAY_TH_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_SUSPEND_PHY_STAY_TH_LEN 10
#define MPI_U2_PM_UIU_REG_CSR_SUSPEND_PHY_STAY_TH_RESETVAL 0x000

#define MPI_U2_PM_UIU_REG_CSR_COM_RSV5_OFFSET 0xC18
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV5_MASK 0xFFFFFFFF
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV5_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV5_LEN 32
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV5_RESETVAL 0x00000000

#define MPI_U2_PM_UIU_REG_CSR_COM_RSV6_OFFSET 0xC1C
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV6_MASK 0xFFFFFFFF
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV6_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV6_LEN 32
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV6_RESETVAL 0x00000000

#define MPI_U2_PM_UIU_REG_CSR_COM_RSV7_OFFSET 0xC20
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV7_MASK 0xFFFFFFFF
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV7_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV7_LEN 32
#define MPI_U2_PM_UIU_REG_CSR_COM_RSV7_RESETVAL 0x00000000

#define MPI_U2_PM_UIU_REG_CSR_INTER_PACKET_DELAY_TX2TX_OFFSET 0xE00
#define MPI_U2_PM_UIU_REG_CSR_HS_TX2TX_DELAY_MIN_MASK 0xFF0000
#define MPI_U2_PM_UIU_REG_CSR_HS_TX2TX_DELAY_MIN_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_HS_TX2TX_DELAY_MIN_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_HS_TX2TX_DELAY_MIN_RESETVAL 0x0B
#define MPI_U2_PM_UIU_REG_CSR_FS_TX2TX_DELAY_MIN_MASK 0xFF00
#define MPI_U2_PM_UIU_REG_CSR_FS_TX2TX_DELAY_MIN_SHIFT 8
#define MPI_U2_PM_UIU_REG_CSR_FS_TX2TX_DELAY_MIN_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_FS_TX2TX_DELAY_MIN_RESETVAL 0x0A
#define MPI_U2_PM_UIU_REG_CSR_LS_TX2TX_DELAY_MIN_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_LS_TX2TX_DELAY_MIN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_LS_TX2TX_DELAY_MIN_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_LS_TX2TX_DELAY_MIN_RESETVAL 0x50

#define MPI_U2_PM_UIU_REG_CSR_INTER_PACKET_DELAY_RX2TX_OFFSET 0xE04
#define MPI_U2_PM_UIU_REG_CSR_FS_RX2TX_DELAY_MIN_MASK 0xFF00
#define MPI_U2_PM_UIU_REG_CSR_FS_RX2TX_DELAY_MIN_SHIFT 8
#define MPI_U2_PM_UIU_REG_CSR_FS_RX2TX_DELAY_MIN_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_FS_RX2TX_DELAY_MIN_RESETVAL 0x0A
#define MPI_U2_PM_UIU_REG_CSR_LS_RX2TX_DELAY_MIN_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_LS_RX2TX_DELAY_MIN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_LS_RX2TX_DELAY_MIN_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_LS_RX2TX_DELAY_MIN_RESETVAL 0x50

#define MPI_U2_PM_UIU_REG_CSR_INTER_PACKET_DELAY_TX2RX_0_OFFSET 0xE08
#define MPI_U2_PM_UIU_REG_CSR_FS_TX2RX_TIMEOUT_V_MASK 0x3FF0000
#define MPI_U2_PM_UIU_REG_CSR_FS_TX2RX_TIMEOUT_V_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_FS_TX2RX_TIMEOUT_V_LEN 10
#define MPI_U2_PM_UIU_REG_CSR_FS_TX2RX_TIMEOUT_V_RESETVAL 0x12C
#define MPI_U2_PM_UIU_REG_CSR_LS_TX2RX_TIMEOUT_V_MASK 0xFFFF
#define MPI_U2_PM_UIU_REG_CSR_LS_TX2RX_TIMEOUT_V_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_LS_TX2RX_TIMEOUT_V_LEN 16
#define MPI_U2_PM_UIU_REG_CSR_LS_TX2RX_TIMEOUT_V_RESETVAL 0x0960

#define MPI_U2_PM_UIU_REG_CSR_INTER_PACKET_DELAY_TX2RX_1_OFFSET 0xE0C
#define MPI_U2_PM_UIU_REG_CSR_HS_TX2RX_TIMEOUT_V_MASK 0x3FF
#define MPI_U2_PM_UIU_REG_CSR_HS_TX2RX_TIMEOUT_V_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_HS_TX2RX_TIMEOUT_V_LEN 10
#define MPI_U2_PM_UIU_REG_CSR_HS_TX2RX_TIMEOUT_V_RESETVAL 0x0AC

#define MPI_U2_PM_UIU_REG_CSR_PHY_TX_DELAY_OFFSET 0xE10
#define MPI_U2_PM_UIU_REG_CSR_HS_TX_END_DELAY_MAX_MASK 0xFF000000
#define MPI_U2_PM_UIU_REG_CSR_HS_TX_END_DELAY_MAX_SHIFT 24
#define MPI_U2_PM_UIU_REG_CSR_HS_TX_END_DELAY_MAX_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_HS_TX_END_DELAY_MAX_RESETVAL 0x09
#define MPI_U2_PM_UIU_REG_CSR_HS_TX_START_DELAY_MIN_MASK 0xFF0000
#define MPI_U2_PM_UIU_REG_CSR_HS_TX_START_DELAY_MIN_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_HS_TX_START_DELAY_MIN_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_HS_TX_START_DELAY_MIN_RESETVAL 0x01
#define MPI_U2_PM_UIU_REG_CSR_FS_TX_START_DELAY_MIN_MASK 0xFF00
#define MPI_U2_PM_UIU_REG_CSR_FS_TX_START_DELAY_MIN_SHIFT 8
#define MPI_U2_PM_UIU_REG_CSR_FS_TX_START_DELAY_MIN_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_FS_TX_START_DELAY_MIN_RESETVAL 0x01
#define MPI_U2_PM_UIU_REG_CSR_LS_TX_START_DELAY_MIN_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_LS_TX_START_DELAY_MIN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_LS_TX_START_DELAY_MIN_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_LS_TX_START_DELAY_MIN_RESETVAL 0x01

#define MPI_U2_PM_UIU_REG_CSR_PHY_LINESTATE_DELAY_OFFSET 0xE14
#define MPI_U2_PM_UIU_REG_CSR_LINESTATE_DELAY_MIN_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_LINESTATE_DELAY_MIN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_LINESTATE_DELAY_MIN_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_LINESTATE_DELAY_MIN_RESETVAL 0x02

#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_CFG_OFFSET 0xE18
#define MPI_U2_PM_UIU_REG_ULPI_SLEEP_EN_MASK 0x100
#define MPI_U2_PM_UIU_REG_ULPI_SLEEP_EN_SHIFT 8
#define MPI_U2_PM_UIU_REG_ULPI_SLEEP_EN_LEN 1
#define MPI_U2_PM_UIU_REG_ULPI_SLEEP_EN_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_ULPI_OTG_RESET_SET_MASK 0xFF
#define MPI_U2_PM_UIU_REG_ULPI_OTG_RESET_SET_SHIFT 0
#define MPI_U2_PM_UIU_REG_ULPI_OTG_RESET_SET_LEN 8
#define MPI_U2_PM_UIU_REG_ULPI_OTG_RESET_SET_RESETVAL 0x00

#define MPI_U2_PM_UIU_REG_CSR_MPI2ULPI_CFG_OFFSET 0xE1C
#define MPI_U2_PM_UIU_REG_MPI2ULPI_EN_MASK 0x4000000
#define MPI_U2_PM_UIU_REG_MPI2ULPI_EN_SHIFT 26
#define MPI_U2_PM_UIU_REG_MPI2ULPI_EN_LEN 1
#define MPI_U2_PM_UIU_REG_MPI2ULPI_EN_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_TYPE_MASK 0x2000000
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_TYPE_SHIFT 25
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_TYPE_LEN 1
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_TYPE_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_MPI2ULPI_PHYABORT_EN_MASK 0x1000000
#define MPI_U2_PM_UIU_REG_MPI2ULPI_PHYABORT_EN_SHIFT 24
#define MPI_U2_PM_UIU_REG_MPI2ULPI_PHYABORT_EN_LEN 1
#define MPI_U2_PM_UIU_REG_MPI2ULPI_PHYABORT_EN_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_MPI2ULPI_PENDING_TIMEOUT_V_MASK 0xFF0000
#define MPI_U2_PM_UIU_REG_MPI2ULPI_PENDING_TIMEOUT_V_SHIFT 16
#define MPI_U2_PM_UIU_REG_MPI2ULPI_PENDING_TIMEOUT_V_LEN 8
#define MPI_U2_PM_UIU_REG_MPI2ULPI_PENDING_TIMEOUT_V_RESETVAL 0x00
#define MPI_U2_PM_UIU_REG_MPI2ULPI_WDATA_MASK 0xFF00
#define MPI_U2_PM_UIU_REG_MPI2ULPI_WDATA_SHIFT 8
#define MPI_U2_PM_UIU_REG_MPI2ULPI_WDATA_LEN 8
#define MPI_U2_PM_UIU_REG_MPI2ULPI_WDATA_RESETVAL 0x00
#define MPI_U2_PM_UIU_REG_MPI2ULPI_ADDR_MASK 0xFF
#define MPI_U2_PM_UIU_REG_MPI2ULPI_ADDR_SHIFT 0
#define MPI_U2_PM_UIU_REG_MPI2ULPI_ADDR_LEN 8
#define MPI_U2_PM_UIU_REG_MPI2ULPI_ADDR_RESETVAL 0x00

#define MPI_U2_PM_UIU_REG_CSR_MPI2ULPI_RW_IND_OFFSET 0xE20
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_IND_MASK 0x1
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_IND_SHIFT 0
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_IND_LEN 1
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_IND_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_MPI2ULPI_RPT_OFFSET 0xE24
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_FAIL_MASK 0x200
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_FAIL_SHIFT 9
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_FAIL_LEN 1
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_FAIL_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_DONE_MASK 0x100
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_DONE_SHIFT 8
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_DONE_LEN 1
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RW_DONE_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RDATA_MASK 0xFF
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RDATA_SHIFT 0
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RDATA_LEN 8
#define MPI_U2_PM_UIU_REG_MPI2ULPI_RDATA_RESETVAL 0x00

#define MPI_U2_PM_UIU_REG_CSR_LINESTATE_IDLE_CFG_OFFSET 0xE28
#define MPI_U2_PM_UIU_REG_CSR_FSLS_IDLE_RM_TXPD_EN_MASK 0x8000000
#define MPI_U2_PM_UIU_REG_CSR_FSLS_IDLE_RM_TXPD_EN_SHIFT 27
#define MPI_U2_PM_UIU_REG_CSR_FSLS_IDLE_RM_TXPD_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_FSLS_IDLE_RM_TXPD_EN_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_FS_IDLE_TIME_MASK 0x7FF0000
#define MPI_U2_PM_UIU_REG_CSR_FS_IDLE_TIME_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_FS_IDLE_TIME_LEN 11
#define MPI_U2_PM_UIU_REG_CSR_FS_IDLE_TIME_RESETVAL 0x028
#define MPI_U2_PM_UIU_REG_CSR_LS_IDLE_TIME_MASK 0x7FF
#define MPI_U2_PM_UIU_REG_CSR_LS_IDLE_TIME_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_LS_IDLE_TIME_LEN 11
#define MPI_U2_PM_UIU_REG_CSR_LS_IDLE_TIME_RESETVAL 0x140

#define MPI_U2_PM_UIU_REG_CSR_UIU_DFX_CFG_OFFSET 0xE80
#define MPI_U2_PM_UIU_REG_CSR_TEST_PACKET_CHECK_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_TEST_PACKET_CHECK_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_TEST_PACKET_CHECK_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_TEST_PACKET_CHECK_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_UIU_DFX_STATE0_OFFSET 0xE84
#define MPI_U2_PM_UIU_REG_CSR_UTMI_PKT_TRANS_ST_MASK 0x300000
#define MPI_U2_PM_UIU_REG_CSR_UTMI_PKT_TRANS_ST_SHIFT 20
#define MPI_U2_PM_UIU_REG_CSR_UTMI_PKT_TRANS_ST_LEN 2
#define MPI_U2_PM_UIU_REG_CSR_UTMI_PKT_TRANS_ST_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_LPM_FLAG_MASK 0x10000
#define MPI_U2_PM_UIU_REG_CSR_ULPI_LPM_FLAG_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_ULPI_LPM_FLAG_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_LPM_FLAG_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_REG_ST_MASK 0x7000
#define MPI_U2_PM_UIU_REG_CSR_ULPI_REG_ST_SHIFT 12
#define MPI_U2_PM_UIU_REG_CSR_ULPI_REG_ST_LEN 3
#define MPI_U2_PM_UIU_REG_CSR_ULPI_REG_ST_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_MODE_CFG_ST_MASK 0x700
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_MODE_CFG_ST_SHIFT 8
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_MODE_CFG_ST_LEN 3
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_MODE_CFG_ST_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RESET_ST_MASK 0x70
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RESET_ST_SHIFT 4
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RESET_ST_LEN 3
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RESET_ST_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_DATA_TRANS_ST_MASK 0x3
#define MPI_U2_PM_UIU_REG_CSR_ULPI_DATA_TRANS_ST_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_DATA_TRANS_ST_LEN 2
#define MPI_U2_PM_UIU_REG_CSR_ULPI_DATA_TRANS_ST_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_UIU_DFX_STATE1_OFFSET 0xE88
#define MPI_U2_PM_UIU_REG_CSR_TX2RX_TIMEOUT_MASK 0x100
#define MPI_U2_PM_UIU_REG_CSR_TX2RX_TIMEOUT_SHIFT 8
#define MPI_U2_PM_UIU_REG_CSR_TX2RX_TIMEOUT_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_TX2RX_TIMEOUT_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_EMPTY_MASK 0x80
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_EMPTY_SHIFT 7
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_EMPTY_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_EMPTY_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_FULL_MASK 0x40
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_FULL_SHIFT 6
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_FULL_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_FULL_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_OVERFLOW_MASK 0x20
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_OVERFLOW_SHIFT 5
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_OVERFLOW_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_OVERFLOW_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_UNDERFLOW_MASK 0x10
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_UNDERFLOW_SHIFT 4
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_UNDERFLOW_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UIU_RXFIFO_UNDERFLOW_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_EMPTY_MASK 0x8
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_EMPTY_SHIFT 3
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_EMPTY_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_EMPTY_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_FULL_MASK 0x4
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_FULL_SHIFT 2
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_FULL_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_FULL_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_OVERFLOW_MASK 0x2
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_OVERFLOW_SHIFT 1
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_OVERFLOW_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_OVERFLOW_RESETVAL 0x0
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_UNDERFLOW_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_UNDERFLOW_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_UNDERFLOW_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UIU_TXFIFO_UNDERFLOW_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_UIU_DFX_STATE2_OFFSET 0xE8C
#define MPI_U2_PM_UIU_REG_CSR_UTMI_PHY_CFG_MASK 0xFF000000
#define MPI_U2_PM_UIU_REG_CSR_UTMI_PHY_CFG_SHIFT 24
#define MPI_U2_PM_UIU_REG_CSR_UTMI_PHY_CFG_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_UTMI_PHY_CFG_RESETVAL 0x00
#define MPI_U2_PM_UIU_REG_CSR_TX_PENDING_INFO_MASK 0xFFFFFF
#define MPI_U2_PM_UIU_REG_CSR_TX_PENDING_INFO_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_TX_PENDING_INFO_LEN 24
#define MPI_U2_PM_UIU_REG_CSR_TX_PENDING_INFO_RESETVAL 0x000000

#define MPI_U2_PM_UIU_REG_CSR_UIU_DFX_STATE3_OFFSET 0xE90
#define MPI_U2_PM_UIU_REG_CSR_TX_TEST_PACKET_CNT_MASK 0xFFFF
#define MPI_U2_PM_UIU_REG_CSR_TX_TEST_PACKET_CNT_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_TX_TEST_PACKET_CNT_LEN 16
#define MPI_U2_PM_UIU_REG_CSR_TX_TEST_PACKET_CNT_RESETVAL 0x0000

#define MPI_U2_PM_UIU_REG_CSR_UIU_DFX_STATE4_OFFSET 0xE94
#define MPI_U2_PM_UIU_REG_CSR_RX_TEST_PACKET_ERR_CNT_MASK 0xFFFF0000
#define MPI_U2_PM_UIU_REG_CSR_RX_TEST_PACKET_ERR_CNT_SHIFT 16
#define MPI_U2_PM_UIU_REG_CSR_RX_TEST_PACKET_ERR_CNT_LEN 16
#define MPI_U2_PM_UIU_REG_CSR_RX_TEST_PACKET_ERR_CNT_RESETVAL 0x0000
#define MPI_U2_PM_UIU_REG_CSR_RX_TEST_PACKET_CNT_MASK 0xFFFF
#define MPI_U2_PM_UIU_REG_CSR_RX_TEST_PACKET_CNT_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_RX_TEST_PACKET_CNT_LEN 16
#define MPI_U2_PM_UIU_REG_CSR_RX_TEST_PACKET_CNT_RESETVAL 0x0000

#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESP_TIME_OFFSET 0xE98
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESP_TIME_MASK 0x3FF
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESP_TIME_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESP_TIME_LEN 10
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESP_TIME_RESETVAL 0x3FF

#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESET_DONE_SEL_OFFSET 0xE9C
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESET_DONE_SEL_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESET_DONE_SEL_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESET_DONE_SEL_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_PHY_RESET_DONE_SEL_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_CNT_PHY_RESP_FULL_OFFSET 0xEA0
#define MPI_U2_PM_UIU_REG_CNT_PHY_RESP_FULL_MASK 0x1
#define MPI_U2_PM_UIU_REG_CNT_PHY_RESP_FULL_SHIFT 0
#define MPI_U2_PM_UIU_REG_CNT_PHY_RESP_FULL_LEN 1
#define MPI_U2_PM_UIU_REG_CNT_PHY_RESP_FULL_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_U2_PHY_ERROR_DET_EN_OFFSET 0xEA4
#define MPI_U2_PM_UIU_REG_CSR_U2_PHY_ERROR_DET_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_U2_PHY_ERROR_DET_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_U2_PHY_ERROR_DET_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_U2_PHY_ERROR_DET_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERR_OFFSET 0xEA8
#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERROR_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERROR_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERROR_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERROR_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERR_DCT_EN_OFFSET 0xEAC
#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERROR_DCT_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERROR_DCT_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERROR_DCT_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_UTMI_ODD_BYTE_RCV_ERROR_DCT_EN_RESETVAL 0x1

#define MPI_U2_PM_UIU_REG_CSR_UIU_TX_ERROR_OFFSET 0xEB0
#define MPI_U2_PM_UIU_REG_CSR_TX_FIFO_EMPTY_ERROR_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_TX_FIFO_EMPTY_ERROR_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_TX_FIFO_EMPTY_ERROR_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_TX_FIFO_EMPTY_ERROR_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_ULPI_VBUSVALID_OFFSET 0xEB4
#define MPI_U2_PM_UIU_REG_CSR_ULPI_VBUSVALID_MASK 0xF
#define MPI_U2_PM_UIU_REG_CSR_ULPI_VBUSVALID_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_VBUSVALID_LEN 4
#define MPI_U2_PM_UIU_REG_CSR_ULPI_VBUSVALID_RESETVAL 0xC

#define MPI_U2_PM_UIU_REG_CSR_ULPI_RXCMD_OFFSET 0xEB8
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RXCMD_DATA_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RXCMD_DATA_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RXCMD_DATA_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RXCMD_DATA_RESETVAL 0x00

#define MPI_U2_PM_UIU_REG_CSR_UIU_PHY_MODE_CHG_WAIT_TIME_OFFSET 0xEBC
#define MPI_U2_PM_UIU_REG_CSR_UIU_PHY_MODE_CHG_WAIT_TIME_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_UIU_PHY_MODE_CHG_WAIT_TIME_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_UIU_PHY_MODE_CHG_WAIT_TIME_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_UIU_PHY_MODE_CHG_WAIT_TIME_RESETVAL 0x3B

#define MPI_U2_PM_UIU_REG_CSR_ULPI_RX_FORCE_IDLE_EN_OFFSET 0xEC0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RX_FORCE_IDLE_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RX_FORCE_IDLE_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RX_FORCE_IDLE_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_RX_FORCE_IDLE_EN_RESETVAL 0x1

#define MPI_U2_PM_UIU_REG_CSR_AFIFO_REG_OUT_EN_OFFSET 0xEC4
#define MPI_U2_PM_UIU_REG_CSR_RXFIFO_REG_OUT_EN_MASK 0x2
#define MPI_U2_PM_UIU_REG_CSR_RXFIFO_REG_OUT_EN_SHIFT 1
#define MPI_U2_PM_UIU_REG_CSR_RXFIFO_REG_OUT_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_RXFIFO_REG_OUT_EN_RESETVAL 0x1
#define MPI_U2_PM_UIU_REG_CSR_TXFIFO_REG_OUT_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_TXFIFO_REG_OUT_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_TXFIFO_REG_OUT_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_TXFIFO_REG_OUT_EN_RESETVAL 0x1

#define MPI_U2_PM_UIU_REG_CSR_TXFIFO_AFULL_LEVEL_OFFSET 0xEC8
#define MPI_U2_PM_UIU_REG_CSR_TXFIFO_AFULL_LEVEL_MASK 0x1F
#define MPI_U2_PM_UIU_REG_CSR_TXFIFO_AFULL_LEVEL_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_TXFIFO_AFULL_LEVEL_LEN 5
#define MPI_U2_PM_UIU_REG_CSR_TXFIFO_AFULL_LEVEL_RESETVAL 0x0F

#define MPI_U2_PM_UIU_REG_CSR_ULPI_REG_RW_TIMEOUT_V_OFFSET 0xECC
#define MPI_U2_PM_UIU_REG_CSR_ULPI_REG_RW_TIMEOUT_V_MASK 0xFF
#define MPI_U2_PM_UIU_REG_CSR_ULPI_REG_RW_TIMEOUT_V_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_REG_RW_TIMEOUT_V_LEN 8
#define MPI_U2_PM_UIU_REG_CSR_ULPI_REG_RW_TIMEOUT_V_RESETVAL 0x03

#define MPI_U2_PM_UIU_REG_CSR_ULPI_INT_SET_OFFSET 0xED0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_INT_SET_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_INT_SET_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_INT_SET_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_INT_SET_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_ULPI_INT_EN_OFFSET 0xED4
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_INT_EN_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_INT_EN_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_INT_EN_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_INT_EN_RESETVAL 0x0

#define MPI_U2_PM_UIU_REG_CSR_ULPI_INT_OFFSET 0xED8
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_MASK 0x1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_SHIFT 0
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_LEN 1
#define MPI_U2_PM_UIU_REG_CSR_ULPI_TX_PKT_TOUT_RESETVAL 0x0


#endif // __MPI_U2_PM_UIU_REG_ADDR_DEFINE_H__
