// Seed: 3120541367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_15 = (-1);
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input tri1 id_2,
    input wire id_3,
    input supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wor id_7,
    id_15,
    input tri0 id_8,
    output tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    id_16,
    input tri0 id_12,
    output tri0 id_13
);
  initial id_0 <= -1;
  wire id_17;
  parameter id_18 = id_16 - id_10 << "";
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_15,
      id_16,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_16,
      id_15
  );
endmodule
