#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov 23 20:45:43 2025
# Process ID         : 55084
# Current directory  : D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_denoise_top_0_0_synth_1
# Command line       : vivado.exe -log audio_system_denoise_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_system_denoise_top_0_0.tcl
# Log file           : D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_denoise_top_0_0_synth_1/audio_system_denoise_top_0_0.vds
# Journal file       : D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_denoise_top_0_0_synth_1\vivado.jou
# Running On         : Vincent_TB14
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 8845H w/ Radeon 780M Graphics
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 29860 MB
# Swap memory        : 10809 MB
# Total Virtual      : 40669 MB
# Available Virtual  : 4880 MB
#-----------------------------------------------------------
source audio_system_denoise_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 390.406 ; gain = 85.484
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_denoise_top_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Application/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: audio_system_denoise_top_0_0
Command: synth_design -top audio_system_denoise_top_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.539 ; gain = 466.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'audio_system_denoise_top_0_0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_denoise_top_0_0/synth/audio_system_denoise_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'denoise_top' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_control_s_axi' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_control_s_axi.v:237]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_control_s_axi' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_entry_proc' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_entry_proc' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_axi_to_internal' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_axi_to_internal.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_flow_control_loop_pipe' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_flow_control_loop_pipe' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_regslice_both' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_regslice_both' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_regslice_both__parameterized0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_regslice_both__parameterized0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_regslice_both__parameterized1' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_regslice_both__parameterized1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_axi_to_internal' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_axi_to_internal.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_compute_magnitude_square' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_compute_magnitude_square.v:9]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_compute_magnitude_square' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_compute_magnitude_square.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_Block_entry_proc' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_Block_entry_proc' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc_denoise_top_stream_stream_ap_ufixed_ap_ufixbkb' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc_denoise_top_stream_stream_ap_ufixed_ap_ufixbkb.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc_denoise_top_stream_stream_ap_ufixed_ap_ufixbkb_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc_denoise_top_stream_stream_ap_ufixed_ap_ufixbkb_ram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc_denoise_top_stream_stream_ap_ufixed_ap_ufixbkb_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc_denoise_top_stream_stream_ap_ufixed_ap_ufixbkb_ram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc_denoise_top_stream_stream_ap_ufixed_ap_ufixbkb' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc_denoise_top_stream_stream_ap_ufixed_ap_ufixbkb.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_RESET_NOISE' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_RESET_NOISE.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_flow_control_loop_pipe_sequential_init' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_flow_control_loop_pipe_sequential_init' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_RESET_NOISE' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_RESET_NOISE.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_noise_estimation_accumulate' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_noise_estimation_accumulate.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_sparsemux_9_2_24_1_1' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_sparsemux_9_2_24_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_sparsemux_9_2_24_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_sparsemux_9_2_24_1_1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_sparsemux_9_2_24_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_noise_estimation_accumulate' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_noise_estimation_accumulate.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_spectral_subtract' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_spectral_subtract.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_mul_24ns_24ns_44_1_1' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_mul_24ns_24ns_44_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_mul_24ns_24ns_44_1_1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_mul_24ns_24ns_44_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_spectral_subtract' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_spectral_subtract.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_FINALIZE_NOISE' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_FINALIZE_NOISE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_FINALIZE_NOISE' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_FINALIZE_NOISE.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_udiv_41s_24ns_24_45_seq_1' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_udiv_41s_24ns_24_45_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_udiv_41s_24ns_24_45_seq_1_divseq' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_udiv_41s_24ns_24_45_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_udiv_41s_24ns_24_45_seq_1_divseq' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_udiv_41s_24ns_24_45_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_udiv_41s_24ns_24_45_seq_1' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_udiv_41s_24ns_24_45_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w24_d16_S' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d16_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w24_d16_S_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d16_S.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w24_d16_S_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d16_S.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w24_d16_S' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d16_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_Block_entry_frame_counter_wr_proc' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_Block_entry_frame_counter_wr_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_reconstruct_signal' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_reconstruct_signal.v:9]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_reconstruct_signal' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_reconstruct_signal.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_internal_to_axi' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_internal_to_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_internal_to_axi' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_internal_to_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w24_d8_S' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d8_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w24_d8_S_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d8_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w24_d8_S_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d8_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w24_d8_S' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d8_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w1_d8_S' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w1_d8_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w1_d8_S_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w1_d8_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w1_d8_S_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w1_d8_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w1_d8_S' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w1_d8_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w4_d8_S' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w4_d8_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w4_d8_S_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w4_d8_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w4_d8_S_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w4_d8_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w4_d8_S' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w4_d8_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w65_d16_A' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w65_d16_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w65_d16_A_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w65_d16_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w65_d16_A_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w65_d16_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w65_d16_A' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w65_d16_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w65_d2048_A' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w65_d2048_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w65_d2048_A_ram' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w65_d2048_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w65_d2048_A_ram' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w65_d2048_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w65_d2048_A' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w65_d2048_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w24_d16_S_x' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d16_S_x.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_fifo_w24_d16_S_x_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d16_S_x.v:129]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w24_d16_S_x_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d16_S_x.v:129]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_fifo_w24_d16_S_x' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_fifo_w24_d16_S_x.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_start_for_compute_magnitude_square_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_compute_magnitude_square_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_start_for_compute_magnitude_square_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_compute_magnitude_square_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_start_for_compute_magnitude_square_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_compute_magnitude_square_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_start_for_compute_magnitude_square_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_compute_magnitude_square_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_start_for_reconstruct_signal_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_reconstruct_signal_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_start_for_reconstruct_signal_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_reconstruct_signal_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_start_for_reconstruct_signal_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_reconstruct_signal_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_start_for_reconstruct_signal_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_reconstruct_signal_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_start_for_internal_to_axi_U0' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_internal_to_axi_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'denoise_top_start_for_internal_to_axi_U0_ShiftReg' [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_internal_to_axi_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_start_for_internal_to_axi_U0_ShiftReg' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_internal_to_axi_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top_start_for_internal_to_axi_U0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_start_for_internal_to_axi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'denoise_top' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'audio_system_denoise_top_0_0' (0#1) [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_denoise_top_0_0/synth/audio_system_denoise_top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_control_s_axi.v:314]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_udiv_41s_24ns_24_45_seq_1.v:150]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port ap_done_int in module denoise_top_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_dout[64] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_num_data_valid[4] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_num_data_valid[3] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_num_data_valid[2] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_num_data_valid[1] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_num_data_valid[0] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_fifo_cap[4] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_fifo_cap[3] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_fifo_cap[2] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_fifo_cap[1] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream6_fifo_cap[0] in module denoise_top_internal_to_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[23] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[22] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[21] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[20] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[19] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[18] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[17] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[16] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[15] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[14] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[13] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[12] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[11] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[10] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[9] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[8] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[7] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[6] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[5] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[4] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[3] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[2] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[1] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_dout[0] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_num_data_valid[4] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_num_data_valid[3] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_num_data_valid[2] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_num_data_valid[1] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_num_data_valid[0] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_fifo_cap[4] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_fifo_cap[3] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_fifo_cap[2] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_fifo_cap[1] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream5_fifo_cap[0] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[63] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[62] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[61] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[60] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[59] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[58] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[57] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[56] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[55] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[54] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[53] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[52] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[51] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[50] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[49] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[48] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[47] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[46] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[45] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[44] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[43] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[42] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[41] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[40] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[39] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[38] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[37] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[36] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[35] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[34] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[33] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[32] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[31] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[30] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[29] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[28] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[27] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[26] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[25] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[24] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[23] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[22] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[21] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[20] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[19] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[18] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[17] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[16] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[15] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[14] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[13] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[12] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[11] in module denoise_top_reconstruct_signal is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream2_dout[10] in module denoise_top_reconstruct_signal is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1247.285 ; gain = 610.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1247.285 ; gain = 610.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1247.285 ; gain = 610.246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1247.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_denoise_top_0_0/constraints/denoise_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ip/audio_system_denoise_top_0_0/constraints/denoise_top_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_denoise_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_denoise_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1317.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1320.234 ; gain = 2.445
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1320.234 ; gain = 683.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1320.234 ; gain = 683.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_denoise_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1320.234 ; gain = 683.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'denoise_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'denoise_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'denoise_top_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'denoise_top_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'denoise_top_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '41' to '40' bits. [d:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.gen/sources_1/bd/audio_system/ipshared/2c45/hdl/verilog/denoise_top_udiv_41s_24ns_24_45_seq_1.v:41]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'denoise_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'denoise_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'denoise_top_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'denoise_top_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'denoise_top_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1320.234 ; gain = 683.195
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/internal_to_axi_U0/regslice_both_clean_out_V_keep_V_U' (denoise_top_regslice_both__parameterized0) to 'inst/internal_to_axi_U0/regslice_both_clean_out_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   44 Bit       Adders := 1     
	   3 Input   42 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 7     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              256 Bit    Registers := 8     
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 4     
	               51 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 27    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 141   
+---RAMs : 
	             129K Bit	(2047 X 65 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 8     
	              975 Bit	(15 X 65 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 8     
	   2 Input   64 Bit        Muxes := 2     
	   3 Input   51 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 18    
	   4 Input   24 Bit        Muxes := 3     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 15    
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 101   
	   4 Input    2 Bit        Muxes := 30    
	   2 Input    1 Bit        Muxes := 166   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_24ns_24ns_44_1_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_24ns_24ns_44_1_1_U41/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U41/tmp_product.
DSP Report: operator mul_24ns_24ns_44_1_1_U41/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_24ns_24ns_44_1_1_U41/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_24ns_24ns_44_1_1_U41/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U41/tmp_product.
DSP Report: operator mul_24ns_24ns_44_1_1_U41/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_24ns_24ns_44_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_24ns_24ns_44_1_1_U40/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U40/tmp_product.
DSP Report: operator mul_24ns_24ns_44_1_1_U40/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_24ns_24ns_44_1_1_U40/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_24ns_24ns_44_1_1_U40/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U40/tmp_product.
DSP Report: operator mul_24ns_24ns_44_1_1_U40/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_24ns_24ns_44_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_24ns_24ns_44_1_1_U53/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U53/tmp_product.
DSP Report: operator mul_24ns_24ns_44_1_1_U53/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_24ns_24ns_44_1_1_U53/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_24ns_24ns_44_1_1_U53/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U53/tmp_product.
DSP Report: operator mul_24ns_24ns_44_1_1_U53/tmp_product is absorbed into DSP mul_24ns_24ns_44_1_1_U53/tmp_product.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module denoise_top.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module denoise_top.
WARNING: [Synth 8-3332] Sequential element (axi_to_internal_U0/regslice_both_fft_in_V_keep_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module denoise_top.
WARNING: [Synth 8-3332] Sequential element (axi_to_internal_U0/regslice_both_fft_in_V_keep_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module denoise_top.
WARNING: [Synth 8-3332] Sequential element (axi_to_internal_U0/regslice_both_fft_in_V_strb_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module denoise_top.
WARNING: [Synth 8-3332] Sequential element (axi_to_internal_U0/regslice_both_fft_in_V_strb_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module denoise_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1320.234 ; gain = 683.195
---------------------------------------------------------------------------------
 Sort Area is  mul_24ns_24ns_44_1_1_U40/tmp_product_0 : 0 0 : 3446 4748 : Used 1 time 0
 Sort Area is  mul_24ns_24ns_44_1_1_U40/tmp_product_0 : 0 1 : 1302 4748 : Used 1 time 0
 Sort Area is  mul_24ns_24ns_44_1_1_U41/tmp_product_3 : 0 0 : 3446 4748 : Used 1 time 0
 Sort Area is  mul_24ns_24ns_44_1_1_U41/tmp_product_3 : 0 1 : 1302 4748 : Used 1 time 0
 Sort Area is  mul_24ns_24ns_44_1_1_U53/tmp_product_4 : 0 0 : 3446 4748 : Used 1 time 0
 Sort Area is  mul_24ns_24ns_44_1_1_U53/tmp_product_4 : 0 1 : 1302 4748 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | stream1_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg   | 15 x 65(READ_FIRST)    | W |   | 15 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg | 1 K x 65(READ_FIRST)   | W |   | 1 K x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg   | 15 x 65(READ_FIRST)    | W |   | 15 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|denoise_top_mul_24ns_24ns_44_1_1 | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|denoise_top_mul_24ns_24ns_44_1_1 | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|denoise_top_mul_24ns_24ns_44_1_1 | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|denoise_top_mul_24ns_24ns_44_1_1 | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|denoise_top_mul_24ns_24ns_44_1_1 | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|denoise_top_mul_24ns_24ns_44_1_1 | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1427.207 ; gain = 790.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1484.848 ; gain = 847.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | stream1_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg   | 15 x 65(READ_FIRST)    | W |   | 15 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg | 1 K x 65(READ_FIRST)   | W |   | 1 K x 65(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg   | 15 x 65(READ_FIRST)    | W |   | 15 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/stream1_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1495.172 ; gain = 858.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1667.375 ; gain = 1030.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1667.375 ; gain = 1030.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1667.375 ; gain = 1030.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1667.375 ; gain = 1030.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1668.355 ; gain = 1031.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1668.355 ; gain = 1031.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[7]  | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[7]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[7]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |LUT1     |    13|
|3     |LUT2     |    41|
|4     |LUT3     |   120|
|5     |LUT4     |   299|
|6     |LUT5     |   128|
|7     |LUT6     |   205|
|8     |RAMB36E1 |     3|
|10    |SRL16E   |     5|
|11    |FDCE     |   163|
|12    |FDPE     |     4|
|13    |FDRE     |   554|
|14    |FDSE     |    21|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1668.355 ; gain = 1031.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 356 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1668.355 ; gain = 958.367
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1668.355 ; gain = 1031.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1677.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1681.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b99dd35f
INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1681.141 ; gain = 1274.453
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1681.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_denoise_top_0_0_synth_1/audio_system_denoise_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP audio_system_denoise_top_0_0, cache-ID = e1c40305a4da4c2f
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1681.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/audio_denoise_system/audio_denoise_system.runs/audio_system_denoise_top_0_0_synth_1/audio_system_denoise_top_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file audio_system_denoise_top_0_0_utilization_synth.rpt -pb audio_system_denoise_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 23 20:47:37 2025...
