# ğŸš€ Static Branch Predictor for RISC-V Processor

## ğŸ“Œ Overview

This project implements a **Static Branch Predictor** integrated with a pipelined **RISC-V processor datapath**.

The predictor reduces **control hazards** by applying predefined static branch prediction rules based on branch direction. Static prediction improves pipeline efficiency by making fixed assumptions about branch behavior without requiring runtime history.

---

## ğŸ—ï¸ Architecture Diagrams

### ğŸ”¹ Top-Level Integration

![Top Level Architecture](Docs/block_diagram.png)

This diagram shows the integration of the static branch predictor within the RISC-V processor.
The predictor interacts with the Program Counter (PC), control logic, and branch target computation to minimize pipeline stalls.

---

### ğŸ”¹ Branch Predictor Logic Detail

![Branch Predictor Logic](Docs/block_diagram2.png)

This diagram illustrates the internal prediction mechanism based on comparison between:

* Current Program Counter (PC)
* Branch Target Address

The direction of the branch determines the prediction signal.

---

## ğŸ§  Prediction Strategy

The implemented predictor follows classical static branch prediction rules:

* âœ… **Forward Branch â†’ Predicted NOT Taken**
* âœ… **Backward Branch â†’ Predicted Taken**

Backward branches typically represent loops; therefore, predicting them as taken improves execution efficiency and reduces control penalties.

---

## âš™ï¸ Design Description

The predictor determines branch direction using:

* Current Program Counter (PC)
* Computed Branch Target Address

### Prediction Logic

* If `Target Address < Current PC` â†’ **Backward Branch â†’ Taken**
* If `Target Address > Current PC` â†’ **Forward Branch â†’ Not Taken**

The prediction signal is generated combinationally and integrated into the processor control path.

---

## ğŸ“ˆ Simulation & Verification

The design was verified using a dedicated SystemVerilog testbench.

Verification confirmed:

* Correct branch direction detection
* Accurate prediction signal generation
* Proper pipeline support behavior
* Expected PC update mechanism

Waveforms were analyzed using GTKWave to validate prediction accuracy under multiple branch scenarios.

---

## ğŸ› ï¸ Tools & Technologies Used

* SystemVerilog
* ModelSim / Vivado (Simulation & Verification)
* GTKWave (Waveform Analysis)

---

## ğŸ“‚ Project Structure

```
RISC-V-Static-Branch-Predictor/
â”‚
â”œâ”€â”€ RTL/                 # SystemVerilog source files
â”‚   â”œâ”€â”€ top.sv
â”‚   â”œâ”€â”€ ALU.sv
â”‚   â”œâ”€â”€ CONTROL_UNIT.sv
â”‚   â”œâ”€â”€ static_branchpredictor.sv
â”‚   â”œâ”€â”€ data_mem.sv
â”‚   â””â”€â”€ instr_mem.sv
â”‚
â”œâ”€â”€ Testbench/           # Testbench files
â”‚   â””â”€â”€ testbench.sv
â”‚
â”œâ”€â”€ Memories/            # Memory initialization files
â”‚   â””â”€â”€ inst.mem
â”‚
â”œâ”€â”€ Docs/                # Architecture diagrams & documentation
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â””â”€â”€ block_diagram2.png
â”‚
â””â”€â”€ README.md
```

---

## ğŸ“Š Applications

* RISC-V Processor Design
* Pipeline Hazard Reduction
* Processor Microarchitecture Optimization
* Educational RTL-Based CPU Development

---

## ğŸ”® Future Improvements

* Dynamic Branch Prediction
* Branch Target Buffer (BTB)
* Performance comparison between static and dynamic predictors
* Integration into a complete 5-stage pipelined RISC-V core

---

## ğŸ‘©â€ğŸ’» Author

**Wayna Ali**
Electronics Student
Focus Areas: RTL Design, IC Design, Processor Microarchitecture


