

================================================================
== Vitis HLS Report for 'MatStream2AxiStream'
================================================================
* Date:           Fri Jan 22 14:17:05 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.002 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    16386| 30.000 ns | 0.164 ms |    3|  16386|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- MMIterOutRow_MMIterOutCol  |        1|    16384|         2|          1|          1| 1 ~ 16384 |    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      449|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      162|    -|
|Register             |        -|     -|      255|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      255|      631|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U120  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1241_fu_197_p2              |     +    |   0|  0|  71|          64|           1|
    |add_ln1246_fu_261_p2              |     +    |   0|  0|  38|          31|           1|
    |add_ln216_fu_255_p2               |     +    |   0|  0|  12|           4|           4|
    |sub_i_fu_158_p2                   |     +    |   0|  0|  39|          32|           2|
    |p_Val2_s_fu_292_p2                |     -    |   0|  0|  15|           4|           5|
    |sub_ln1258_fu_236_p2              |     -    |   0|  0|  15|           4|           5|
    |sub_ln550_fu_313_p2               |     -    |   0|  0|  11|           1|           3|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_state4                   |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state3    |    and   |   0|  0|   2|           1|           1|
    |bLast_fu_215_p2                   |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln1241_fu_192_p2             |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln1246_fu_187_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln878_fu_357_p2              |   icmp   |   0|  0|   9|           4|           1|
    |icmp_ln882_fu_242_p2              |   icmp   |   0|  0|  11|           5|           5|
    |lshr_ln803_fu_333_p2              |   lshr   |   0|  0|  19|           8|           8|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |or_ln1353_fu_285_p2               |    or    |   0|  0|   8|           8|           8|
    |j_1_fu_267_p3                     |  select  |   0|  0|  31|           1|          31|
    |select_ln1238_fu_203_p3           |  select  |   0|  0|  31|           1|          31|
    |select_ln791_fu_339_p3            |  select  |   0|  0|   8|           1|           8|
    |xf_bits_per_clock_fu_220_p3       |  select  |   0|  0|   5|           1|           4|
    |shl_ln785_1_fu_323_p2             |    shl   |   0|  0|  19|           8|           8|
    |shl_ln785_fu_279_p2               |    shl   |   0|  0|  19|           8|           8|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    |xor_ln216_fu_248_p2               |    xor   |   0|  0|   5|           4|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 449|         325|         274|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  21|          4|    1|          4|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |  15|          3|    1|          3|
    |ap_phi_mux_conv_i9_i_i4_pn_i_phi_fu_148_p4  |  15|          3|    4|         12|
    |ap_phi_mux_empty_phi_fu_137_p4              |   9|          2|    4|          8|
    |cols_bound_per_npc_blk_n                    |   9|          2|    1|          2|
    |empty_reg_133                               |   9|          2|    4|          8|
    |imgOutput_418_blk_n                         |   9|          2|    1|          2|
    |indvar_flatten_reg_111                      |   9|          2|   64|        128|
    |j_reg_122                                   |   9|          2|   31|         62|
    |ldata1_blk_n                                |   9|          2|    1|          2|
    |ldata1_din                                  |  15|          3|    8|         24|
    |p_0_fu_76                                   |  15|          3|    8|         24|
    |rows_blk_n                                  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 162|         34|  130|        283|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln216_reg_409             |   4|   0|    4|          0|
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |cols_bound_per_npc_1_reg_376  |  32|   0|   32|          0|
    |empty_reg_133                 |   4|   0|    4|          0|
    |icmp_ln1241_reg_391           |   1|   0|    1|          0|
    |icmp_ln882_reg_405            |   1|   0|    1|          0|
    |indvar_flatten_reg_111        |  64|   0|   64|          0|
    |j_reg_122                     |  31|   0|   31|          0|
    |last_blk_width_read_reg_371   |   4|   0|    4|          0|
    |mul_ln1231_reg_386            |  64|   0|   64|          0|
    |p_0_fu_76                     |   8|   0|    8|          0|
    |sub_i_reg_381                 |  32|   0|   32|          0|
    |zext_ln785_1_reg_400          |   4|   0|    5|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 255|   0|  256|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | MatStream2AxiStream | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | MatStream2AxiStream | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | MatStream2AxiStream | return value |
|ap_done                     | out |    1| ap_ctrl_hs | MatStream2AxiStream | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | MatStream2AxiStream | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | MatStream2AxiStream | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | MatStream2AxiStream | return value |
|imgOutput_418_dout          |  in |    8|   ap_fifo  |    imgOutput_418    |    pointer   |
|imgOutput_418_empty_n       |  in |    1|   ap_fifo  |    imgOutput_418    |    pointer   |
|imgOutput_418_read          | out |    1|   ap_fifo  |    imgOutput_418    |    pointer   |
|ldata1_din                  | out |    8|   ap_fifo  |        ldata1       |    pointer   |
|ldata1_full_n               |  in |    1|   ap_fifo  |        ldata1       |    pointer   |
|ldata1_write                | out |    1|   ap_fifo  |        ldata1       |    pointer   |
|rows_dout                   |  in |   32|   ap_fifo  |         rows        |    pointer   |
|rows_empty_n                |  in |    1|   ap_fifo  |         rows        |    pointer   |
|rows_read                   | out |    1|   ap_fifo  |         rows        |    pointer   |
|cols_bound_per_npc_dout     |  in |   32|   ap_fifo  |  cols_bound_per_npc |    pointer   |
|cols_bound_per_npc_empty_n  |  in |    1|   ap_fifo  |  cols_bound_per_npc |    pointer   |
|cols_bound_per_npc_read     | out |    1|   ap_fifo  |  cols_bound_per_npc |    pointer   |
|last_blk_width              |  in |    4|   ap_none  |    last_blk_width   |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_0 = alloca i32"   --->   Operation 5 'alloca' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%last_blk_width_read = read i4 @_ssdm_op_Read.ap_auto.volatile.i4P, i4 %last_blk_width" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1231->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 6 'read' 'last_blk_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_418, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata1, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.10ns)   --->   "%rows_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1233]   --->   Operation 11 'read' 'rows_1' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (2.10ns)   --->   "%cols_bound_per_npc_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols_bound_per_npc" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1234]   --->   Operation 12 'read' 'cols_bound_per_npc_1' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_418, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata1, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%sub_i = add i32 %cols_bound_per_npc_1, i32" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1234]   --->   Operation 15 'add' 'sub_i' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1231 = zext i32 %rows_1" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1231->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 16 'zext' 'zext_ln1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1231_1 = zext i32 %cols_bound_per_npc_1" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1231->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 17 'zext' 'zext_ln1231_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.90ns)   --->   "%mul_ln1231 = mul i64 %zext_ln1231_1, i64 %zext_ln1231" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1231->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 18 'mul' 'mul_ln1231' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%store_ln1241 = store i8, i8 %p_0" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1241->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 19 'store' 'store_ln1241' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "%br_ln1241 = br void" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1241->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 20 'br' 'br_ln1241' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln1241, void" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1241->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j = phi i31, void %entry, i31 %j_1, void"   --->   Operation 22 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = phi i4, void %entry, i4 %add_ln216, void"   --->   Operation 23 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i31 %j" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1246->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 24 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%icmp_ln1246 = icmp_slt  i32 %zext_ln1246, i32 %cols_bound_per_npc_1" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1246->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 25 'icmp' 'icmp_ln1246' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.14ns)   --->   "%icmp_ln1241 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln1231" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1241->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 26 'icmp' 'icmp_ln1241' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.36ns)   --->   "%add_ln1241 = add i64 %indvar_flatten, i64" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1241->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 27 'add' 'add_ln1241' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1241 = br i1 %icmp_ln1241, void %._crit_edge.loopexit.i, void %._crit_edge244.loopexit.i" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1241->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 28 'br' 'br_ln1241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node bLast)   --->   "%select_ln1238 = select i1 %icmp_ln1246, i31 %j, i31" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1238->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 29 'select' 'select_ln1238' <Predicate = (!icmp_ln1241)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node bLast)   --->   "%zext_ln1239 = zext i31 %select_ln1238" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1239->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 30 'zext' 'zext_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.80ns) (out node of the LUT)   --->   "%bLast = icmp_eq  i32 %zext_ln1239, i32 %sub_i" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1252->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 31 'icmp' 'bLast' <Predicate = (!icmp_ln1241)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.18ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_read, i4" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1263->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 32 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1241)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i4 %xf_bits_per_clock" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1253->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 33 'zext' 'zext_ln1253' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln785_1 = zext i4 %empty"   --->   Operation 34 'zext' 'zext_ln785_1' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.82ns)   --->   "%sub_ln1258 = sub i5, i5 %zext_ln1253" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1258->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 35 'sub' 'sub_ln1258' <Predicate = (!icmp_ln1241)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln882 = icmp_slt  i5 %zext_ln785_1, i5 %sub_ln1258"   --->   Operation 36 'icmp' 'icmp_ln882' <Predicate = (!icmp_ln1241)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1258 = br i1 %icmp_ln882, void %_ifconv, void %._crit_edge.loopexit.i._crit_edge" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1258->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 37 'br' 'br_ln1258' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.28ns)   --->   "%xor_ln216 = xor i4 %xf_bits_per_clock, i4"   --->   Operation 38 'xor' 'xor_ln216' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.73ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.73>
ST_2 : Operation 40 [1/1] (0.73ns)   --->   "%br_ln1258 = br void" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1258->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 40 'br' 'br_ln1258' <Predicate = (!icmp_ln1241 & icmp_ln882)> <Delay = 0.73>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln216)   --->   "%conv_i9_i_i4_pn_i = phi i4 %xor_ln216, void %_ifconv, i4 %xf_bits_per_clock, void %._crit_edge.loopexit.i._crit_edge"   --->   Operation 41 'phi' 'conv_i9_i_i4_pn_i' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln216 = add i4 %conv_i9_i_i4_pn_i, i4 %empty"   --->   Operation 42 'add' 'add_ln216' <Predicate = (!icmp_ln1241)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln1246 = add i31 %j, i31" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1246->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 43 'add' 'add_ln1246' <Predicate = (!icmp_ln1241)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.31ns)   --->   "%j_1 = select i1 %icmp_ln1246, i31 %add_ln1246, i31" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1246->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 44 'select' 'j_1' <Predicate = (!icmp_ln1241)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_load = load i8 %p_0, void %store_ln1241"   --->   Operation 46 'load' 'p_0_load' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln1239 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1239->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 49 'specpipeline' 'specpipeline_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln1239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1239->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 50 'specloopname' 'specloopname_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.10ns)   --->   "%imgOutput_418_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %imgOutput_418" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'read' 'imgOutput_418_read' <Predicate = (!icmp_ln1241)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%emptycast = zext i4 %empty"   --->   Operation 52 'zext' 'emptycast' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln785 = shl i8 %imgOutput_418_read, i8 %emptycast"   --->   Operation 53 'shl' 'shl_ln785' <Predicate = (!icmp_ln1241)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.79ns) (out node of the LUT)   --->   "%or_ln1353 = or i8 %shl_ln785, i8 %p_0_load"   --->   Operation 54 'or' 'or_ln1353' <Predicate = (!icmp_ln1241)> <Delay = 0.79> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (2.10ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %ldata1, i8 %or_ln1353" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 55 'write' 'write_ln167' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (0.82ns)   --->   "%p_Val2_s = sub i5, i5 %zext_ln785_1"   --->   Operation 56 'sub' 'p_Val2_s' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln791 = trunc i5 %p_Val2_s"   --->   Operation 57 'trunc' 'trunc_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_Val2_s, i32"   --->   Operation 58 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%sext_ln455 = sext i5 %p_Val2_s"   --->   Operation 59 'sext' 'sext_ln455' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.71ns)   --->   "%sub_ln550 = sub i3, i3 %trunc_ln791"   --->   Operation 60 'sub' 'sub_ln550' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%zext_ln785_3 = zext i3 %sub_ln550"   --->   Operation 61 'zext' 'zext_ln785_3' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%shl_ln785_1 = shl i8 %imgOutput_418_read, i8 %zext_ln785_3"   --->   Operation 62 'shl' 'shl_ln785_1' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%sext_ln455cast = trunc i32 %sext_ln455"   --->   Operation 63 'trunc' 'sext_ln455cast' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%lshr_ln803 = lshr i8 %imgOutput_418_read, i8 %sext_ln455cast"   --->   Operation 64 'lshr' 'lshr_ln803' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln791 = select i1 %p_Result_s, i8 %shl_ln785_1, i8 %lshr_ln803"   --->   Operation 65 'select' 'select_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.79ns)   --->   "%store_ln791 = store i8 %select_ln791, i8 %p_0, void %store_ln1241, i8 %p_0_load"   --->   Operation 66 'store' 'store_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.79>
ST_3 : Operation 67 [1/1] (0.79ns)   --->   "%store_ln1258 = store i8 %or_ln1353, i8 %p_0, void %store_ln1241, i8 %p_0_load" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1258->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 67 'store' 'store_ln1258' <Predicate = (!icmp_ln1241 & icmp_ln882)> <Delay = 0.79>

State 4 <SV = 2> <Delay = 2.95>
ST_4 : Operation 68 [1/1] (0.72ns)   --->   "%icmp_ln878 = icmp_eq  i4 %empty, i4"   --->   Operation 68 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln1269 = br i1 %icmp_ln878, void, void %.exit" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1269->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 69 'br' 'br_ln1269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_0_load_1 = load i8 %p_0, void %store_ln1241" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 70 'load' 'p_0_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.10ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %ldata1, i8 %p_0_load_1" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 71 'write' 'write_ln167' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.exit" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1271->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 72 'br' 'br_ln1271' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln1281 = ret" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281]   --->   Operation 73 'ret' 'ret_ln1281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgOutput_418]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0                   (alloca           ) [ 01111]
last_blk_width_read   (read             ) [ 00110]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
rows_1                (read             ) [ 00000]
cols_bound_per_npc_1  (read             ) [ 00110]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
sub_i                 (add              ) [ 00110]
zext_ln1231           (zext             ) [ 00000]
zext_ln1231_1         (zext             ) [ 00000]
mul_ln1231            (mul              ) [ 00110]
store_ln1241          (store            ) [ 00000]
br_ln1241             (br               ) [ 01110]
indvar_flatten        (phi              ) [ 00110]
j                     (phi              ) [ 00110]
empty                 (phi              ) [ 00111]
zext_ln1246           (zext             ) [ 00000]
icmp_ln1246           (icmp             ) [ 00000]
icmp_ln1241           (icmp             ) [ 00110]
add_ln1241            (add              ) [ 01110]
br_ln1241             (br               ) [ 00000]
select_ln1238         (select           ) [ 00000]
zext_ln1239           (zext             ) [ 00000]
bLast                 (icmp             ) [ 00000]
xf_bits_per_clock     (select           ) [ 00000]
zext_ln1253           (zext             ) [ 00000]
zext_ln785_1          (zext             ) [ 00110]
sub_ln1258            (sub              ) [ 00000]
icmp_ln882            (icmp             ) [ 00110]
br_ln1258             (br               ) [ 00000]
xor_ln216             (xor              ) [ 00000]
br_ln0                (br               ) [ 00000]
br_ln1258             (br               ) [ 00000]
conv_i9_i_i4_pn_i     (phi              ) [ 00000]
add_ln216             (add              ) [ 01110]
add_ln1246            (add              ) [ 00000]
j_1                   (select           ) [ 01110]
br_ln0                (br               ) [ 01110]
p_0_load              (load             ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln1239   (specpipeline     ) [ 00000]
specloopname_ln1239   (specloopname     ) [ 00000]
imgOutput_418_read    (read             ) [ 00000]
emptycast             (zext             ) [ 00000]
shl_ln785             (shl              ) [ 00000]
or_ln1353             (or               ) [ 00000]
write_ln167           (write            ) [ 00000]
p_Val2_s              (sub              ) [ 00000]
trunc_ln791           (trunc            ) [ 00000]
p_Result_s            (bitselect        ) [ 00000]
sext_ln455            (sext             ) [ 00000]
sub_ln550             (sub              ) [ 00000]
zext_ln785_3          (zext             ) [ 00000]
shl_ln785_1           (shl              ) [ 00000]
sext_ln455cast        (trunc            ) [ 00000]
lshr_ln803            (lshr             ) [ 00000]
select_ln791          (select           ) [ 00000]
store_ln791           (store            ) [ 00000]
store_ln1258          (store            ) [ 00000]
icmp_ln878            (icmp             ) [ 00001]
br_ln1269             (br               ) [ 00000]
p_0_load_1            (load             ) [ 00000]
write_ln167           (write            ) [ 00000]
br_ln1271             (br               ) [ 00000]
ret_ln1281            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgOutput_418">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_418"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ldata1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MMIterOutRow_MMIterOutCol_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="last_blk_width_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rows_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cols_bound_per_npc_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="imgOutput_418_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgOutput_418_read/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/4 "/>
</bind>
</comp>

<comp id="111" class="1005" name="indvar_flatten_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="64" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="1"/>
<pin id="124" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="31" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="empty_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="empty_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="conv_i9_i_i4_pn_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="147" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv_i9_i_i4_pn_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="conv_i9_i_i4_pn_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i9_i_i4_pn_i/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="2"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_load/3 p_0_load_1/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sub_i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln1231_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1231/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln1231_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1231_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mul_ln1231_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1231/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln1241_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1241/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln1246_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln1246_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1246/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln1241_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="1"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1241/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln1241_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1241/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln1238_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="31" slack="0"/>
<pin id="206" dir="0" index="2" bw="31" slack="0"/>
<pin id="207" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1238/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln1239_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="31" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1239/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="bLast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xf_bits_per_clock_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="1"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln1253_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln785_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln785_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln1258_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1258/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln882_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln216_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln216/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln216_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln1246_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1246/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="31" slack="0"/>
<pin id="270" dir="0" index="2" bw="31" slack="0"/>
<pin id="271" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="emptycast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="emptycast/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln785_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln785/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln1353_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1353/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Val2_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="1"/>
<pin id="295" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln791_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln791/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Result_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sext_ln455_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln455/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sub_ln550_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln550/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln785_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln785_3/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln785_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln785_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln455cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln455cast/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="lshr_ln803_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln803/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln791_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln791_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="2"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln791/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln1258_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="2"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1258/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln878_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/4 "/>
</bind>
</comp>

<comp id="363" class="1005" name="p_0_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="371" class="1005" name="last_blk_width_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="last_blk_width_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="cols_bound_per_npc_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="sub_i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="386" class="1005" name="mul_ln1231_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1231 "/>
</bind>
</comp>

<comp id="391" class="1005" name="icmp_ln1241_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1241 "/>
</bind>
</comp>

<comp id="395" class="1005" name="add_ln1241_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1241 "/>
</bind>
</comp>

<comp id="400" class="1005" name="zext_ln785_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="1"/>
<pin id="402" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln785_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln882_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="409" class="1005" name="add_ln216_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln216 "/>
</bind>
</comp>

<comp id="414" class="1005" name="j_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="0"/>
<pin id="416" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="162"><net_src comp="92" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="86" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="92" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="126" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="115" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="115" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="187" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="126" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="137" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="228" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="232" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="220" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="259"><net_src comp="148" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="137" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="126" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="187" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="133" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="98" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="154" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="70" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="292" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="72" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="292" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="297" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="98" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="309" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="98" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="301" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="323" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="333" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="285" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="133" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="76" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="374"><net_src comp="80" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="379"><net_src comp="92" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="384"><net_src comp="158" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="389"><net_src comp="172" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="394"><net_src comp="192" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="197" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="403"><net_src comp="232" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="408"><net_src comp="242" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="255" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="417"><net_src comp="267" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOutput_418 | {}
	Port: ldata1 | {3 4 }
 - Input state : 
	Port: MatStream2AxiStream : imgOutput_418 | {3 }
	Port: MatStream2AxiStream : ldata1 | {}
	Port: MatStream2AxiStream : rows | {1 }
	Port: MatStream2AxiStream : cols_bound_per_npc | {1 }
	Port: MatStream2AxiStream : last_blk_width | {1 }
  - Chain level:
	State 1
		mul_ln1231 : 1
		store_ln1241 : 1
	State 2
		zext_ln1246 : 1
		icmp_ln1246 : 2
		icmp_ln1241 : 1
		add_ln1241 : 1
		br_ln1241 : 2
		select_ln1238 : 3
		zext_ln1239 : 4
		bLast : 5
		xf_bits_per_clock : 6
		zext_ln1253 : 7
		zext_ln785_1 : 1
		sub_ln1258 : 8
		icmp_ln882 : 9
		br_ln1258 : 10
		xor_ln216 : 7
		conv_i9_i_i4_pn_i : 7
		add_ln216 : 8
		add_ln1246 : 1
		j_1 : 3
	State 3
		shl_ln785 : 1
		or_ln1353 : 2
		write_ln167 : 2
		trunc_ln791 : 1
		p_Result_s : 1
		sext_ln455 : 1
		sub_ln550 : 2
		zext_ln785_3 : 3
		shl_ln785_1 : 4
		sext_ln455cast : 2
		lshr_ln803 : 3
		select_ln791 : 5
		store_ln791 : 6
		store_ln1258 : 2
	State 4
		br_ln1269 : 1
		write_ln167 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |           sub_i_fu_158          |    0    |    0    |    39   |
|    add   |        add_ln1241_fu_197        |    0    |    0    |    71   |
|          |         add_ln216_fu_255        |    0    |    0    |    12   |
|          |        add_ln1246_fu_261        |    0    |    0    |    38   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln1246_fu_187       |    0    |    0    |    20   |
|          |        icmp_ln1241_fu_192       |    0    |    0    |    29   |
|   icmp   |           bLast_fu_215          |    0    |    0    |    20   |
|          |        icmp_ln882_fu_242        |    0    |    0    |    11   |
|          |        icmp_ln878_fu_357        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln1238_fu_203      |    0    |    0    |    31   |
|  select  |     xf_bits_per_clock_fu_220    |    0    |    0    |    4    |
|          |            j_1_fu_267           |    0    |    0    |    31   |
|          |       select_ln791_fu_339       |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          |        sub_ln1258_fu_236        |    0    |    0    |    15   |
|    sub   |         p_Val2_s_fu_292         |    0    |    0    |    15   |
|          |         sub_ln550_fu_313        |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|    shl   |         shl_ln785_fu_279        |    0    |    0    |    19   |
|          |        shl_ln785_1_fu_323       |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |        mul_ln1231_fu_172        |    4    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|   lshr   |        lshr_ln803_fu_333        |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|
|    or    |         or_ln1353_fu_285        |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |         xor_ln216_fu_248        |    0    |    0    |    4    |
|----------|---------------------------------|---------|---------|---------|
|          |  last_blk_width_read_read_fu_80 |    0    |    0    |    0    |
|   read   |        rows_1_read_fu_86        |    0    |    0    |    0    |
|          | cols_bound_per_npc_1_read_fu_92 |    0    |    0    |    0    |
|          |  imgOutput_418_read_read_fu_98  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_104        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        zext_ln1231_fu_164       |    0    |    0    |    0    |
|          |       zext_ln1231_1_fu_168      |    0    |    0    |    0    |
|          |        zext_ln1246_fu_183       |    0    |    0    |    0    |
|   zext   |        zext_ln1239_fu_211       |    0    |    0    |    0    |
|          |        zext_ln1253_fu_228       |    0    |    0    |    0    |
|          |       zext_ln785_1_fu_232       |    0    |    0    |    0    |
|          |         emptycast_fu_275        |    0    |    0    |    0    |
|          |       zext_ln785_3_fu_319       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln791_fu_297       |    0    |    0    |    0    |
|          |      sext_ln455cast_fu_329      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|        p_Result_s_fu_301        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |        sext_ln455_fu_309        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    4    |    0    |   453   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln1241_reg_395     |   64   |
|      add_ln216_reg_409     |    4   |
|cols_bound_per_npc_1_reg_376|   32   |
|  conv_i9_i_i4_pn_i_reg_145 |    4   |
|        empty_reg_133       |    4   |
|     icmp_ln1241_reg_391    |    1   |
|     icmp_ln882_reg_405     |    1   |
|   indvar_flatten_reg_111   |   64   |
|         j_1_reg_414        |   31   |
|          j_reg_122         |   31   |
| last_blk_width_read_reg_371|    4   |
|     mul_ln1231_reg_386     |   64   |
|         p_0_reg_363        |    8   |
|        sub_i_reg_381       |   32   |
|    zext_ln785_1_reg_400    |    5   |
+----------------------------+--------+
|            Total           |   349  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_104 |  p2  |   2  |   8  |   16   ||    9    |
|   empty_reg_133  |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.472  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   453  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   349  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   349  |   471  |
+-----------+--------+--------+--------+--------+
