Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\John8\Desktop\Sid_temp\lgdstmod160601_v2_fpga_update_factory\syn\remote_update.qsys --block-symbol-file --output-directory=C:\Users\John8\Desktop\Sid_temp\lgdstmod160601_v2_fpga_update_factory\syn\remote_update --family="Cyclone V" --part=5CEFA4U19C7
Progress: Loading syn/remote_update.qsys
Progress: Reading input file
Progress: Adding remote_update_0 [altera_remote_update 15.1]
Progress: Parameterizing module remote_update_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\John8\Desktop\Sid_temp\lgdstmod160601_v2_fpga_update_factory\syn\remote_update.qsys --synthesis=VERILOG --output-directory=C:\Users\John8\Desktop\Sid_temp\lgdstmod160601_v2_fpga_update_factory\syn\remote_update\synthesis --family="Cyclone V" --part=5CEFA4U19C7
Progress: Loading syn/remote_update.qsys
Progress: Reading input file
Progress: Adding remote_update_0 [altera_remote_update 15.1]
Progress: Parameterizing module remote_update_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: remote_update: Generating remote_update "remote_update" for QUARTUS_SYNTH
Info: remote_update_0: "remote_update" instantiated altera_remote_update "remote_update_0"
Info: remote_update_core: Generating top-level entity altera_remote_update_core.
Info: remote_update_core: "remote_update_0" instantiated altera_remote_update_core "remote_update_core"
Info: remote_update: Done "remote_update" with 3 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
