$comment
	File created using the following command:
		vcd file Instruction_memory.msim.vcd -direction
$end
$date
	Sun Apr 21 15:16:09 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Instruction_memory_vlg_vec_tst $end
$var reg 32 ! Address [31:0] $end
$var wire 1 " Instruction [31] $end
$var wire 1 # Instruction [30] $end
$var wire 1 $ Instruction [29] $end
$var wire 1 % Instruction [28] $end
$var wire 1 & Instruction [27] $end
$var wire 1 ' Instruction [26] $end
$var wire 1 ( Instruction [25] $end
$var wire 1 ) Instruction [24] $end
$var wire 1 * Instruction [23] $end
$var wire 1 + Instruction [22] $end
$var wire 1 , Instruction [21] $end
$var wire 1 - Instruction [20] $end
$var wire 1 . Instruction [19] $end
$var wire 1 / Instruction [18] $end
$var wire 1 0 Instruction [17] $end
$var wire 1 1 Instruction [16] $end
$var wire 1 2 Instruction [15] $end
$var wire 1 3 Instruction [14] $end
$var wire 1 4 Instruction [13] $end
$var wire 1 5 Instruction [12] $end
$var wire 1 6 Instruction [11] $end
$var wire 1 7 Instruction [10] $end
$var wire 1 8 Instruction [9] $end
$var wire 1 9 Instruction [8] $end
$var wire 1 : Instruction [7] $end
$var wire 1 ; Instruction [6] $end
$var wire 1 < Instruction [5] $end
$var wire 1 = Instruction [4] $end
$var wire 1 > Instruction [3] $end
$var wire 1 ? Instruction [2] $end
$var wire 1 @ Instruction [1] $end
$var wire 1 A Instruction [0] $end
$var wire 1 B sampler $end
$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var tri1 1 F devclrn $end
$var tri1 1 G devpor $end
$var tri1 1 H devoe $end
$var wire 1 I Address[0]~input_o $end
$var wire 1 J Address[1]~input_o $end
$var wire 1 K Address[10]~input_o $end
$var wire 1 L Address[11]~input_o $end
$var wire 1 M Address[12]~input_o $end
$var wire 1 N Address[13]~input_o $end
$var wire 1 O Address[14]~input_o $end
$var wire 1 P Address[15]~input_o $end
$var wire 1 Q Address[16]~input_o $end
$var wire 1 R Address[17]~input_o $end
$var wire 1 S Address[18]~input_o $end
$var wire 1 T Address[19]~input_o $end
$var wire 1 U Address[20]~input_o $end
$var wire 1 V Address[21]~input_o $end
$var wire 1 W Address[22]~input_o $end
$var wire 1 X Address[23]~input_o $end
$var wire 1 Y Address[24]~input_o $end
$var wire 1 Z Address[25]~input_o $end
$var wire 1 [ Address[26]~input_o $end
$var wire 1 \ Address[27]~input_o $end
$var wire 1 ] Address[28]~input_o $end
$var wire 1 ^ Address[29]~input_o $end
$var wire 1 _ Address[30]~input_o $end
$var wire 1 ` Address[31]~input_o $end
$var wire 1 a Instruction[0]~output_o $end
$var wire 1 b Instruction[1]~output_o $end
$var wire 1 c Instruction[2]~output_o $end
$var wire 1 d Instruction[3]~output_o $end
$var wire 1 e Instruction[4]~output_o $end
$var wire 1 f Instruction[5]~output_o $end
$var wire 1 g Instruction[6]~output_o $end
$var wire 1 h Instruction[7]~output_o $end
$var wire 1 i Instruction[8]~output_o $end
$var wire 1 j Instruction[9]~output_o $end
$var wire 1 k Instruction[10]~output_o $end
$var wire 1 l Instruction[11]~output_o $end
$var wire 1 m Instruction[12]~output_o $end
$var wire 1 n Instruction[13]~output_o $end
$var wire 1 o Instruction[14]~output_o $end
$var wire 1 p Instruction[15]~output_o $end
$var wire 1 q Instruction[16]~output_o $end
$var wire 1 r Instruction[17]~output_o $end
$var wire 1 s Instruction[18]~output_o $end
$var wire 1 t Instruction[19]~output_o $end
$var wire 1 u Instruction[20]~output_o $end
$var wire 1 v Instruction[21]~output_o $end
$var wire 1 w Instruction[22]~output_o $end
$var wire 1 x Instruction[23]~output_o $end
$var wire 1 y Instruction[24]~output_o $end
$var wire 1 z Instruction[25]~output_o $end
$var wire 1 { Instruction[26]~output_o $end
$var wire 1 | Instruction[27]~output_o $end
$var wire 1 } Instruction[28]~output_o $end
$var wire 1 ~ Instruction[29]~output_o $end
$var wire 1 !! Instruction[30]~output_o $end
$var wire 1 "! Instruction[31]~output_o $end
$var wire 1 #! Address[7]~input_o $end
$var wire 1 $! Address[8]~input_o $end
$var wire 1 %! Address[9]~input_o $end
$var wire 1 &! Address[3]~input_o $end
$var wire 1 '! Address[4]~input_o $end
$var wire 1 (! Address[5]~input_o $end
$var wire 1 )! Address[6]~input_o $end
$var wire 1 *! Memory~0_combout $end
$var wire 1 +! Memory~1_combout $end
$var wire 1 ,! Address[2]~input_o $end
$var wire 1 -! Memory~2_combout $end
$var wire 1 .! Memory~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1A
1@
0?
0>
0=
1<
0;
0:
19
08
17
06
05
14
03
02
11
00
1/
0.
0-
1,
1+
0*
0)
0(
0'
0&
0%
0$
0#
0"
xB
0C
1D
xE
1F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
1a
1b
0c
0d
0e
1f
0g
0h
1i
0j
1k
0l
0m
1n
0o
0p
1q
0r
1s
0t
0u
1v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
1+!
0,!
1-!
0.!
$end
#300000
b100 !
1,!
0B
0-!
1.!
0w
0v
0s
0i
0f
1x
1t
0+
0,
0/
09
0<
1*
1.
#440000
b0 !
0,!
1B
1-!
0.!
1w
1v
1s
1i
1f
0x
0t
1+
1,
1/
19
1<
0*
0.
#1000000
