library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity decod7seg is 
	port (entrada : in std_logic_vector(3 downto 0);
			saida : out std_logic_vector(6 downto 0));
end decod7seg;

architecture circuito of decod7seg is 
begin
	saida <= "1000000" when entrada = "0000" else
				"1111001" when entrada = "0001" else
				"0100100" when entrada = "0010" else
				"0110000" when entrada = "0011" else
				"0011001" when entrada = "0100" else
				"0010010" when entrada = "0101" else
				"0000010" when entrada = "0110" else
				"1111000" when entrada = "0111" else
				"0000000" when entrada = "1000" else
				"0001100" when entrada = "1001" else
				"0001000" when entrada = "1010" else
				"1100000" when entrada = "1011" else
				"0000111" when entrada = "1100" else
				"1000011" when entrada = "1101" else
				"0000110" when entrada = "1110" else
				"0001110";
end circuito;