$date
	Fri Mar 31 17:43:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module tb_DFFSRE $end
$var wire 2 ! Q [1:0] $end
$var reg 2 " CLR [1:0] $end
$var reg 2 # D [1:0] $end
$var reg 1 $ EN $end
$var reg 2 % SET [1:0] $end
$var reg 1 & clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
bx %
x$
bx #
bx "
bx !
$end
#100
1&
#200
0&
#300
1&
#400
b0 "
b0 %
b0 #
1$
0&
#450
b0x !
b10 "
#500
b0 !
b11 "
1&
#600
0&
#700
1&
#800
0&
#900
b1 #
1&
#950
b10 "
#1000
b11 "
0&
#1100
1&
#1200
0&
#1300
1&
#1400
b10 #
0&
#1450
b10 "
#1500
b11 "
1&
#1600
0&
#1700
1&
#1800
0&
#1900
b11 #
1&
#1950
b10 "
#2000
b11 "
0&
#2100
1&
#2200
0&
#2300
1&
#2400
b1 !
b0 "
b1 %
b0 #
0&
#2450
b10 "
#2500
b0 !
b11 "
1&
#2600
0&
#2700
1&
#2800
0&
#2900
b1 #
1&
#2950
b10 "
#3000
b11 "
0&
#3100
1&
#3200
0&
#3300
1&
#3400
b10 #
0&
#3450
b10 "
#3500
b0 !
b11 "
1&
#3600
0&
#3700
1&
#3800
0&
#3900
b11 #
1&
#3950
b10 "
#4000
b11 "
0&
#4100
1&
#4200
0&
#4300
1&
#4400
b10 !
b0 "
b11 %
b0 #
0&
#4450
b0 !
b10 "
#4500
b0 !
b11 "
1&
#4600
0&
#4700
1&
#4800
0&
#4900
b1 #
1&
#4950
b10 "
#5000
b11 "
0&
#5100
1&
#5200
0&
#5300
1&
#5400
b10 #
0&
#5450
b10 "
#5500
b0 !
b11 "
1&
#5600
0&
#5700
1&
#5800
0&
#5900
b11 #
1&
#5950
b10 "
#6000
b11 "
0&
#6100
1&
#6200
0&
#6300
1&
#6400
b0 "
b10 %
b0 #
0&
#6450
b10 "
#6500
b11 "
1&
#6600
0&
#6700
1&
#6800
0&
#6900
b1 #
1&
#6950
b10 "
#7000
b11 "
0&
#7100
1&
#7200
0&
#7300
1&
#7400
b10 #
0&
#7450
b10 "
#7500
b11 "
1&
#7600
0&
#7700
1&
#7800
0&
#7900
b11 #
1&
#7950
b10 "
#8000
b11 "
0&
#8100
1&
#8200
0&
#8300
1&
#8400
b0 "
b0 %
b0 #
0$
0&
#8450
b10 "
#8500
b11 "
1&
#8600
0&
#8700
1&
#8800
0&
#8900
b1 #
1&
#8950
b10 "
#9000
b11 "
0&
#9100
1&
#9200
0&
#9300
1&
#9400
b10 #
0&
#9450
b10 "
#9500
b11 "
1&
#9600
0&
#9700
1&
#9800
0&
#9900
b11 #
1&
#9950
b10 "
#10000
b11 "
0&
#10100
1&
#10200
0&
#10300
1&
#10400
b1 !
b0 "
b1 %
b0 #
0&
#10450
b10 "
#10500
b0 !
b11 "
1&
#10600
0&
#10700
1&
#10800
0&
#10900
b1 #
1&
#10950
b10 "
#11000
b11 "
0&
#11100
1&
#11200
0&
#11300
1&
#11400
b10 #
0&
#11450
b10 "
#11500
b0 !
b11 "
1&
#11600
0&
#11700
1&
#11800
0&
#11900
b11 #
1&
#11950
b10 "
#12000
b11 "
0&
#12100
1&
#12200
0&
#12300
1&
#12400
b10 !
b0 "
b11 %
b0 #
0&
#12450
b0 !
b10 "
#12500
b0 !
b11 "
1&
#12600
0&
#12700
1&
#12800
0&
#12900
b1 #
1&
#12950
b10 "
#13000
b11 "
0&
#13100
1&
#13200
0&
#13300
1&
#13400
b10 #
0&
#13450
b10 "
#13500
b0 !
b11 "
1&
#13600
0&
#13700
1&
#13800
0&
#13900
b11 #
1&
#13950
b10 "
#14000
b11 "
0&
#14100
1&
#14200
0&
#14300
1&
#14400
b0 "
b10 %
b0 #
0&
#14450
b10 "
#14500
b11 "
1&
#14600
0&
#14700
1&
#14800
0&
#14900
b1 #
1&
#14950
b10 "
#15000
b11 "
0&
#15100
1&
#15200
0&
#15300
1&
#15400
b10 #
0&
#15450
b10 "
#15500
b11 "
1&
#15600
0&
#15700
1&
#15800
0&
#15900
b11 #
1&
#15950
b10 "
#16000
b11 "
0&
#16100
1&
#16200
0&
#16300
1&
#16400
0&
