// Seed: 2441215620
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    input logic id_5
);
  assign id_3 = 1;
  logic id_6;
  logic id_7, id_8, id_9 = 1;
endmodule
module module_1 ();
  supply1 id_6, id_7;
  assign id_7 = id_1;
  type_12 id_8 (1), id_9 = id_1[1];
  genvar id_10;
endmodule
