\hypertarget{stm32f1xx__hal__gpio_8c}{}\section{Src/stm32f1xx\+\_\+hal\+\_\+gpio.c File Reference}
\label{stm32f1xx__hal__gpio_8c}\index{Src/stm32f1xx\+\_\+hal\+\_\+gpio.\+c@{Src/stm32f1xx\+\_\+hal\+\_\+gpio.\+c}}


G\+P\+IO H\+AL module driver. This file provides firmware functions to manage the following functionalities of the General Purpose Input/\+Output (G\+P\+IO) peripheral\+:  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal.\+h\char`\"{}}\newline


\subsection{Detailed Description}
G\+P\+IO H\+AL module driver. This file provides firmware functions to manage the following functionalities of the General Purpose Input/\+Output (G\+P\+IO) peripheral\+: 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
12-\/\+May-\/2017
\begin{DoxyItemize}
\item Initialization and de-\/initialization functions
\item IO operation functions
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb} ==============================================================================
                   ##### GPIO Peripheral features #####
 ==============================================================================
 [..] 
 Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each
 port bit of the General Purpose IO (GPIO) Ports, can be individually configured by software
 in several modes:
 (+) Input mode 
 (+) Analog mode
 (+) Output mode
 (+) Alternate function mode
 (+) External interrupt/event lines

 [..]  
 During and just after reset, the alternate functions and external interrupt  
 lines are not active and the I/O ports are configured in input floating mode.
 
 [..]   
 All GPIO pins have weak internal pull-up and pull-down resistors, which can be 
 activated or not.

 [..]
 In Output or Alternate mode, each IO can be configured on open-drain or push-pull
 type and the IO speed can be selected depending on the VDD value.

 [..]  
 All ports have external interrupt/event capability. To use external interrupt 
 lines, the port must be configured in input mode. All available GPIO pins are 
 connected to the 16 external interrupt/event lines from EXTI0 to EXTI15.
 
 [..]  
 The external interrupt/event controller consists of up to 20 edge detectors in connectivity
 line devices, or 19 edge detectors in other devices for generating event/interrupt requests.
 Each input line can be independently configured to select the type (event or interrupt) and
 the corresponding trigger event (rising or falling or both). Each line can also masked
 independently. A pending register maintains the status line of the interrupt requests

                    ##### How to use this driver #####
 ==============================================================================  
[..]
  (#) Enable the GPIO APB2 clock using the following function : __HAL_RCC_GPIOx_CLK_ENABLE(). 
  
  (#) Configure the GPIO pin(s) using HAL_GPIO_Init().
      (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure
      (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef 
           structure.
      (++) In case of Output or alternate function mode selection: the speed is 
           configured through "Speed" member from GPIO_InitTypeDef structure
      (++) Analog mode is required when a pin is to be used as ADC channel 
           or DAC output.
      (++) In case of external interrupt/event selection the "Mode" member from 
           GPIO_InitTypeDef structure select the type (interrupt or event) and 
           the corresponding trigger event (rising or falling or both).
  
  (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority 
      mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using
      HAL_NVIC_EnableIRQ().
        
  (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin().
           
  (#) To set/reset the level of a pin configured in output mode use 
      HAL_GPIO_WritePin()/HAL_GPIO_TogglePin().
 
  (#) To lock pin configuration until next reset use HAL_GPIO_LockPin().
                
  (#) During and just after reset, the alternate functions are not 
      active and the GPIO pins are configured in input floating mode (except JTAG
      pins).
 
  (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose 
      (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has 
      priority over the GPIO function.
 
  (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as 
      general purpose PD0 and PD1, respectively, when the HSE oscillator is off. 
      The HSE has priority over the GPIO function.\end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 