
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b9c4  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  0000b9c4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000241c  200000b0  0000ba74  000180b0  2**2
                  ALLOC
  3 .stack        00002004  200024cc  0000de90  000180b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180b0  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   000589f1  00000000  00000000  00018133  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000687a  00000000  00000000  00070b24  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009932  00000000  00000000  0007739e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009b0  00000000  00000000  00080cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b20  00000000  00000000  00081680  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001fe0e  00000000  00000000  000821a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001c2c5  00000000  00000000  000a1fae  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d9e2  00000000  00000000  000be273  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002a7c  00000000  00000000  0014bc58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200044d0 	.word	0x200044d0
       4:	00003a8d 	.word	0x00003a8d
       8:	00003a89 	.word	0x00003a89
       c:	00003a89 	.word	0x00003a89
	...
      2c:	00003a89 	.word	0x00003a89
	...
      38:	00003a89 	.word	0x00003a89
      3c:	00003a89 	.word	0x00003a89
      40:	00003a89 	.word	0x00003a89
      44:	00003a89 	.word	0x00003a89
      48:	00003a89 	.word	0x00003a89
      4c:	00000819 	.word	0x00000819
      50:	00003a89 	.word	0x00003a89
      54:	00003a89 	.word	0x00003a89
      58:	00003a89 	.word	0x00003a89
      5c:	00003a89 	.word	0x00003a89
      60:	00003a89 	.word	0x00003a89
      64:	00002515 	.word	0x00002515
      68:	00002525 	.word	0x00002525
      6c:	00002535 	.word	0x00002535
      70:	00002545 	.word	0x00002545
	...
      7c:	00003a89 	.word	0x00003a89
      80:	00003a89 	.word	0x00003a89
      84:	00003a89 	.word	0x00003a89
      88:	00003551 	.word	0x00003551
      8c:	00003561 	.word	0x00003561
      90:	00003571 	.word	0x00003571
	...
      9c:	00001d45 	.word	0x00001d45
      a0:	00003a89 	.word	0x00003a89
      a4:	00003a89 	.word	0x00003a89
      a8:	00003a89 	.word	0x00003a89
      ac:	00003a89 	.word	0x00003a89

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000b0 	.word	0x200000b0
      d0:	00000000 	.word	0x00000000
      d4:	0000b9c4 	.word	0x0000b9c4

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000b9c4 	.word	0x0000b9c4
     104:	200000b4 	.word	0x200000b4
     108:	0000b9c4 	.word	0x0000b9c4
     10c:	00000000 	.word	0x00000000

00000110 <recalculate_accelerometer_values>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	465f      	mov	r7, fp
     114:	4656      	mov	r6, sl
     116:	464d      	mov	r5, r9
     118:	4644      	mov	r4, r8
     11a:	b4f0      	push	{r4, r5, r6, r7}
     11c:	b085      	sub	sp, #20
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     11e:	4958      	ldr	r1, [pc, #352]	; (280 <recalculate_accelerometer_values+0x170>)
     120:	4688      	mov	r8, r1
     122:	694c      	ldr	r4, [r1, #20]
     124:	6a0f      	ldr	r7, [r1, #32]
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     126:	8808      	ldrh	r0, [r1, #0]
     128:	4e56      	ldr	r6, [pc, #344]	; (284 <recalculate_accelerometer_values+0x174>)
     12a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     12c:	4d56      	ldr	r5, [pc, #344]	; (288 <recalculate_accelerometer_values+0x178>)
     12e:	1c21      	adds	r1, r4, #0
     130:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     132:	4c56      	ldr	r4, [pc, #344]	; (28c <recalculate_accelerometer_values+0x17c>)
     134:	1c39      	adds	r1, r7, #0
     136:	47a0      	blx	r4
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     138:	4641      	mov	r1, r8
     13a:	6088      	str	r0, [r1, #8]
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     13c:	698b      	ldr	r3, [r1, #24]
     13e:	4699      	mov	r9, r3
     140:	6a4f      	ldr	r7, [r1, #36]	; 0x24
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     142:	8848      	ldrh	r0, [r1, #2]
     144:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     146:	4649      	mov	r1, r9
     148:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     14a:	1c39      	adds	r1, r7, #0
     14c:	47a0      	blx	r4

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     14e:	4641      	mov	r1, r8
     150:	60c8      	str	r0, [r1, #12]
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     152:	69cb      	ldr	r3, [r1, #28]
     154:	4699      	mov	r9, r3
     156:	6a8f      	ldr	r7, [r1, #40]	; 0x28
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     158:	8888      	ldrh	r0, [r1, #4]
     15a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     15c:	4649      	mov	r1, r9
     15e:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     160:	1c39      	adds	r1, r7, #0
     162:	47a0      	blx	r4
     164:	1c04      	adds	r4, r0, #0
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     166:	4641      	mov	r1, r8
     168:	6108      	str	r0, [r1, #16]
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     16a:	4b49      	ldr	r3, [pc, #292]	; (290 <recalculate_accelerometer_values+0x180>)
     16c:	469a      	mov	sl, r3
     16e:	68c8      	ldr	r0, [r1, #12]
     170:	4798      	blx	r3
     172:	9000      	str	r0, [sp, #0]
     174:	9101      	str	r1, [sp, #4]
     176:	4641      	mov	r1, r8
     178:	6888      	ldr	r0, [r1, #8]
     17a:	47d0      	blx	sl
     17c:	1c06      	adds	r6, r0, #0
     17e:	1c0f      	adds	r7, r1, #0
     180:	1c20      	adds	r0, r4, #0
     182:	47d0      	blx	sl
     184:	1c04      	adds	r4, r0, #0
     186:	1c0d      	adds	r5, r1, #0
     188:	4b42      	ldr	r3, [pc, #264]	; (294 <recalculate_accelerometer_values+0x184>)
     18a:	4699      	mov	r9, r3
     18c:	1c22      	adds	r2, r4, #0
     18e:	1c2b      	adds	r3, r5, #0
     190:	47c8      	blx	r9
     192:	9002      	str	r0, [sp, #8]
     194:	9103      	str	r1, [sp, #12]
     196:	4940      	ldr	r1, [pc, #256]	; (298 <recalculate_accelerometer_values+0x188>)
     198:	468b      	mov	fp, r1
     19a:	1c20      	adds	r0, r4, #0
     19c:	1c29      	adds	r1, r5, #0
     19e:	1c22      	adds	r2, r4, #0
     1a0:	1c2b      	adds	r3, r5, #0
     1a2:	47c8      	blx	r9
     1a4:	1c04      	adds	r4, r0, #0
     1a6:	1c0d      	adds	r5, r1, #0
     1a8:	1c30      	adds	r0, r6, #0
     1aa:	1c39      	adds	r1, r7, #0
     1ac:	1c32      	adds	r2, r6, #0
     1ae:	1c3b      	adds	r3, r7, #0
     1b0:	47c8      	blx	r9
     1b2:	1c02      	adds	r2, r0, #0
     1b4:	1c0b      	adds	r3, r1, #0
     1b6:	1c20      	adds	r0, r4, #0
     1b8:	1c29      	adds	r1, r5, #0
     1ba:	47d8      	blx	fp
     1bc:	4c37      	ldr	r4, [pc, #220]	; (29c <recalculate_accelerometer_values+0x18c>)
     1be:	47a0      	blx	r4
     1c0:	1c02      	adds	r2, r0, #0
     1c2:	1c0b      	adds	r3, r1, #0
     1c4:	9800      	ldr	r0, [sp, #0]
     1c6:	9901      	ldr	r1, [sp, #4]
     1c8:	4c35      	ldr	r4, [pc, #212]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1ca:	47a0      	blx	r4
     1cc:	4c35      	ldr	r4, [pc, #212]	; (2a4 <recalculate_accelerometer_values+0x194>)
     1ce:	47a0      	blx	r4
     1d0:	4b28      	ldr	r3, [pc, #160]	; (274 <recalculate_accelerometer_values+0x164>)
     1d2:	4a27      	ldr	r2, [pc, #156]	; (270 <recalculate_accelerometer_values+0x160>)
     1d4:	47c8      	blx	r9
     1d6:	4a28      	ldr	r2, [pc, #160]	; (278 <recalculate_accelerometer_values+0x168>)
     1d8:	4b28      	ldr	r3, [pc, #160]	; (27c <recalculate_accelerometer_values+0x16c>)
     1da:	4c31      	ldr	r4, [pc, #196]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1dc:	47a0      	blx	r4
     1de:	4c32      	ldr	r4, [pc, #200]	; (2a8 <recalculate_accelerometer_values+0x198>)
     1e0:	47a0      	blx	r4
     1e2:	4641      	mov	r1, r8
     1e4:	62c8      	str	r0, [r1, #44]	; 0x2c
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     1e6:	6888      	ldr	r0, [r1, #8]
     1e8:	47d0      	blx	sl
     1ea:	9000      	str	r0, [sp, #0]
     1ec:	9101      	str	r1, [sp, #4]
     1ee:	4643      	mov	r3, r8
     1f0:	68d8      	ldr	r0, [r3, #12]
     1f2:	47d0      	blx	sl
     1f4:	1c06      	adds	r6, r0, #0
     1f6:	1c0f      	adds	r7, r1, #0
     1f8:	4644      	mov	r4, r8
     1fa:	6920      	ldr	r0, [r4, #16]
     1fc:	47d0      	blx	sl
     1fe:	1c04      	adds	r4, r0, #0
     200:	1c0d      	adds	r5, r1, #0
     202:	1c30      	adds	r0, r6, #0
     204:	1c39      	adds	r1, r7, #0
     206:	1c32      	adds	r2, r6, #0
     208:	1c3b      	adds	r3, r7, #0
     20a:	47c8      	blx	r9
     20c:	9002      	str	r0, [sp, #8]
     20e:	9103      	str	r1, [sp, #12]
     210:	1c30      	adds	r0, r6, #0
     212:	1c39      	adds	r1, r7, #0
     214:	1c32      	adds	r2, r6, #0
     216:	1c3b      	adds	r3, r7, #0
     218:	47c8      	blx	r9
     21a:	1c06      	adds	r6, r0, #0
     21c:	1c0f      	adds	r7, r1, #0
     21e:	1c20      	adds	r0, r4, #0
     220:	1c29      	adds	r1, r5, #0
     222:	1c22      	adds	r2, r4, #0
     224:	1c2b      	adds	r3, r5, #0
     226:	47c8      	blx	r9
     228:	1c02      	adds	r2, r0, #0
     22a:	1c0b      	adds	r3, r1, #0
     22c:	1c30      	adds	r0, r6, #0
     22e:	1c39      	adds	r1, r7, #0
     230:	47d8      	blx	fp
     232:	4c1a      	ldr	r4, [pc, #104]	; (29c <recalculate_accelerometer_values+0x18c>)
     234:	47a0      	blx	r4
     236:	1c02      	adds	r2, r0, #0
     238:	1c0b      	adds	r3, r1, #0
     23a:	9800      	ldr	r0, [sp, #0]
     23c:	9901      	ldr	r1, [sp, #4]
     23e:	4c18      	ldr	r4, [pc, #96]	; (2a0 <recalculate_accelerometer_values+0x190>)
     240:	47a0      	blx	r4
     242:	4c18      	ldr	r4, [pc, #96]	; (2a4 <recalculate_accelerometer_values+0x194>)
     244:	47a0      	blx	r4
     246:	4b0b      	ldr	r3, [pc, #44]	; (274 <recalculate_accelerometer_values+0x164>)
     248:	4a09      	ldr	r2, [pc, #36]	; (270 <recalculate_accelerometer_values+0x160>)
     24a:	47c8      	blx	r9
     24c:	4a0a      	ldr	r2, [pc, #40]	; (278 <recalculate_accelerometer_values+0x168>)
     24e:	4b0b      	ldr	r3, [pc, #44]	; (27c <recalculate_accelerometer_values+0x16c>)
     250:	4c13      	ldr	r4, [pc, #76]	; (2a0 <recalculate_accelerometer_values+0x190>)
     252:	47a0      	blx	r4
     254:	4c14      	ldr	r4, [pc, #80]	; (2a8 <recalculate_accelerometer_values+0x198>)
     256:	47a0      	blx	r4
     258:	4641      	mov	r1, r8
     25a:	6308      	str	r0, [r1, #48]	; 0x30
	
}
     25c:	b005      	add	sp, #20
     25e:	bc3c      	pop	{r2, r3, r4, r5}
     260:	4690      	mov	r8, r2
     262:	4699      	mov	r9, r3
     264:	46a2      	mov	sl, r4
     266:	46ab      	mov	fp, r5
     268:	bdf0      	pop	{r4, r5, r6, r7, pc}
     26a:	46c0      	nop			; (mov r8, r8)
     26c:	46c0      	nop			; (mov r8, r8)
     26e:	46c0      	nop			; (mov r8, r8)
     270:	00000000 	.word	0x00000000
     274:	40668000 	.word	0x40668000
     278:	60000000 	.word	0x60000000
     27c:	400921fb 	.word	0x400921fb
     280:	20000648 	.word	0x20000648
     284:	000004c9 	.word	0x000004c9
     288:	00008e2d 	.word	0x00008e2d
     28c:	00008811 	.word	0x00008811
     290:	0000ae9d 	.word	0x0000ae9d
     294:	0000a1c9 	.word	0x0000a1c9
     298:	000092b1 	.word	0x000092b1
     29c:	00004079 	.word	0x00004079
     2a0:	000098f5 	.word	0x000098f5
     2a4:	00003d21 	.word	0x00003d21
     2a8:	0000af41 	.word	0x0000af41
     2ac:	46c0      	nop			; (mov r8, r8)
     2ae:	46c0      	nop			; (mov r8, r8)

000002b0 <calibrate_accelerometer>:

//Generic template for calibrating accelerometer
//TODO: Include support for generic input and output
 void calibrate_accelerometer(ADXL_335_t *calibrate_me, const button_lib_t *wait_button)
{
     2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2b2:	465f      	mov	r7, fp
     2b4:	4656      	mov	r6, sl
     2b6:	464d      	mov	r5, r9
     2b8:	4644      	mov	r4, r8
     2ba:	b4f0      	push	{r4, r5, r6, r7}
     2bc:	b093      	sub	sp, #76	; 0x4c
     2be:	1c04      	adds	r4, r0, #0
     2c0:	1c0f      	adds	r7, r1, #0
	//Give shout out
	//printf("\n\rHello and welcome to the generic acccelerometer calibration routine!\n\r");
	
	//Update sseg for headless calibration
	set_seg_disp_num(9999);
     2c2:	4831      	ldr	r0, [pc, #196]	; (388 <calibrate_accelerometer+0xd8>)
     2c4:	4b31      	ldr	r3, [pc, #196]	; (38c <calibrate_accelerometer+0xdc>)
     2c6:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2c8:	1c38      	adds	r0, r7, #0
     2ca:	4e31      	ldr	r6, [pc, #196]	; (390 <calibrate_accelerometer+0xe0>)
     2cc:	47b0      	blx	r6
	//Using uart for now
	//X
	//printf("We will begin with the X axis, please place the sensor flat with X pointing up.\n\r");	
	
	//set_disp_led_color(LED_GREEN);
	wait_for_x_msg_platform();
     2ce:	4b31      	ldr	r3, [pc, #196]	; (394 <calibrate_accelerometer+0xe4>)
     2d0:	469a      	mov	sl, r3
     2d2:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2d4:	1c38      	adds	r0, r7, #0
     2d6:	47b0      	blx	r6

	//Save values for zero points
	calibrate_me->y_zero_g_point = adc_to_volt(calibrate_me->raw_values.y);
     2d8:	8860      	ldrh	r0, [r4, #2]
     2da:	4d2f      	ldr	r5, [pc, #188]	; (398 <calibrate_accelerometer+0xe8>)
     2dc:	47a8      	blx	r5
     2de:	61a0      	str	r0, [r4, #24]
	calibrate_me->z_zero_g_point = adc_to_volt(calibrate_me->raw_values.z);
     2e0:	88a0      	ldrh	r0, [r4, #4]
     2e2:	47a8      	blx	r5
     2e4:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	x_one_g = adc_to_volt(calibrate_me->raw_values.x);
     2e6:	8820      	ldrh	r0, [r4, #0]
     2e8:	47a8      	blx	r5
     2ea:	4683      	mov	fp, r0
	
	//Y
	//printf("Now please place the sensor flat with y pointing up.\n\r");
	
	//set_disp_led_color(LED_YELLOW);	
	wait_for_y_msg_platform();
     2ec:	47d0      	blx	sl
	wait_for_button_press(wait_button);
     2ee:	1c38      	adds	r0, r7, #0
     2f0:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = adc_to_volt(calibrate_me->raw_values.x);
     2f2:	8820      	ldrh	r0, [r4, #0]
     2f4:	47a8      	blx	r5
     2f6:	6160      	str	r0, [r4, #20]
	calibrate_me->z_zero_g_point = (adc_to_volt(calibrate_me->raw_values.z) + calibrate_me->z_zero_g_point) / 2;	//Select Z for using average for 0G
     2f8:	88a0      	ldrh	r0, [r4, #4]
     2fa:	47a8      	blx	r5
     2fc:	4b27      	ldr	r3, [pc, #156]	; (39c <calibrate_accelerometer+0xec>)
     2fe:	4699      	mov	r9, r3
     300:	69e1      	ldr	r1, [r4, #28]
     302:	4798      	blx	r3
     304:	4b26      	ldr	r3, [pc, #152]	; (3a0 <calibrate_accelerometer+0xf0>)
     306:	4698      	mov	r8, r3
     308:	21fc      	movs	r1, #252	; 0xfc
     30a:	0589      	lsls	r1, r1, #22
     30c:	4798      	blx	r3
     30e:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	y_one_g = adc_to_volt(calibrate_me->raw_values.y);
     310:	8860      	ldrh	r0, [r4, #2]
     312:	47a8      	blx	r5
     314:	9001      	str	r0, [sp, #4]
		
	//Z
	//printf("And lastly please place the sensor flat with Z pointing up.\n\r");
	
//	set_disp_led_color(LED_RED);	
	wait_for_z_msg_platform();
     316:	47d0      	blx	sl
	wait_for_button_press(wait_button);
     318:	1c38      	adds	r0, r7, #0
     31a:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = (adc_to_volt(calibrate_me->raw_values.x) + calibrate_me->x_zero_g_point) / 2;
     31c:	8820      	ldrh	r0, [r4, #0]
     31e:	47a8      	blx	r5
     320:	6961      	ldr	r1, [r4, #20]
     322:	47c8      	blx	r9
     324:	21fc      	movs	r1, #252	; 0xfc
     326:	0589      	lsls	r1, r1, #22
     328:	47c0      	blx	r8
     32a:	6160      	str	r0, [r4, #20]
	calibrate_me->y_zero_g_point = (adc_to_volt(calibrate_me->raw_values.y) + calibrate_me->y_zero_g_point) / 2;
     32c:	8860      	ldrh	r0, [r4, #2]
     32e:	47a8      	blx	r5
     330:	69a1      	ldr	r1, [r4, #24]
     332:	47c8      	blx	r9
     334:	21fc      	movs	r1, #252	; 0xfc
     336:	0589      	lsls	r1, r1, #22
     338:	47c0      	blx	r8
     33a:	61a0      	str	r0, [r4, #24]
	
	//Save value for one G
	z_one_g = adc_to_volt(calibrate_me->raw_values.z);
     33c:	88a0      	ldrh	r0, [r4, #4]
     33e:	47a8      	blx	r5
     340:	1c06      	adds	r6, r0, #0
	
	//Now, calculate and save calibration
	calibrate_me->x_volt_per_one_g = x_one_g - calibrate_me->x_zero_g_point;
     342:	4d18      	ldr	r5, [pc, #96]	; (3a4 <calibrate_accelerometer+0xf4>)
     344:	4658      	mov	r0, fp
     346:	6961      	ldr	r1, [r4, #20]
     348:	47a8      	blx	r5
     34a:	6220      	str	r0, [r4, #32]
	calibrate_me->y_volt_per_one_g = y_one_g - calibrate_me->y_zero_g_point;
     34c:	9801      	ldr	r0, [sp, #4]
     34e:	69a1      	ldr	r1, [r4, #24]
     350:	47a8      	blx	r5
     352:	6260      	str	r0, [r4, #36]	; 0x24
	calibrate_me->z_volt_per_one_g = z_one_g - calibrate_me->z_zero_g_point;
     354:	1c30      	adds	r0, r6, #0
     356:	69e1      	ldr	r1, [r4, #28]
     358:	47a8      	blx	r5
     35a:	62a0      	str	r0, [r4, #40]	; 0x28
	//Save data into eeprom
	uint8_t page_data[EEPROM_PAGE_SIZE];
	
	//Set calibration flag
	uint8_t is_calibrated = 0b10101010;
	page_data[0] = is_calibrated;
     35c:	ad03      	add	r5, sp, #12
     35e:	23aa      	movs	r3, #170	; 0xaa
     360:	702b      	strb	r3, [r5, #0]
	
	*(ADXL_335_t*)&page_data[1] = *calibrate_me;
     362:	4668      	mov	r0, sp
     364:	300d      	adds	r0, #13
     366:	1c21      	adds	r1, r4, #0
     368:	2234      	movs	r2, #52	; 0x34
     36a:	4b0f      	ldr	r3, [pc, #60]	; (3a8 <calibrate_accelerometer+0xf8>)
     36c:	4798      	blx	r3
			
	eeprom_emulator_write_page(0, page_data);
     36e:	2000      	movs	r0, #0
     370:	1c29      	adds	r1, r5, #0
     372:	4b0e      	ldr	r3, [pc, #56]	; (3ac <calibrate_accelerometer+0xfc>)
     374:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
     376:	4b0e      	ldr	r3, [pc, #56]	; (3b0 <calibrate_accelerometer+0x100>)
     378:	4798      	blx	r3
	//calibrate_me->y_zero_g_point, calibrate_me->y_volt_per_one_g, 
	//calibrate_me->z_zero_g_point, calibrate_me->z_volt_per_one_g);
	 
// 	set_disp_led_color(LED_WHITE);
// 	wait_for_button_press(wait_button);
}
     37a:	b013      	add	sp, #76	; 0x4c
     37c:	bc3c      	pop	{r2, r3, r4, r5}
     37e:	4690      	mov	r8, r2
     380:	4699      	mov	r9, r3
     382:	46a2      	mov	sl, r4
     384:	46ab      	mov	fp, r5
     386:	bdf0      	pop	{r4, r5, r6, r7, pc}
     388:	461c3c00 	.word	0x461c3c00
     38c:	000014b9 	.word	0x000014b9
     390:	0000090d 	.word	0x0000090d
     394:	000008c1 	.word	0x000008c1
     398:	000004c9 	.word	0x000004c9
     39c:	00008539 	.word	0x00008539
     3a0:	00008bd9 	.word	0x00008bd9
     3a4:	00008e2d 	.word	0x00008e2d
     3a8:	000043d9 	.word	0x000043d9
     3ac:	000038f1 	.word	0x000038f1
     3b0:	000038c5 	.word	0x000038c5

000003b4 <configure_eeprom>:
//Well, i'll probably let this rest here for now. Although, TODO
 void configure_eeprom(void)
{
     3b4:	b510      	push	{r4, lr}
    /* Setup EEPROM emulator service */
    enum status_code error_code = eeprom_emulator_init();
     3b6:	4b07      	ldr	r3, [pc, #28]	; (3d4 <configure_eeprom+0x20>)
     3b8:	4798      	blx	r3
    if (error_code == STATUS_ERR_NO_MEMORY) {
     3ba:	2816      	cmp	r0, #22
     3bc:	d103      	bne.n	3c6 <configure_eeprom+0x12>
        while (true) {
            /* No EEPROM section has been set in the device's fuses */
			set_disp_led_color(LED_RED);
     3be:	4c06      	ldr	r4, [pc, #24]	; (3d8 <configure_eeprom+0x24>)
     3c0:	2001      	movs	r0, #1
     3c2:	47a0      	blx	r4
     3c4:	e7fc      	b.n	3c0 <configure_eeprom+0xc>
        }
    }
    else if (error_code != STATUS_OK) {
     3c6:	2800      	cmp	r0, #0
     3c8:	d003      	beq.n	3d2 <configure_eeprom+0x1e>
        /* Erase the emulated EEPROM memory (assume it is unformatted or
         * irrecoverably corrupt) */
        eeprom_emulator_erase_memory();
     3ca:	4b04      	ldr	r3, [pc, #16]	; (3dc <configure_eeprom+0x28>)
     3cc:	4798      	blx	r3
        eeprom_emulator_init();
     3ce:	4b01      	ldr	r3, [pc, #4]	; (3d4 <configure_eeprom+0x20>)
     3d0:	4798      	blx	r3
    }
}
     3d2:	bd10      	pop	{r4, pc}
     3d4:	000036a1 	.word	0x000036a1
     3d8:	0000145d 	.word	0x0000145d
     3dc:	00003781 	.word	0x00003781

000003e0 <init_adxl_calibration>:
//Read eeprom, check for calibration and redo if necessary
 void init_adxl_calibration(button_lib_t *calibrate_button)
{
     3e0:	b530      	push	{r4, r5, lr}
     3e2:	b09d      	sub	sp, #116	; 0x74
     3e4:	1c05      	adds	r5, r0, #0
	
		configure_eeprom();
     3e6:	4b13      	ldr	r3, [pc, #76]	; (434 <init_adxl_calibration+0x54>)
     3e8:	4798      	blx	r3
		//Wait some for button read
		delay_ms(200);
     3ea:	20c8      	movs	r0, #200	; 0xc8
     3ec:	4b12      	ldr	r3, [pc, #72]	; (438 <init_adxl_calibration+0x58>)
     3ee:	4798      	blx	r3

		uint8_t page_data[EEPROM_PAGE_SIZE];
		eeprom_emulator_read_page(0, page_data);
     3f0:	ac0d      	add	r4, sp, #52	; 0x34
     3f2:	2000      	movs	r0, #0
     3f4:	1c21      	adds	r1, r4, #0
     3f6:	4b11      	ldr	r3, [pc, #68]	; (43c <init_adxl_calibration+0x5c>)
     3f8:	4798      	blx	r3
		
		uint8_t is_calibrated = page_data[0];
     3fa:	7824      	ldrb	r4, [r4, #0]
		ADXL_335_t saved_calibration = *(ADXL_335_t*)&page_data[1];
     3fc:	4668      	mov	r0, sp
     3fe:	4669      	mov	r1, sp
     400:	3135      	adds	r1, #53	; 0x35
     402:	2234      	movs	r2, #52	; 0x34
     404:	4b0e      	ldr	r3, [pc, #56]	; (440 <init_adxl_calibration+0x60>)
     406:	4798      	blx	r3
		
		if ((is_calibrated == 0b10101010) && !button_read_button(calibrate_button))
     408:	2caa      	cmp	r4, #170	; 0xaa
     40a:	d10d      	bne.n	428 <init_adxl_calibration+0x48>
     40c:	1c28      	adds	r0, r5, #0
     40e:	4b0d      	ldr	r3, [pc, #52]	; (444 <init_adxl_calibration+0x64>)
     410:	4798      	blx	r3
     412:	2800      	cmp	r0, #0
     414:	d108      	bne.n	428 <init_adxl_calibration+0x48>
		{
			accelerometer = saved_calibration;
     416:	480c      	ldr	r0, [pc, #48]	; (448 <init_adxl_calibration+0x68>)
     418:	4669      	mov	r1, sp
     41a:	2234      	movs	r2, #52	; 0x34
     41c:	4b08      	ldr	r3, [pc, #32]	; (440 <init_adxl_calibration+0x60>)
     41e:	4798      	blx	r3
			//printf("Sensor calibrated with saved values! Press button during start to recalibrate! X 0G: %.3f 1G: %.3f  Y 0G: %.3f 1G: %.3f  Z 0G: %.3f 1G: %.3f \n\r",
			//saved_calibration.x_zero_g_point, saved_calibration.x_volt_per_one_g,
			//saved_calibration.y_zero_g_point, saved_calibration.y_volt_per_one_g,
			//saved_calibration.z_zero_g_point, saved_calibration.z_volt_per_one_g);
			set_disp_led_color(LED_WHITE);
     420:	2005      	movs	r0, #5
     422:	4b0a      	ldr	r3, [pc, #40]	; (44c <init_adxl_calibration+0x6c>)
     424:	4798      	blx	r3
     426:	e003      	b.n	430 <init_adxl_calibration+0x50>
		}else{
			calibrate_accelerometer(&accelerometer, calibrate_button);
     428:	4807      	ldr	r0, [pc, #28]	; (448 <init_adxl_calibration+0x68>)
     42a:	1c29      	adds	r1, r5, #0
     42c:	4b08      	ldr	r3, [pc, #32]	; (450 <init_adxl_calibration+0x70>)
     42e:	4798      	blx	r3
		}
}
     430:	b01d      	add	sp, #116	; 0x74
     432:	bd30      	pop	{r4, r5, pc}
     434:	000003b5 	.word	0x000003b5
     438:	00001899 	.word	0x00001899
     43c:	0000385d 	.word	0x0000385d
     440:	000043d9 	.word	0x000043d9
     444:	000008f1 	.word	0x000008f1
     448:	20000648 	.word	0x20000648
     44c:	0000145d 	.word	0x0000145d
     450:	000002b1 	.word	0x000002b1

00000454 <adc_complete_callback>:
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
}

//ADC callback. This is essentially a freerunning adc, just chose how many channels you want
void adc_complete_callback(struct adc_module *const module)
{
     454:	b510      	push	{r4, lr}
	static uint8_t curr_channel = 0;
	static const enum adc_positive_input inputs[4] = {ADC_POSITIVE_INPUT_PIN0, ADC_POSITIVE_INPUT_PIN4, ADC_POSITIVE_INPUT_PIN5, ADC_POSITIVE_INPUT_PIN6 };
	
	
// 	//Handle new value
	(callbacks)[curr_channel](adc_val);
     456:	4c14      	ldr	r4, [pc, #80]	; (4a8 <adc_complete_callback+0x54>)
     458:	7822      	ldrb	r2, [r4, #0]
     45a:	4b14      	ldr	r3, [pc, #80]	; (4ac <adc_complete_callback+0x58>)
     45c:	681b      	ldr	r3, [r3, #0]
     45e:	0092      	lsls	r2, r2, #2
     460:	4913      	ldr	r1, [pc, #76]	; (4b0 <adc_complete_callback+0x5c>)
     462:	8808      	ldrh	r0, [r1, #0]
     464:	58d3      	ldr	r3, [r2, r3]
     466:	4798      	blx	r3

	//Restart reading
	curr_channel++;
     468:	7820      	ldrb	r0, [r4, #0]
     46a:	3001      	adds	r0, #1
	//wrap around num channels
	curr_channel %= num_channels;
     46c:	b2c0      	uxtb	r0, r0
     46e:	4b11      	ldr	r3, [pc, #68]	; (4b4 <adc_complete_callback+0x60>)
     470:	7819      	ldrb	r1, [r3, #0]
     472:	4b11      	ldr	r3, [pc, #68]	; (4b8 <adc_complete_callback+0x64>)
     474:	4798      	blx	r3
     476:	b2c9      	uxtb	r1, r1
     478:	7021      	strb	r1, [r4, #0]
	
	adc_set_positive_input(&adc_instance, inputs[curr_channel]);
     47a:	4b10      	ldr	r3, [pc, #64]	; (4bc <adc_complete_callback+0x68>)
     47c:	5c59      	ldrb	r1, [r3, r1]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     47e:	4b10      	ldr	r3, [pc, #64]	; (4c0 <adc_complete_callback+0x6c>)
     480:	681b      	ldr	r3, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     482:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     484:	b252      	sxtb	r2, r2
     486:	2a00      	cmp	r2, #0
     488:	dbfb      	blt.n	482 <adc_complete_callback+0x2e>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
     48a:	691a      	ldr	r2, [r3, #16]
     48c:	201f      	movs	r0, #31
     48e:	4382      	bics	r2, r0
     490:	430a      	orrs	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
     492:	611a      	str	r2, [r3, #16]
     494:	7e5a      	ldrb	r2, [r3, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
     496:	b252      	sxtb	r2, r2
     498:	2a00      	cmp	r2, #0
     49a:	dbfb      	blt.n	494 <adc_complete_callback+0x40>
	
	adc_read_buffer_job(&adc_instance , &adc_val, 1);
     49c:	4808      	ldr	r0, [pc, #32]	; (4c0 <adc_complete_callback+0x6c>)
     49e:	4904      	ldr	r1, [pc, #16]	; (4b0 <adc_complete_callback+0x5c>)
     4a0:	2201      	movs	r2, #1
     4a2:	4b08      	ldr	r3, [pc, #32]	; (4c4 <adc_complete_callback+0x70>)
     4a4:	4798      	blx	r3
}
     4a6:	bd10      	pop	{r4, pc}
     4a8:	200000cc 	.word	0x200000cc
     4ac:	20002434 	.word	0x20002434
     4b0:	200001f4 	.word	0x200001f4
     4b4:	20000000 	.word	0x20000000
     4b8:	000082b9 	.word	0x000082b9
     4bc:	0000b094 	.word	0x0000b094
     4c0:	200023e0 	.word	0x200023e0
     4c4:	00001e15 	.word	0x00001e15

000004c8 <adc_to_volt>:
static uint8_t num_channels = 3;
//Callbacks for new value for a channel
void (**callbacks)(uint16_t);

inline float	adc_to_volt(uint16_t val)
{
     4c8:	b510      	push	{r4, lr}
	//Convert to voltage
	float volt = (float)val/ADC_MAX * VCC;
     4ca:	4b09      	ldr	r3, [pc, #36]	; (4f0 <adc_to_volt+0x28>)
     4cc:	4798      	blx	r3
     4ce:	4909      	ldr	r1, [pc, #36]	; (4f4 <adc_to_volt+0x2c>)
     4d0:	4b09      	ldr	r3, [pc, #36]	; (4f8 <adc_to_volt+0x30>)
     4d2:	4798      	blx	r3
     4d4:	4b09      	ldr	r3, [pc, #36]	; (4fc <adc_to_volt+0x34>)
     4d6:	4798      	blx	r3
     4d8:	4b04      	ldr	r3, [pc, #16]	; (4ec <adc_to_volt+0x24>)
     4da:	4a03      	ldr	r2, [pc, #12]	; (4e8 <adc_to_volt+0x20>)
     4dc:	4c08      	ldr	r4, [pc, #32]	; (500 <adc_to_volt+0x38>)
     4de:	47a0      	blx	r4
     4e0:	4b08      	ldr	r3, [pc, #32]	; (504 <adc_to_volt+0x3c>)
     4e2:	4798      	blx	r3
	
	return  volt;
}
     4e4:	bd10      	pop	{r4, pc}
     4e6:	46c0      	nop			; (mov r8, r8)
     4e8:	66666666 	.word	0x66666666
     4ec:	400a6666 	.word	0x400a6666
     4f0:	00009211 	.word	0x00009211
     4f4:	477fff00 	.word	0x477fff00
     4f8:	00008811 	.word	0x00008811
     4fc:	0000ae9d 	.word	0x0000ae9d
     500:	0000a1c9 	.word	0x0000a1c9
     504:	0000af41 	.word	0x0000af41

00000508 <configure_adc>:
//Call this with number of wanted channels and callbacks for each value
void configure_adc(uint8_t no_channels, void (*register_callbacks[])(uint16_t))
{
     508:	b5f0      	push	{r4, r5, r6, r7, lr}
     50a:	b08f      	sub	sp, #60	; 0x3c
     50c:	1c05      	adds	r5, r0, #0
     50e:	1c0e      	adds	r6, r1, #0
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     510:	ac02      	add	r4, sp, #8
     512:	1c20      	adds	r0, r4, #0
     514:	4b32      	ldr	r3, [pc, #200]	; (5e0 <configure_adc+0xd8>)
     516:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
     518:	2300      	movs	r3, #0
     51a:	60a3      	str	r3, [r4, #8]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     51c:	22e0      	movs	r2, #224	; 0xe0
     51e:	00d2      	lsls	r2, r2, #3
     520:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     522:	2203      	movs	r2, #3
     524:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     526:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     528:	2310      	movs	r3, #16
     52a:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     52c:	4f2d      	ldr	r7, [pc, #180]	; (5e4 <configure_adc+0xdc>)
     52e:	1c38      	adds	r0, r7, #0
     530:	492d      	ldr	r1, [pc, #180]	; (5e8 <configure_adc+0xe0>)
     532:	1c22      	adds	r2, r4, #0
     534:	4b2d      	ldr	r3, [pc, #180]	; (5ec <configure_adc+0xe4>)
     536:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     538:	683b      	ldr	r3, [r7, #0]
     53a:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     53c:	b252      	sxtb	r2, r2
     53e:	2a00      	cmp	r2, #0
     540:	dbfb      	blt.n	53a <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     542:	2180      	movs	r1, #128	; 0x80
     544:	0409      	lsls	r1, r1, #16
     546:	4a2a      	ldr	r2, [pc, #168]	; (5f0 <configure_adc+0xe8>)
     548:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     54a:	7819      	ldrb	r1, [r3, #0]
     54c:	2202      	movs	r2, #2
     54e:	430a      	orrs	r2, r1
     550:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     552:	4b24      	ldr	r3, [pc, #144]	; (5e4 <configure_adc+0xdc>)
     554:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     556:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     558:	b25b      	sxtb	r3, r3
     55a:	2b00      	cmp	r3, #0
     55c:	dbfb      	blt.n	556 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     55e:	4c21      	ldr	r4, [pc, #132]	; (5e4 <configure_adc+0xdc>)
     560:	1c20      	adds	r0, r4, #0
     562:	4924      	ldr	r1, [pc, #144]	; (5f4 <configure_adc+0xec>)
     564:	2200      	movs	r2, #0
     566:	4b24      	ldr	r3, [pc, #144]	; (5f8 <configure_adc+0xf0>)
     568:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     56a:	7ee2      	ldrb	r2, [r4, #27]
     56c:	2301      	movs	r3, #1
     56e:	4313      	orrs	r3, r2
     570:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     572:	a901      	add	r1, sp, #4
     574:	2200      	movs	r2, #0
     576:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     578:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     57a:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     57c:	2201      	movs	r2, #1
     57e:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     580:	2003      	movs	r0, #3
     582:	4b1e      	ldr	r3, [pc, #120]	; (5fc <configure_adc+0xf4>)
     584:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     586:	2d03      	cmp	r5, #3
     588:	d013      	beq.n	5b2 <configure_adc+0xaa>
     58a:	d802      	bhi.n	592 <configure_adc+0x8a>
     58c:	2d02      	cmp	r5, #2
     58e:	d016      	beq.n	5be <configure_adc+0xb6>
     590:	e01b      	b.n	5ca <configure_adc+0xc2>
     592:	2d04      	cmp	r5, #4
     594:	d007      	beq.n	5a6 <configure_adc+0x9e>
     596:	2d05      	cmp	r5, #5
     598:	d117      	bne.n	5ca <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     59a:	a901      	add	r1, sp, #4
     59c:	2301      	movs	r3, #1
     59e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5a0:	2004      	movs	r0, #4
     5a2:	4b16      	ldr	r3, [pc, #88]	; (5fc <configure_adc+0xf4>)
     5a4:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     5a6:	a901      	add	r1, sp, #4
     5a8:	2301      	movs	r3, #1
     5aa:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     5ac:	2006      	movs	r0, #6
     5ae:	4b13      	ldr	r3, [pc, #76]	; (5fc <configure_adc+0xf4>)
     5b0:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     5b2:	a901      	add	r1, sp, #4
     5b4:	2301      	movs	r3, #1
     5b6:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     5b8:	2005      	movs	r0, #5
     5ba:	4b10      	ldr	r3, [pc, #64]	; (5fc <configure_adc+0xf4>)
     5bc:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     5be:	a901      	add	r1, sp, #4
     5c0:	2301      	movs	r3, #1
     5c2:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5c4:	2004      	movs	r0, #4
     5c6:	4b0d      	ldr	r3, [pc, #52]	; (5fc <configure_adc+0xf4>)
     5c8:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     5ca:	4b0d      	ldr	r3, [pc, #52]	; (600 <configure_adc+0xf8>)
     5cc:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     5ce:	4b0d      	ldr	r3, [pc, #52]	; (604 <configure_adc+0xfc>)
     5d0:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     5d2:	4804      	ldr	r0, [pc, #16]	; (5e4 <configure_adc+0xdc>)
     5d4:	490c      	ldr	r1, [pc, #48]	; (608 <configure_adc+0x100>)
     5d6:	2201      	movs	r2, #1
     5d8:	4b0c      	ldr	r3, [pc, #48]	; (60c <configure_adc+0x104>)
     5da:	4798      	blx	r3
}
     5dc:	b00f      	add	sp, #60	; 0x3c
     5de:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5e0:	000018c5 	.word	0x000018c5
     5e4:	200023e0 	.word	0x200023e0
     5e8:	42004000 	.word	0x42004000
     5ec:	0000190d 	.word	0x0000190d
     5f0:	e000e100 	.word	0xe000e100
     5f4:	00000455 	.word	0x00000455
     5f8:	00001e01 	.word	0x00001e01
     5fc:	000031b9 	.word	0x000031b9
     600:	20000000 	.word	0x20000000
     604:	20002434 	.word	0x20002434
     608:	200001f4 	.word	0x200001f4
     60c:	00001e15 	.word	0x00001e15

00000610 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     610:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     612:	88ca      	ldrh	r2, [r1, #6]
     614:	88c3      	ldrh	r3, [r0, #6]
     616:	1ad2      	subs	r2, r2, r3
     618:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     61a:	790c      	ldrb	r4, [r1, #4]
     61c:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     61e:	794b      	ldrb	r3, [r1, #5]
     620:	059b      	lsls	r3, r3, #22
     622:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     624:	788c      	ldrb	r4, [r1, #2]
     626:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     628:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     62a:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     62c:	7902      	ldrb	r2, [r0, #4]
     62e:	2a00      	cmp	r2, #0
     630:	d105      	bne.n	63e <_rtc_calendar_time_to_register_value+0x2e>
     632:	78ca      	ldrb	r2, [r1, #3]
     634:	2a00      	cmp	r2, #0
     636:	d002      	beq.n	63e <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     638:	2280      	movs	r2, #128	; 0x80
     63a:	0252      	lsls	r2, r2, #9
     63c:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     63e:	7848      	ldrb	r0, [r1, #1]
     640:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     642:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     644:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     646:	4318      	orrs	r0, r3

	return register_value;
}
     648:	bd10      	pop	{r4, pc}
     64a:	46c0      	nop			; (mov r8, r8)

0000064c <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     64c:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     64e:	0e8c      	lsrs	r4, r1, #26
     650:	88c3      	ldrh	r3, [r0, #6]
     652:	18e3      	adds	r3, r4, r3
     654:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     656:	018b      	lsls	r3, r1, #6
     658:	0f1b      	lsrs	r3, r3, #28
     65a:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     65c:	028b      	lsls	r3, r1, #10
     65e:	0edb      	lsrs	r3, r3, #27
     660:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     662:	7903      	ldrb	r3, [r0, #4]
     664:	2b00      	cmp	r3, #0
     666:	d003      	beq.n	670 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     668:	03cb      	lsls	r3, r1, #15
     66a:	0edb      	lsrs	r3, r3, #27
     66c:	7093      	strb	r3, [r2, #2]
     66e:	e005      	b.n	67c <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     670:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     672:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     674:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     676:	03cb      	lsls	r3, r1, #15
     678:	0fdb      	lsrs	r3, r3, #31
     67a:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     67c:	050b      	lsls	r3, r1, #20
     67e:	0e9b      	lsrs	r3, r3, #26
     680:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     682:	233f      	movs	r3, #63	; 0x3f
     684:	4019      	ands	r1, r3
     686:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     688:	bd10      	pop	{r4, pc}
     68a:	46c0      	nop			; (mov r8, r8)

0000068c <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     68c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     68e:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     690:	2408      	movs	r4, #8
     692:	2380      	movs	r3, #128	; 0x80
     694:	490b      	ldr	r1, [pc, #44]	; (6c4 <rtc_calendar_reset+0x38>)
     696:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     698:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     69a:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     69c:	b25b      	sxtb	r3, r3
     69e:	2b00      	cmp	r3, #0
     6a0:	dbfb      	blt.n	69a <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     6a2:	8813      	ldrh	r3, [r2, #0]
     6a4:	2102      	movs	r1, #2
     6a6:	438b      	bics	r3, r1
     6a8:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     6aa:	2300      	movs	r3, #0
     6ac:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     6ae:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6b0:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     6b2:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     6b4:	b25b      	sxtb	r3, r3
     6b6:	2b00      	cmp	r3, #0
     6b8:	dbfb      	blt.n	6b2 <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     6ba:	8811      	ldrh	r1, [r2, #0]
     6bc:	2301      	movs	r3, #1
     6be:	430b      	orrs	r3, r1
     6c0:	8013      	strh	r3, [r2, #0]
}
     6c2:	bd10      	pop	{r4, pc}
     6c4:	e000e100 	.word	0xe000e100

000006c8 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     6c8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6ca:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     6cc:	4b03      	ldr	r3, [pc, #12]	; (6dc <rtc_calendar_set_time+0x14>)
     6ce:	4798      	blx	r3
     6d0:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     6d2:	b25b      	sxtb	r3, r3
     6d4:	2b00      	cmp	r3, #0
     6d6:	dbfb      	blt.n	6d0 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     6d8:	6120      	str	r0, [r4, #16]
}
     6da:	bd10      	pop	{r4, pc}
     6dc:	00000611 	.word	0x00000611

000006e0 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     6e0:	b570      	push	{r4, r5, r6, lr}
     6e2:	1c0e      	adds	r6, r1, #0
     6e4:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6e6:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     6e8:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     6ea:	2a01      	cmp	r2, #1
     6ec:	d80d      	bhi.n	70a <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     6ee:	4b08      	ldr	r3, [pc, #32]	; (710 <rtc_calendar_set_alarm+0x30>)
     6f0:	4798      	blx	r3
     6f2:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     6f4:	b25b      	sxtb	r3, r3
     6f6:	2b00      	cmp	r3, #0
     6f8:	dbfb      	blt.n	6f2 <rtc_calendar_set_alarm+0x12>
     6fa:	00e4      	lsls	r4, r4, #3
     6fc:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     6fe:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     700:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     702:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     704:	2a06      	cmp	r2, #6
     706:	d800      	bhi.n	70a <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     708:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     70a:	1c18      	adds	r0, r3, #0
     70c:	bd70      	pop	{r4, r5, r6, pc}
     70e:	46c0      	nop			; (mov r8, r8)
     710:	00000611 	.word	0x00000611

00000714 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     714:	b530      	push	{r4, r5, lr}
     716:	b083      	sub	sp, #12
     718:	1c04      	adds	r4, r0, #0
     71a:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     71c:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     71e:	4b1c      	ldr	r3, [pc, #112]	; (790 <rtc_calendar_init+0x7c>)
     720:	6999      	ldr	r1, [r3, #24]
     722:	2220      	movs	r2, #32
     724:	430a      	orrs	r2, r1
     726:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     728:	a901      	add	r1, sp, #4
     72a:	2302      	movs	r3, #2
     72c:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     72e:	2004      	movs	r0, #4
     730:	4b18      	ldr	r3, [pc, #96]	; (794 <rtc_calendar_init+0x80>)
     732:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     734:	2004      	movs	r0, #4
     736:	4b18      	ldr	r3, [pc, #96]	; (798 <rtc_calendar_init+0x84>)
     738:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     73a:	1c20      	adds	r0, r4, #0
     73c:	4b17      	ldr	r3, [pc, #92]	; (79c <rtc_calendar_init+0x88>)
     73e:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     740:	792b      	ldrb	r3, [r5, #4]
     742:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     744:	78eb      	ldrb	r3, [r5, #3]
     746:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     748:	88eb      	ldrh	r3, [r5, #6]
     74a:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     74c:	4b14      	ldr	r3, [pc, #80]	; (7a0 <rtc_calendar_init+0x8c>)
     74e:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     750:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     752:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     754:	7929      	ldrb	r1, [r5, #4]
     756:	2900      	cmp	r1, #0
     758:	d002      	beq.n	760 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     75a:	2108      	movs	r1, #8
     75c:	430a      	orrs	r2, r1
     75e:	e001      	b.n	764 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     760:	2148      	movs	r1, #72	; 0x48
     762:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     764:	78a9      	ldrb	r1, [r5, #2]
     766:	2900      	cmp	r1, #0
     768:	d001      	beq.n	76e <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     76a:	2180      	movs	r1, #128	; 0x80
     76c:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     76e:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     770:	78ea      	ldrb	r2, [r5, #3]
     772:	2a00      	cmp	r2, #0
     774:	d004      	beq.n	780 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     776:	8859      	ldrh	r1, [r3, #2]
     778:	2280      	movs	r2, #128	; 0x80
     77a:	01d2      	lsls	r2, r2, #7
     77c:	430a      	orrs	r2, r1
     77e:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     780:	1c29      	adds	r1, r5, #0
     782:	3108      	adds	r1, #8
     784:	1c20      	adds	r0, r4, #0
     786:	2200      	movs	r2, #0
     788:	4b06      	ldr	r3, [pc, #24]	; (7a4 <rtc_calendar_init+0x90>)
     78a:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     78c:	b003      	add	sp, #12
     78e:	bd30      	pop	{r4, r5, pc}
     790:	40000400 	.word	0x40000400
     794:	000030dd 	.word	0x000030dd
     798:	00003051 	.word	0x00003051
     79c:	0000068d 	.word	0x0000068d
     7a0:	20002438 	.word	0x20002438
     7a4:	000006e1 	.word	0x000006e1

000007a8 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     7a8:	b538      	push	{r3, r4, r5, lr}
     7aa:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7ac:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     7ae:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     7b0:	2a01      	cmp	r2, #1
     7b2:	d808      	bhi.n	7c6 <rtc_calendar_get_alarm+0x1e>
     7b4:	00d2      	lsls	r2, r2, #3
     7b6:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     7b8:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     7ba:	1c22      	adds	r2, r4, #0
     7bc:	4b03      	ldr	r3, [pc, #12]	; (7cc <rtc_calendar_get_alarm+0x24>)
     7be:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     7c0:	7f2b      	ldrb	r3, [r5, #28]
     7c2:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     7c4:	2300      	movs	r3, #0
}
     7c6:	1c18      	adds	r0, r3, #0
     7c8:	bd38      	pop	{r3, r4, r5, pc}
     7ca:	46c0      	nop			; (mov r8, r8)
     7cc:	0000064d 	.word	0x0000064d

000007d0 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     7d0:	2a01      	cmp	r2, #1
     7d2:	d901      	bls.n	7d8 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     7d4:	2017      	movs	r0, #23
     7d6:	e00a      	b.n	7ee <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     7d8:	1c93      	adds	r3, r2, #2
     7da:	009b      	lsls	r3, r3, #2
     7dc:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     7de:	7c03      	ldrb	r3, [r0, #16]
     7e0:	2101      	movs	r1, #1
     7e2:	4091      	lsls	r1, r2
     7e4:	1c0a      	adds	r2, r1, #0
     7e6:	431a      	orrs	r2, r3
     7e8:	b2d2      	uxtb	r2, r2
     7ea:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     7ec:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     7ee:	4770      	bx	lr

000007f0 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     7f0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7f2:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     7f4:	2901      	cmp	r1, #1
     7f6:	d102      	bne.n	7fe <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     7f8:	2280      	movs	r2, #128	; 0x80
     7fa:	71da      	strb	r2, [r3, #7]
     7fc:	e004      	b.n	808 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     7fe:	2201      	movs	r2, #1
     800:	408a      	lsls	r2, r1
     802:	2401      	movs	r4, #1
     804:	4022      	ands	r2, r4
     806:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     808:	7c43      	ldrb	r3, [r0, #17]
     80a:	2201      	movs	r2, #1
     80c:	408a      	lsls	r2, r1
     80e:	1c11      	adds	r1, r2, #0
     810:	4319      	orrs	r1, r3
     812:	b2c9      	uxtb	r1, r1
     814:	7441      	strb	r1, [r0, #17]
}
     816:	bd10      	pop	{r4, pc}

00000818 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     818:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     81a:	4b0e      	ldr	r3, [pc, #56]	; (854 <RTC_Handler+0x3c>)
     81c:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     81e:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     820:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     822:	7c19      	ldrb	r1, [r3, #16]
     824:	1c08      	adds	r0, r1, #0
     826:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     828:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     82a:	79e1      	ldrb	r1, [r4, #7]
     82c:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     82e:	09d1      	lsrs	r1, r2, #7
     830:	d006      	beq.n	840 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     832:	0781      	lsls	r1, r0, #30
     834:	d501      	bpl.n	83a <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     836:	68db      	ldr	r3, [r3, #12]
     838:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     83a:	2380      	movs	r3, #128	; 0x80
     83c:	7223      	strb	r3, [r4, #8]
     83e:	e007      	b.n	850 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     840:	07d1      	lsls	r1, r2, #31
     842:	d505      	bpl.n	850 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     844:	07c2      	lsls	r2, r0, #31
     846:	d501      	bpl.n	84c <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     848:	689b      	ldr	r3, [r3, #8]
     84a:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     84c:	2301      	movs	r3, #1
     84e:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     850:	bd10      	pop	{r4, pc}
     852:	46c0      	nop			; (mov r8, r8)
     854:	20002438 	.word	0x20002438

00000858 <sim808_fail_to_connect_platform>:
 *  Author: jiut0001
 */ 

#include "bike.h"

void sim808_fail_to_connect_platform() {
     858:	b082      	sub	sp, #8
	//TODO: Write message to display
	volatile uint8_t result = 0;
     85a:	2200      	movs	r2, #0
     85c:	466b      	mov	r3, sp
     85e:	71da      	strb	r2, [r3, #7]
}
     860:	b002      	add	sp, #8
     862:	4770      	bx	lr

00000864 <main_platform>:

void main_platform() {
     864:	b510      	push	{r4, lr}
	sim808_send_command(CMD_GET_GPS_DATA);
     866:	4b08      	ldr	r3, [pc, #32]	; (888 <main_platform+0x24>)
     868:	6818      	ldr	r0, [r3, #0]
     86a:	6859      	ldr	r1, [r3, #4]
     86c:	689a      	ldr	r2, [r3, #8]
     86e:	68db      	ldr	r3, [r3, #12]
     870:	4c06      	ldr	r4, [pc, #24]	; (88c <main_platform+0x28>)
     872:	47a0      	blx	r4
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
     874:	20fa      	movs	r0, #250	; 0xfa
     876:	0040      	lsls	r0, r0, #1
     878:	4b05      	ldr	r3, [pc, #20]	; (890 <main_platform+0x2c>)
     87a:	4798      	blx	r3
	delay_ms(2000);
     87c:	20fa      	movs	r0, #250	; 0xfa
     87e:	00c0      	lsls	r0, r0, #3
     880:	4b04      	ldr	r3, [pc, #16]	; (894 <main_platform+0x30>)
     882:	4798      	blx	r3
}
     884:	bd10      	pop	{r4, pc}
     886:	46c0      	nop			; (mov r8, r8)
     888:	20000224 	.word	0x20000224
     88c:	00000dd5 	.word	0x00000dd5
     890:	00000eb5 	.word	0x00000eb5
     894:	00001899 	.word	0x00001899

00000898 <init_platform>:

void init_platform() {
     898:	b508      	push	{r3, lr}
	button_init(&select_btn, PIN_PA14);
     89a:	4802      	ldr	r0, [pc, #8]	; (8a4 <init_platform+0xc>)
     89c:	210e      	movs	r1, #14
     89e:	4b02      	ldr	r3, [pc, #8]	; (8a8 <init_platform+0x10>)
     8a0:	4798      	blx	r3
	
}
     8a2:	bd08      	pop	{r3, pc}
     8a4:	200001f8 	.word	0x200001f8
     8a8:	000008c5 	.word	0x000008c5

000008ac <background_service_platform>:

void background_service_platform() {
     8ac:	b508      	push	{r3, lr}
	button_handler(&select_btn);
     8ae:	4802      	ldr	r0, [pc, #8]	; (8b8 <background_service_platform+0xc>)
     8b0:	4b02      	ldr	r3, [pc, #8]	; (8bc <background_service_platform+0x10>)
     8b2:	4798      	blx	r3
}
     8b4:	bd08      	pop	{r3, pc}
     8b6:	46c0      	nop			; (mov r8, r8)
     8b8:	200001f8 	.word	0x200001f8
     8bc:	00000921 	.word	0x00000921

000008c0 <dummy>:

void dummy() {
	
}
     8c0:	4770      	bx	lr
     8c2:	46c0      	nop			; (mov r8, r8)

000008c4 <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
     8c4:	b530      	push	{r4, r5, lr}
     8c6:	b083      	sub	sp, #12
     8c8:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     8ca:	ab01      	add	r3, sp, #4
     8cc:	2280      	movs	r2, #128	; 0x80
     8ce:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     8d0:	2400      	movs	r4, #0
     8d2:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     8d4:	2201      	movs	r2, #1
     8d6:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     8d8:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
     8da:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
     8dc:	1c08      	adds	r0, r1, #0
     8de:	1c19      	adds	r1, r3, #0
     8e0:	4b02      	ldr	r3, [pc, #8]	; (8ec <button_init+0x28>)
     8e2:	4798      	blx	r3

	make_me_normal->active_high = false;
     8e4:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
     8e6:	80ac      	strh	r4, [r5, #4]
	

}
     8e8:	b003      	add	sp, #12
     8ea:	bd30      	pop	{r4, r5, pc}
     8ec:	000031b9 	.word	0x000031b9

000008f0 <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
     8f0:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
     8f2:	7800      	ldrb	r0, [r0, #0]
     8f4:	b2c0      	uxtb	r0, r0
     8f6:	2800      	cmp	r0, #0
     8f8:	d006      	beq.n	908 <button_read_button+0x18>
     8fa:	785a      	ldrb	r2, [r3, #1]
     8fc:	2a00      	cmp	r2, #0
     8fe:	d102      	bne.n	906 <button_read_button+0x16>
	{
		read_me->read = true;
     900:	2201      	movs	r2, #1
     902:	705a      	strb	r2, [r3, #1]
		return true;
     904:	e000      	b.n	908 <button_read_button+0x18>
	}
	return false;
     906:	2000      	movs	r0, #0
}
     908:	4770      	bx	lr
     90a:	46c0      	nop			; (mov r8, r8)

0000090c <wait_for_button_press>:

//Wait for button on display to be pressed
void wait_for_button_press(const button_lib_t * read_me)
{
     90c:	b538      	push	{r3, r4, r5, lr}
     90e:	1c05      	adds	r5, r0, #0
	while (!button_read_button(read_me));
     910:	4c02      	ldr	r4, [pc, #8]	; (91c <wait_for_button_press+0x10>)
     912:	1c28      	adds	r0, r5, #0
     914:	47a0      	blx	r4
     916:	2800      	cmp	r0, #0
     918:	d0fb      	beq.n	912 <wait_for_button_press+0x6>
}
     91a:	bd38      	pop	{r3, r4, r5, pc}
     91c:	000008f1 	.word	0x000008f1

00000920 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
     920:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     922:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     924:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     926:	2900      	cmp	r1, #0
     928:	d103      	bne.n	932 <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
     92a:	095a      	lsrs	r2, r3, #5
     92c:	01d2      	lsls	r2, r2, #7
     92e:	4912      	ldr	r1, [pc, #72]	; (978 <button_handler+0x58>)
     930:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     932:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     934:	211f      	movs	r1, #31
     936:	400b      	ands	r3, r1
     938:	2101      	movs	r1, #1
     93a:	4099      	lsls	r1, r3
     93c:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     93e:	4013      	ands	r3, r2
     940:	1e5a      	subs	r2, r3, #1
     942:	4193      	sbcs	r3, r2
     944:	7a82      	ldrb	r2, [r0, #10]
     946:	429a      	cmp	r2, r3
     948:	d10d      	bne.n	966 <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
     94a:	8883      	ldrh	r3, [r0, #4]
     94c:	3301      	adds	r3, #1
     94e:	b29b      	uxth	r3, r3
     950:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 100 && !btn_to_read->pressed)
     952:	2b63      	cmp	r3, #99	; 0x63
     954:	d90e      	bls.n	974 <button_handler+0x54>
     956:	7803      	ldrb	r3, [r0, #0]
     958:	2b00      	cmp	r3, #0
     95a:	d10b      	bne.n	974 <button_handler+0x54>
		{
			btn_to_read->pressed = true;
     95c:	2301      	movs	r3, #1
     95e:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
     960:	2300      	movs	r3, #0
     962:	7043      	strb	r3, [r0, #1]
     964:	e006      	b.n	974 <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
     966:	7843      	ldrb	r3, [r0, #1]
     968:	2b00      	cmp	r3, #0
     96a:	d001      	beq.n	970 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
     96c:	2300      	movs	r3, #0
     96e:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
     970:	2300      	movs	r3, #0
     972:	8083      	strh	r3, [r0, #4]
	}
     974:	4770      	bx	lr
     976:	46c0      	nop			; (mov r8, r8)
     978:	41004400 	.word	0x41004400

0000097c <gprs_buf_push>:
	buf->len = 200;
	buf->tail = 0;
	buf->head = 0;
}

void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
     97c:	b084      	sub	sp, #16
     97e:	b5f0      	push	{r4, r5, r6, r7, lr}
     980:	9005      	str	r0, [sp, #20]
     982:	9106      	str	r1, [sp, #24]
     984:	9207      	str	r2, [sp, #28]
     986:	9308      	str	r3, [sp, #32]
     988:	990b      	ldr	r1, [sp, #44]	; 0x2c
	buf->data.entries[buf->head] = entry;
     98a:	4d0d      	ldr	r5, [pc, #52]	; (9c0 <gprs_buf_push+0x44>)
     98c:	5b4c      	ldrh	r4, [r1, r5]
     98e:	0060      	lsls	r0, r4, #1
     990:	1900      	adds	r0, r0, r4
     992:	00c0      	lsls	r0, r0, #3
     994:	1808      	adds	r0, r1, r0
     996:	3010      	adds	r0, #16
     998:	1c03      	adds	r3, r0, #0
     99a:	aa05      	add	r2, sp, #20
     99c:	cac1      	ldmia	r2!, {r0, r6, r7}
     99e:	c3c1      	stmia	r3!, {r0, r6, r7}
     9a0:	cac1      	ldmia	r2!, {r0, r6, r7}
     9a2:	c3c1      	stmia	r3!, {r0, r6, r7}
	buf->head++;
     9a4:	3401      	adds	r4, #1
     9a6:	b2a4      	uxth	r4, r4
     9a8:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
     9aa:	4b06      	ldr	r3, [pc, #24]	; (9c4 <gprs_buf_push+0x48>)
     9ac:	5acb      	ldrh	r3, [r1, r3]
     9ae:	42a3      	cmp	r3, r4
     9b0:	d101      	bne.n	9b6 <gprs_buf_push+0x3a>
     9b2:	2200      	movs	r2, #0
     9b4:	534a      	strh	r2, [r1, r5]

}
     9b6:	bcf0      	pop	{r4, r5, r6, r7}
     9b8:	bc08      	pop	{r3}
     9ba:	b004      	add	sp, #16
     9bc:	4718      	bx	r3
     9be:	46c0      	nop			; (mov r8, r8)
     9c0:	000017fa 	.word	0x000017fa
     9c4:	000017f8 	.word	0x000017f8

000009c8 <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
     9c8:	b530      	push	{r4, r5, lr}
     9ca:	b08b      	sub	sp, #44	; 0x2c
	log_entry entry;
	entry.time = gps_data.utc_time;
     9cc:	ab04      	add	r3, sp, #16
     9ce:	4a0c      	ldr	r2, [pc, #48]	; (a00 <gps_utils_raw_data_to_send_buffer+0x38>)
     9d0:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
     9d2:	6911      	ldr	r1, [r2, #16]
     9d4:	9105      	str	r1, [sp, #20]
	entry.lng = gps_data.lng;
     9d6:	6954      	ldr	r4, [r2, #20]
     9d8:	9406      	str	r4, [sp, #24]
	entry.speed = gps_data.ground_speed;
     9da:	69d2      	ldr	r2, [r2, #28]
     9dc:	9207      	str	r2, [sp, #28]
	entry.inclination = 14;
     9de:	220e      	movs	r2, #14
     9e0:	741a      	strb	r2, [r3, #16]
	entry.g_force = 2.21;
     9e2:	4a08      	ldr	r2, [pc, #32]	; (a04 <gps_utils_raw_data_to_send_buffer+0x3c>)
     9e4:	9209      	str	r2, [sp, #36]	; 0x24
	
	gprs_buf_push(entry, &gprs_log_buf);
     9e6:	4a08      	ldr	r2, [pc, #32]	; (a08 <gps_utils_raw_data_to_send_buffer+0x40>)
     9e8:	9202      	str	r2, [sp, #8]
     9ea:	aa08      	add	r2, sp, #32
     9ec:	4669      	mov	r1, sp
     9ee:	ca30      	ldmia	r2!, {r4, r5}
     9f0:	c130      	stmia	r1!, {r4, r5}
     9f2:	9905      	ldr	r1, [sp, #20]
     9f4:	9a06      	ldr	r2, [sp, #24]
     9f6:	9b07      	ldr	r3, [sp, #28]
     9f8:	4c04      	ldr	r4, [pc, #16]	; (a0c <gps_utils_raw_data_to_send_buffer+0x44>)
     9fa:	47a0      	blx	r4
}
     9fc:	b00b      	add	sp, #44	; 0x2c
     9fe:	bd30      	pop	{r4, r5, pc}
     a00:	20000ae8 	.word	0x20000ae8
     a04:	400d70a4 	.word	0x400d70a4
     a08:	20000b98 	.word	0x20000b98
     a0c:	0000097d 	.word	0x0000097d

00000a10 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
     a10:	b5f0      	push	{r4, r5, r6, r7, lr}
     a12:	b083      	sub	sp, #12
     a14:	af00      	add	r7, sp, #0
     a16:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
     a18:	212e      	movs	r1, #46	; 0x2e
     a1a:	4b17      	ldr	r3, [pc, #92]	; (a78 <gps_utils_coord_to_dec+0x68>)
     a1c:	4798      	blx	r3
	
	char degrees[dotPointer - val];
     a1e:	1b06      	subs	r6, r0, r4
     a20:	1df3      	adds	r3, r6, #7
     a22:	08db      	lsrs	r3, r3, #3
     a24:	00db      	lsls	r3, r3, #3
     a26:	466a      	mov	r2, sp
     a28:	1ad2      	subs	r2, r2, r3
     a2a:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
     a2c:	1e81      	subs	r1, r0, #2
     a2e:	1c38      	adds	r0, r7, #0
     a30:	2207      	movs	r2, #7
     a32:	4d12      	ldr	r5, [pc, #72]	; (a7c <gps_utils_coord_to_dec+0x6c>)
     a34:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
     a36:	1eb2      	subs	r2, r6, #2
     a38:	4668      	mov	r0, sp
     a3a:	1c21      	adds	r1, r4, #0
     a3c:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
     a3e:	4668      	mov	r0, sp
     a40:	4e0f      	ldr	r6, [pc, #60]	; (a80 <gps_utils_coord_to_dec+0x70>)
     a42:	47b0      	blx	r6
     a44:	1c04      	adds	r4, r0, #0
     a46:	1c0d      	adds	r5, r1, #0
     a48:	1c38      	adds	r0, r7, #0
     a4a:	47b0      	blx	r6
     a4c:	4b09      	ldr	r3, [pc, #36]	; (a74 <gps_utils_coord_to_dec+0x64>)
     a4e:	4a08      	ldr	r2, [pc, #32]	; (a70 <gps_utils_coord_to_dec+0x60>)
     a50:	4e0c      	ldr	r6, [pc, #48]	; (a84 <gps_utils_coord_to_dec+0x74>)
     a52:	47b0      	blx	r6
     a54:	1c02      	adds	r2, r0, #0
     a56:	1c0b      	adds	r3, r1, #0
     a58:	1c20      	adds	r0, r4, #0
     a5a:	1c29      	adds	r1, r5, #0
     a5c:	4c0a      	ldr	r4, [pc, #40]	; (a88 <gps_utils_coord_to_dec+0x78>)
     a5e:	47a0      	blx	r4
     a60:	4b0a      	ldr	r3, [pc, #40]	; (a8c <gps_utils_coord_to_dec+0x7c>)
     a62:	4798      	blx	r3
	
	return o;
     a64:	46bd      	mov	sp, r7
     a66:	b003      	add	sp, #12
     a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a6a:	46c0      	nop			; (mov r8, r8)
     a6c:	46c0      	nop			; (mov r8, r8)
     a6e:	46c0      	nop			; (mov r8, r8)
     a70:	00000000 	.word	0x00000000
     a74:	404e0000 	.word	0x404e0000
     a78:	00004551 	.word	0x00004551
     a7c:	0000458b 	.word	0x0000458b
     a80:	00004369 	.word	0x00004369
     a84:	000098f5 	.word	0x000098f5
     a88:	000092b1 	.word	0x000092b1
     a8c:	0000af41 	.word	0x0000af41

00000a90 <SIM808_response_gprs_get>:

void SIM808_response_gprs_set_post_data(volatile uint8_t success, volatile char *cmd) {
	last_command.expected_response = "OK";
}

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
     a90:	b082      	sub	sp, #8
     a92:	466b      	mov	r3, sp
     a94:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
     a96:	4a02      	ldr	r2, [pc, #8]	; (aa0 <SIM808_response_gprs_get+0x10>)
     a98:	4b02      	ldr	r3, [pc, #8]	; (aa4 <SIM808_response_gprs_get+0x14>)
     a9a:	605a      	str	r2, [r3, #4]
}
     a9c:	b002      	add	sp, #8
     a9e:	4770      	bx	lr
     aa0:	0000b0cc 	.word	0x0000b0cc
     aa4:	2000069c 	.word	0x2000069c

00000aa8 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     aa8:	b570      	push	{r4, r5, r6, lr}
     aaa:	b086      	sub	sp, #24
     aac:	1c0c      	adds	r4, r1, #0
     aae:	466b      	mov	r3, sp
     ab0:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
     ab2:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     ab4:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
     ab6:	b2c9      	uxtb	r1, r1
     ab8:	466a      	mov	r2, sp
     aba:	75d1      	strb	r1, [r2, #23]
	testVar = success;
     abc:	781b      	ldrb	r3, [r3, #0]
     abe:	b2db      	uxtb	r3, r3
     ac0:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
     ac2:	1c20      	adds	r0, r4, #0
     ac4:	212c      	movs	r1, #44	; 0x2c
     ac6:	4b3e      	ldr	r3, [pc, #248]	; (bc0 <SIM808_response_gps_data+0x118>)
     ac8:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     aca:	2800      	cmp	r0, #0
     acc:	d06e      	beq.n	bac <SIM808_response_gps_data+0x104>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
     ace:	2500      	movs	r5, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     ad0:	4e3c      	ldr	r6, [pc, #240]	; (bc4 <SIM808_response_gps_data+0x11c>)
     ad2:	e066      	b.n	ba2 <SIM808_response_gps_data+0xfa>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
     ad4:	7819      	ldrb	r1, [r3, #0]
     ad6:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
     ad8:	3301      	adds	r3, #1
     ada:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
     adc:	4283      	cmp	r3, r0
     ade:	d1f9      	bne.n	ad4 <SIM808_response_gps_data+0x2c>
     ae0:	1b01      	subs	r1, r0, r4
     ae2:	1c04      	adds	r4, r0, #0
     ae4:	e000      	b.n	ae8 <SIM808_response_gps_data+0x40>
     ae6:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
     ae8:	2200      	movs	r2, #0
     aea:	ab02      	add	r3, sp, #8
     aec:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     aee:	2d0b      	cmp	r5, #11
     af0:	d84e      	bhi.n	b90 <SIM808_response_gps_data+0xe8>
     af2:	00ab      	lsls	r3, r5, #2
     af4:	58f3      	ldr	r3, [r6, r3]
     af6:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
     af8:	a802      	add	r0, sp, #8
     afa:	4b33      	ldr	r3, [pc, #204]	; (bc8 <SIM808_response_gps_data+0x120>)
     afc:	4798      	blx	r3
     afe:	4b33      	ldr	r3, [pc, #204]	; (bcc <SIM808_response_gps_data+0x124>)
     b00:	6098      	str	r0, [r3, #8]
			break;
     b02:	e045      	b.n	b90 <SIM808_response_gps_data+0xe8>
			case 2:
			gps_data.status = field[0];
     b04:	ab02      	add	r3, sp, #8
     b06:	781a      	ldrb	r2, [r3, #0]
     b08:	4b30      	ldr	r3, [pc, #192]	; (bcc <SIM808_response_gps_data+0x124>)
     b0a:	731a      	strb	r2, [r3, #12]
			break;
     b0c:	e040      	b.n	b90 <SIM808_response_gps_data+0xe8>
			case 3:
			if(gps_data.status != 'V') {
     b0e:	4b2f      	ldr	r3, [pc, #188]	; (bcc <SIM808_response_gps_data+0x124>)
     b10:	7b1b      	ldrb	r3, [r3, #12]
     b12:	2b56      	cmp	r3, #86	; 0x56
     b14:	d005      	beq.n	b22 <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
     b16:	a802      	add	r0, sp, #8
     b18:	4b2d      	ldr	r3, [pc, #180]	; (bd0 <SIM808_response_gps_data+0x128>)
     b1a:	4798      	blx	r3
     b1c:	4b2b      	ldr	r3, [pc, #172]	; (bcc <SIM808_response_gps_data+0x124>)
     b1e:	6118      	str	r0, [r3, #16]
     b20:	e036      	b.n	b90 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lat = 0;
     b22:	2200      	movs	r2, #0
     b24:	4b29      	ldr	r3, [pc, #164]	; (bcc <SIM808_response_gps_data+0x124>)
     b26:	611a      	str	r2, [r3, #16]
     b28:	e032      	b.n	b90 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
     b2a:	ab02      	add	r3, sp, #8
     b2c:	781a      	ldrb	r2, [r3, #0]
     b2e:	4b27      	ldr	r3, [pc, #156]	; (bcc <SIM808_response_gps_data+0x124>)
     b30:	761a      	strb	r2, [r3, #24]
			break;
     b32:	e02d      	b.n	b90 <SIM808_response_gps_data+0xe8>
			case 5:
			if(gps_data.status != 'V') {
     b34:	4b25      	ldr	r3, [pc, #148]	; (bcc <SIM808_response_gps_data+0x124>)
     b36:	7b1b      	ldrb	r3, [r3, #12]
     b38:	2b56      	cmp	r3, #86	; 0x56
     b3a:	d005      	beq.n	b48 <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
     b3c:	a802      	add	r0, sp, #8
     b3e:	4b24      	ldr	r3, [pc, #144]	; (bd0 <SIM808_response_gps_data+0x128>)
     b40:	4798      	blx	r3
     b42:	4b22      	ldr	r3, [pc, #136]	; (bcc <SIM808_response_gps_data+0x124>)
     b44:	6158      	str	r0, [r3, #20]
     b46:	e023      	b.n	b90 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lng = 0;
     b48:	2200      	movs	r2, #0
     b4a:	4b20      	ldr	r3, [pc, #128]	; (bcc <SIM808_response_gps_data+0x124>)
     b4c:	615a      	str	r2, [r3, #20]
     b4e:	e01f      	b.n	b90 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
     b50:	ab02      	add	r3, sp, #8
     b52:	781a      	ldrb	r2, [r3, #0]
     b54:	4b1d      	ldr	r3, [pc, #116]	; (bcc <SIM808_response_gps_data+0x124>)
     b56:	765a      	strb	r2, [r3, #25]
			break;
     b58:	e01a      	b.n	b90 <SIM808_response_gps_data+0xe8>
			case 7:
			gps_data.ground_speed = atof(field);
     b5a:	a802      	add	r0, sp, #8
     b5c:	4b1d      	ldr	r3, [pc, #116]	; (bd4 <SIM808_response_gps_data+0x12c>)
     b5e:	4798      	blx	r3
     b60:	4b1d      	ldr	r3, [pc, #116]	; (bd8 <SIM808_response_gps_data+0x130>)
     b62:	4798      	blx	r3
     b64:	4b19      	ldr	r3, [pc, #100]	; (bcc <SIM808_response_gps_data+0x124>)
     b66:	61d8      	str	r0, [r3, #28]
			break;
     b68:	e012      	b.n	b90 <SIM808_response_gps_data+0xe8>
			case 8:
			gps_data.ground_course = atof(field);
     b6a:	a802      	add	r0, sp, #8
     b6c:	4b19      	ldr	r3, [pc, #100]	; (bd4 <SIM808_response_gps_data+0x12c>)
     b6e:	4798      	blx	r3
     b70:	4b19      	ldr	r3, [pc, #100]	; (bd8 <SIM808_response_gps_data+0x130>)
     b72:	4798      	blx	r3
     b74:	4b15      	ldr	r3, [pc, #84]	; (bcc <SIM808_response_gps_data+0x124>)
     b76:	6218      	str	r0, [r3, #32]
			break;
     b78:	e00a      	b.n	b90 <SIM808_response_gps_data+0xe8>
			case 9:
			gps_data.date = atoi(field);
     b7a:	a802      	add	r0, sp, #8
     b7c:	4912      	ldr	r1, [pc, #72]	; (bc8 <SIM808_response_gps_data+0x120>)
     b7e:	4788      	blx	r1
     b80:	4b12      	ldr	r3, [pc, #72]	; (bcc <SIM808_response_gps_data+0x124>)
     b82:	6258      	str	r0, [r3, #36]	; 0x24
			break;
     b84:	e004      	b.n	b90 <SIM808_response_gps_data+0xe8>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
     b86:	ab02      	add	r3, sp, #8
     b88:	781a      	ldrb	r2, [r3, #0]
     b8a:	2328      	movs	r3, #40	; 0x28
     b8c:	490f      	ldr	r1, [pc, #60]	; (bcc <SIM808_response_gps_data+0x124>)
     b8e:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
     b90:	3401      	adds	r4, #1
		j++;
     b92:	3501      	adds	r5, #1
     b94:	b2ed      	uxtb	r5, r5
		comma = strchr (position, ',');
     b96:	1c20      	adds	r0, r4, #0
     b98:	212c      	movs	r1, #44	; 0x2c
     b9a:	4b09      	ldr	r3, [pc, #36]	; (bc0 <SIM808_response_gps_data+0x118>)
     b9c:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     b9e:	2800      	cmp	r0, #0
     ba0:	d004      	beq.n	bac <SIM808_response_gps_data+0x104>
		int i = 0;

		while (position < comma) {
     ba2:	4284      	cmp	r4, r0
     ba4:	d29f      	bcs.n	ae6 <SIM808_response_gps_data+0x3e>
     ba6:	aa02      	add	r2, sp, #8
     ba8:	1c23      	adds	r3, r4, #0
     baa:	e793      	b.n	ad4 <SIM808_response_gps_data+0x2c>
		position++;
		j++;
		comma = strchr (position, ',');
	}
	
	if(gps_data.status == 'A') {
     bac:	4b07      	ldr	r3, [pc, #28]	; (bcc <SIM808_response_gps_data+0x124>)
     bae:	7b1b      	ldrb	r3, [r3, #12]
     bb0:	2b41      	cmp	r3, #65	; 0x41
     bb2:	d102      	bne.n	bba <SIM808_response_gps_data+0x112>
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
     bb4:	4809      	ldr	r0, [pc, #36]	; (bdc <SIM808_response_gps_data+0x134>)
     bb6:	4b0a      	ldr	r3, [pc, #40]	; (be0 <SIM808_response_gps_data+0x138>)
     bb8:	4798      	blx	r3
	}
}
     bba:	b006      	add	sp, #24
     bbc:	bd70      	pop	{r4, r5, r6, pc}
     bbe:	46c0      	nop			; (mov r8, r8)
     bc0:	00004551 	.word	0x00004551
     bc4:	0000b098 	.word	0x0000b098
     bc8:	00004373 	.word	0x00004373
     bcc:	20000ae8 	.word	0x20000ae8
     bd0:	00000a11 	.word	0x00000a11
     bd4:	00004369 	.word	0x00004369
     bd8:	0000af41 	.word	0x0000af41
     bdc:	20000b98 	.word	0x20000b98
     be0:	000009c9 	.word	0x000009c9

00000be4 <rtc_match_callback>:
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
	rtc_calendar_enable(&rtc_instance);
}
//Callback function:
 void rtc_match_callback(void)
{
     be4:	b538      	push	{r3, r4, r5, lr}
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     be6:	4d0d      	ldr	r5, [pc, #52]	; (c1c <rtc_match_callback+0x38>)
     be8:	4c0d      	ldr	r4, [pc, #52]	; (c20 <rtc_match_callback+0x3c>)
     bea:	1c28      	adds	r0, r5, #0
     bec:	1c21      	adds	r1, r4, #0
     bee:	2200      	movs	r2, #0
     bf0:	4b0c      	ldr	r3, [pc, #48]	; (c24 <rtc_match_callback+0x40>)
     bf2:	4798      	blx	r3
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
     bf4:	2307      	movs	r3, #7
     bf6:	7223      	strb	r3, [r4, #8]
	alarm.time.second += alarm_interval_sec;
     bf8:	7820      	ldrb	r0, [r4, #0]
     bfa:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
     bfc:	b2c0      	uxtb	r0, r0
     bfe:	213c      	movs	r1, #60	; 0x3c
     c00:	4b09      	ldr	r3, [pc, #36]	; (c28 <rtc_match_callback+0x44>)
     c02:	4798      	blx	r3
     c04:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     c06:	1c28      	adds	r0, r5, #0
     c08:	1c21      	adds	r1, r4, #0
     c0a:	2200      	movs	r2, #0
     c0c:	4b07      	ldr	r3, [pc, #28]	; (c2c <rtc_match_callback+0x48>)
     c0e:	4798      	blx	r3
	
	if (*external_callback_func)
     c10:	4b07      	ldr	r3, [pc, #28]	; (c30 <rtc_match_callback+0x4c>)
     c12:	681b      	ldr	r3, [r3, #0]
     c14:	2b00      	cmp	r3, #0
     c16:	d000      	beq.n	c1a <rtc_match_callback+0x36>
	{
		external_callback_func();
     c18:	4798      	blx	r3
	
	//get and print time
// 	struct rtc_calendar_time test;
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
     c1a:	bd38      	pop	{r3, r4, r5, pc}
     c1c:	2000243c 	.word	0x2000243c
     c20:	200000d0 	.word	0x200000d0
     c24:	000007a9 	.word	0x000007a9
     c28:	000082b9 	.word	0x000082b9
     c2c:	000006e1 	.word	0x000006e1
     c30:	20002450 	.word	0x20002450

00000c34 <configure_rtc_calendar>:

//container for callback to application
void(*external_callback_func)(void);

 void configure_rtc_calendar(void)
{
     c34:	b510      	push	{r4, lr}
     c36:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
     c38:	aa01      	add	r2, sp, #4
     c3a:	23a0      	movs	r3, #160	; 0xa0
     c3c:	011b      	lsls	r3, r3, #4
     c3e:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
     c40:	2300      	movs	r3, #0
     c42:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
     c44:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
     c46:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
     c48:	21fa      	movs	r1, #250	; 0xfa
     c4a:	00c9      	lsls	r1, r1, #3
     c4c:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
     c4e:	a803      	add	r0, sp, #12
     c50:	7003      	strb	r3, [r0, #0]
     c52:	4668      	mov	r0, sp
     c54:	7343      	strb	r3, [r0, #13]
     c56:	4668      	mov	r0, sp
     c58:	7383      	strb	r3, [r0, #14]
     c5a:	4668      	mov	r0, sp
     c5c:	73c3      	strb	r3, [r0, #15]
     c5e:	2301      	movs	r3, #1
     c60:	a804      	add	r0, sp, #16
     c62:	7003      	strb	r3, [r0, #0]
     c64:	4668      	mov	r0, sp
     c66:	7443      	strb	r3, [r0, #17]
     c68:	466b      	mov	r3, sp
     c6a:	8259      	strh	r1, [r3, #18]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
     c6c:	2306      	movs	r3, #6
     c6e:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
     c70:	4c09      	ldr	r4, [pc, #36]	; (c98 <configure_rtc_calendar+0x64>)
     c72:	1c20      	adds	r0, r4, #0
     c74:	4909      	ldr	r1, [pc, #36]	; (c9c <configure_rtc_calendar+0x68>)
     c76:	4b0a      	ldr	r3, [pc, #40]	; (ca0 <configure_rtc_calendar+0x6c>)
     c78:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     c7a:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     c7c:	2208      	movs	r2, #8
     c7e:	4b09      	ldr	r3, [pc, #36]	; (ca4 <configure_rtc_calendar+0x70>)
     c80:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     c82:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     c84:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     c86:	b25b      	sxtb	r3, r3
     c88:	2b00      	cmp	r3, #0
     c8a:	dbfb      	blt.n	c84 <configure_rtc_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
     c8c:	880a      	ldrh	r2, [r1, #0]
     c8e:	2302      	movs	r3, #2
     c90:	4313      	orrs	r3, r2
     c92:	800b      	strh	r3, [r1, #0]
	rtc_calendar_enable(&rtc_instance);
}
     c94:	b006      	add	sp, #24
     c96:	bd10      	pop	{r4, pc}
     c98:	2000243c 	.word	0x2000243c
     c9c:	40001400 	.word	0x40001400
     ca0:	00000715 	.word	0x00000715
     ca4:	e000e100 	.word	0xe000e100

00000ca8 <configure_rtc_callbacks>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}

 void configure_rtc_callbacks( void(*callback_func)(void))
{
     ca8:	b510      	push	{r4, lr}
	external_callback_func = callback_func;
     caa:	4b06      	ldr	r3, [pc, #24]	; (cc4 <configure_rtc_callbacks+0x1c>)
     cac:	6018      	str	r0, [r3, #0]
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
     cae:	4c06      	ldr	r4, [pc, #24]	; (cc8 <configure_rtc_callbacks+0x20>)
     cb0:	1c20      	adds	r0, r4, #0
     cb2:	4906      	ldr	r1, [pc, #24]	; (ccc <configure_rtc_callbacks+0x24>)
     cb4:	2200      	movs	r2, #0
     cb6:	4b06      	ldr	r3, [pc, #24]	; (cd0 <configure_rtc_callbacks+0x28>)
     cb8:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
     cba:	1c20      	adds	r0, r4, #0
     cbc:	2100      	movs	r1, #0
     cbe:	4b05      	ldr	r3, [pc, #20]	; (cd4 <configure_rtc_callbacks+0x2c>)
     cc0:	4798      	blx	r3
}
     cc2:	bd10      	pop	{r4, pc}
     cc4:	20002450 	.word	0x20002450
     cc8:	2000243c 	.word	0x2000243c
     ccc:	00000be5 	.word	0x00000be5
     cd0:	000007d1 	.word	0x000007d1
     cd4:	000007f1 	.word	0x000007f1

00000cd8 <rtc_simple_configuration>:

//Set RTC from arguments and do cleanup relevant to this project
void rtc_simple_configuration(uint8_t interval, void(*callback_func)(void))
{
     cd8:	b570      	push	{r4, r5, r6, lr}
     cda:	b086      	sub	sp, #24
     cdc:	1c0d      	adds	r5, r1, #0
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
     cde:	ac04      	add	r4, sp, #16
     ce0:	2300      	movs	r3, #0
     ce2:	7023      	strb	r3, [r4, #0]
	time->minute = 0;
     ce4:	7063      	strb	r3, [r4, #1]
	time->hour   = 0;
     ce6:	70a3      	strb	r3, [r4, #2]
	time->pm     = 0;
     ce8:	70e3      	strb	r3, [r4, #3]
	time->day 	 = 1;
     cea:	2601      	movs	r6, #1
     cec:	7126      	strb	r6, [r4, #4]
	//Set up RTC
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
     cee:	4b0c      	ldr	r3, [pc, #48]	; (d20 <rtc_simple_configuration+0x48>)
     cf0:	80e3      	strh	r3, [r4, #6]
	time.month = 10;
     cf2:	230a      	movs	r3, #10
     cf4:	7163      	strb	r3, [r4, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Configure and enable RTC */
	configure_rtc_calendar();
     cf6:	4b0b      	ldr	r3, [pc, #44]	; (d24 <rtc_simple_configuration+0x4c>)
     cf8:	4798      	blx	r3
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func);
     cfa:	1c28      	adds	r0, r5, #0
     cfc:	4b0a      	ldr	r3, [pc, #40]	; (d28 <rtc_simple_configuration+0x50>)
     cfe:	4798      	blx	r3
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
     d00:	4d0a      	ldr	r5, [pc, #40]	; (d2c <rtc_simple_configuration+0x54>)
     d02:	1c28      	adds	r0, r5, #0
     d04:	1c21      	adds	r1, r4, #0
     d06:	4b0a      	ldr	r3, [pc, #40]	; (d30 <rtc_simple_configuration+0x58>)
     d08:	4798      	blx	r3
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
     d0a:	a901      	add	r1, sp, #4
     d0c:	1c0b      	adds	r3, r1, #0
     d0e:	cc05      	ldmia	r4!, {r0, r2}
     d10:	c305      	stmia	r3!, {r0, r2}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match only on seconds
     d12:	720e      	strb	r6, [r1, #8]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);	
     d14:	1c28      	adds	r0, r5, #0
     d16:	2200      	movs	r2, #0
     d18:	4b06      	ldr	r3, [pc, #24]	; (d34 <rtc_simple_configuration+0x5c>)
     d1a:	4798      	blx	r3
     d1c:	b006      	add	sp, #24
     d1e:	bd70      	pop	{r4, r5, r6, pc}
     d20:	000007df 	.word	0x000007df
     d24:	00000c35 	.word	0x00000c35
     d28:	00000ca9 	.word	0x00000ca9
     d2c:	2000243c 	.word	0x2000243c
     d30:	000006c9 	.word	0x000006c9
     d34:	000006e1 	.word	0x000006e1

00000d38 <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
     d38:	4770      	bx	lr
     d3a:	46c0      	nop			; (mov r8, r8)

00000d3c <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
     d3c:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
     d3e:	4b10      	ldr	r3, [pc, #64]	; (d80 <usart_read_callback+0x44>)
     d40:	781b      	ldrb	r3, [r3, #0]
     d42:	2b0a      	cmp	r3, #10
     d44:	d10a      	bne.n	d5c <usart_read_callback+0x20>
		if(SIM808_buf.position > 1) {
     d46:	2380      	movs	r3, #128	; 0x80
     d48:	4a0e      	ldr	r2, [pc, #56]	; (d84 <usart_read_callback+0x48>)
     d4a:	5cd3      	ldrb	r3, [r2, r3]
     d4c:	2b01      	cmp	r3, #1
     d4e:	d911      	bls.n	d74 <usart_read_callback+0x38>
			SIM808_buf.command[SIM808_buf.position] = '\0';
     d50:	2100      	movs	r1, #0
     d52:	54d1      	strb	r1, [r2, r3]
			SIM808_buf.available = 1;
     d54:	2101      	movs	r1, #1
     d56:	2381      	movs	r3, #129	; 0x81
     d58:	54d1      	strb	r1, [r2, r3]
     d5a:	e00b      	b.n	d74 <usart_read_callback+0x38>
		}
	}
	else if(incoming_byte[0] != '\r'){
     d5c:	4b08      	ldr	r3, [pc, #32]	; (d80 <usart_read_callback+0x44>)
     d5e:	781b      	ldrb	r3, [r3, #0]
     d60:	2b0d      	cmp	r3, #13
     d62:	d007      	beq.n	d74 <usart_read_callback+0x38>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
     d64:	4b07      	ldr	r3, [pc, #28]	; (d84 <usart_read_callback+0x48>)
     d66:	2280      	movs	r2, #128	; 0x80
     d68:	5c99      	ldrb	r1, [r3, r2]
     d6a:	4805      	ldr	r0, [pc, #20]	; (d80 <usart_read_callback+0x44>)
     d6c:	7800      	ldrb	r0, [r0, #0]
     d6e:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
     d70:	3101      	adds	r1, #1
     d72:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
     d74:	4804      	ldr	r0, [pc, #16]	; (d88 <usart_read_callback+0x4c>)
     d76:	4902      	ldr	r1, [pc, #8]	; (d80 <usart_read_callback+0x44>)
     d78:	2201      	movs	r2, #1
     d7a:	4b04      	ldr	r3, [pc, #16]	; (d8c <usart_read_callback+0x50>)
     d7c:	4798      	blx	r3
}
     d7e:	bd08      	pop	{r3, pc}
     d80:	20000234 	.word	0x20000234
     d84:	20000b14 	.word	0x20000b14
     d88:	20002400 	.word	0x20002400
     d8c:	000029cd 	.word	0x000029cd

00000d90 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     d90:	b570      	push	{r4, r5, r6, lr}
     d92:	b082      	sub	sp, #8
     d94:	1c05      	adds	r5, r0, #0
     d96:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
     d98:	2200      	movs	r2, #0
     d9a:	466b      	mov	r3, sp
     d9c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     d9e:	4c06      	ldr	r4, [pc, #24]	; (db8 <usart_serial_getchar+0x28>)
     da0:	1c28      	adds	r0, r5, #0
     da2:	4669      	mov	r1, sp
     da4:	3106      	adds	r1, #6
     da6:	47a0      	blx	r4
     da8:	2800      	cmp	r0, #0
     daa:	d1f9      	bne.n	da0 <usart_serial_getchar+0x10>

	*c = temp;
     dac:	466b      	mov	r3, sp
     dae:	3306      	adds	r3, #6
     db0:	881b      	ldrh	r3, [r3, #0]
     db2:	7033      	strb	r3, [r6, #0]
}
     db4:	b002      	add	sp, #8
     db6:	bd70      	pop	{r4, r5, r6, pc}
     db8:	000028ed 	.word	0x000028ed

00000dbc <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     dbc:	b570      	push	{r4, r5, r6, lr}
     dbe:	1c06      	adds	r6, r0, #0
     dc0:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
     dc2:	4c03      	ldr	r4, [pc, #12]	; (dd0 <usart_serial_putchar+0x14>)
     dc4:	1c30      	adds	r0, r6, #0
     dc6:	1c29      	adds	r1, r5, #0
     dc8:	47a0      	blx	r4
     dca:	2800      	cmp	r0, #0
     dcc:	d1fa      	bne.n	dc4 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     dce:	bd70      	pop	{r4, r5, r6, pc}
     dd0:	000028c1 	.word	0x000028c1

00000dd4 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
     dd4:	b570      	push	{r4, r5, r6, lr}
     dd6:	b084      	sub	sp, #16
     dd8:	466c      	mov	r4, sp
     dda:	9000      	str	r0, [sp, #0]
     ddc:	9101      	str	r1, [sp, #4]
     dde:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
     de0:	4a05      	ldr	r2, [pc, #20]	; (df8 <sim808_send_command+0x24>)
     de2:	1c11      	adds	r1, r2, #0
     de4:	cc61      	ldmia	r4!, {r0, r5, r6}
     de6:	c161      	stmia	r1!, {r0, r5, r6}
     de8:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
     dea:	4804      	ldr	r0, [pc, #16]	; (dfc <sim808_send_command+0x28>)
     dec:	9900      	ldr	r1, [sp, #0]
     dee:	4b04      	ldr	r3, [pc, #16]	; (e00 <sim808_send_command+0x2c>)
     df0:	4798      	blx	r3
}
     df2:	b004      	add	sp, #16
     df4:	bd70      	pop	{r4, r5, r6, pc}
     df6:	46c0      	nop			; (mov r8, r8)
     df8:	2000069c 	.word	0x2000069c
     dfc:	0000b0d8 	.word	0x0000b0d8
     e00:	000043fd 	.word	0x000043fd

00000e04 <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
     e04:	b570      	push	{r4, r5, r6, lr}
     e06:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
     e08:	2200      	movs	r2, #0
     e0a:	466b      	mov	r3, sp
     e0c:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
     e0e:	4e24      	ldr	r6, [pc, #144]	; (ea0 <sim808_parse_response+0x9c>)
     e10:	2380      	movs	r3, #128	; 0x80
     e12:	5cf3      	ldrb	r3, [r6, r3]
     e14:	466c      	mov	r4, sp
     e16:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     e18:	4b22      	ldr	r3, [pc, #136]	; (ea4 <sim808_parse_response+0xa0>)
     e1a:	685d      	ldr	r5, [r3, #4]
     e1c:	1c28      	adds	r0, r5, #0
     e1e:	4b22      	ldr	r3, [pc, #136]	; (ea8 <sim808_parse_response+0xa4>)
     e20:	4798      	blx	r3
     e22:	b2c0      	uxtb	r0, r0
     e24:	466b      	mov	r3, sp
     e26:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     e28:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     e2a:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     e2c:	b2d2      	uxtb	r2, r2
     e2e:	5cb1      	ldrb	r1, [r6, r2]
     e30:	aa01      	add	r2, sp, #4
     e32:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
     e34:	79a2      	ldrb	r2, [r4, #6]
     e36:	781b      	ldrb	r3, [r3, #0]
     e38:	b2d2      	uxtb	r2, r2
     e3a:	429a      	cmp	r2, r3
     e3c:	d905      	bls.n	e4a <sim808_parse_response+0x46>
		SIM808_buf.command[resp_len] = '\0';
     e3e:	466b      	mov	r3, sp
     e40:	3305      	adds	r3, #5
     e42:	781b      	ldrb	r3, [r3, #0]
     e44:	b2db      	uxtb	r3, r3
     e46:	2100      	movs	r1, #0
     e48:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
     e4a:	4815      	ldr	r0, [pc, #84]	; (ea0 <sim808_parse_response+0x9c>)
     e4c:	1c29      	adds	r1, r5, #0
     e4e:	4b17      	ldr	r3, [pc, #92]	; (eac <sim808_parse_response+0xa8>)
     e50:	4798      	blx	r3
     e52:	2800      	cmp	r0, #0
     e54:	d102      	bne.n	e5c <sim808_parse_response+0x58>
		result = 1;
     e56:	2201      	movs	r2, #1
     e58:	466b      	mov	r3, sp
     e5a:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
     e5c:	466b      	mov	r3, sp
     e5e:	3305      	adds	r3, #5
     e60:	781b      	ldrb	r3, [r3, #0]
     e62:	b2db      	uxtb	r3, r3
     e64:	aa01      	add	r2, sp, #4
     e66:	7811      	ldrb	r1, [r2, #0]
     e68:	4a0d      	ldr	r2, [pc, #52]	; (ea0 <sim808_parse_response+0x9c>)
     e6a:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
     e6c:	4b0d      	ldr	r3, [pc, #52]	; (ea4 <sim808_parse_response+0xa0>)
     e6e:	7a1b      	ldrb	r3, [r3, #8]
     e70:	2b00      	cmp	r3, #0
     e72:	d006      	beq.n	e82 <sim808_parse_response+0x7e>
		(*last_command.response_cb)(result, SIM808_buf.command);	
     e74:	466b      	mov	r3, sp
     e76:	79d8      	ldrb	r0, [r3, #7]
     e78:	b2c0      	uxtb	r0, r0
     e7a:	4b0a      	ldr	r3, [pc, #40]	; (ea4 <sim808_parse_response+0xa0>)
     e7c:	68db      	ldr	r3, [r3, #12]
     e7e:	1c11      	adds	r1, r2, #0
     e80:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
     e82:	4807      	ldr	r0, [pc, #28]	; (ea0 <sim808_parse_response+0x9c>)
     e84:	2300      	movs	r3, #0
     e86:	2281      	movs	r2, #129	; 0x81
     e88:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
     e8a:	2280      	movs	r2, #128	; 0x80
     e8c:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
     e8e:	2100      	movs	r1, #0
     e90:	4b07      	ldr	r3, [pc, #28]	; (eb0 <sim808_parse_response+0xac>)
     e92:	4798      	blx	r3
	
	return result;
     e94:	466b      	mov	r3, sp
     e96:	79d8      	ldrb	r0, [r3, #7]
     e98:	b2c0      	uxtb	r0, r0
}
     e9a:	b002      	add	sp, #8
     e9c:	bd70      	pop	{r4, r5, r6, pc}
     e9e:	46c0      	nop			; (mov r8, r8)
     ea0:	20000b14 	.word	0x20000b14
     ea4:	2000069c 	.word	0x2000069c
     ea8:	0000457d 	.word	0x0000457d
     eac:	00004569 	.word	0x00004569
     eb0:	000043eb 	.word	0x000043eb

00000eb4 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
     eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
     eb6:	b083      	sub	sp, #12
     eb8:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
     eba:	466b      	mov	r3, sp
     ebc:	2200      	movs	r2, #0
     ebe:	80da      	strh	r2, [r3, #6]
     ec0:	3306      	adds	r3, #6
	
	while(i < timeout) {
     ec2:	881b      	ldrh	r3, [r3, #0]
     ec4:	b29b      	uxth	r3, r3
     ec6:	4298      	cmp	r0, r3
     ec8:	d91c      	bls.n	f04 <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
     eca:	2381      	movs	r3, #129	; 0x81
     ecc:	4a0f      	ldr	r2, [pc, #60]	; (f0c <sim808_parse_response_wait+0x58>)
     ece:	5cd3      	ldrb	r3, [r2, r3]
     ed0:	2b01      	cmp	r3, #1
     ed2:	d107      	bne.n	ee4 <sim808_parse_response_wait+0x30>
     ed4:	e003      	b.n	ede <sim808_parse_response_wait+0x2a>
     ed6:	2381      	movs	r3, #129	; 0x81
     ed8:	5cfb      	ldrb	r3, [r7, r3]
     eda:	2b01      	cmp	r3, #1
     edc:	d106      	bne.n	eec <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
     ede:	4b0c      	ldr	r3, [pc, #48]	; (f10 <sim808_parse_response_wait+0x5c>)
     ee0:	4798      	blx	r3
     ee2:	e010      	b.n	f06 <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
     ee4:	4e0b      	ldr	r6, [pc, #44]	; (f14 <sim808_parse_response_wait+0x60>)
		i++;
     ee6:	466c      	mov	r4, sp
     ee8:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
     eea:	4f08      	ldr	r7, [pc, #32]	; (f0c <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
     eec:	2001      	movs	r0, #1
     eee:	47b0      	blx	r6
		i++;
     ef0:	8823      	ldrh	r3, [r4, #0]
     ef2:	3301      	adds	r3, #1
     ef4:	b29b      	uxth	r3, r3
     ef6:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
     ef8:	8823      	ldrh	r3, [r4, #0]
     efa:	b29b      	uxth	r3, r3
     efc:	42ab      	cmp	r3, r5
     efe:	d3ea      	bcc.n	ed6 <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
     f00:	2000      	movs	r0, #0
     f02:	e000      	b.n	f06 <sim808_parse_response_wait+0x52>
     f04:	2000      	movs	r0, #0
	
}
     f06:	b003      	add	sp, #12
     f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f0a:	46c0      	nop			; (mov r8, r8)
     f0c:	20000b14 	.word	0x20000b14
     f10:	00000e05 	.word	0x00000e05
     f14:	00001899 	.word	0x00001899

00000f18 <sim808_reset>:
	} while(connection == 0);


}

void sim808_reset() {
     f18:	b570      	push	{r4, r5, r6, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     f1a:	4d0e      	ldr	r5, [pc, #56]	; (f54 <sim808_reset+0x3c>)
     f1c:	2680      	movs	r6, #128	; 0x80
     f1e:	0536      	lsls	r6, r6, #20
     f20:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(3000);
     f22:	480d      	ldr	r0, [pc, #52]	; (f58 <sim808_reset+0x40>)
     f24:	4c0d      	ldr	r4, [pc, #52]	; (f5c <sim808_reset+0x44>)
     f26:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     f28:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(100);
     f2a:	2064      	movs	r0, #100	; 0x64
     f2c:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
     f2e:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(4000);
     f30:	20fa      	movs	r0, #250	; 0xfa
     f32:	0100      	lsls	r0, r0, #4
     f34:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     f36:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
     f38:	4b09      	ldr	r3, [pc, #36]	; (f60 <sim808_reset+0x48>)
     f3a:	6818      	ldr	r0, [r3, #0]
     f3c:	6859      	ldr	r1, [r3, #4]
     f3e:	689a      	ldr	r2, [r3, #8]
     f40:	68db      	ldr	r3, [r3, #12]
     f42:	4d08      	ldr	r5, [pc, #32]	; (f64 <sim808_reset+0x4c>)
     f44:	47a8      	blx	r5
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
     f46:	20fa      	movs	r0, #250	; 0xfa
     f48:	0040      	lsls	r0, r0, #1
     f4a:	4b07      	ldr	r3, [pc, #28]	; (f68 <sim808_reset+0x50>)
     f4c:	4798      	blx	r3
	delay_ms(200);
     f4e:	20c8      	movs	r0, #200	; 0xc8
     f50:	47a0      	blx	r4
}
     f52:	bd70      	pop	{r4, r5, r6, pc}
     f54:	41004400 	.word	0x41004400
     f58:	00000bb8 	.word	0x00000bb8
     f5c:	00001899 	.word	0x00001899
     f60:	2000067c 	.word	0x2000067c
     f64:	00000dd5 	.word	0x00000dd5
     f68:	00000eb5 	.word	0x00000eb5

00000f6c <sim808_init_http>:

void sim808_init_http() {
     f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
     f6e:	4657      	mov	r7, sl
     f70:	464e      	mov	r6, r9
     f72:	4645      	mov	r5, r8
     f74:	b4e0      	push	{r5, r6, r7}
     f76:	b086      	sub	sp, #24
	volatile uint8_t result = 0;
     f78:	466b      	mov	r3, sp
     f7a:	2200      	movs	r2, #0
     f7c:	75da      	strb	r2, [r3, #23]
	uint8_t fail_counter = 0;
	result = 1;
     f7e:	2101      	movs	r1, #1
     f80:	75d9      	strb	r1, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
     f82:	ab01      	add	r3, sp, #4
     f84:	4940      	ldr	r1, [pc, #256]	; (1088 <sim808_init_http+0x11c>)
     f86:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
     f88:	721a      	strb	r2, [r3, #8]
	delay_ms(200);
}

void sim808_init_http() {
	volatile uint8_t result = 0;
	uint8_t fail_counter = 0;
     f8a:	4691      	mov	r9, r2
	command cmd;
	cmd.expected_response = "OK";
	cmd.callback_enabled = 0;
	
	do {
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
     f8c:	4b3f      	ldr	r3, [pc, #252]	; (108c <sim808_init_http+0x120>)
     f8e:	469a      	mov	sl, r3
		sim808_send_command(cmd);
     f90:	4d3f      	ldr	r5, [pc, #252]	; (1090 <sim808_init_http+0x124>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
     f92:	4c40      	ldr	r4, [pc, #256]	; (1094 <sim808_init_http+0x128>)
	cmd.expected_response = "OK";
	cmd.callback_enabled = 0;
	
	do {
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
     f94:	4650      	mov	r0, sl
     f96:	9902      	ldr	r1, [sp, #8]
     f98:	9a03      	ldr	r2, [sp, #12]
     f9a:	9b04      	ldr	r3, [sp, #16]
     f9c:	47a8      	blx	r5
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
     f9e:	23fa      	movs	r3, #250	; 0xfa
     fa0:	005b      	lsls	r3, r3, #1
     fa2:	4698      	mov	r8, r3
     fa4:	1c18      	adds	r0, r3, #0
     fa6:	47a0      	blx	r4
		delay_ms(400);
     fa8:	27c8      	movs	r7, #200	; 0xc8
     faa:	007f      	lsls	r7, r7, #1
     fac:	1c38      	adds	r0, r7, #0
     fae:	4e3a      	ldr	r6, [pc, #232]	; (1098 <sim808_init_http+0x12c>)
     fb0:	47b0      	blx	r6
		
		cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
		sim808_send_command(cmd);
     fb2:	483a      	ldr	r0, [pc, #232]	; (109c <sim808_init_http+0x130>)
     fb4:	9902      	ldr	r1, [sp, #8]
     fb6:	9a03      	ldr	r2, [sp, #12]
     fb8:	9b04      	ldr	r3, [sp, #16]
     fba:	47a8      	blx	r5
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
     fbc:	4640      	mov	r0, r8
     fbe:	47a0      	blx	r4
		delay_ms(400);
     fc0:	1c38      	adds	r0, r7, #0
     fc2:	47b0      	blx	r6
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
     fc4:	4836      	ldr	r0, [pc, #216]	; (10a0 <sim808_init_http+0x134>)
     fc6:	9902      	ldr	r1, [sp, #8]
     fc8:	9a03      	ldr	r2, [sp, #12]
     fca:	9b04      	ldr	r3, [sp, #16]
     fcc:	47a8      	blx	r5
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG);
     fce:	26fa      	movs	r6, #250	; 0xfa
     fd0:	00f6      	lsls	r6, r6, #3
     fd2:	1c30      	adds	r0, r6, #0
     fd4:	47a0      	blx	r4

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
     fd6:	4833      	ldr	r0, [pc, #204]	; (10a4 <sim808_init_http+0x138>)
     fd8:	9902      	ldr	r1, [sp, #8]
     fda:	9a03      	ldr	r2, [sp, #12]
     fdc:	9b04      	ldr	r3, [sp, #16]
     fde:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
     fe0:	1c30      	adds	r0, r6, #0
     fe2:	47a0      	blx	r4
     fe4:	2800      	cmp	r0, #0
     fe6:	d102      	bne.n	fee <sim808_init_http+0x82>
     fe8:	2200      	movs	r2, #0
     fea:	466b      	mov	r3, sp
     fec:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
     fee:	482e      	ldr	r0, [pc, #184]	; (10a8 <sim808_init_http+0x13c>)
     ff0:	9902      	ldr	r1, [sp, #8]
     ff2:	9a03      	ldr	r2, [sp, #12]
     ff4:	9b04      	ldr	r3, [sp, #16]
     ff6:	4e26      	ldr	r6, [pc, #152]	; (1090 <sim808_init_http+0x124>)
     ff8:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
     ffa:	20fa      	movs	r0, #250	; 0xfa
     ffc:	00c0      	lsls	r0, r0, #3
     ffe:	4b25      	ldr	r3, [pc, #148]	; (1094 <sim808_init_http+0x128>)
    1000:	4798      	blx	r3
    1002:	2800      	cmp	r0, #0
    1004:	d102      	bne.n	100c <sim808_init_http+0xa0>
    1006:	2200      	movs	r2, #0
    1008:	466b      	mov	r3, sp
    100a:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/test/1\"";
		sim808_send_command(cmd);
    100c:	4827      	ldr	r0, [pc, #156]	; (10ac <sim808_init_http+0x140>)
    100e:	9902      	ldr	r1, [sp, #8]
    1010:	9a03      	ldr	r2, [sp, #12]
    1012:	9b04      	ldr	r3, [sp, #16]
    1014:	4e1e      	ldr	r6, [pc, #120]	; (1090 <sim808_init_http+0x124>)
    1016:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1018:	20fa      	movs	r0, #250	; 0xfa
    101a:	00c0      	lsls	r0, r0, #3
    101c:	4b1d      	ldr	r3, [pc, #116]	; (1094 <sim808_init_http+0x128>)
    101e:	4798      	blx	r3
    1020:	2800      	cmp	r0, #0
    1022:	d102      	bne.n	102a <sim808_init_http+0xbe>
    1024:	2200      	movs	r2, #0
    1026:	466b      	mov	r3, sp
    1028:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    102a:	4821      	ldr	r0, [pc, #132]	; (10b0 <sim808_init_http+0x144>)
    102c:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    102e:	9902      	ldr	r1, [sp, #8]
    1030:	9a03      	ldr	r2, [sp, #12]
    1032:	9b04      	ldr	r3, [sp, #16]
    1034:	4e16      	ldr	r6, [pc, #88]	; (1090 <sim808_init_http+0x124>)
    1036:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1038:	20fa      	movs	r0, #250	; 0xfa
    103a:	00c0      	lsls	r0, r0, #3
    103c:	4b15      	ldr	r3, [pc, #84]	; (1094 <sim808_init_http+0x128>)
    103e:	4798      	blx	r3
    1040:	2800      	cmp	r0, #0
    1042:	d102      	bne.n	104a <sim808_init_http+0xde>
    1044:	2200      	movs	r2, #0
    1046:	466b      	mov	r3, sp
    1048:	75da      	strb	r2, [r3, #23]
		
		if(result == 0) {
    104a:	466b      	mov	r3, sp
    104c:	3317      	adds	r3, #23
    104e:	781b      	ldrb	r3, [r3, #0]
    1050:	2b00      	cmp	r3, #0
    1052:	d10d      	bne.n	1070 <sim808_init_http+0x104>
			if(fail_counter >= 3) {		//Could not connect to the network.
    1054:	464b      	mov	r3, r9
    1056:	2b02      	cmp	r3, #2
    1058:	d901      	bls.n	105e <sim808_init_http+0xf2>
				sim808_fail_to_connect_platform();
    105a:	4b16      	ldr	r3, [pc, #88]	; (10b4 <sim808_init_http+0x148>)
    105c:	4798      	blx	r3
			}
			
			result = 1;
    105e:	2201      	movs	r2, #1
    1060:	466b      	mov	r3, sp
    1062:	75da      	strb	r2, [r3, #23]
			fail_counter++;
    1064:	464b      	mov	r3, r9
    1066:	3301      	adds	r3, #1
    1068:	b2db      	uxtb	r3, r3
    106a:	4699      	mov	r9, r3
			sim808_reset();			
    106c:	4b12      	ldr	r3, [pc, #72]	; (10b8 <sim808_init_http+0x14c>)
    106e:	4798      	blx	r3
		}
	} while(result == 0);
    1070:	466b      	mov	r3, sp
    1072:	3317      	adds	r3, #23
    1074:	781b      	ldrb	r3, [r3, #0]
    1076:	2b00      	cmp	r3, #0
    1078:	d08c      	beq.n	f94 <sim808_init_http+0x28>
}
    107a:	b006      	add	sp, #24
    107c:	bc1c      	pop	{r2, r3, r4}
    107e:	4690      	mov	r8, r2
    1080:	4699      	mov	r9, r3
    1082:	46a2      	mov	sl, r4
    1084:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1086:	46c0      	nop			; (mov r8, r8)
    1088:	0000b0c8 	.word	0x0000b0c8
    108c:	0000b0e0 	.word	0x0000b0e0
    1090:	00000dd5 	.word	0x00000dd5
    1094:	00000eb5 	.word	0x00000eb5
    1098:	00001899 	.word	0x00001899
    109c:	0000b100 	.word	0x0000b100
    10a0:	0000b128 	.word	0x0000b128
    10a4:	0000b134 	.word	0x0000b134
    10a8:	0000b148 	.word	0x0000b148
    10ac:	0000b160 	.word	0x0000b160
    10b0:	0000b1a8 	.word	0x0000b1a8
    10b4:	00000859 	.word	0x00000859
    10b8:	00000f19 	.word	0x00000f19

000010bc <sim808_connect>:

uint8_t sim808_connect() {
    10bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    10be:	b087      	sub	sp, #28
	volatile uint8_t res = 1;
    10c0:	2201      	movs	r2, #1
    10c2:	466b      	mov	r3, sp
    10c4:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    10c6:	ac01      	add	r4, sp, #4
    10c8:	4913      	ldr	r1, [pc, #76]	; (1118 <sim808_connect+0x5c>)
    10ca:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    10cc:	2300      	movs	r3, #0
    10ce:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    10d0:	4812      	ldr	r0, [pc, #72]	; (111c <sim808_connect+0x60>)
    10d2:	9a03      	ldr	r2, [sp, #12]
    10d4:	9b04      	ldr	r3, [sp, #16]
    10d6:	4f12      	ldr	r7, [pc, #72]	; (1120 <sim808_connect+0x64>)
    10d8:	47b8      	blx	r7
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG);
    10da:	4e12      	ldr	r6, [pc, #72]	; (1124 <sim808_connect+0x68>)
    10dc:	1c30      	adds	r0, r6, #0
    10de:	4d12      	ldr	r5, [pc, #72]	; (1128 <sim808_connect+0x6c>)
    10e0:	47a8      	blx	r5
	delay_ms(2000);
    10e2:	20fa      	movs	r0, #250	; 0xfa
    10e4:	00c0      	lsls	r0, r0, #3
    10e6:	4b11      	ldr	r3, [pc, #68]	; (112c <sim808_connect+0x70>)
    10e8:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    10ea:	4811      	ldr	r0, [pc, #68]	; (1130 <sim808_connect+0x74>)
    10ec:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    10ee:	6861      	ldr	r1, [r4, #4]
    10f0:	68a2      	ldr	r2, [r4, #8]
    10f2:	68e3      	ldr	r3, [r4, #12]
    10f4:	47b8      	blx	r7
	if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG)) res = 0;
    10f6:	1c30      	adds	r0, r6, #0
    10f8:	47a8      	blx	r5
    10fa:	2800      	cmp	r0, #0
    10fc:	d102      	bne.n	1104 <sim808_connect+0x48>
    10fe:	2200      	movs	r2, #0
    1100:	466b      	mov	r3, sp
    1102:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    1104:	20fa      	movs	r0, #250	; 0xfa
    1106:	0040      	lsls	r0, r0, #1
    1108:	4b08      	ldr	r3, [pc, #32]	; (112c <sim808_connect+0x70>)
    110a:	4798      	blx	r3

	return res;
    110c:	466b      	mov	r3, sp
    110e:	7dd8      	ldrb	r0, [r3, #23]
    1110:	b2c0      	uxtb	r0, r0
}
    1112:	b007      	add	sp, #28
    1114:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1116:	46c0      	nop			; (mov r8, r8)
    1118:	0000b0c8 	.word	0x0000b0c8
    111c:	0000b1c4 	.word	0x0000b1c4
    1120:	00000dd5 	.word	0x00000dd5
    1124:	00002710 	.word	0x00002710
    1128:	00000eb5 	.word	0x00000eb5
    112c:	00001899 	.word	0x00001899
    1130:	0000b1d4 	.word	0x0000b1d4

00001134 <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    1134:	b570      	push	{r4, r5, r6, lr}
    1136:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1138:	2380      	movs	r3, #128	; 0x80
    113a:	05db      	lsls	r3, r3, #23
    113c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    113e:	2300      	movs	r3, #0
    1140:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1142:	22ff      	movs	r2, #255	; 0xff
    1144:	4668      	mov	r0, sp
    1146:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    1148:	2200      	movs	r2, #0
    114a:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    114c:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    114e:	2196      	movs	r1, #150	; 0x96
    1150:	0189      	lsls	r1, r1, #6
    1152:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    1154:	2101      	movs	r1, #1
    1156:	2024      	movs	r0, #36	; 0x24
    1158:	466c      	mov	r4, sp
    115a:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    115c:	2025      	movs	r0, #37	; 0x25
    115e:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1160:	2126      	movs	r1, #38	; 0x26
    1162:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1164:	2127      	movs	r1, #39	; 0x27
    1166:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1168:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    116a:	2188      	movs	r1, #136	; 0x88
    116c:	0349      	lsls	r1, r1, #13
    116e:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    1170:	212c      	movs	r1, #44	; 0x2c
    1172:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1174:	212d      	movs	r1, #45	; 0x2d
    1176:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1178:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    117a:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    117c:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    117e:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1180:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1182:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1184:	2313      	movs	r3, #19
    1186:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1188:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    118a:	4b1f      	ldr	r3, [pc, #124]	; (1208 <init_SIM808_uart+0xd4>)
    118c:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    118e:	4b1f      	ldr	r3, [pc, #124]	; (120c <init_SIM808_uart+0xd8>)
    1190:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    1192:	2301      	movs	r3, #1
    1194:	425b      	negs	r3, r3
    1196:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    1198:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 9600;
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    119a:	4e1d      	ldr	r6, [pc, #116]	; (1210 <init_SIM808_uart+0xdc>)
    119c:	4d1d      	ldr	r5, [pc, #116]	; (1214 <init_SIM808_uart+0xe0>)
    119e:	4c1e      	ldr	r4, [pc, #120]	; (1218 <init_SIM808_uart+0xe4>)
    11a0:	1c30      	adds	r0, r6, #0
    11a2:	1c29      	adds	r1, r5, #0
    11a4:	466a      	mov	r2, sp
    11a6:	47a0      	blx	r4
    11a8:	2800      	cmp	r0, #0
    11aa:	d1f9      	bne.n	11a0 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    11ac:	4c18      	ldr	r4, [pc, #96]	; (1210 <init_SIM808_uart+0xdc>)
    11ae:	4b1b      	ldr	r3, [pc, #108]	; (121c <init_SIM808_uart+0xe8>)
    11b0:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    11b2:	4a1b      	ldr	r2, [pc, #108]	; (1220 <init_SIM808_uart+0xec>)
    11b4:	4b1b      	ldr	r3, [pc, #108]	; (1224 <init_SIM808_uart+0xf0>)
    11b6:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    11b8:	4a1b      	ldr	r2, [pc, #108]	; (1228 <init_SIM808_uart+0xf4>)
    11ba:	4b1c      	ldr	r3, [pc, #112]	; (122c <init_SIM808_uart+0xf8>)
    11bc:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    11be:	1c20      	adds	r0, r4, #0
    11c0:	4914      	ldr	r1, [pc, #80]	; (1214 <init_SIM808_uart+0xe0>)
    11c2:	466a      	mov	r2, sp
    11c4:	4b14      	ldr	r3, [pc, #80]	; (1218 <init_SIM808_uart+0xe4>)
    11c6:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    11c8:	4e19      	ldr	r6, [pc, #100]	; (1230 <init_SIM808_uart+0xfc>)
    11ca:	6833      	ldr	r3, [r6, #0]
    11cc:	6898      	ldr	r0, [r3, #8]
    11ce:	2100      	movs	r1, #0
    11d0:	4d18      	ldr	r5, [pc, #96]	; (1234 <init_SIM808_uart+0x100>)
    11d2:	47a8      	blx	r5
	setbuf(stdin, NULL);
    11d4:	6833      	ldr	r3, [r6, #0]
    11d6:	6858      	ldr	r0, [r3, #4]
    11d8:	2100      	movs	r1, #0
    11da:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    11dc:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    11de:	1c28      	adds	r0, r5, #0
    11e0:	4b15      	ldr	r3, [pc, #84]	; (1238 <init_SIM808_uart+0x104>)
    11e2:	4798      	blx	r3
    11e4:	231f      	movs	r3, #31
    11e6:	4018      	ands	r0, r3
    11e8:	2301      	movs	r3, #1
    11ea:	4083      	lsls	r3, r0
    11ec:	1c18      	adds	r0, r3, #0
    11ee:	4b13      	ldr	r3, [pc, #76]	; (123c <init_SIM808_uart+0x108>)
    11f0:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    11f2:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    11f4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    11f6:	2b00      	cmp	r3, #0
    11f8:	d1fc      	bne.n	11f4 <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    11fa:	682a      	ldr	r2, [r5, #0]
    11fc:	2302      	movs	r3, #2
    11fe:	4313      	orrs	r3, r2
    1200:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    1202:	b010      	add	sp, #64	; 0x40
    1204:	bd70      	pop	{r4, r5, r6, pc}
    1206:	46c0      	nop			; (mov r8, r8)
    1208:	000a0002 	.word	0x000a0002
    120c:	00090002 	.word	0x00090002
    1210:	20002400 	.word	0x20002400
    1214:	42000800 	.word	0x42000800
    1218:	000025c9 	.word	0x000025c9
    121c:	200024c4 	.word	0x200024c4
    1220:	00000dbd 	.word	0x00000dbd
    1224:	200024c0 	.word	0x200024c0
    1228:	00000d91 	.word	0x00000d91
    122c:	200024bc 	.word	0x200024bc
    1230:	20000070 	.word	0x20000070
    1234:	00004431 	.word	0x00004431
    1238:	000024e9 	.word	0x000024e9
    123c:	e000e100 	.word	0xe000e100

00001240 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    1240:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    1242:	4c06      	ldr	r4, [pc, #24]	; (125c <init_sim808_usart_callbacks+0x1c>)
    1244:	1c20      	adds	r0, r4, #0
    1246:	4906      	ldr	r1, [pc, #24]	; (1260 <init_sim808_usart_callbacks+0x20>)
    1248:	2200      	movs	r2, #0
    124a:	4b06      	ldr	r3, [pc, #24]	; (1264 <init_sim808_usart_callbacks+0x24>)
    124c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    124e:	2331      	movs	r3, #49	; 0x31
    1250:	5ce1      	ldrb	r1, [r4, r3]
    1252:	2203      	movs	r2, #3
    1254:	430a      	orrs	r2, r1
    1256:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    1258:	bd10      	pop	{r4, pc}
    125a:	46c0      	nop			; (mov r8, r8)
    125c:	20002400 	.word	0x20002400
    1260:	00000d39 	.word	0x00000d39
    1264:	000029b5 	.word	0x000029b5

00001268 <sim808_init_commands>:

void sim808_init_commands() {
    1268:	b510      	push	{r4, lr}
	CMD_RESET.cmd = "ATZ0";
    126a:	4919      	ldr	r1, [pc, #100]	; (12d0 <sim808_init_commands+0x68>)
    126c:	4b19      	ldr	r3, [pc, #100]	; (12d4 <sim808_init_commands+0x6c>)
    126e:	600b      	str	r3, [r1, #0]
	CMD_RESET.expected_response = "OK";
    1270:	4b19      	ldr	r3, [pc, #100]	; (12d8 <sim808_init_commands+0x70>)
    1272:	604b      	str	r3, [r1, #4]
	CMD_RESET.callback_enabled = 0;
    1274:	2200      	movs	r2, #0
    1276:	720a      	strb	r2, [r1, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    1278:	4918      	ldr	r1, [pc, #96]	; (12dc <sim808_init_commands+0x74>)
    127a:	4819      	ldr	r0, [pc, #100]	; (12e0 <sim808_init_commands+0x78>)
    127c:	6008      	str	r0, [r1, #0]
	CMD_NO_ECHO.expected_response = "OK";
    127e:	604b      	str	r3, [r1, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    1280:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    1282:	4918      	ldr	r1, [pc, #96]	; (12e4 <sim808_init_commands+0x7c>)
    1284:	4818      	ldr	r0, [pc, #96]	; (12e8 <sim808_init_commands+0x80>)
    1286:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    1288:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    128a:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    128c:	4917      	ldr	r1, [pc, #92]	; (12ec <sim808_init_commands+0x84>)
    128e:	4818      	ldr	r0, [pc, #96]	; (12f0 <sim808_init_commands+0x88>)
    1290:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    1292:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    1294:	720a      	strb	r2, [r1, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    1296:	4917      	ldr	r1, [pc, #92]	; (12f4 <sim808_init_commands+0x8c>)
    1298:	4817      	ldr	r0, [pc, #92]	; (12f8 <sim808_init_commands+0x90>)
    129a:	6008      	str	r0, [r1, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    129c:	2001      	movs	r0, #1
    129e:	7208      	strb	r0, [r1, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    12a0:	4c16      	ldr	r4, [pc, #88]	; (12fc <sim808_init_commands+0x94>)
    12a2:	604c      	str	r4, [r1, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    12a4:	4c16      	ldr	r4, [pc, #88]	; (1300 <sim808_init_commands+0x98>)
    12a6:	60cc      	str	r4, [r1, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    12a8:	4916      	ldr	r1, [pc, #88]	; (1304 <sim808_init_commands+0x9c>)
    12aa:	4c17      	ldr	r4, [pc, #92]	; (1308 <sim808_init_commands+0xa0>)
    12ac:	600c      	str	r4, [r1, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    12ae:	720a      	strb	r2, [r1, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    12b0:	4c16      	ldr	r4, [pc, #88]	; (130c <sim808_init_commands+0xa4>)
    12b2:	604c      	str	r4, [r1, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    12b4:	4916      	ldr	r1, [pc, #88]	; (1310 <sim808_init_commands+0xa8>)
    12b6:	4c17      	ldr	r4, [pc, #92]	; (1314 <sim808_init_commands+0xac>)
    12b8:	600c      	str	r4, [r1, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    12ba:	7208      	strb	r0, [r1, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    12bc:	604b      	str	r3, [r1, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    12be:	4816      	ldr	r0, [pc, #88]	; (1318 <sim808_init_commands+0xb0>)
    12c0:	60c8      	str	r0, [r1, #12]
	
	CMD_AT.cmd = "AT";
    12c2:	4916      	ldr	r1, [pc, #88]	; (131c <sim808_init_commands+0xb4>)
    12c4:	4816      	ldr	r0, [pc, #88]	; (1320 <sim808_init_commands+0xb8>)
    12c6:	6008      	str	r0, [r1, #0]
	CMD_AT.callback_enabled = 0;
    12c8:	720a      	strb	r2, [r1, #8]
	CMD_AT.expected_response = "OK";
    12ca:	604b      	str	r3, [r1, #4]
    12cc:	bd10      	pop	{r4, pc}
    12ce:	46c0      	nop			; (mov r8, r8)
    12d0:	2000068c 	.word	0x2000068c
    12d4:	0000b1e4 	.word	0x0000b1e4
    12d8:	0000b0c8 	.word	0x0000b0c8
    12dc:	20000204 	.word	0x20000204
    12e0:	0000b1ec 	.word	0x0000b1ec
    12e4:	2000067c 	.word	0x2000067c
    12e8:	0000b1f4 	.word	0x0000b1f4
    12ec:	20000ad8 	.word	0x20000ad8
    12f0:	0000b204 	.word	0x0000b204
    12f4:	20000224 	.word	0x20000224
    12f8:	0000b214 	.word	0x0000b214
    12fc:	0000b224 	.word	0x0000b224
    1300:	00000aa9 	.word	0x00000aa9
    1304:	20000214 	.word	0x20000214
    1308:	0000b230 	.word	0x0000b230
    130c:	0000b240 	.word	0x0000b240
    1310:	20000638 	.word	0x20000638
    1314:	0000b24c 	.word	0x0000b24c
    1318:	00000a91 	.word	0x00000a91
    131c:	20000aac 	.word	0x20000aac
    1320:	0000b25c 	.word	0x0000b25c

00001324 <sim808_init>:
 */ 

#include "sim808_uart.h"
#include "platform.h"

void sim808_init() {
    1324:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1326:	4937      	ldr	r1, [pc, #220]	; (1404 <sim808_init+0xe0>)
    1328:	2401      	movs	r4, #1
    132a:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    132c:	2300      	movs	r3, #0
    132e:	708b      	strb	r3, [r1, #2]
	uint8_t success;
	
	//Setup GSM key pin
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    1330:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    1332:	201b      	movs	r0, #27
    1334:	4b34      	ldr	r3, [pc, #208]	; (1408 <sim808_init+0xe4>)
    1336:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1338:	2280      	movs	r2, #128	; 0x80
    133a:	0512      	lsls	r2, r2, #20
    133c:	4b33      	ldr	r3, [pc, #204]	; (140c <sim808_init+0xe8>)
    133e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	init_SIM808_uart();
    1340:	4b33      	ldr	r3, [pc, #204]	; (1410 <sim808_init+0xec>)
    1342:	4798      	blx	r3
	init_sim808_usart_callbacks();
    1344:	4b33      	ldr	r3, [pc, #204]	; (1414 <sim808_init+0xf0>)
    1346:	4798      	blx	r3
	sim808_init_commands();
    1348:	4b33      	ldr	r3, [pc, #204]	; (1418 <sim808_init+0xf4>)
    134a:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    134c:	4b33      	ldr	r3, [pc, #204]	; (141c <sim808_init+0xf8>)
    134e:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1350:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1354:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    1356:	4c32      	ldr	r4, [pc, #200]	; (1420 <sim808_init+0xfc>)
    1358:	1c20      	adds	r0, r4, #0
    135a:	4932      	ldr	r1, [pc, #200]	; (1424 <sim808_init+0x100>)
    135c:	2201      	movs	r2, #1
    135e:	4b32      	ldr	r3, [pc, #200]	; (1428 <sim808_init+0x104>)
    1360:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1362:	1c20      	adds	r0, r4, #0
    1364:	4931      	ldr	r1, [pc, #196]	; (142c <sim808_init+0x108>)
    1366:	2201      	movs	r2, #1
    1368:	4b31      	ldr	r3, [pc, #196]	; (1430 <sim808_init+0x10c>)
    136a:	4798      	blx	r3
	
	//Check if turned off
	sim808_send_command(CMD_AT);
    136c:	4b31      	ldr	r3, [pc, #196]	; (1434 <sim808_init+0x110>)
    136e:	6818      	ldr	r0, [r3, #0]
    1370:	6859      	ldr	r1, [r3, #4]
    1372:	689a      	ldr	r2, [r3, #8]
    1374:	68db      	ldr	r3, [r3, #12]
    1376:	4c30      	ldr	r4, [pc, #192]	; (1438 <sim808_init+0x114>)
    1378:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL) == 0) {
    137a:	20fa      	movs	r0, #250	; 0xfa
    137c:	0040      	lsls	r0, r0, #1
    137e:	4b2f      	ldr	r3, [pc, #188]	; (143c <sim808_init+0x118>)
    1380:	4798      	blx	r3
    1382:	2800      	cmp	r0, #0
    1384:	d10a      	bne.n	139c <sim808_init+0x78>
		//Enable the module if turned off:
		delay_ms(400);
    1386:	20c8      	movs	r0, #200	; 0xc8
    1388:	0040      	lsls	r0, r0, #1
    138a:	4e2d      	ldr	r6, [pc, #180]	; (1440 <sim808_init+0x11c>)
    138c:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    138e:	4c1f      	ldr	r4, [pc, #124]	; (140c <sim808_init+0xe8>)
    1390:	2580      	movs	r5, #128	; 0x80
    1392:	052d      	lsls	r5, r5, #20
    1394:	6165      	str	r5, [r4, #20]
		port_pin_set_output_level(SIM808_RESET_PIN, false);
		delay_ms(6000);
    1396:	482b      	ldr	r0, [pc, #172]	; (1444 <sim808_init+0x120>)
    1398:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    139a:	61a5      	str	r5, [r4, #24]
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    139c:	4c20      	ldr	r4, [pc, #128]	; (1420 <sim808_init+0xfc>)
    139e:	2531      	movs	r5, #49	; 0x31
    13a0:	5d63      	ldrb	r3, [r4, r5]
    13a2:	2202      	movs	r2, #2
    13a4:	4393      	bics	r3, r2
    13a6:	5563      	strb	r3, [r4, r5]
	}

	do {
		usart_disable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		success = 1;
		sim808_send_command(CMD_RESET);		
    13a8:	4b27      	ldr	r3, [pc, #156]	; (1448 <sim808_init+0x124>)
    13aa:	6818      	ldr	r0, [r3, #0]
    13ac:	6859      	ldr	r1, [r3, #4]
    13ae:	689a      	ldr	r2, [r3, #8]
    13b0:	68db      	ldr	r3, [r3, #12]
    13b2:	4e21      	ldr	r6, [pc, #132]	; (1438 <sim808_init+0x114>)
    13b4:	47b0      	blx	r6
		delay_ms(400);
    13b6:	20c8      	movs	r0, #200	; 0xc8
    13b8:	0040      	lsls	r0, r0, #1
    13ba:	4b21      	ldr	r3, [pc, #132]	; (1440 <sim808_init+0x11c>)
    13bc:	4798      	blx	r3
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    13be:	4b23      	ldr	r3, [pc, #140]	; (144c <sim808_init+0x128>)
    13c0:	6818      	ldr	r0, [r3, #0]
    13c2:	6859      	ldr	r1, [r3, #4]
    13c4:	689a      	ldr	r2, [r3, #8]
    13c6:	68db      	ldr	r3, [r3, #12]
    13c8:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    13ca:	5d62      	ldrb	r2, [r4, r5]
    13cc:	2302      	movs	r3, #2
    13ce:	4313      	orrs	r3, r2
    13d0:	5563      	strb	r3, [r4, r5]
		usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    13d2:	1c20      	adds	r0, r4, #0
    13d4:	4915      	ldr	r1, [pc, #84]	; (142c <sim808_init+0x108>)
    13d6:	2201      	movs	r2, #1
    13d8:	4b15      	ldr	r3, [pc, #84]	; (1430 <sim808_init+0x10c>)
    13da:	4798      	blx	r3
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    13dc:	25fa      	movs	r5, #250	; 0xfa
    13de:	006d      	lsls	r5, r5, #1
    13e0:	1c28      	adds	r0, r5, #0
    13e2:	4c16      	ldr	r4, [pc, #88]	; (143c <sim808_init+0x118>)
    13e4:	47a0      	blx	r4
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    13e6:	4b1a      	ldr	r3, [pc, #104]	; (1450 <sim808_init+0x12c>)
    13e8:	6818      	ldr	r0, [r3, #0]
    13ea:	6859      	ldr	r1, [r3, #4]
    13ec:	689a      	ldr	r2, [r3, #8]
    13ee:	68db      	ldr	r3, [r3, #12]
    13f0:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    13f2:	1c28      	adds	r0, r5, #0
    13f4:	47a0      	blx	r4
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    13f6:	4d17      	ldr	r5, [pc, #92]	; (1454 <sim808_init+0x130>)
		connection = sim808_connect();	
    13f8:	4c17      	ldr	r4, [pc, #92]	; (1458 <sim808_init+0x134>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    13fa:	47a8      	blx	r5
		connection = sim808_connect();	
    13fc:	47a0      	blx	r4
	} while(connection == 0);
    13fe:	2800      	cmp	r0, #0
    1400:	d0fb      	beq.n	13fa <sim808_init+0xd6>


}
    1402:	bd70      	pop	{r4, r5, r6, pc}
    1404:	200023d4 	.word	0x200023d4
    1408:	0000210d 	.word	0x0000210d
    140c:	41004400 	.word	0x41004400
    1410:	00001135 	.word	0x00001135
    1414:	00001241 	.word	0x00001241
    1418:	00001269 	.word	0x00001269
    141c:	2000000c 	.word	0x2000000c
    1420:	20002400 	.word	0x20002400
    1424:	00000d3d 	.word	0x00000d3d
    1428:	000029b5 	.word	0x000029b5
    142c:	20000234 	.word	0x20000234
    1430:	000029cd 	.word	0x000029cd
    1434:	20000aac 	.word	0x20000aac
    1438:	00000dd5 	.word	0x00000dd5
    143c:	00000eb5 	.word	0x00000eb5
    1440:	00001899 	.word	0x00001899
    1444:	00001770 	.word	0x00001770
    1448:	2000068c 	.word	0x2000068c
    144c:	20000204 	.word	0x20000204
    1450:	2000067c 	.word	0x2000067c
    1454:	00000f6d 	.word	0x00000f6d
    1458:	000010bd 	.word	0x000010bd

0000145c <set_disp_led_color>:
#define BCM_MIN_STEP 16


 void set_disp_led_color(LED_COLORS choice)
{
	sseg_leds.red_set = 0;
    145c:	4b13      	ldr	r3, [pc, #76]	; (14ac <set_disp_led_color+0x50>)
    145e:	2200      	movs	r2, #0
    1460:	701a      	strb	r2, [r3, #0]
	sseg_leds.green_set = 0;
    1462:	705a      	strb	r2, [r3, #1]
	sseg_leds.blue_set = 0;
    1464:	709a      	strb	r2, [r3, #2]
	
	switch(choice)
    1466:	2805      	cmp	r0, #5
    1468:	d81e      	bhi.n	14a8 <set_disp_led_color+0x4c>
    146a:	0080      	lsls	r0, r0, #2
    146c:	4b10      	ldr	r3, [pc, #64]	; (14b0 <set_disp_led_color+0x54>)
    146e:	581b      	ldr	r3, [r3, r0]
    1470:	469f      	mov	pc, r3
	{
		case LED_RED:
		sseg_leds.red_set = 255;
    1472:	22ff      	movs	r2, #255	; 0xff
    1474:	4b0d      	ldr	r3, [pc, #52]	; (14ac <set_disp_led_color+0x50>)
    1476:	701a      	strb	r2, [r3, #0]
		break;
    1478:	e016      	b.n	14a8 <set_disp_led_color+0x4c>
		case LED_GREEN:
		sseg_leds.green_set = 255;
    147a:	22ff      	movs	r2, #255	; 0xff
    147c:	4b0b      	ldr	r3, [pc, #44]	; (14ac <set_disp_led_color+0x50>)
    147e:	705a      	strb	r2, [r3, #1]
		break;
    1480:	e012      	b.n	14a8 <set_disp_led_color+0x4c>
		case LED_BLUE:
		sseg_leds.blue_set = 255;
    1482:	22ff      	movs	r2, #255	; 0xff
    1484:	4b09      	ldr	r3, [pc, #36]	; (14ac <set_disp_led_color+0x50>)
    1486:	709a      	strb	r2, [r3, #2]
		break;
    1488:	e00e      	b.n	14a8 <set_disp_led_color+0x4c>
		case LED_PURPLE:
		sseg_leds.red_set = 255;
    148a:	4b08      	ldr	r3, [pc, #32]	; (14ac <set_disp_led_color+0x50>)
    148c:	22ff      	movs	r2, #255	; 0xff
    148e:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 255;
    1490:	709a      	strb	r2, [r3, #2]
		break;
    1492:	e009      	b.n	14a8 <set_disp_led_color+0x4c>
		case LED_YELLOW:
		sseg_leds.green_set = 255;
    1494:	4b05      	ldr	r3, [pc, #20]	; (14ac <set_disp_led_color+0x50>)
    1496:	22ff      	movs	r2, #255	; 0xff
    1498:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 255;
    149a:	701a      	strb	r2, [r3, #0]
		break;
    149c:	e004      	b.n	14a8 <set_disp_led_color+0x4c>
		case LED_WHITE:
		sseg_leds.green_set = 111;
    149e:	4b03      	ldr	r3, [pc, #12]	; (14ac <set_disp_led_color+0x50>)
    14a0:	226f      	movs	r2, #111	; 0x6f
    14a2:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 111;
    14a4:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 111;
    14a6:	709a      	strb	r2, [r3, #2]
		break;
	}
}
    14a8:	4770      	bx	lr
    14aa:	46c0      	nop			; (mov r8, r8)
    14ac:	2000248c 	.word	0x2000248c
    14b0:	0000b260 	.word	0x0000b260
    14b4:	00000000 	.word	0x00000000

000014b8 <set_seg_disp_num>:
	 
	 return DISPLAY1[num%10];
 }
 
 void set_seg_disp_num(float num)
 {
    14b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    14ba:	465f      	mov	r7, fp
    14bc:	4656      	mov	r6, sl
    14be:	464d      	mov	r5, r9
    14c0:	4644      	mov	r4, r8
    14c2:	b4f0      	push	{r4, r5, r6, r7}
    14c4:	b083      	sub	sp, #12
    14c6:	1c04      	adds	r4, r0, #0
	 if (num < 0)
    14c8:	2100      	movs	r1, #0
    14ca:	4ba1      	ldr	r3, [pc, #644]	; (1750 <set_seg_disp_num+0x298>)
    14cc:	4798      	blx	r3
    14ce:	2800      	cmp	r0, #0
    14d0:	d002      	beq.n	14d8 <set_seg_disp_num+0x20>
	 {
		 num =-num;
    14d2:	2380      	movs	r3, #128	; 0x80
    14d4:	061b      	lsls	r3, r3, #24
    14d6:	18e4      	adds	r4, r4, r3
	 }
	 if (num > 999.99)
    14d8:	1c20      	adds	r0, r4, #0
    14da:	4b9e      	ldr	r3, [pc, #632]	; (1754 <set_seg_disp_num+0x29c>)
    14dc:	4798      	blx	r3
    14de:	1c06      	adds	r6, r0, #0
    14e0:	1c0f      	adds	r7, r1, #0
    14e2:	4b96      	ldr	r3, [pc, #600]	; (173c <set_seg_disp_num+0x284>)
    14e4:	4a94      	ldr	r2, [pc, #592]	; (1738 <set_seg_disp_num+0x280>)
    14e6:	4d9c      	ldr	r5, [pc, #624]	; (1758 <set_seg_disp_num+0x2a0>)
    14e8:	47a8      	blx	r5
    14ea:	2800      	cmp	r0, #0
    14ec:	d035      	beq.n	155a <set_seg_disp_num+0xa2>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    14ee:	1c20      	adds	r0, r4, #0
    14f0:	4b9a      	ldr	r3, [pc, #616]	; (175c <set_seg_disp_num+0x2a4>)
    14f2:	4798      	blx	r3
    14f4:	4680      	mov	r8, r0
    14f6:	4c9a      	ldr	r4, [pc, #616]	; (1760 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    14f8:	4d9a      	ldr	r5, [pc, #616]	; (1764 <set_seg_disp_num+0x2ac>)
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    14fa:	4b9b      	ldr	r3, [pc, #620]	; (1768 <set_seg_disp_num+0x2b0>)
    14fc:	4699      	mov	r9, r3
    14fe:	21fa      	movs	r1, #250	; 0xfa
    1500:	0089      	lsls	r1, r1, #2
    1502:	4798      	blx	r3
    1504:	4f99      	ldr	r7, [pc, #612]	; (176c <set_seg_disp_num+0x2b4>)
    1506:	210a      	movs	r1, #10
    1508:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    150a:	b2c8      	uxtb	r0, r1
    150c:	4e98      	ldr	r6, [pc, #608]	; (1770 <set_seg_disp_num+0x2b8>)
    150e:	210a      	movs	r1, #10
    1510:	47b0      	blx	r6
    1512:	b2c9      	uxtb	r1, r1
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    1514:	5c6b      	ldrb	r3, [r5, r1]
    1516:	7023      	strb	r3, [r4, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    1518:	4640      	mov	r0, r8
    151a:	2164      	movs	r1, #100	; 0x64
    151c:	47c8      	blx	r9
    151e:	210a      	movs	r1, #10
    1520:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1522:	b2c8      	uxtb	r0, r1
    1524:	210a      	movs	r1, #10
    1526:	47b0      	blx	r6
    1528:	b2c9      	uxtb	r1, r1
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    152a:	5c6b      	ldrb	r3, [r5, r1]
    152c:	7063      	strb	r3, [r4, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    152e:	4640      	mov	r0, r8
    1530:	210a      	movs	r1, #10
    1532:	47c8      	blx	r9
    1534:	210a      	movs	r1, #10
    1536:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1538:	b2c8      	uxtb	r0, r1
    153a:	210a      	movs	r1, #10
    153c:	47b0      	blx	r6
    153e:	b2c9      	uxtb	r1, r1
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    1540:	5c6b      	ldrb	r3, [r5, r1]
    1542:	70a3      	strb	r3, [r4, #2]
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    1544:	4640      	mov	r0, r8
    1546:	210a      	movs	r1, #10
    1548:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    154a:	b2c8      	uxtb	r0, r1
    154c:	210a      	movs	r1, #10
    154e:	47b0      	blx	r6
    1550:	b2c9      	uxtb	r1, r1
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    1552:	5c6b      	ldrb	r3, [r5, r1]
    1554:	3b80      	subs	r3, #128	; 0x80
    1556:	70e3      	strb	r3, [r4, #3]
    1558:	e0de      	b.n	1718 <set_seg_disp_num+0x260>
	 }else 	if (num > 99.99)
    155a:	1c30      	adds	r0, r6, #0
    155c:	1c39      	adds	r1, r7, #0
    155e:	4a78      	ldr	r2, [pc, #480]	; (1740 <set_seg_disp_num+0x288>)
    1560:	4b78      	ldr	r3, [pc, #480]	; (1744 <set_seg_disp_num+0x28c>)
    1562:	4d7d      	ldr	r5, [pc, #500]	; (1758 <set_seg_disp_num+0x2a0>)
    1564:	47a8      	blx	r5
    1566:	2800      	cmp	r0, #0
    1568:	d03c      	beq.n	15e4 <set_seg_disp_num+0x12c>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    156a:	1c20      	adds	r0, r4, #0
    156c:	4b7b      	ldr	r3, [pc, #492]	; (175c <set_seg_disp_num+0x2a4>)
    156e:	4798      	blx	r3
    1570:	4680      	mov	r8, r0
    1572:	4d7b      	ldr	r5, [pc, #492]	; (1760 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1574:	4e7b      	ldr	r6, [pc, #492]	; (1764 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    1576:	4b7c      	ldr	r3, [pc, #496]	; (1768 <set_seg_disp_num+0x2b0>)
    1578:	469a      	mov	sl, r3
    157a:	2164      	movs	r1, #100	; 0x64
    157c:	4798      	blx	r3
    157e:	4b7b      	ldr	r3, [pc, #492]	; (176c <set_seg_disp_num+0x2b4>)
    1580:	4699      	mov	r9, r3
    1582:	210a      	movs	r1, #10
    1584:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1586:	b2c8      	uxtb	r0, r1
    1588:	4f79      	ldr	r7, [pc, #484]	; (1770 <set_seg_disp_num+0x2b8>)
    158a:	210a      	movs	r1, #10
    158c:	47b8      	blx	r7
    158e:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    1590:	5c73      	ldrb	r3, [r6, r1]
    1592:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    1594:	4640      	mov	r0, r8
    1596:	210a      	movs	r1, #10
    1598:	47d0      	blx	sl
    159a:	210a      	movs	r1, #10
    159c:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    159e:	b2c8      	uxtb	r0, r1
    15a0:	210a      	movs	r1, #10
    15a2:	47b8      	blx	r7
    15a4:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    15a6:	5c73      	ldrb	r3, [r6, r1]
    15a8:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    15aa:	4640      	mov	r0, r8
    15ac:	210a      	movs	r1, #10
    15ae:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    15b0:	b2c8      	uxtb	r0, r1
    15b2:	210a      	movs	r1, #10
    15b4:	47b8      	blx	r7
    15b6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    15b8:	5c73      	ldrb	r3, [r6, r1]
    15ba:	3b80      	subs	r3, #128	; 0x80
    15bc:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    15be:	4640      	mov	r0, r8
    15c0:	4b6c      	ldr	r3, [pc, #432]	; (1774 <set_seg_disp_num+0x2bc>)
    15c2:	4798      	blx	r3
    15c4:	1c01      	adds	r1, r0, #0
    15c6:	1c20      	adds	r0, r4, #0
    15c8:	4b6b      	ldr	r3, [pc, #428]	; (1778 <set_seg_disp_num+0x2c0>)
    15ca:	4798      	blx	r3
    15cc:	496b      	ldr	r1, [pc, #428]	; (177c <set_seg_disp_num+0x2c4>)
    15ce:	4b6c      	ldr	r3, [pc, #432]	; (1780 <set_seg_disp_num+0x2c8>)
    15d0:	4798      	blx	r3
    15d2:	4b6c      	ldr	r3, [pc, #432]	; (1784 <set_seg_disp_num+0x2cc>)
    15d4:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    15d6:	b2c0      	uxtb	r0, r0
    15d8:	210a      	movs	r1, #10
    15da:	47b8      	blx	r7
    15dc:	b2c9      	uxtb	r1, r1
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    15de:	5c73      	ldrb	r3, [r6, r1]
    15e0:	70eb      	strb	r3, [r5, #3]
    15e2:	e099      	b.n	1718 <set_seg_disp_num+0x260>
	 }else if (num > 9.999)
    15e4:	1c30      	adds	r0, r6, #0
    15e6:	1c39      	adds	r1, r7, #0
    15e8:	4a57      	ldr	r2, [pc, #348]	; (1748 <set_seg_disp_num+0x290>)
    15ea:	4b58      	ldr	r3, [pc, #352]	; (174c <set_seg_disp_num+0x294>)
    15ec:	4d5a      	ldr	r5, [pc, #360]	; (1758 <set_seg_disp_num+0x2a0>)
    15ee:	47a8      	blx	r5
    15f0:	2800      	cmp	r0, #0
    15f2:	d047      	beq.n	1684 <set_seg_disp_num+0x1cc>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    15f4:	4b59      	ldr	r3, [pc, #356]	; (175c <set_seg_disp_num+0x2a4>)
    15f6:	469b      	mov	fp, r3
    15f8:	1c20      	adds	r0, r4, #0
    15fa:	4798      	blx	r3
    15fc:	4680      	mov	r8, r0
    15fe:	4d58      	ldr	r5, [pc, #352]	; (1760 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1600:	4e58      	ldr	r6, [pc, #352]	; (1764 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    1602:	210a      	movs	r1, #10
    1604:	4b58      	ldr	r3, [pc, #352]	; (1768 <set_seg_disp_num+0x2b0>)
    1606:	4798      	blx	r3
    1608:	4b58      	ldr	r3, [pc, #352]	; (176c <set_seg_disp_num+0x2b4>)
    160a:	4699      	mov	r9, r3
    160c:	210a      	movs	r1, #10
    160e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1610:	b2c8      	uxtb	r0, r1
    1612:	4f57      	ldr	r7, [pc, #348]	; (1770 <set_seg_disp_num+0x2b8>)
    1614:	210a      	movs	r1, #10
    1616:	47b8      	blx	r7
    1618:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    161a:	5c73      	ldrb	r3, [r6, r1]
    161c:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    161e:	4640      	mov	r0, r8
    1620:	210a      	movs	r1, #10
    1622:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1624:	b2c8      	uxtb	r0, r1
    1626:	210a      	movs	r1, #10
    1628:	47b8      	blx	r7
    162a:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    162c:	5c73      	ldrb	r3, [r6, r1]
    162e:	3b80      	subs	r3, #128	; 0x80
    1630:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    1632:	4b50      	ldr	r3, [pc, #320]	; (1774 <set_seg_disp_num+0x2bc>)
    1634:	469a      	mov	sl, r3
    1636:	4640      	mov	r0, r8
    1638:	4798      	blx	r3
    163a:	1c01      	adds	r1, r0, #0
    163c:	4b4e      	ldr	r3, [pc, #312]	; (1778 <set_seg_disp_num+0x2c0>)
    163e:	4699      	mov	r9, r3
    1640:	1c20      	adds	r0, r4, #0
    1642:	4798      	blx	r3
    1644:	4b4e      	ldr	r3, [pc, #312]	; (1780 <set_seg_disp_num+0x2c8>)
    1646:	4698      	mov	r8, r3
    1648:	494c      	ldr	r1, [pc, #304]	; (177c <set_seg_disp_num+0x2c4>)
    164a:	4798      	blx	r3
    164c:	4b4d      	ldr	r3, [pc, #308]	; (1784 <set_seg_disp_num+0x2cc>)
    164e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1650:	b2c0      	uxtb	r0, r0
    1652:	210a      	movs	r1, #10
    1654:	47b8      	blx	r7
    1656:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    1658:	5c73      	ldrb	r3, [r6, r1]
    165a:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    165c:	1c20      	adds	r0, r4, #0
    165e:	4947      	ldr	r1, [pc, #284]	; (177c <set_seg_disp_num+0x2c4>)
    1660:	47c0      	blx	r8
    1662:	1c04      	adds	r4, r0, #0
    1664:	47d8      	blx	fp
    1666:	47d0      	blx	sl
    1668:	1c01      	adds	r1, r0, #0
    166a:	1c20      	adds	r0, r4, #0
    166c:	47c8      	blx	r9
    166e:	4943      	ldr	r1, [pc, #268]	; (177c <set_seg_disp_num+0x2c4>)
    1670:	47c0      	blx	r8
    1672:	4b44      	ldr	r3, [pc, #272]	; (1784 <set_seg_disp_num+0x2cc>)
    1674:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1676:	b2c0      	uxtb	r0, r0
    1678:	210a      	movs	r1, #10
    167a:	47b8      	blx	r7
    167c:	b2c9      	uxtb	r1, r1
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    167e:	5c73      	ldrb	r3, [r6, r1]
    1680:	70eb      	strb	r3, [r5, #3]
    1682:	e049      	b.n	1718 <set_seg_disp_num+0x260>
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    1684:	4b35      	ldr	r3, [pc, #212]	; (175c <set_seg_disp_num+0x2a4>)
    1686:	469a      	mov	sl, r3
    1688:	1c20      	adds	r0, r4, #0
    168a:	4798      	blx	r3
    168c:	1c05      	adds	r5, r0, #0
    168e:	4e34      	ldr	r6, [pc, #208]	; (1760 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1690:	4f34      	ldr	r7, [pc, #208]	; (1764 <set_seg_disp_num+0x2ac>)
    1692:	b2c0      	uxtb	r0, r0
    1694:	4b36      	ldr	r3, [pc, #216]	; (1770 <set_seg_disp_num+0x2b8>)
    1696:	4698      	mov	r8, r3
    1698:	210a      	movs	r1, #10
    169a:	4798      	blx	r3
    169c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    169e:	5c7b      	ldrb	r3, [r7, r1]
    16a0:	3b80      	subs	r3, #128	; 0x80
    16a2:	7033      	strb	r3, [r6, #0]
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    16a4:	4b33      	ldr	r3, [pc, #204]	; (1774 <set_seg_disp_num+0x2bc>)
    16a6:	4699      	mov	r9, r3
    16a8:	1c28      	adds	r0, r5, #0
    16aa:	4798      	blx	r3
    16ac:	1c01      	adds	r1, r0, #0
    16ae:	1c20      	adds	r0, r4, #0
    16b0:	4b31      	ldr	r3, [pc, #196]	; (1778 <set_seg_disp_num+0x2c0>)
    16b2:	4798      	blx	r3
    16b4:	4d32      	ldr	r5, [pc, #200]	; (1780 <set_seg_disp_num+0x2c8>)
    16b6:	4931      	ldr	r1, [pc, #196]	; (177c <set_seg_disp_num+0x2c4>)
    16b8:	47a8      	blx	r5
    16ba:	4b32      	ldr	r3, [pc, #200]	; (1784 <set_seg_disp_num+0x2cc>)
    16bc:	469b      	mov	fp, r3
    16be:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    16c0:	b2c0      	uxtb	r0, r0
    16c2:	210a      	movs	r1, #10
    16c4:	47c0      	blx	r8
    16c6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    16c8:	5c7b      	ldrb	r3, [r7, r1]
    16ca:	7073      	strb	r3, [r6, #1]
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    16cc:	1c20      	adds	r0, r4, #0
    16ce:	492b      	ldr	r1, [pc, #172]	; (177c <set_seg_disp_num+0x2c4>)
    16d0:	47a8      	blx	r5
    16d2:	9001      	str	r0, [sp, #4]
    16d4:	47d0      	blx	sl
    16d6:	47c8      	blx	r9
    16d8:	1c01      	adds	r1, r0, #0
    16da:	9801      	ldr	r0, [sp, #4]
    16dc:	4b26      	ldr	r3, [pc, #152]	; (1778 <set_seg_disp_num+0x2c0>)
    16de:	4798      	blx	r3
    16e0:	4926      	ldr	r1, [pc, #152]	; (177c <set_seg_disp_num+0x2c4>)
    16e2:	47a8      	blx	r5
    16e4:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    16e6:	b2c0      	uxtb	r0, r0
    16e8:	210a      	movs	r1, #10
    16ea:	47c0      	blx	r8
    16ec:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    16ee:	5c7b      	ldrb	r3, [r7, r1]
    16f0:	70b3      	strb	r3, [r6, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    16f2:	1c20      	adds	r0, r4, #0
    16f4:	4924      	ldr	r1, [pc, #144]	; (1788 <set_seg_disp_num+0x2d0>)
    16f6:	47a8      	blx	r5
    16f8:	1c04      	adds	r4, r0, #0
    16fa:	47d0      	blx	sl
    16fc:	47c8      	blx	r9
    16fe:	1c01      	adds	r1, r0, #0
    1700:	1c20      	adds	r0, r4, #0
    1702:	4b1d      	ldr	r3, [pc, #116]	; (1778 <set_seg_disp_num+0x2c0>)
    1704:	4798      	blx	r3
    1706:	491d      	ldr	r1, [pc, #116]	; (177c <set_seg_disp_num+0x2c4>)
    1708:	47a8      	blx	r5
    170a:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    170c:	b2c0      	uxtb	r0, r0
    170e:	210a      	movs	r1, #10
    1710:	47c0      	blx	r8
    1712:	b2c9      	uxtb	r1, r1
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    1714:	5c7b      	ldrb	r3, [r7, r1]
    1716:	70f3      	strb	r3, [r6, #3]
	 }
	 //Failsafe for brightness, always turn display on at least the lowest brightness
	 if (sseg_brightness < BCM_MIN_STEP)
    1718:	4b1c      	ldr	r3, [pc, #112]	; (178c <set_seg_disp_num+0x2d4>)
    171a:	781b      	ldrb	r3, [r3, #0]
    171c:	b2db      	uxtb	r3, r3
    171e:	2b0f      	cmp	r3, #15
    1720:	d802      	bhi.n	1728 <set_seg_disp_num+0x270>
	 {
		 sseg_brightness = BCM_MIN_STEP;
    1722:	2210      	movs	r2, #16
    1724:	4b19      	ldr	r3, [pc, #100]	; (178c <set_seg_disp_num+0x2d4>)
    1726:	701a      	strb	r2, [r3, #0]
	 }

 }
    1728:	b003      	add	sp, #12
    172a:	bc3c      	pop	{r2, r3, r4, r5}
    172c:	4690      	mov	r8, r2
    172e:	4699      	mov	r9, r3
    1730:	46a2      	mov	sl, r4
    1732:	46ab      	mov	fp, r5
    1734:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1736:	46c0      	nop			; (mov r8, r8)
    1738:	851eb852 	.word	0x851eb852
    173c:	408f3feb 	.word	0x408f3feb
    1740:	28f5c28f 	.word	0x28f5c28f
    1744:	4058ff5c 	.word	0x4058ff5c
    1748:	ed916873 	.word	0xed916873
    174c:	4023ff7c 	.word	0x4023ff7c
    1750:	00008431 	.word	0x00008431
    1754:	0000ae9d 	.word	0x0000ae9d
    1758:	000083e5 	.word	0x000083e5
    175c:	00009119 	.word	0x00009119
    1760:	20002490 	.word	0x20002490
    1764:	0000b278 	.word	0x0000b278
    1768:	000082cd 	.word	0x000082cd
    176c:	00008379 	.word	0x00008379
    1770:	000082b9 	.word	0x000082b9
    1774:	00009159 	.word	0x00009159
    1778:	00008e2d 	.word	0x00008e2d
    177c:	41200000 	.word	0x41200000
    1780:	00008bd9 	.word	0x00008bd9
    1784:	000084c5 	.word	0x000084c5
    1788:	42c80000 	.word	0x42c80000
    178c:	20002498 	.word	0x20002498

00001790 <configure_tc_bg>:
	tc_enable(&display_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    1790:	b510      	push	{r4, lr}
    1792:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1794:	aa01      	add	r2, sp, #4
    1796:	2300      	movs	r3, #0
    1798:	2100      	movs	r1, #0
    179a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    179c:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    179e:	2400      	movs	r4, #0
    17a0:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    17a2:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    17a4:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    17a6:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    17a8:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    17aa:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    17ac:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    17ae:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    17b0:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    17b2:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    17b4:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    17b6:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    17b8:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    17ba:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    17bc:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    17be:	2304      	movs	r3, #4
    17c0:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    17c2:	23a0      	movs	r3, #160	; 0xa0
    17c4:	00db      	lsls	r3, r3, #3
    17c6:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    17c8:	232a      	movs	r3, #42	; 0x2a
    17ca:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    17cc:	2329      	movs	r3, #41	; 0x29
    17ce:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    17d0:	2328      	movs	r3, #40	; 0x28
    17d2:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    17d4:	4c07      	ldr	r4, [pc, #28]	; (17f4 <configure_tc_bg+0x64>)
    17d6:	1c20      	adds	r0, r4, #0
    17d8:	4907      	ldr	r1, [pc, #28]	; (17f8 <configure_tc_bg+0x68>)
    17da:	4b08      	ldr	r3, [pc, #32]	; (17fc <configure_tc_bg+0x6c>)
    17dc:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    17de:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    17e0:	217f      	movs	r1, #127	; 0x7f
    17e2:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    17e4:	438b      	bics	r3, r1
    17e6:	d1fc      	bne.n	17e2 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    17e8:	8811      	ldrh	r1, [r2, #0]
    17ea:	2302      	movs	r3, #2
    17ec:	430b      	orrs	r3, r1
    17ee:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    17f0:	b00e      	add	sp, #56	; 0x38
    17f2:	bd10      	pop	{r4, pc}
    17f4:	20002470 	.word	0x20002470
    17f8:	42002c00 	.word	0x42002c00
    17fc:	0000324d 	.word	0x0000324d

00001800 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    1800:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    1802:	20ff      	movs	r0, #255	; 0xff
    1804:	4b01      	ldr	r3, [pc, #4]	; (180c <configure_tc+0xc>)
    1806:	4798      	blx	r3
}
    1808:	bd08      	pop	{r3, pc}
    180a:	46c0      	nop			; (mov r8, r8)
    180c:	00001791 	.word	0x00001791

00001810 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    1810:	b510      	push	{r4, lr}
    1812:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    1814:	4c0c      	ldr	r4, [pc, #48]	; (1848 <configure_tc_callbacks+0x38>)
    1816:	1c20      	adds	r0, r4, #0
    1818:	2200      	movs	r2, #0
    181a:	4b0c      	ldr	r3, [pc, #48]	; (184c <configure_tc_callbacks+0x3c>)
    181c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    181e:	6820      	ldr	r0, [r4, #0]
    1820:	4b0b      	ldr	r3, [pc, #44]	; (1850 <configure_tc_callbacks+0x40>)
    1822:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1824:	4b0b      	ldr	r3, [pc, #44]	; (1854 <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1826:	5c1b      	ldrb	r3, [r3, r0]
    1828:	211f      	movs	r1, #31
    182a:	4019      	ands	r1, r3
    182c:	2301      	movs	r3, #1
    182e:	1c1a      	adds	r2, r3, #0
    1830:	408a      	lsls	r2, r1
    1832:	1c11      	adds	r1, r2, #0
    1834:	4a08      	ldr	r2, [pc, #32]	; (1858 <configure_tc_callbacks+0x48>)
    1836:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1838:	7e61      	ldrb	r1, [r4, #25]
    183a:	2201      	movs	r2, #1
    183c:	430a      	orrs	r2, r1
    183e:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1840:	6822      	ldr	r2, [r4, #0]
    1842:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    1844:	bd10      	pop	{r4, pc}
    1846:	46c0      	nop			; (mov r8, r8)
    1848:	20002470 	.word	0x20002470
    184c:	000034c1 	.word	0x000034c1
    1850:	00003215 	.word	0x00003215
    1854:	0000b284 	.word	0x0000b284
    1858:	e000e100 	.word	0xe000e100

0000185c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    185c:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    185e:	2000      	movs	r0, #0
    1860:	4b08      	ldr	r3, [pc, #32]	; (1884 <delay_init+0x28>)
    1862:	4798      	blx	r3
	cycles_per_ms /= 1000;
    1864:	4c08      	ldr	r4, [pc, #32]	; (1888 <delay_init+0x2c>)
    1866:	21fa      	movs	r1, #250	; 0xfa
    1868:	0089      	lsls	r1, r1, #2
    186a:	47a0      	blx	r4
    186c:	4b07      	ldr	r3, [pc, #28]	; (188c <delay_init+0x30>)
    186e:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1870:	21fa      	movs	r1, #250	; 0xfa
    1872:	0089      	lsls	r1, r1, #2
    1874:	47a0      	blx	r4
    1876:	4b06      	ldr	r3, [pc, #24]	; (1890 <delay_init+0x34>)
    1878:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    187a:	2205      	movs	r2, #5
    187c:	4b05      	ldr	r3, [pc, #20]	; (1894 <delay_init+0x38>)
    187e:	601a      	str	r2, [r3, #0]
}
    1880:	bd10      	pop	{r4, pc}
    1882:	46c0      	nop			; (mov r8, r8)
    1884:	00002fc5 	.word	0x00002fc5
    1888:	00008231 	.word	0x00008231
    188c:	20000008 	.word	0x20000008
    1890:	20000004 	.word	0x20000004
    1894:	e000e010 	.word	0xe000e010

00001898 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1898:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    189a:	4b08      	ldr	r3, [pc, #32]	; (18bc <delay_cycles_ms+0x24>)
    189c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    189e:	4a08      	ldr	r2, [pc, #32]	; (18c0 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    18a0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    18a2:	2180      	movs	r1, #128	; 0x80
    18a4:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    18a6:	e006      	b.n	18b6 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    18a8:	2c00      	cmp	r4, #0
    18aa:	d004      	beq.n	18b6 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    18ac:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    18ae:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    18b0:	6813      	ldr	r3, [r2, #0]
    18b2:	420b      	tst	r3, r1
    18b4:	d0fc      	beq.n	18b0 <delay_cycles_ms+0x18>
    18b6:	3801      	subs	r0, #1
    18b8:	d2f6      	bcs.n	18a8 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    18ba:	bd30      	pop	{r4, r5, pc}
    18bc:	20000008 	.word	0x20000008
    18c0:	e000e010 	.word	0xe000e010

000018c4 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    18c4:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    18c6:	2200      	movs	r2, #0
    18c8:	2300      	movs	r3, #0
    18ca:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    18cc:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    18ce:	2100      	movs	r1, #0
    18d0:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    18d2:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    18d4:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    18d6:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    18d8:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    18da:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    18dc:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    18de:	24c0      	movs	r4, #192	; 0xc0
    18e0:	0164      	lsls	r4, r4, #5
    18e2:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    18e4:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    18e6:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    18e8:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    18ea:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    18ec:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    18ee:	242a      	movs	r4, #42	; 0x2a
    18f0:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    18f2:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    18f4:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    18f6:	2424      	movs	r4, #36	; 0x24
    18f8:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    18fa:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    18fc:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    18fe:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    1900:	232b      	movs	r3, #43	; 0x2b
    1902:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    1904:	232c      	movs	r3, #44	; 0x2c
    1906:	54c1      	strb	r1, [r0, r3]
}
    1908:	bd10      	pop	{r4, pc}
    190a:	46c0      	nop			; (mov r8, r8)

0000190c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    190c:	b5f0      	push	{r4, r5, r6, r7, lr}
    190e:	465f      	mov	r7, fp
    1910:	4656      	mov	r6, sl
    1912:	464d      	mov	r5, r9
    1914:	4644      	mov	r4, r8
    1916:	b4f0      	push	{r4, r5, r6, r7}
    1918:	b099      	sub	sp, #100	; 0x64
    191a:	1c06      	adds	r6, r0, #0
    191c:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    191e:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1920:	4bbc      	ldr	r3, [pc, #752]	; (1c14 <adc_init+0x308>)
    1922:	6a18      	ldr	r0, [r3, #32]
    1924:	2280      	movs	r2, #128	; 0x80
    1926:	0252      	lsls	r2, r2, #9
    1928:	4302      	orrs	r2, r0
    192a:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    192c:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    192e:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    1930:	07da      	lsls	r2, r3, #31
    1932:	d500      	bpl.n	1936 <adc_init+0x2a>
    1934:	e1f6      	b.n	1d24 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    1936:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    1938:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    193a:	0799      	lsls	r1, r3, #30
    193c:	d500      	bpl.n	1940 <adc_init+0x34>
    193e:	e1f1      	b.n	1d24 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    1940:	7863      	ldrb	r3, [r4, #1]
    1942:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    1944:	2b00      	cmp	r3, #0
    1946:	d000      	beq.n	194a <adc_init+0x3e>
    1948:	e1dc      	b.n	1d04 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    194a:	4bb3      	ldr	r3, [pc, #716]	; (1c18 <adc_init+0x30c>)
    194c:	6c19      	ldr	r1, [r3, #64]	; 0x40
    194e:	2204      	movs	r2, #4
    1950:	430a      	orrs	r2, r1
    1952:	641a      	str	r2, [r3, #64]	; 0x40
    1954:	e1d6      	b.n	1d04 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    1956:	7d23      	ldrb	r3, [r4, #20]
    1958:	2b00      	cmp	r3, #0
    195a:	d102      	bne.n	1962 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    195c:	2301      	movs	r3, #1
    195e:	7773      	strb	r3, [r6, #29]
    1960:	e001      	b.n	1966 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    1962:	2300      	movs	r3, #0
    1964:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    1966:	6832      	ldr	r2, [r6, #0]
    1968:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    196a:	7823      	ldrb	r3, [r4, #0]
    196c:	4668      	mov	r0, sp
    196e:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    1970:	201e      	movs	r0, #30
    1972:	a902      	add	r1, sp, #8
    1974:	4ba9      	ldr	r3, [pc, #676]	; (1c1c <adc_init+0x310>)
    1976:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    1978:	201e      	movs	r0, #30
    197a:	4ba9      	ldr	r3, [pc, #676]	; (1c20 <adc_init+0x314>)
    197c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    197e:	232c      	movs	r3, #44	; 0x2c
    1980:	5ce3      	ldrb	r3, [r4, r3]
    1982:	2b00      	cmp	r3, #0
    1984:	d042      	beq.n	1a0c <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    1986:	222b      	movs	r2, #43	; 0x2b
    1988:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    198a:	7b21      	ldrb	r1, [r4, #12]
    198c:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    198e:	194a      	adds	r2, r1, r5
    1990:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    1992:	18d3      	adds	r3, r2, r3
    1994:	b2db      	uxtb	r3, r3
    1996:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    1998:	429a      	cmp	r2, r3
    199a:	d221      	bcs.n	19e0 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    199c:	4aa1      	ldr	r2, [pc, #644]	; (1c24 <adc_init+0x318>)
    199e:	4693      	mov	fp, r2
    19a0:	4ba1      	ldr	r3, [pc, #644]	; (1c28 <adc_init+0x31c>)
    19a2:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    19a4:	270f      	movs	r7, #15
    19a6:	402f      	ands	r7, r5
    19a8:	7b23      	ldrb	r3, [r4, #12]
    19aa:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    19ac:	a804      	add	r0, sp, #16
    19ae:	4659      	mov	r1, fp
    19b0:	2250      	movs	r2, #80	; 0x50
    19b2:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    19b4:	2f13      	cmp	r7, #19
    19b6:	d80c      	bhi.n	19d2 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    19b8:	00bf      	lsls	r7, r7, #2
    19ba:	ab04      	add	r3, sp, #16
    19bc:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    19be:	a903      	add	r1, sp, #12
    19c0:	2300      	movs	r3, #0
    19c2:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    19c4:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    19c6:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    19c8:	2301      	movs	r3, #1
    19ca:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    19cc:	b2c0      	uxtb	r0, r0
    19ce:	4a97      	ldr	r2, [pc, #604]	; (1c2c <adc_init+0x320>)
    19d0:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    19d2:	3501      	adds	r5, #1
    19d4:	b2ed      	uxtb	r5, r5
    19d6:	4640      	mov	r0, r8
    19d8:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    19da:	b2db      	uxtb	r3, r3
    19dc:	454b      	cmp	r3, r9
    19de:	d3e1      	bcc.n	19a4 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    19e0:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    19e2:	a804      	add	r0, sp, #16
    19e4:	498f      	ldr	r1, [pc, #572]	; (1c24 <adc_init+0x318>)
    19e6:	2250      	movs	r2, #80	; 0x50
    19e8:	4b8f      	ldr	r3, [pc, #572]	; (1c28 <adc_init+0x31c>)
    19ea:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    19ec:	2d13      	cmp	r5, #19
    19ee:	d837      	bhi.n	1a60 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    19f0:	00ad      	lsls	r5, r5, #2
    19f2:	ab04      	add	r3, sp, #16
    19f4:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    19f6:	a903      	add	r1, sp, #12
    19f8:	2300      	movs	r3, #0
    19fa:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    19fc:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    19fe:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1a00:	2301      	movs	r3, #1
    1a02:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1a04:	b2c0      	uxtb	r0, r0
    1a06:	4b89      	ldr	r3, [pc, #548]	; (1c2c <adc_init+0x320>)
    1a08:	4798      	blx	r3
    1a0a:	e029      	b.n	1a60 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    1a0c:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1a0e:	a804      	add	r0, sp, #16
    1a10:	4984      	ldr	r1, [pc, #528]	; (1c24 <adc_init+0x318>)
    1a12:	2250      	movs	r2, #80	; 0x50
    1a14:	4b84      	ldr	r3, [pc, #528]	; (1c28 <adc_init+0x31c>)
    1a16:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1a18:	2d13      	cmp	r5, #19
    1a1a:	d80c      	bhi.n	1a36 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1a1c:	00ad      	lsls	r5, r5, #2
    1a1e:	ab04      	add	r3, sp, #16
    1a20:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1a22:	a903      	add	r1, sp, #12
    1a24:	2300      	movs	r3, #0
    1a26:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1a28:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1a2a:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1a2c:	2301      	movs	r3, #1
    1a2e:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1a30:	b2c0      	uxtb	r0, r0
    1a32:	4b7e      	ldr	r3, [pc, #504]	; (1c2c <adc_init+0x320>)
    1a34:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    1a36:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1a38:	a804      	add	r0, sp, #16
    1a3a:	497a      	ldr	r1, [pc, #488]	; (1c24 <adc_init+0x318>)
    1a3c:	2250      	movs	r2, #80	; 0x50
    1a3e:	4b7a      	ldr	r3, [pc, #488]	; (1c28 <adc_init+0x31c>)
    1a40:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1a42:	2d13      	cmp	r5, #19
    1a44:	d80c      	bhi.n	1a60 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1a46:	00ad      	lsls	r5, r5, #2
    1a48:	ab04      	add	r3, sp, #16
    1a4a:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1a4c:	a903      	add	r1, sp, #12
    1a4e:	2300      	movs	r3, #0
    1a50:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1a52:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1a54:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1a56:	2301      	movs	r3, #1
    1a58:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1a5a:	b2c0      	uxtb	r0, r0
    1a5c:	4b73      	ldr	r3, [pc, #460]	; (1c2c <adc_init+0x320>)
    1a5e:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    1a60:	7d63      	ldrb	r3, [r4, #21]
    1a62:	009b      	lsls	r3, r3, #2
    1a64:	b2db      	uxtb	r3, r3
    1a66:	9901      	ldr	r1, [sp, #4]
    1a68:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    1a6a:	7da3      	ldrb	r3, [r4, #22]
    1a6c:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    1a6e:	7862      	ldrb	r2, [r4, #1]
    1a70:	4313      	orrs	r3, r2
    1a72:	b2db      	uxtb	r3, r3
    1a74:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    1a76:	7923      	ldrb	r3, [r4, #4]
    1a78:	2b34      	cmp	r3, #52	; 0x34
    1a7a:	d900      	bls.n	1a7e <adc_init+0x172>
    1a7c:	e140      	b.n	1d00 <adc_init+0x3f4>
    1a7e:	009b      	lsls	r3, r3, #2
    1a80:	4a6b      	ldr	r2, [pc, #428]	; (1c30 <adc_init+0x324>)
    1a82:	58d3      	ldr	r3, [r2, r3]
    1a84:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    1a86:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1a88:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    1a8a:	2301      	movs	r3, #1
    1a8c:	e01a      	b.n	1ac4 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    1a8e:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    1a90:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1a92:	2510      	movs	r5, #16
    1a94:	e016      	b.n	1ac4 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    1a96:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1a98:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    1a9a:	2301      	movs	r3, #1
    1a9c:	e012      	b.n	1ac4 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    1a9e:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1aa0:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    1aa2:	2300      	movs	r3, #0
    1aa4:	e00e      	b.n	1ac4 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1aa6:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    1aa8:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1aaa:	2300      	movs	r3, #0
    1aac:	e00a      	b.n	1ac4 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1aae:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    1ab0:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1ab2:	2300      	movs	r3, #0
    1ab4:	e006      	b.n	1ac4 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1ab6:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    1ab8:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1aba:	2300      	movs	r3, #0
    1abc:	e002      	b.n	1ac4 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    1abe:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1ac0:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    1ac2:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    1ac4:	011b      	lsls	r3, r3, #4
    1ac6:	2170      	movs	r1, #112	; 0x70
    1ac8:	400b      	ands	r3, r1
    1aca:	4313      	orrs	r3, r2
    1acc:	9a01      	ldr	r2, [sp, #4]
    1ace:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1ad0:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    1ad2:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1ad4:	2b3f      	cmp	r3, #63	; 0x3f
    1ad6:	d900      	bls.n	1ada <adc_init+0x1ce>
    1ad8:	e124      	b.n	1d24 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    1ada:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1adc:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1ade:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    1ae0:	b25b      	sxtb	r3, r3
    1ae2:	2b00      	cmp	r3, #0
    1ae4:	dbfb      	blt.n	1ade <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    1ae6:	7ce2      	ldrb	r2, [r4, #19]
    1ae8:	8863      	ldrh	r3, [r4, #2]
    1aea:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    1aec:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    1aee:	5ca2      	ldrb	r2, [r4, r2]
    1af0:	00d2      	lsls	r2, r2, #3
    1af2:	4313      	orrs	r3, r2
    1af4:	7d22      	ldrb	r2, [r4, #20]
    1af6:	0092      	lsls	r2, r2, #2
    1af8:	4313      	orrs	r3, r2
    1afa:	7ca2      	ldrb	r2, [r4, #18]
    1afc:	0052      	lsls	r2, r2, #1
    1afe:	4313      	orrs	r3, r2
    1b00:	432b      	orrs	r3, r5
    1b02:	9801      	ldr	r0, [sp, #4]
    1b04:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    1b06:	7e23      	ldrb	r3, [r4, #24]
    1b08:	2b00      	cmp	r3, #0
    1b0a:	d101      	bne.n	1b10 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1b0c:	6831      	ldr	r1, [r6, #0]
    1b0e:	e097      	b.n	1c40 <adc_init+0x334>
		switch (resolution) {
    1b10:	2d10      	cmp	r5, #16
    1b12:	d05f      	beq.n	1bd4 <adc_init+0x2c8>
    1b14:	d802      	bhi.n	1b1c <adc_init+0x210>
    1b16:	2d00      	cmp	r5, #0
    1b18:	d03c      	beq.n	1b94 <adc_init+0x288>
    1b1a:	e7f7      	b.n	1b0c <adc_init+0x200>
    1b1c:	2d20      	cmp	r5, #32
    1b1e:	d019      	beq.n	1b54 <adc_init+0x248>
    1b20:	2d30      	cmp	r5, #48	; 0x30
    1b22:	d1f3      	bne.n	1b0c <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1b24:	7ce2      	ldrb	r2, [r4, #19]
    1b26:	2a00      	cmp	r2, #0
    1b28:	d00a      	beq.n	1b40 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    1b2a:	69e2      	ldr	r2, [r4, #28]
    1b2c:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1b2e:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1b30:	2aff      	cmp	r2, #255	; 0xff
    1b32:	d900      	bls.n	1b36 <adc_init+0x22a>
    1b34:	e0f6      	b.n	1d24 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    1b36:	6a22      	ldr	r2, [r4, #32]
    1b38:	3280      	adds	r2, #128	; 0x80
    1b3a:	2aff      	cmp	r2, #255	; 0xff
    1b3c:	d900      	bls.n	1b40 <adc_init+0x234>
    1b3e:	e0f1      	b.n	1d24 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1b40:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    1b42:	69e1      	ldr	r1, [r4, #28]
    1b44:	29ff      	cmp	r1, #255	; 0xff
    1b46:	dd00      	ble.n	1b4a <adc_init+0x23e>
    1b48:	e0ec      	b.n	1d24 <adc_init+0x418>
    1b4a:	6a22      	ldr	r2, [r4, #32]
    1b4c:	2aff      	cmp	r2, #255	; 0xff
    1b4e:	dd00      	ble.n	1b52 <adc_init+0x246>
    1b50:	e0e8      	b.n	1d24 <adc_init+0x418>
    1b52:	e7db      	b.n	1b0c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1b54:	7ce2      	ldrb	r2, [r4, #19]
    1b56:	2a00      	cmp	r2, #0
    1b58:	d011      	beq.n	1b7e <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    1b5a:	69e0      	ldr	r0, [r4, #28]
    1b5c:	2280      	movs	r2, #128	; 0x80
    1b5e:	0092      	lsls	r2, r2, #2
    1b60:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1b62:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1b64:	4a33      	ldr	r2, [pc, #204]	; (1c34 <adc_init+0x328>)
    1b66:	4291      	cmp	r1, r2
    1b68:	d900      	bls.n	1b6c <adc_init+0x260>
    1b6a:	e0db      	b.n	1d24 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    1b6c:	6a20      	ldr	r0, [r4, #32]
    1b6e:	2280      	movs	r2, #128	; 0x80
    1b70:	0092      	lsls	r2, r2, #2
    1b72:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1b74:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    1b76:	4a2f      	ldr	r2, [pc, #188]	; (1c34 <adc_init+0x328>)
    1b78:	4291      	cmp	r1, r2
    1b7a:	d900      	bls.n	1b7e <adc_init+0x272>
    1b7c:	e0d2      	b.n	1d24 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1b7e:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    1b80:	4a2c      	ldr	r2, [pc, #176]	; (1c34 <adc_init+0x328>)
    1b82:	69e1      	ldr	r1, [r4, #28]
    1b84:	4291      	cmp	r1, r2
    1b86:	dd00      	ble.n	1b8a <adc_init+0x27e>
    1b88:	e0cc      	b.n	1d24 <adc_init+0x418>
    1b8a:	6a21      	ldr	r1, [r4, #32]
    1b8c:	4291      	cmp	r1, r2
    1b8e:	dd00      	ble.n	1b92 <adc_init+0x286>
    1b90:	e0c8      	b.n	1d24 <adc_init+0x418>
    1b92:	e7bb      	b.n	1b0c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    1b94:	7ce2      	ldrb	r2, [r4, #19]
    1b96:	2a00      	cmp	r2, #0
    1b98:	d011      	beq.n	1bbe <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    1b9a:	69e2      	ldr	r2, [r4, #28]
    1b9c:	2080      	movs	r0, #128	; 0x80
    1b9e:	0100      	lsls	r0, r0, #4
    1ba0:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1ba2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    1ba4:	4a24      	ldr	r2, [pc, #144]	; (1c38 <adc_init+0x32c>)
    1ba6:	4291      	cmp	r1, r2
    1ba8:	d900      	bls.n	1bac <adc_init+0x2a0>
    1baa:	e0bb      	b.n	1d24 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    1bac:	6a22      	ldr	r2, [r4, #32]
    1bae:	2080      	movs	r0, #128	; 0x80
    1bb0:	0100      	lsls	r0, r0, #4
    1bb2:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1bb4:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    1bb6:	4a20      	ldr	r2, [pc, #128]	; (1c38 <adc_init+0x32c>)
    1bb8:	4291      	cmp	r1, r2
    1bba:	d900      	bls.n	1bbe <adc_init+0x2b2>
    1bbc:	e0b2      	b.n	1d24 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1bbe:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    1bc0:	4a1d      	ldr	r2, [pc, #116]	; (1c38 <adc_init+0x32c>)
    1bc2:	69e1      	ldr	r1, [r4, #28]
    1bc4:	4291      	cmp	r1, r2
    1bc6:	dd00      	ble.n	1bca <adc_init+0x2be>
    1bc8:	e0ac      	b.n	1d24 <adc_init+0x418>
    1bca:	6a21      	ldr	r1, [r4, #32]
    1bcc:	4291      	cmp	r1, r2
    1bce:	dd00      	ble.n	1bd2 <adc_init+0x2c6>
    1bd0:	e0a8      	b.n	1d24 <adc_init+0x418>
    1bd2:	e79b      	b.n	1b0c <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1bd4:	7ce2      	ldrb	r2, [r4, #19]
    1bd6:	2a00      	cmp	r2, #0
    1bd8:	d011      	beq.n	1bfe <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    1bda:	69e2      	ldr	r2, [r4, #28]
    1bdc:	2080      	movs	r0, #128	; 0x80
    1bde:	0200      	lsls	r0, r0, #8
    1be0:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1be2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1be4:	4a15      	ldr	r2, [pc, #84]	; (1c3c <adc_init+0x330>)
    1be6:	4291      	cmp	r1, r2
    1be8:	d900      	bls.n	1bec <adc_init+0x2e0>
    1bea:	e09b      	b.n	1d24 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1bec:	6a22      	ldr	r2, [r4, #32]
    1bee:	2080      	movs	r0, #128	; 0x80
    1bf0:	0200      	lsls	r0, r0, #8
    1bf2:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1bf4:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1bf6:	4a11      	ldr	r2, [pc, #68]	; (1c3c <adc_init+0x330>)
    1bf8:	4291      	cmp	r1, r2
    1bfa:	d900      	bls.n	1bfe <adc_init+0x2f2>
    1bfc:	e092      	b.n	1d24 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1bfe:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    1c00:	4a0e      	ldr	r2, [pc, #56]	; (1c3c <adc_init+0x330>)
    1c02:	69e1      	ldr	r1, [r4, #28]
    1c04:	4291      	cmp	r1, r2
    1c06:	dd00      	ble.n	1c0a <adc_init+0x2fe>
    1c08:	e08c      	b.n	1d24 <adc_init+0x418>
    1c0a:	6a21      	ldr	r1, [r4, #32]
    1c0c:	4291      	cmp	r1, r2
    1c0e:	dd00      	ble.n	1c12 <adc_init+0x306>
    1c10:	e088      	b.n	1d24 <adc_init+0x418>
    1c12:	e77b      	b.n	1b0c <adc_init+0x200>
    1c14:	40000400 	.word	0x40000400
    1c18:	40000800 	.word	0x40000800
    1c1c:	000030dd 	.word	0x000030dd
    1c20:	00003051 	.word	0x00003051
    1c24:	0000b35c 	.word	0x0000b35c
    1c28:	000043d9 	.word	0x000043d9
    1c2c:	000031b9 	.word	0x000031b9
    1c30:	0000b288 	.word	0x0000b288
    1c34:	000003ff 	.word	0x000003ff
    1c38:	00000fff 	.word	0x00000fff
    1c3c:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1c40:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    1c42:	b252      	sxtb	r2, r2
    1c44:	2a00      	cmp	r2, #0
    1c46:	dbfb      	blt.n	1c40 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    1c48:	9a01      	ldr	r2, [sp, #4]
    1c4a:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1c4c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1c4e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1c50:	b25b      	sxtb	r3, r3
    1c52:	2b00      	cmp	r3, #0
    1c54:	dbfb      	blt.n	1c4e <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    1c56:	8ba3      	ldrh	r3, [r4, #28]
    1c58:	9801      	ldr	r0, [sp, #4]
    1c5a:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1c5c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1c5e:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    1c60:	b25b      	sxtb	r3, r3
    1c62:	2b00      	cmp	r3, #0
    1c64:	dbfb      	blt.n	1c5e <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    1c66:	8c23      	ldrh	r3, [r4, #32]
    1c68:	9901      	ldr	r1, [sp, #4]
    1c6a:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    1c6c:	232c      	movs	r3, #44	; 0x2c
    1c6e:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    1c70:	2b00      	cmp	r3, #0
    1c72:	d004      	beq.n	1c7e <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    1c74:	3b01      	subs	r3, #1
    1c76:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1c78:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1c7a:	2b0f      	cmp	r3, #15
    1c7c:	d852      	bhi.n	1d24 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    1c7e:	222b      	movs	r2, #43	; 0x2b
    1c80:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1c82:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1c84:	2a0f      	cmp	r2, #15
    1c86:	d84d      	bhi.n	1d24 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1c88:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1c8a:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    1c8c:	b240      	sxtb	r0, r0
    1c8e:	2800      	cmp	r0, #0
    1c90:	dbfb      	blt.n	1c8a <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1c92:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1c94:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    1c96:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    1c98:	68a0      	ldr	r0, [r4, #8]
    1c9a:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    1c9c:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1c9e:	430a      	orrs	r2, r1
    1ca0:	041b      	lsls	r3, r3, #16
			config->negative_input |
    1ca2:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1ca4:	9901      	ldr	r1, [sp, #4]
    1ca6:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    1ca8:	232a      	movs	r3, #42	; 0x2a
    1caa:	5ce3      	ldrb	r3, [r4, r3]
    1cac:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    1cae:	230f      	movs	r3, #15
    1cb0:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    1cb2:	2324      	movs	r3, #36	; 0x24
    1cb4:	5ce3      	ldrb	r3, [r4, r3]
    1cb6:	2b00      	cmp	r3, #0
    1cb8:	d010      	beq.n	1cdc <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1cba:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    1cbc:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1cbe:	4a1d      	ldr	r2, [pc, #116]	; (1d34 <adc_init+0x428>)
    1cc0:	4293      	cmp	r3, r2
    1cc2:	d82f      	bhi.n	1d24 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1cc4:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1cc6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1cc8:	2080      	movs	r0, #128	; 0x80
    1cca:	0100      	lsls	r0, r0, #4
    1ccc:	1819      	adds	r1, r3, r0
    1cce:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    1cd0:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1cd2:	4a18      	ldr	r2, [pc, #96]	; (1d34 <adc_init+0x428>)
    1cd4:	4291      	cmp	r1, r2
    1cd6:	d825      	bhi.n	1d24 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1cd8:	9901      	ldr	r1, [sp, #4]
    1cda:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    1cdc:	4b16      	ldr	r3, [pc, #88]	; (1d38 <adc_init+0x42c>)
    1cde:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1ce0:	0152      	lsls	r2, r2, #5
    1ce2:	23e0      	movs	r3, #224	; 0xe0
    1ce4:	00db      	lsls	r3, r3, #3
    1ce6:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    1ce8:	4b14      	ldr	r3, [pc, #80]	; (1d3c <adc_init+0x430>)
    1cea:	6858      	ldr	r0, [r3, #4]
    1cec:	0141      	lsls	r1, r0, #5
    1cee:	681b      	ldr	r3, [r3, #0]
    1cf0:	0edb      	lsrs	r3, r3, #27
    1cf2:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1cf4:	b2db      	uxtb	r3, r3
    1cf6:	4313      	orrs	r3, r2
    1cf8:	9901      	ldr	r1, [sp, #4]
    1cfa:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    1cfc:	2000      	movs	r0, #0
    1cfe:	e011      	b.n	1d24 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    1d00:	2017      	movs	r0, #23
    1d02:	e00f      	b.n	1d24 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    1d04:	2300      	movs	r3, #0
    1d06:	60b3      	str	r3, [r6, #8]
    1d08:	60f3      	str	r3, [r6, #12]
    1d0a:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    1d0c:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    1d0e:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    1d10:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    1d12:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    1d14:	4b0a      	ldr	r3, [pc, #40]	; (1d40 <adc_init+0x434>)
    1d16:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    1d18:	232a      	movs	r3, #42	; 0x2a
    1d1a:	5ce3      	ldrb	r3, [r4, r3]
    1d1c:	2b00      	cmp	r3, #0
    1d1e:	d100      	bne.n	1d22 <adc_init+0x416>
    1d20:	e619      	b.n	1956 <adc_init+0x4a>
    1d22:	e61e      	b.n	1962 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    1d24:	b019      	add	sp, #100	; 0x64
    1d26:	bc3c      	pop	{r2, r3, r4, r5}
    1d28:	4690      	mov	r8, r2
    1d2a:	4699      	mov	r9, r3
    1d2c:	46a2      	mov	sl, r4
    1d2e:	46ab      	mov	fp, r5
    1d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d32:	46c0      	nop			; (mov r8, r8)
    1d34:	00000fff 	.word	0x00000fff
    1d38:	00806024 	.word	0x00806024
    1d3c:	00806020 	.word	0x00806020
    1d40:	2000249c 	.word	0x2000249c

00001d44 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    1d44:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    1d46:	4b2d      	ldr	r3, [pc, #180]	; (1dfc <ADC_Handler+0xb8>)
    1d48:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    1d4a:	6823      	ldr	r3, [r4, #0]
    1d4c:	7e1d      	ldrb	r5, [r3, #24]
    1d4e:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    1d50:	07e9      	lsls	r1, r5, #31
    1d52:	d535      	bpl.n	1dc0 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1d54:	7ee2      	ldrb	r2, [r4, #27]
    1d56:	07d1      	lsls	r1, r2, #31
    1d58:	d532      	bpl.n	1dc0 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    1d5a:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1d5c:	07d1      	lsls	r1, r2, #31
    1d5e:	d52f      	bpl.n	1dc0 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1d60:	2201      	movs	r2, #1
    1d62:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1d64:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1d66:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    1d68:	b25b      	sxtb	r3, r3
    1d6a:	2b00      	cmp	r3, #0
    1d6c:	dbfb      	blt.n	1d66 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    1d6e:	6963      	ldr	r3, [r4, #20]
    1d70:	1c99      	adds	r1, r3, #2
    1d72:	6161      	str	r1, [r4, #20]
    1d74:	8b52      	ldrh	r2, [r2, #26]
    1d76:	b292      	uxth	r2, r2
    1d78:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    1d7a:	8b23      	ldrh	r3, [r4, #24]
    1d7c:	3b01      	subs	r3, #1
    1d7e:	b29b      	uxth	r3, r3
    1d80:	8323      	strh	r3, [r4, #24]
    1d82:	2b00      	cmp	r3, #0
    1d84:	d011      	beq.n	1daa <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    1d86:	7f63      	ldrb	r3, [r4, #29]
    1d88:	2b00      	cmp	r3, #0
    1d8a:	d019      	beq.n	1dc0 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1d8c:	6823      	ldr	r3, [r4, #0]
    1d8e:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    1d90:	b252      	sxtb	r2, r2
    1d92:	2a00      	cmp	r2, #0
    1d94:	dbfb      	blt.n	1d8e <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1d96:	7b19      	ldrb	r1, [r3, #12]
    1d98:	2202      	movs	r2, #2
    1d9a:	430a      	orrs	r2, r1
    1d9c:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1d9e:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1da0:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1da2:	b25b      	sxtb	r3, r3
    1da4:	2b00      	cmp	r3, #0
    1da6:	dbfb      	blt.n	1da0 <ADC_Handler+0x5c>
    1da8:	e00a      	b.n	1dc0 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    1daa:	7f23      	ldrb	r3, [r4, #28]
    1dac:	2b05      	cmp	r3, #5
    1dae:	d107      	bne.n	1dc0 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    1db0:	2300      	movs	r3, #0
    1db2:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    1db4:	2301      	movs	r3, #1
    1db6:	6822      	ldr	r2, [r4, #0]
    1db8:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    1dba:	1c20      	adds	r0, r4, #0
    1dbc:	68a3      	ldr	r3, [r4, #8]
    1dbe:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    1dc0:	0769      	lsls	r1, r5, #29
    1dc2:	d50b      	bpl.n	1ddc <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    1dc4:	2304      	movs	r3, #4
    1dc6:	6822      	ldr	r2, [r4, #0]
    1dc8:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1dca:	7ee3      	ldrb	r3, [r4, #27]
    1dcc:	0799      	lsls	r1, r3, #30
    1dce:	d505      	bpl.n	1ddc <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    1dd0:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1dd2:	079a      	lsls	r2, r3, #30
    1dd4:	d502      	bpl.n	1ddc <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    1dd6:	1c20      	adds	r0, r4, #0
    1dd8:	68e3      	ldr	r3, [r4, #12]
    1dda:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    1ddc:	07a9      	lsls	r1, r5, #30
    1dde:	d50b      	bpl.n	1df8 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    1de0:	2302      	movs	r3, #2
    1de2:	6822      	ldr	r2, [r4, #0]
    1de4:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1de6:	7ee3      	ldrb	r3, [r4, #27]
    1de8:	0759      	lsls	r1, r3, #29
    1dea:	d505      	bpl.n	1df8 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    1dec:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1dee:	075a      	lsls	r2, r3, #29
    1df0:	d502      	bpl.n	1df8 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    1df2:	6923      	ldr	r3, [r4, #16]
    1df4:	1c20      	adds	r0, r4, #0
    1df6:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    1df8:	bd38      	pop	{r3, r4, r5, pc}
    1dfa:	46c0      	nop			; (mov r8, r8)
    1dfc:	2000249c 	.word	0x2000249c

00001e00 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1e00:	1c93      	adds	r3, r2, #2
    1e02:	009b      	lsls	r3, r3, #2
    1e04:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    1e06:	2301      	movs	r3, #1
    1e08:	4093      	lsls	r3, r2
    1e0a:	1c1a      	adds	r2, r3, #0
    1e0c:	7e83      	ldrb	r3, [r0, #26]
    1e0e:	431a      	orrs	r2, r3
    1e10:	7682      	strb	r2, [r0, #26]
}
    1e12:	4770      	bx	lr

00001e14 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    1e14:	b510      	push	{r4, lr}
    1e16:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1e18:	8b04      	ldrh	r4, [r0, #24]
    1e1a:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    1e1c:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1e1e:	2c00      	cmp	r4, #0
    1e20:	d11d      	bne.n	1e5e <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    1e22:	7f18      	ldrb	r0, [r3, #28]
    1e24:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1e26:	2805      	cmp	r0, #5
    1e28:	d019      	beq.n	1e5e <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    1e2a:	2005      	movs	r0, #5
    1e2c:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    1e2e:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    1e30:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    1e32:	2201      	movs	r2, #1
    1e34:	6819      	ldr	r1, [r3, #0]
    1e36:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    1e38:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    1e3a:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    1e3c:	2a00      	cmp	r2, #0
    1e3e:	d00e      	beq.n	1e5e <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1e40:	681a      	ldr	r2, [r3, #0]
    1e42:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1e44:	b249      	sxtb	r1, r1
    1e46:	2900      	cmp	r1, #0
    1e48:	dbfb      	blt.n	1e42 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1e4a:	7b10      	ldrb	r0, [r2, #12]
    1e4c:	2102      	movs	r1, #2
    1e4e:	4301      	orrs	r1, r0
    1e50:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1e52:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1e54:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1e56:	b25b      	sxtb	r3, r3
    1e58:	2b00      	cmp	r3, #0
    1e5a:	dbfb      	blt.n	1e54 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    1e5c:	2000      	movs	r0, #0
}
    1e5e:	bd10      	pop	{r4, pc}

00001e60 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    1e60:	b510      	push	{r4, lr}
    1e62:	1c02      	adds	r2, r0, #0
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    1e64:	4b1c      	ldr	r3, [pc, #112]	; (1ed8 <nvm_set_config+0x78>)
    1e66:	69d8      	ldr	r0, [r3, #28]
    1e68:	2104      	movs	r1, #4
    1e6a:	4301      	orrs	r1, r0
    1e6c:	61d9      	str	r1, [r3, #28]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1e6e:	4b1b      	ldr	r3, [pc, #108]	; (1edc <nvm_set_config+0x7c>)
    1e70:	8b18      	ldrh	r0, [r3, #24]
    1e72:	2120      	movs	r1, #32
    1e74:	31ff      	adds	r1, #255	; 0xff
    1e76:	4301      	orrs	r1, r0
    1e78:	8319      	strh	r1, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    1e7a:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1e7c:	2005      	movs	r0, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1e7e:	07d9      	lsls	r1, r3, #31
    1e80:	d528      	bpl.n	1ed4 <nvm_set_config+0x74>
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1e82:	7811      	ldrb	r1, [r2, #0]
    1e84:	0209      	lsls	r1, r1, #8
    1e86:	23c0      	movs	r3, #192	; 0xc0
    1e88:	009b      	lsls	r3, r3, #2
    1e8a:	4019      	ands	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    1e8c:	7853      	ldrb	r3, [r2, #1]
    1e8e:	01db      	lsls	r3, r3, #7
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1e90:	20ff      	movs	r0, #255	; 0xff
    1e92:	4003      	ands	r3, r0
    1e94:	4319      	orrs	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1e96:	78d3      	ldrb	r3, [r2, #3]
    1e98:	049b      	lsls	r3, r3, #18
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    1e9a:	4319      	orrs	r1, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    1e9c:	7893      	ldrb	r3, [r2, #2]
    1e9e:	005b      	lsls	r3, r3, #1
    1ea0:	201e      	movs	r0, #30
    1ea2:	4003      	ands	r3, r0
    1ea4:	4319      	orrs	r1, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    1ea6:	7910      	ldrb	r0, [r2, #4]
    1ea8:	0400      	lsls	r0, r0, #16
    1eaa:	23c0      	movs	r3, #192	; 0xc0
    1eac:	029b      	lsls	r3, r3, #10
    1eae:	4003      	ands	r3, r0
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1eb0:	4319      	orrs	r1, r3
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    1eb2:	4b0a      	ldr	r3, [pc, #40]	; (1edc <nvm_set_config+0x7c>)
    1eb4:	6059      	str	r1, [r3, #4]
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);


	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    1eb6:	6898      	ldr	r0, [r3, #8]
    1eb8:	0340      	lsls	r0, r0, #13
    1eba:	0f40      	lsrs	r0, r0, #29
    1ebc:	4908      	ldr	r1, [pc, #32]	; (1ee0 <nvm_set_config+0x80>)
    1ebe:	2408      	movs	r4, #8
    1ec0:	4084      	lsls	r4, r0
    1ec2:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    1ec4:	6898      	ldr	r0, [r3, #8]
    1ec6:	8048      	strh	r0, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    1ec8:	7852      	ldrb	r2, [r2, #1]
    1eca:	710a      	strb	r2, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1ecc:	8b18      	ldrh	r0, [r3, #24]
    1ece:	05c0      	lsls	r0, r0, #23
		return STATUS_ERR_IO;
    1ed0:	0fc0      	lsrs	r0, r0, #31
    1ed2:	0100      	lsls	r0, r0, #4
	}

	return STATUS_OK;
}
    1ed4:	bd10      	pop	{r4, pc}
    1ed6:	46c0      	nop			; (mov r8, r8)
    1ed8:	40000400 	.word	0x40000400
    1edc:	41004000 	.word	0x41004000
    1ee0:	200000dc 	.word	0x200000dc

00001ee4 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    1ee4:	b530      	push	{r4, r5, lr}
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    1ee6:	4b1d      	ldr	r3, [pc, #116]	; (1f5c <nvm_execute_command+0x78>)
    1ee8:	885a      	ldrh	r2, [r3, #2]
    1eea:	881b      	ldrh	r3, [r3, #0]
    1eec:	435a      	muls	r2, r3
		return STATUS_ERR_BAD_ADDRESS;
    1eee:	2318      	movs	r3, #24
		const uint32_t parameter)
{
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    1ef0:	428a      	cmp	r2, r1
    1ef2:	d331      	bcc.n	1f58 <nvm_execute_command+0x74>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* turn off cache before issuing flash commands */
	temp = nvm_module->CTRLB.reg;
    1ef4:	4b1a      	ldr	r3, [pc, #104]	; (1f60 <nvm_execute_command+0x7c>)
    1ef6:	685c      	ldr	r4, [r3, #4]
	nvm_module->CTRLB.reg = temp | NVMCTRL_CTRLB_CACHEDIS;
    1ef8:	2280      	movs	r2, #128	; 0x80
    1efa:	02d2      	lsls	r2, r2, #11
    1efc:	4322      	orrs	r2, r4
    1efe:	605a      	str	r2, [r3, #4]

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1f00:	8b1d      	ldrh	r5, [r3, #24]
    1f02:	2220      	movs	r2, #32
    1f04:	32ff      	adds	r2, #255	; 0xff
    1f06:	432a      	orrs	r2, r5
    1f08:	831a      	strh	r2, [r3, #24]
    1f0a:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1f0c:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1f0e:	07d5      	lsls	r5, r2, #31
    1f10:	d522      	bpl.n	1f58 <nvm_execute_command+0x74>
		return STATUS_BUSY;
	}

	switch (command) {
    1f12:	2845      	cmp	r0, #69	; 0x45
    1f14:	d81f      	bhi.n	1f56 <nvm_execute_command+0x72>
    1f16:	0083      	lsls	r3, r0, #2
    1f18:	4a12      	ldr	r2, [pc, #72]	; (1f64 <nvm_execute_command+0x80>)
    1f1a:	58d3      	ldr	r3, [r2, r3]
    1f1c:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1f1e:	4b10      	ldr	r3, [pc, #64]	; (1f60 <nvm_execute_command+0x7c>)
    1f20:	8b1a      	ldrh	r2, [r3, #24]
				return STATUS_ERR_IO;
    1f22:	2310      	movs	r3, #16
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1f24:	05d5      	lsls	r5, r2, #23
    1f26:	d417      	bmi.n	1f58 <nvm_execute_command+0x74>
				return STATUS_ERR_IO;
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1f28:	0889      	lsrs	r1, r1, #2
    1f2a:	0049      	lsls	r1, r1, #1
    1f2c:	4b0c      	ldr	r3, [pc, #48]	; (1f60 <nvm_execute_command+0x7c>)
    1f2e:	61d9      	str	r1, [r3, #28]
			break;
    1f30:	e003      	b.n	1f3a <nvm_execute_command+0x56>
		case NVM_COMMAND_WRITE_PAGE:
		case NVM_COMMAND_LOCK_REGION:
		case NVM_COMMAND_UNLOCK_REGION:

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1f32:	0889      	lsrs	r1, r1, #2
    1f34:	0049      	lsls	r1, r1, #1
    1f36:	4b0a      	ldr	r3, [pc, #40]	; (1f60 <nvm_execute_command+0x7c>)
    1f38:	61d9      	str	r1, [r3, #28]
		default:
			return STATUS_ERR_INVALID_ARG;
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    1f3a:	23a5      	movs	r3, #165	; 0xa5
    1f3c:	021b      	lsls	r3, r3, #8
    1f3e:	4318      	orrs	r0, r3
    1f40:	4b07      	ldr	r3, [pc, #28]	; (1f60 <nvm_execute_command+0x7c>)
    1f42:	8018      	strh	r0, [r3, #0]
    1f44:	1c19      	adds	r1, r3, #0
    1f46:	2201      	movs	r2, #1
    1f48:	7d0b      	ldrb	r3, [r1, #20]

	/* Wait for the nvm controller to become ready */
	while (!nvm_is_ready()) {
    1f4a:	4213      	tst	r3, r2
    1f4c:	d0fc      	beq.n	1f48 <nvm_execute_command+0x64>
	}

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;
    1f4e:	4b04      	ldr	r3, [pc, #16]	; (1f60 <nvm_execute_command+0x7c>)
    1f50:	605c      	str	r4, [r3, #4]

	return STATUS_OK;
    1f52:	2300      	movs	r3, #0
    1f54:	e000      	b.n	1f58 <nvm_execute_command+0x74>
		case NVM_COMMAND_ENTER_LOW_POWER_MODE:
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
    1f56:	2317      	movs	r3, #23

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;

	return STATUS_OK;
}
    1f58:	1c18      	adds	r0, r3, #0
    1f5a:	bd30      	pop	{r4, r5, pc}
    1f5c:	200000dc 	.word	0x200000dc
    1f60:	41004000 	.word	0x41004000
    1f64:	0000b3ac 	.word	0x0000b3ac

00001f68 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    1f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f6a:	1c05      	adds	r5, r0, #0
	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1f6c:	4b1d      	ldr	r3, [pc, #116]	; (1fe4 <nvm_write_buffer+0x7c>)
    1f6e:	881c      	ldrh	r4, [r3, #0]
    1f70:	885b      	ldrh	r3, [r3, #2]
    1f72:	4363      	muls	r3, r4
		return STATUS_ERR_BAD_ADDRESS;
    1f74:	2018      	movs	r0, #24
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
	/* Check if the destination address is valid */
	if (destination_address >
    1f76:	42ab      	cmp	r3, r5
    1f78:	d333      	bcc.n	1fe2 <nvm_write_buffer+0x7a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    1f7a:	1e63      	subs	r3, r4, #1
    1f7c:	422b      	tst	r3, r5
    1f7e:	d130      	bne.n	1fe2 <nvm_write_buffer+0x7a>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    1f80:	2017      	movs	r0, #23
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    1f82:	4294      	cmp	r4, r2
    1f84:	d32d      	bcc.n	1fe2 <nvm_write_buffer+0x7a>
    1f86:	4b18      	ldr	r3, [pc, #96]	; (1fe8 <nvm_write_buffer+0x80>)
    1f88:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1f8a:	2005      	movs	r0, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1f8c:	07dc      	lsls	r4, r3, #31
    1f8e:	d528      	bpl.n	1fe2 <nvm_write_buffer+0x7a>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    1f90:	4816      	ldr	r0, [pc, #88]	; (1fec <nvm_write_buffer+0x84>)
    1f92:	4b15      	ldr	r3, [pc, #84]	; (1fe8 <nvm_write_buffer+0x80>)
    1f94:	8018      	strh	r0, [r3, #0]
    1f96:	1c1c      	adds	r4, r3, #0
    1f98:	2001      	movs	r0, #1
    1f9a:	7d23      	ldrb	r3, [r4, #20]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    1f9c:	4203      	tst	r3, r0
    1f9e:	d0fc      	beq.n	1f9a <nvm_write_buffer+0x32>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1fa0:	4b11      	ldr	r3, [pc, #68]	; (1fe8 <nvm_write_buffer+0x80>)
    1fa2:	8b1c      	ldrh	r4, [r3, #24]
    1fa4:	2020      	movs	r0, #32
    1fa6:	30ff      	adds	r0, #255	; 0xff
    1fa8:	4320      	orrs	r0, r4
    1faa:	8318      	strh	r0, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    1fac:	0868      	lsrs	r0, r5, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1fae:	2a00      	cmp	r2, #0
    1fb0:	d012      	beq.n	1fd8 <nvm_write_buffer+0x70>
    1fb2:	0040      	lsls	r0, r0, #1
    1fb4:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    1fb6:	1e56      	subs	r6, r2, #1
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    1fb8:	5ccc      	ldrb	r4, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    1fba:	42b3      	cmp	r3, r6
    1fbc:	da03      	bge.n	1fc6 <nvm_write_buffer+0x5e>
			data |= (buffer[i + 1] << 8);
    1fbe:	18cf      	adds	r7, r1, r3
    1fc0:	787f      	ldrb	r7, [r7, #1]
    1fc2:	023f      	lsls	r7, r7, #8
    1fc4:	433c      	orrs	r4, r7
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    1fc6:	8004      	strh	r4, [r0, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1fc8:	3302      	adds	r3, #2
    1fca:	b29b      	uxth	r3, r3
    1fcc:	3002      	adds	r0, #2
    1fce:	429a      	cmp	r2, r3
    1fd0:	d8f2      	bhi.n	1fb8 <nvm_write_buffer+0x50>
	if (length < NVMCTRL_PAGE_SIZE) {
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
	}

	return STATUS_OK;
    1fd2:	2000      	movs	r0, #0
		NVM_MEMORY[nvm_address++] = data;
	}

	/* Perform a manual NVM write when the length of data to be programmed is
	 * less than page size */
	if (length < NVMCTRL_PAGE_SIZE) {
    1fd4:	2a3f      	cmp	r2, #63	; 0x3f
    1fd6:	d804      	bhi.n	1fe2 <nvm_write_buffer+0x7a>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    1fd8:	2004      	movs	r0, #4
    1fda:	1c29      	adds	r1, r5, #0
    1fdc:	2200      	movs	r2, #0
    1fde:	4b04      	ldr	r3, [pc, #16]	; (1ff0 <nvm_write_buffer+0x88>)
    1fe0:	4798      	blx	r3
				destination_address, 0);
	}

	return STATUS_OK;
}
    1fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1fe4:	200000dc 	.word	0x200000dc
    1fe8:	41004000 	.word	0x41004000
    1fec:	ffffa544 	.word	0xffffa544
    1ff0:	00001ee5 	.word	0x00001ee5

00001ff4 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    1ff4:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1ff6:	4b19      	ldr	r3, [pc, #100]	; (205c <STACK_SIZE+0x5c>)
    1ff8:	881c      	ldrh	r4, [r3, #0]
    1ffa:	885d      	ldrh	r5, [r3, #2]
    1ffc:	4365      	muls	r5, r4
		return STATUS_ERR_BAD_ADDRESS;
    1ffe:	2318      	movs	r3, #24
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    2000:	4285      	cmp	r5, r0
    2002:	d329      	bcc.n	2058 <STACK_SIZE+0x58>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    2004:	1e65      	subs	r5, r4, #1
    2006:	4205      	tst	r5, r0
    2008:	d126      	bne.n	2058 <STACK_SIZE+0x58>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    200a:	2317      	movs	r3, #23
	if (source_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    200c:	4294      	cmp	r4, r2
    200e:	d323      	bcc.n	2058 <STACK_SIZE+0x58>
    2010:	4b13      	ldr	r3, [pc, #76]	; (2060 <STACK_SIZE+0x60>)
    2012:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    2014:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2016:	07e5      	lsls	r5, r4, #31
    2018:	d51e      	bpl.n	2058 <STACK_SIZE+0x58>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    201a:	4b11      	ldr	r3, [pc, #68]	; (2060 <STACK_SIZE+0x60>)
    201c:	8b1d      	ldrh	r5, [r3, #24]
    201e:	2420      	movs	r4, #32
    2020:	34ff      	adds	r4, #255	; 0xff
    2022:	432c      	orrs	r4, r5
    2024:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    2026:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2028:	2a00      	cmp	r2, #0
    202a:	d012      	beq.n	2052 <STACK_SIZE+0x52>
    202c:	0040      	lsls	r0, r0, #1
    202e:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2030:	1e56      	subs	r6, r2, #1
    2032:	181c      	adds	r4, r3, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    2034:	8825      	ldrh	r5, [r4, #0]
    2036:	b2ad      	uxth	r5, r5

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    2038:	041c      	lsls	r4, r3, #16
    203a:	0c24      	lsrs	r4, r4, #16
    203c:	550d      	strb	r5, [r1, r4]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    203e:	42b4      	cmp	r4, r6
    2040:	da02      	bge.n	2048 <STACK_SIZE+0x48>
			buffer[i + 1] = (data >> 8);
    2042:	190c      	adds	r4, r1, r4
    2044:	0a2d      	lsrs	r5, r5, #8
    2046:	7065      	strb	r5, [r4, #1]
    2048:	3302      	adds	r3, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    204a:	b29c      	uxth	r4, r3
    204c:	42a2      	cmp	r2, r4
    204e:	d8f0      	bhi.n	2032 <STACK_SIZE+0x32>
    2050:	e001      	b.n	2056 <STACK_SIZE+0x56>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    2052:	2300      	movs	r3, #0
    2054:	e000      	b.n	2058 <STACK_SIZE+0x58>
    2056:	2300      	movs	r3, #0
}
    2058:	1c18      	adds	r0, r3, #0
    205a:	bd70      	pop	{r4, r5, r6, pc}
    205c:	200000dc 	.word	0x200000dc
    2060:	41004000 	.word	0x41004000

00002064 <nvm_erase_row>:
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2064:	4b0e      	ldr	r3, [pc, #56]	; (20a0 <nvm_erase_row+0x3c>)
    2066:	881a      	ldrh	r2, [r3, #0]
    2068:	8859      	ldrh	r1, [r3, #2]
    206a:	4351      	muls	r1, r2
		return STATUS_ERR_BAD_ADDRESS;
    206c:	2318      	movs	r3, #24
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
    206e:	4281      	cmp	r1, r0
    2070:	d314      	bcc.n	209c <nvm_erase_row+0x38>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    2072:	0092      	lsls	r2, r2, #2
    2074:	3a01      	subs	r2, #1
    2076:	4210      	tst	r0, r2
    2078:	d110      	bne.n	209c <nvm_erase_row+0x38>
    207a:	4b0a      	ldr	r3, [pc, #40]	; (20a4 <nvm_erase_row+0x40>)
    207c:	7d1a      	ldrb	r2, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    207e:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2080:	07d1      	lsls	r1, r2, #31
    2082:	d50b      	bpl.n	209c <nvm_erase_row+0x38>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    2084:	4b07      	ldr	r3, [pc, #28]	; (20a4 <nvm_erase_row+0x40>)
    2086:	8b19      	ldrh	r1, [r3, #24]
    2088:	2220      	movs	r2, #32
    208a:	32ff      	adds	r2, #255	; 0xff
    208c:	430a      	orrs	r2, r1
    208e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    2090:	0880      	lsrs	r0, r0, #2
    2092:	0040      	lsls	r0, r0, #1
    2094:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    2096:	4a04      	ldr	r2, [pc, #16]	; (20a8 <nvm_erase_row+0x44>)
    2098:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    209a:	2300      	movs	r3, #0
}
    209c:	1c18      	adds	r0, r3, #0
    209e:	4770      	bx	lr
    20a0:	200000dc 	.word	0x200000dc
    20a4:	41004000 	.word	0x41004000
    20a8:	ffffa502 	.word	0xffffa502

000020ac <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    20ac:	4b15      	ldr	r3, [pc, #84]	; (2104 <nvm_get_parameters+0x58>)
    20ae:	8b19      	ldrh	r1, [r3, #24]
    20b0:	2220      	movs	r2, #32
    20b2:	32ff      	adds	r2, #255	; 0xff
    20b4:	430a      	orrs	r2, r1
    20b6:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    20b8:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    20ba:	035a      	lsls	r2, r3, #13
    20bc:	0f52      	lsrs	r2, r2, #29
    20be:	2108      	movs	r1, #8
    20c0:	4091      	lsls	r1, r2

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
    20c2:	7001      	strb	r1, [r0, #0]
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    20c4:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    20c6:	4b10      	ldr	r3, [pc, #64]	; (2108 <nvm_get_parameters+0x5c>)
    20c8:	881b      	ldrh	r3, [r3, #0]
    20ca:	065b      	lsls	r3, r3, #25
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    20cc:	0f5b      	lsrs	r3, r3, #29

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    20ce:	b29a      	uxth	r2, r3
    20d0:	2a07      	cmp	r2, #7
    20d2:	d102      	bne.n	20da <nvm_get_parameters+0x2e>
		parameters->eeprom_number_of_pages = 0;
    20d4:	2300      	movs	r3, #0
    20d6:	6043      	str	r3, [r0, #4]
    20d8:	e004      	b.n	20e4 <nvm_get_parameters+0x38>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    20da:	2206      	movs	r2, #6
    20dc:	1ad3      	subs	r3, r2, r3
    20de:	2204      	movs	r2, #4
    20e0:	409a      	lsls	r2, r3
	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
    20e2:	6042      	str	r2, [r0, #4]
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    20e4:	4b08      	ldr	r3, [pc, #32]	; (2108 <nvm_get_parameters+0x5c>)
    20e6:	881a      	ldrh	r2, [r3, #0]
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
    20e8:	2307      	movs	r3, #7
    20ea:	4013      	ands	r3, r2
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    20ec:	2b07      	cmp	r3, #7
    20ee:	d102      	bne.n	20f6 <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
    20f0:	2300      	movs	r3, #0
    20f2:	6083      	str	r3, [r0, #8]
    20f4:	e004      	b.n	2100 <nvm_get_parameters+0x54>
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    20f6:	2207      	movs	r2, #7
    20f8:	1ad3      	subs	r3, r2, r3
    20fa:	2204      	movs	r2, #4
    20fc:	409a      	lsls	r2, r3
	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
    20fe:	6082      	str	r2, [r0, #8]
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    2100:	4770      	bx	lr
    2102:	46c0      	nop			; (mov r8, r8)
    2104:	41004000 	.word	0x41004000
    2108:	00804000 	.word	0x00804000

0000210c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    210c:	b500      	push	{lr}
    210e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2110:	ab01      	add	r3, sp, #4
    2112:	2280      	movs	r2, #128	; 0x80
    2114:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2116:	780a      	ldrb	r2, [r1, #0]
    2118:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    211a:	784a      	ldrb	r2, [r1, #1]
    211c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    211e:	788a      	ldrb	r2, [r1, #2]
    2120:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2122:	1c19      	adds	r1, r3, #0
    2124:	4b01      	ldr	r3, [pc, #4]	; (212c <port_pin_set_config+0x20>)
    2126:	4798      	blx	r3
}
    2128:	b003      	add	sp, #12
    212a:	bd00      	pop	{pc}
    212c:	000031b9 	.word	0x000031b9

00002130 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    2130:	b510      	push	{r4, lr}
    2132:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2134:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2136:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2138:	4299      	cmp	r1, r3
    213a:	d30c      	bcc.n	2156 <_sercom_get_sync_baud_val+0x26>
    213c:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    213e:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    2140:	1c60      	adds	r0, r4, #1
    2142:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    2144:	428b      	cmp	r3, r1
    2146:	d801      	bhi.n	214c <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    2148:	1c04      	adds	r4, r0, #0
    214a:	e7f8      	b.n	213e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    214c:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    214e:	2cff      	cmp	r4, #255	; 0xff
    2150:	d801      	bhi.n	2156 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    2152:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    2154:	2000      	movs	r0, #0
	}
}
    2156:	bd10      	pop	{r4, pc}

00002158 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2158:	b5f0      	push	{r4, r5, r6, r7, lr}
    215a:	465f      	mov	r7, fp
    215c:	4656      	mov	r6, sl
    215e:	464d      	mov	r5, r9
    2160:	4644      	mov	r4, r8
    2162:	b4f0      	push	{r4, r5, r6, r7}
    2164:	b087      	sub	sp, #28
    2166:	1c06      	adds	r6, r0, #0
    2168:	1c0d      	adds	r5, r1, #0
    216a:	9204      	str	r2, [sp, #16]
    216c:	aa10      	add	r2, sp, #64	; 0x40
    216e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2170:	1c32      	adds	r2, r6, #0
    2172:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2174:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2176:	428a      	cmp	r2, r1
    2178:	d900      	bls.n	217c <_sercom_get_async_baud_val+0x24>
    217a:	e0b3      	b.n	22e4 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    217c:	2b00      	cmp	r3, #0
    217e:	d14b      	bne.n	2218 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2180:	2100      	movs	r1, #0
    2182:	1c32      	adds	r2, r6, #0
    2184:	4c5e      	ldr	r4, [pc, #376]	; (2300 <_sercom_get_async_baud_val+0x1a8>)
    2186:	47a0      	blx	r4
    2188:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    218a:	1c2e      	adds	r6, r5, #0
    218c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    218e:	2000      	movs	r0, #0
    2190:	2100      	movs	r1, #0
    2192:	2200      	movs	r2, #0
    2194:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    2196:	243f      	movs	r4, #63	; 0x3f
    2198:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    219a:	2501      	movs	r5, #1
    219c:	46a8      	mov	r8, r5
    219e:	9002      	str	r0, [sp, #8]
    21a0:	9103      	str	r1, [sp, #12]
    21a2:	4661      	mov	r1, ip
    21a4:	3920      	subs	r1, #32
    21a6:	d403      	bmi.n	21b0 <_sercom_get_async_baud_val+0x58>
    21a8:	4640      	mov	r0, r8
    21aa:	4088      	lsls	r0, r1
    21ac:	4681      	mov	r9, r0
    21ae:	e005      	b.n	21bc <_sercom_get_async_baud_val+0x64>
    21b0:	2120      	movs	r1, #32
    21b2:	4665      	mov	r5, ip
    21b4:	1b4c      	subs	r4, r1, r5
    21b6:	4640      	mov	r0, r8
    21b8:	40e0      	lsrs	r0, r4
    21ba:	4681      	mov	r9, r0
    21bc:	4641      	mov	r1, r8
    21be:	4664      	mov	r4, ip
    21c0:	40a1      	lsls	r1, r4
    21c2:	468a      	mov	sl, r1

		r = r << 1;
    21c4:	1c10      	adds	r0, r2, #0
    21c6:	1c19      	adds	r1, r3, #0
    21c8:	1880      	adds	r0, r0, r2
    21ca:	4159      	adcs	r1, r3
    21cc:	1c02      	adds	r2, r0, #0
    21ce:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    21d0:	465d      	mov	r5, fp
    21d2:	464c      	mov	r4, r9
    21d4:	4225      	tst	r5, r4
    21d6:	d002      	beq.n	21de <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    21d8:	4642      	mov	r2, r8
    21da:	4302      	orrs	r2, r0
    21dc:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    21de:	429f      	cmp	r7, r3
    21e0:	d80c      	bhi.n	21fc <_sercom_get_async_baud_val+0xa4>
    21e2:	d101      	bne.n	21e8 <_sercom_get_async_baud_val+0x90>
    21e4:	4296      	cmp	r6, r2
    21e6:	d809      	bhi.n	21fc <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    21e8:	1b92      	subs	r2, r2, r6
    21ea:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    21ec:	4650      	mov	r0, sl
    21ee:	9d02      	ldr	r5, [sp, #8]
    21f0:	4328      	orrs	r0, r5
    21f2:	4649      	mov	r1, r9
    21f4:	9c03      	ldr	r4, [sp, #12]
    21f6:	4321      	orrs	r1, r4
    21f8:	9002      	str	r0, [sp, #8]
    21fa:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    21fc:	4665      	mov	r5, ip
    21fe:	3d01      	subs	r5, #1
    2200:	46ac      	mov	ip, r5
    2202:	d2ce      	bcs.n	21a2 <_sercom_get_async_baud_val+0x4a>
    2204:	9802      	ldr	r0, [sp, #8]
    2206:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    2208:	4b3c      	ldr	r3, [pc, #240]	; (22fc <_sercom_get_async_baud_val+0x1a4>)
    220a:	4a3b      	ldr	r2, [pc, #236]	; (22f8 <_sercom_get_async_baud_val+0x1a0>)
    220c:	1a12      	subs	r2, r2, r0
    220e:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    2210:	0c12      	lsrs	r2, r2, #16
    2212:	041b      	lsls	r3, r3, #16
    2214:	431a      	orrs	r2, r3
    2216:	e062      	b.n	22de <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    2218:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    221a:	2b01      	cmp	r3, #1
    221c:	d15f      	bne.n	22de <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    221e:	0f4f      	lsrs	r7, r1, #29
    2220:	46b9      	mov	r9, r7
    2222:	00cd      	lsls	r5, r1, #3
    2224:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    2226:	2100      	movs	r1, #0
    2228:	1c32      	adds	r2, r6, #0
    222a:	2300      	movs	r3, #0
    222c:	4c34      	ldr	r4, [pc, #208]	; (2300 <_sercom_get_async_baud_val+0x1a8>)
    222e:	47a0      	blx	r4
    2230:	1c06      	adds	r6, r0, #0
    2232:	1c0f      	adds	r7, r1, #0
    2234:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    2236:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    2238:	9602      	str	r6, [sp, #8]
    223a:	9703      	str	r7, [sp, #12]
    223c:	469a      	mov	sl, r3
    223e:	4650      	mov	r0, sl
    2240:	b2c0      	uxtb	r0, r0
    2242:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2244:	2100      	movs	r1, #0
    2246:	4688      	mov	r8, r1
    2248:	2200      	movs	r2, #0
    224a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    224c:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    224e:	1c27      	adds	r7, r4, #0
    2250:	3f20      	subs	r7, #32
    2252:	d403      	bmi.n	225c <_sercom_get_async_baud_val+0x104>
    2254:	1c2e      	adds	r6, r5, #0
    2256:	40be      	lsls	r6, r7
    2258:	9601      	str	r6, [sp, #4]
    225a:	e004      	b.n	2266 <_sercom_get_async_baud_val+0x10e>
    225c:	2020      	movs	r0, #32
    225e:	1b07      	subs	r7, r0, r4
    2260:	1c29      	adds	r1, r5, #0
    2262:	40f9      	lsrs	r1, r7
    2264:	9101      	str	r1, [sp, #4]
    2266:	1c2e      	adds	r6, r5, #0
    2268:	40a6      	lsls	r6, r4
    226a:	9600      	str	r6, [sp, #0]

		r = r << 1;
    226c:	1c10      	adds	r0, r2, #0
    226e:	1c19      	adds	r1, r3, #0
    2270:	1880      	adds	r0, r0, r2
    2272:	4159      	adcs	r1, r3
    2274:	1c02      	adds	r2, r0, #0
    2276:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    2278:	465f      	mov	r7, fp
    227a:	4037      	ands	r7, r6
    227c:	46bc      	mov	ip, r7
    227e:	9e01      	ldr	r6, [sp, #4]
    2280:	464f      	mov	r7, r9
    2282:	403e      	ands	r6, r7
    2284:	4667      	mov	r7, ip
    2286:	433e      	orrs	r6, r7
    2288:	d002      	beq.n	2290 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    228a:	1c2a      	adds	r2, r5, #0
    228c:	4302      	orrs	r2, r0
    228e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    2290:	9803      	ldr	r0, [sp, #12]
    2292:	4298      	cmp	r0, r3
    2294:	d80b      	bhi.n	22ae <_sercom_get_async_baud_val+0x156>
    2296:	d102      	bne.n	229e <_sercom_get_async_baud_val+0x146>
    2298:	9902      	ldr	r1, [sp, #8]
    229a:	4291      	cmp	r1, r2
    229c:	d807      	bhi.n	22ae <_sercom_get_async_baud_val+0x156>
			r = r - d;
    229e:	9e02      	ldr	r6, [sp, #8]
    22a0:	9f03      	ldr	r7, [sp, #12]
    22a2:	1b92      	subs	r2, r2, r6
    22a4:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    22a6:	4647      	mov	r7, r8
    22a8:	9800      	ldr	r0, [sp, #0]
    22aa:	4307      	orrs	r7, r0
    22ac:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    22ae:	3c01      	subs	r4, #1
    22b0:	d2cd      	bcs.n	224e <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    22b2:	4641      	mov	r1, r8
    22b4:	4652      	mov	r2, sl
    22b6:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    22b8:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    22ba:	4c12      	ldr	r4, [pc, #72]	; (2304 <_sercom_get_async_baud_val+0x1ac>)
    22bc:	42a3      	cmp	r3, r4
    22be:	d908      	bls.n	22d2 <_sercom_get_async_baud_val+0x17a>
    22c0:	9a05      	ldr	r2, [sp, #20]
    22c2:	3201      	adds	r2, #1
    22c4:	b2d2      	uxtb	r2, r2
    22c6:	9205      	str	r2, [sp, #20]
    22c8:	2601      	movs	r6, #1
    22ca:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    22cc:	4657      	mov	r7, sl
    22ce:	2f08      	cmp	r7, #8
    22d0:	d1b5      	bne.n	223e <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    22d2:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    22d4:	9805      	ldr	r0, [sp, #20]
    22d6:	2808      	cmp	r0, #8
    22d8:	d004      	beq.n	22e4 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    22da:	0342      	lsls	r2, r0, #13
    22dc:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    22de:	9c04      	ldr	r4, [sp, #16]
    22e0:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    22e2:	2400      	movs	r4, #0
}
    22e4:	1c20      	adds	r0, r4, #0
    22e6:	b007      	add	sp, #28
    22e8:	bc3c      	pop	{r2, r3, r4, r5}
    22ea:	4690      	mov	r8, r2
    22ec:	4699      	mov	r9, r3
    22ee:	46a2      	mov	sl, r4
    22f0:	46ab      	mov	fp, r5
    22f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    22f4:	46c0      	nop			; (mov r8, r8)
    22f6:	46c0      	nop			; (mov r8, r8)
    22f8:	00000000 	.word	0x00000000
    22fc:	00000001 	.word	0x00000001
    2300:	00008481 	.word	0x00008481
    2304:	00001fff 	.word	0x00001fff

00002308 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    2308:	b510      	push	{r4, lr}
    230a:	b082      	sub	sp, #8
    230c:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    230e:	4b0f      	ldr	r3, [pc, #60]	; (234c <sercom_set_gclk_generator+0x44>)
    2310:	781b      	ldrb	r3, [r3, #0]
    2312:	2b00      	cmp	r3, #0
    2314:	d001      	beq.n	231a <sercom_set_gclk_generator+0x12>
    2316:	2900      	cmp	r1, #0
    2318:	d00d      	beq.n	2336 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    231a:	a901      	add	r1, sp, #4
    231c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    231e:	2013      	movs	r0, #19
    2320:	4b0b      	ldr	r3, [pc, #44]	; (2350 <sercom_set_gclk_generator+0x48>)
    2322:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    2324:	2013      	movs	r0, #19
    2326:	4b0b      	ldr	r3, [pc, #44]	; (2354 <sercom_set_gclk_generator+0x4c>)
    2328:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    232a:	4b08      	ldr	r3, [pc, #32]	; (234c <sercom_set_gclk_generator+0x44>)
    232c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    232e:	2201      	movs	r2, #1
    2330:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    2332:	2000      	movs	r0, #0
    2334:	e007      	b.n	2346 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    2336:	4b05      	ldr	r3, [pc, #20]	; (234c <sercom_set_gclk_generator+0x44>)
    2338:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    233a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    233c:	1b14      	subs	r4, r2, r4
    233e:	1e62      	subs	r2, r4, #1
    2340:	4194      	sbcs	r4, r2
    2342:	4264      	negs	r4, r4
    2344:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    2346:	b002      	add	sp, #8
    2348:	bd10      	pop	{r4, pc}
    234a:	46c0      	nop			; (mov r8, r8)
    234c:	200000e4 	.word	0x200000e4
    2350:	000030dd 	.word	0x000030dd
    2354:	00003051 	.word	0x00003051

00002358 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2358:	4b2e      	ldr	r3, [pc, #184]	; (2414 <_sercom_get_default_pad+0xbc>)
    235a:	4298      	cmp	r0, r3
    235c:	d01c      	beq.n	2398 <_sercom_get_default_pad+0x40>
    235e:	d803      	bhi.n	2368 <_sercom_get_default_pad+0x10>
    2360:	4b2d      	ldr	r3, [pc, #180]	; (2418 <_sercom_get_default_pad+0xc0>)
    2362:	4298      	cmp	r0, r3
    2364:	d007      	beq.n	2376 <_sercom_get_default_pad+0x1e>
    2366:	e04a      	b.n	23fe <_sercom_get_default_pad+0xa6>
    2368:	4b2c      	ldr	r3, [pc, #176]	; (241c <_sercom_get_default_pad+0xc4>)
    236a:	4298      	cmp	r0, r3
    236c:	d025      	beq.n	23ba <_sercom_get_default_pad+0x62>
    236e:	4b2c      	ldr	r3, [pc, #176]	; (2420 <_sercom_get_default_pad+0xc8>)
    2370:	4298      	cmp	r0, r3
    2372:	d033      	beq.n	23dc <_sercom_get_default_pad+0x84>
    2374:	e043      	b.n	23fe <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2376:	2901      	cmp	r1, #1
    2378:	d043      	beq.n	2402 <_sercom_get_default_pad+0xaa>
    237a:	2900      	cmp	r1, #0
    237c:	d004      	beq.n	2388 <_sercom_get_default_pad+0x30>
    237e:	2902      	cmp	r1, #2
    2380:	d006      	beq.n	2390 <_sercom_get_default_pad+0x38>
    2382:	2903      	cmp	r1, #3
    2384:	d006      	beq.n	2394 <_sercom_get_default_pad+0x3c>
    2386:	e001      	b.n	238c <_sercom_get_default_pad+0x34>
    2388:	4826      	ldr	r0, [pc, #152]	; (2424 <_sercom_get_default_pad+0xcc>)
    238a:	e041      	b.n	2410 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    238c:	2000      	movs	r0, #0
    238e:	e03f      	b.n	2410 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2390:	4825      	ldr	r0, [pc, #148]	; (2428 <_sercom_get_default_pad+0xd0>)
    2392:	e03d      	b.n	2410 <_sercom_get_default_pad+0xb8>
    2394:	4825      	ldr	r0, [pc, #148]	; (242c <_sercom_get_default_pad+0xd4>)
    2396:	e03b      	b.n	2410 <_sercom_get_default_pad+0xb8>
    2398:	2901      	cmp	r1, #1
    239a:	d034      	beq.n	2406 <_sercom_get_default_pad+0xae>
    239c:	2900      	cmp	r1, #0
    239e:	d004      	beq.n	23aa <_sercom_get_default_pad+0x52>
    23a0:	2902      	cmp	r1, #2
    23a2:	d006      	beq.n	23b2 <_sercom_get_default_pad+0x5a>
    23a4:	2903      	cmp	r1, #3
    23a6:	d006      	beq.n	23b6 <_sercom_get_default_pad+0x5e>
    23a8:	e001      	b.n	23ae <_sercom_get_default_pad+0x56>
    23aa:	2003      	movs	r0, #3
    23ac:	e030      	b.n	2410 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    23ae:	2000      	movs	r0, #0
    23b0:	e02e      	b.n	2410 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    23b2:	481f      	ldr	r0, [pc, #124]	; (2430 <_sercom_get_default_pad+0xd8>)
    23b4:	e02c      	b.n	2410 <_sercom_get_default_pad+0xb8>
    23b6:	481f      	ldr	r0, [pc, #124]	; (2434 <_sercom_get_default_pad+0xdc>)
    23b8:	e02a      	b.n	2410 <_sercom_get_default_pad+0xb8>
    23ba:	2901      	cmp	r1, #1
    23bc:	d025      	beq.n	240a <_sercom_get_default_pad+0xb2>
    23be:	2900      	cmp	r1, #0
    23c0:	d004      	beq.n	23cc <_sercom_get_default_pad+0x74>
    23c2:	2902      	cmp	r1, #2
    23c4:	d006      	beq.n	23d4 <_sercom_get_default_pad+0x7c>
    23c6:	2903      	cmp	r1, #3
    23c8:	d006      	beq.n	23d8 <_sercom_get_default_pad+0x80>
    23ca:	e001      	b.n	23d0 <_sercom_get_default_pad+0x78>
    23cc:	481a      	ldr	r0, [pc, #104]	; (2438 <_sercom_get_default_pad+0xe0>)
    23ce:	e01f      	b.n	2410 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    23d0:	2000      	movs	r0, #0
    23d2:	e01d      	b.n	2410 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    23d4:	4819      	ldr	r0, [pc, #100]	; (243c <_sercom_get_default_pad+0xe4>)
    23d6:	e01b      	b.n	2410 <_sercom_get_default_pad+0xb8>
    23d8:	4819      	ldr	r0, [pc, #100]	; (2440 <_sercom_get_default_pad+0xe8>)
    23da:	e019      	b.n	2410 <_sercom_get_default_pad+0xb8>
    23dc:	2901      	cmp	r1, #1
    23de:	d016      	beq.n	240e <_sercom_get_default_pad+0xb6>
    23e0:	2900      	cmp	r1, #0
    23e2:	d004      	beq.n	23ee <_sercom_get_default_pad+0x96>
    23e4:	2902      	cmp	r1, #2
    23e6:	d006      	beq.n	23f6 <_sercom_get_default_pad+0x9e>
    23e8:	2903      	cmp	r1, #3
    23ea:	d006      	beq.n	23fa <_sercom_get_default_pad+0xa2>
    23ec:	e001      	b.n	23f2 <_sercom_get_default_pad+0x9a>
    23ee:	4815      	ldr	r0, [pc, #84]	; (2444 <_sercom_get_default_pad+0xec>)
    23f0:	e00e      	b.n	2410 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    23f2:	2000      	movs	r0, #0
    23f4:	e00c      	b.n	2410 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    23f6:	4814      	ldr	r0, [pc, #80]	; (2448 <_sercom_get_default_pad+0xf0>)
    23f8:	e00a      	b.n	2410 <_sercom_get_default_pad+0xb8>
    23fa:	4814      	ldr	r0, [pc, #80]	; (244c <_sercom_get_default_pad+0xf4>)
    23fc:	e008      	b.n	2410 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    23fe:	2000      	movs	r0, #0
    2400:	e006      	b.n	2410 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2402:	4813      	ldr	r0, [pc, #76]	; (2450 <_sercom_get_default_pad+0xf8>)
    2404:	e004      	b.n	2410 <_sercom_get_default_pad+0xb8>
    2406:	4813      	ldr	r0, [pc, #76]	; (2454 <_sercom_get_default_pad+0xfc>)
    2408:	e002      	b.n	2410 <_sercom_get_default_pad+0xb8>
    240a:	4813      	ldr	r0, [pc, #76]	; (2458 <_sercom_get_default_pad+0x100>)
    240c:	e000      	b.n	2410 <_sercom_get_default_pad+0xb8>
    240e:	4813      	ldr	r0, [pc, #76]	; (245c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    2410:	4770      	bx	lr
    2412:	46c0      	nop			; (mov r8, r8)
    2414:	42000c00 	.word	0x42000c00
    2418:	42000800 	.word	0x42000800
    241c:	42001000 	.word	0x42001000
    2420:	42001400 	.word	0x42001400
    2424:	00040003 	.word	0x00040003
    2428:	00060003 	.word	0x00060003
    242c:	00070003 	.word	0x00070003
    2430:	001e0003 	.word	0x001e0003
    2434:	001f0003 	.word	0x001f0003
    2438:	00080003 	.word	0x00080003
    243c:	000a0003 	.word	0x000a0003
    2440:	000b0003 	.word	0x000b0003
    2444:	00100003 	.word	0x00100003
    2448:	00120003 	.word	0x00120003
    244c:	00130003 	.word	0x00130003
    2450:	00050003 	.word	0x00050003
    2454:	00010003 	.word	0x00010003
    2458:	00090003 	.word	0x00090003
    245c:	00110003 	.word	0x00110003

00002460 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2460:	b570      	push	{r4, r5, r6, lr}
    2462:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2464:	4a0e      	ldr	r2, [pc, #56]	; (24a0 <_sercom_get_sercom_inst_index+0x40>)
    2466:	4669      	mov	r1, sp
    2468:	ca70      	ldmia	r2!, {r4, r5, r6}
    246a:	c170      	stmia	r1!, {r4, r5, r6}
    246c:	6812      	ldr	r2, [r2, #0]
    246e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2470:	1c03      	adds	r3, r0, #0
    2472:	9a00      	ldr	r2, [sp, #0]
    2474:	4282      	cmp	r2, r0
    2476:	d00f      	beq.n	2498 <_sercom_get_sercom_inst_index+0x38>
    2478:	9c01      	ldr	r4, [sp, #4]
    247a:	4284      	cmp	r4, r0
    247c:	d008      	beq.n	2490 <_sercom_get_sercom_inst_index+0x30>
    247e:	9d02      	ldr	r5, [sp, #8]
    2480:	4285      	cmp	r5, r0
    2482:	d007      	beq.n	2494 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2484:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2486:	9e03      	ldr	r6, [sp, #12]
    2488:	429e      	cmp	r6, r3
    248a:	d107      	bne.n	249c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    248c:	2003      	movs	r0, #3
    248e:	e004      	b.n	249a <_sercom_get_sercom_inst_index+0x3a>
    2490:	2001      	movs	r0, #1
    2492:	e002      	b.n	249a <_sercom_get_sercom_inst_index+0x3a>
    2494:	2002      	movs	r0, #2
    2496:	e000      	b.n	249a <_sercom_get_sercom_inst_index+0x3a>
    2498:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    249a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    249c:	b004      	add	sp, #16
    249e:	bd70      	pop	{r4, r5, r6, pc}
    24a0:	0000b4c4 	.word	0x0000b4c4

000024a4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    24a4:	4770      	bx	lr
    24a6:	46c0      	nop			; (mov r8, r8)

000024a8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    24a8:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    24aa:	4b0b      	ldr	r3, [pc, #44]	; (24d8 <_sercom_set_handler+0x30>)
    24ac:	781b      	ldrb	r3, [r3, #0]
    24ae:	2b00      	cmp	r3, #0
    24b0:	d10e      	bne.n	24d0 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    24b2:	4c0a      	ldr	r4, [pc, #40]	; (24dc <_sercom_set_handler+0x34>)
    24b4:	4d0a      	ldr	r5, [pc, #40]	; (24e0 <_sercom_set_handler+0x38>)
    24b6:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    24b8:	4b0a      	ldr	r3, [pc, #40]	; (24e4 <_sercom_set_handler+0x3c>)
    24ba:	2200      	movs	r2, #0
    24bc:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    24be:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    24c0:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    24c2:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    24c4:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    24c6:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    24c8:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    24ca:	2201      	movs	r2, #1
    24cc:	4b02      	ldr	r3, [pc, #8]	; (24d8 <_sercom_set_handler+0x30>)
    24ce:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    24d0:	0080      	lsls	r0, r0, #2
    24d2:	4b02      	ldr	r3, [pc, #8]	; (24dc <_sercom_set_handler+0x34>)
    24d4:	50c1      	str	r1, [r0, r3]
}
    24d6:	bd30      	pop	{r4, r5, pc}
    24d8:	200000e8 	.word	0x200000e8
    24dc:	200000ec 	.word	0x200000ec
    24e0:	000024a5 	.word	0x000024a5
    24e4:	200024a0 	.word	0x200024a0

000024e8 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    24e8:	b530      	push	{r4, r5, lr}
    24ea:	b083      	sub	sp, #12
    24ec:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    24ee:	ac01      	add	r4, sp, #4
    24f0:	1c20      	adds	r0, r4, #0
    24f2:	4905      	ldr	r1, [pc, #20]	; (2508 <_sercom_get_interrupt_vector+0x20>)
    24f4:	2204      	movs	r2, #4
    24f6:	4b05      	ldr	r3, [pc, #20]	; (250c <_sercom_get_interrupt_vector+0x24>)
    24f8:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    24fa:	1c28      	adds	r0, r5, #0
    24fc:	4b04      	ldr	r3, [pc, #16]	; (2510 <_sercom_get_interrupt_vector+0x28>)
    24fe:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2500:	5620      	ldrsb	r0, [r4, r0]
}
    2502:	b003      	add	sp, #12
    2504:	bd30      	pop	{r4, r5, pc}
    2506:	46c0      	nop			; (mov r8, r8)
    2508:	0000b4d4 	.word	0x0000b4d4
    250c:	000043d9 	.word	0x000043d9
    2510:	00002461 	.word	0x00002461

00002514 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2514:	b508      	push	{r3, lr}
    2516:	4b02      	ldr	r3, [pc, #8]	; (2520 <SERCOM0_Handler+0xc>)
    2518:	681b      	ldr	r3, [r3, #0]
    251a:	2000      	movs	r0, #0
    251c:	4798      	blx	r3
    251e:	bd08      	pop	{r3, pc}
    2520:	200000ec 	.word	0x200000ec

00002524 <SERCOM1_Handler>:
    2524:	b508      	push	{r3, lr}
    2526:	4b02      	ldr	r3, [pc, #8]	; (2530 <SERCOM1_Handler+0xc>)
    2528:	685b      	ldr	r3, [r3, #4]
    252a:	2001      	movs	r0, #1
    252c:	4798      	blx	r3
    252e:	bd08      	pop	{r3, pc}
    2530:	200000ec 	.word	0x200000ec

00002534 <SERCOM2_Handler>:
    2534:	b508      	push	{r3, lr}
    2536:	4b02      	ldr	r3, [pc, #8]	; (2540 <SERCOM2_Handler+0xc>)
    2538:	689b      	ldr	r3, [r3, #8]
    253a:	2002      	movs	r0, #2
    253c:	4798      	blx	r3
    253e:	bd08      	pop	{r3, pc}
    2540:	200000ec 	.word	0x200000ec

00002544 <SERCOM3_Handler>:
    2544:	b508      	push	{r3, lr}
    2546:	4b02      	ldr	r3, [pc, #8]	; (2550 <SERCOM3_Handler+0xc>)
    2548:	68db      	ldr	r3, [r3, #12]
    254a:	2003      	movs	r0, #3
    254c:	4798      	blx	r3
    254e:	bd08      	pop	{r3, pc}
    2550:	200000ec 	.word	0x200000ec

00002554 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2554:	4770      	bx	lr
    2556:	46c0      	nop			; (mov r8, r8)

00002558 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2558:	4b0c      	ldr	r3, [pc, #48]	; (258c <cpu_irq_enter_critical+0x34>)
    255a:	681b      	ldr	r3, [r3, #0]
    255c:	2b00      	cmp	r3, #0
    255e:	d110      	bne.n	2582 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2560:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2564:	2b00      	cmp	r3, #0
    2566:	d109      	bne.n	257c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2568:	b672      	cpsid	i
    256a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    256e:	2200      	movs	r2, #0
    2570:	4b07      	ldr	r3, [pc, #28]	; (2590 <cpu_irq_enter_critical+0x38>)
    2572:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2574:	2201      	movs	r2, #1
    2576:	4b07      	ldr	r3, [pc, #28]	; (2594 <cpu_irq_enter_critical+0x3c>)
    2578:	701a      	strb	r2, [r3, #0]
    257a:	e002      	b.n	2582 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    257c:	2200      	movs	r2, #0
    257e:	4b05      	ldr	r3, [pc, #20]	; (2594 <cpu_irq_enter_critical+0x3c>)
    2580:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2582:	4b02      	ldr	r3, [pc, #8]	; (258c <cpu_irq_enter_critical+0x34>)
    2584:	681a      	ldr	r2, [r3, #0]
    2586:	3201      	adds	r2, #1
    2588:	601a      	str	r2, [r3, #0]
}
    258a:	4770      	bx	lr
    258c:	200000fc 	.word	0x200000fc
    2590:	2000000c 	.word	0x2000000c
    2594:	20000100 	.word	0x20000100

00002598 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2598:	4b08      	ldr	r3, [pc, #32]	; (25bc <cpu_irq_leave_critical+0x24>)
    259a:	681a      	ldr	r2, [r3, #0]
    259c:	3a01      	subs	r2, #1
    259e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    25a0:	681b      	ldr	r3, [r3, #0]
    25a2:	2b00      	cmp	r3, #0
    25a4:	d109      	bne.n	25ba <cpu_irq_leave_critical+0x22>
    25a6:	4b06      	ldr	r3, [pc, #24]	; (25c0 <cpu_irq_leave_critical+0x28>)
    25a8:	781b      	ldrb	r3, [r3, #0]
    25aa:	2b00      	cmp	r3, #0
    25ac:	d005      	beq.n	25ba <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    25ae:	2201      	movs	r2, #1
    25b0:	4b04      	ldr	r3, [pc, #16]	; (25c4 <cpu_irq_leave_critical+0x2c>)
    25b2:	701a      	strb	r2, [r3, #0]
    25b4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    25b8:	b662      	cpsie	i
	}
}
    25ba:	4770      	bx	lr
    25bc:	200000fc 	.word	0x200000fc
    25c0:	20000100 	.word	0x20000100
    25c4:	2000000c 	.word	0x2000000c

000025c8 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    25c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    25ca:	465f      	mov	r7, fp
    25cc:	4656      	mov	r6, sl
    25ce:	464d      	mov	r5, r9
    25d0:	4644      	mov	r4, r8
    25d2:	b4f0      	push	{r4, r5, r6, r7}
    25d4:	b093      	sub	sp, #76	; 0x4c
    25d6:	1c05      	adds	r5, r0, #0
    25d8:	1c0c      	adds	r4, r1, #0
    25da:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    25dc:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    25de:	1c08      	adds	r0, r1, #0
    25e0:	4ba9      	ldr	r3, [pc, #676]	; (2888 <usart_init+0x2c0>)
    25e2:	4798      	blx	r3
    25e4:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    25e6:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    25e8:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    25ea:	07d9      	lsls	r1, r3, #31
    25ec:	d500      	bpl.n	25f0 <usart_init+0x28>
    25ee:	e143      	b.n	2878 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    25f0:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    25f2:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    25f4:	079f      	lsls	r7, r3, #30
    25f6:	d500      	bpl.n	25fa <usart_init+0x32>
    25f8:	e13e      	b.n	2878 <usart_init+0x2b0>
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    25fa:	4ba4      	ldr	r3, [pc, #656]	; (288c <usart_init+0x2c4>)
    25fc:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    25fe:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2600:	2701      	movs	r7, #1
    2602:	408f      	lsls	r7, r1
    2604:	1c39      	adds	r1, r7, #0
    2606:	4301      	orrs	r1, r0
    2608:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    260a:	a911      	add	r1, sp, #68	; 0x44
    260c:	272d      	movs	r7, #45	; 0x2d
    260e:	5df3      	ldrb	r3, [r6, r7]
    2610:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2612:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2614:	b2d2      	uxtb	r2, r2
    2616:	4690      	mov	r8, r2
    2618:	1c10      	adds	r0, r2, #0
    261a:	4b9d      	ldr	r3, [pc, #628]	; (2890 <usart_init+0x2c8>)
    261c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    261e:	4640      	mov	r0, r8
    2620:	4b9c      	ldr	r3, [pc, #624]	; (2894 <usart_init+0x2cc>)
    2622:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2624:	5df0      	ldrb	r0, [r6, r7]
    2626:	2100      	movs	r1, #0
    2628:	4b9b      	ldr	r3, [pc, #620]	; (2898 <usart_init+0x2d0>)
    262a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    262c:	7af3      	ldrb	r3, [r6, #11]
    262e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    2630:	2324      	movs	r3, #36	; 0x24
    2632:	5cf3      	ldrb	r3, [r6, r3]
    2634:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    2636:	2325      	movs	r3, #37	; 0x25
    2638:	5cf3      	ldrb	r3, [r6, r3]
    263a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    263c:	7ef3      	ldrb	r3, [r6, #27]
    263e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2640:	7f33      	ldrb	r3, [r6, #28]
    2642:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2644:	6829      	ldr	r1, [r5, #0]
    2646:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2648:	1c08      	adds	r0, r1, #0
    264a:	4b8f      	ldr	r3, [pc, #572]	; (2888 <usart_init+0x2c0>)
    264c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    264e:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    2650:	2200      	movs	r2, #0
    2652:	466b      	mov	r3, sp
    2654:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    2656:	8a32      	ldrh	r2, [r6, #16]
    2658:	9203      	str	r2, [sp, #12]
    265a:	2380      	movs	r3, #128	; 0x80
    265c:	01db      	lsls	r3, r3, #7
    265e:	429a      	cmp	r2, r3
    2660:	d021      	beq.n	26a6 <usart_init+0xde>
    2662:	2380      	movs	r3, #128	; 0x80
    2664:	01db      	lsls	r3, r3, #7
    2666:	429a      	cmp	r2, r3
    2668:	d804      	bhi.n	2674 <usart_init+0xac>
    266a:	2380      	movs	r3, #128	; 0x80
    266c:	019b      	lsls	r3, r3, #6
    266e:	429a      	cmp	r2, r3
    2670:	d011      	beq.n	2696 <usart_init+0xce>
    2672:	e008      	b.n	2686 <usart_init+0xbe>
    2674:	23c0      	movs	r3, #192	; 0xc0
    2676:	01db      	lsls	r3, r3, #7
    2678:	9f03      	ldr	r7, [sp, #12]
    267a:	429f      	cmp	r7, r3
    267c:	d00f      	beq.n	269e <usart_init+0xd6>
    267e:	2380      	movs	r3, #128	; 0x80
    2680:	021b      	lsls	r3, r3, #8
    2682:	429f      	cmp	r7, r3
    2684:	d003      	beq.n	268e <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2686:	2710      	movs	r7, #16
    2688:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    268a:	2700      	movs	r7, #0
    268c:	e00e      	b.n	26ac <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    268e:	2703      	movs	r7, #3
    2690:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2692:	2700      	movs	r7, #0
    2694:	e00a      	b.n	26ac <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2696:	2710      	movs	r7, #16
    2698:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    269a:	2701      	movs	r7, #1
    269c:	e006      	b.n	26ac <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    269e:	2708      	movs	r7, #8
    26a0:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    26a2:	2701      	movs	r7, #1
    26a4:	e002      	b.n	26ac <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    26a6:	2708      	movs	r7, #8
    26a8:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    26aa:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    26ac:	6831      	ldr	r1, [r6, #0]
    26ae:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    26b0:	68f2      	ldr	r2, [r6, #12]
    26b2:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    26b4:	6973      	ldr	r3, [r6, #20]
    26b6:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    26b8:	7e31      	ldrb	r1, [r6, #24]
    26ba:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    26bc:	2326      	movs	r3, #38	; 0x26
    26be:	5cf3      	ldrb	r3, [r6, r3]
    26c0:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    26c2:	6872      	ldr	r2, [r6, #4]
    26c4:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    26c6:	2a00      	cmp	r2, #0
    26c8:	d013      	beq.n	26f2 <usart_init+0x12a>
    26ca:	2380      	movs	r3, #128	; 0x80
    26cc:	055b      	lsls	r3, r3, #21
    26ce:	429a      	cmp	r2, r3
    26d0:	d12e      	bne.n	2730 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    26d2:	2327      	movs	r3, #39	; 0x27
    26d4:	5cf3      	ldrb	r3, [r6, r3]
    26d6:	2b00      	cmp	r3, #0
    26d8:	d12e      	bne.n	2738 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    26da:	6a37      	ldr	r7, [r6, #32]
    26dc:	b2c0      	uxtb	r0, r0
    26de:	4b6f      	ldr	r3, [pc, #444]	; (289c <usart_init+0x2d4>)
    26e0:	4798      	blx	r3
    26e2:	1c01      	adds	r1, r0, #0
    26e4:	1c38      	adds	r0, r7, #0
    26e6:	466a      	mov	r2, sp
    26e8:	322e      	adds	r2, #46	; 0x2e
    26ea:	4b6d      	ldr	r3, [pc, #436]	; (28a0 <usart_init+0x2d8>)
    26ec:	4798      	blx	r3
    26ee:	1c03      	adds	r3, r0, #0
    26f0:	e01f      	b.n	2732 <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    26f2:	2327      	movs	r3, #39	; 0x27
    26f4:	5cf3      	ldrb	r3, [r6, r3]
    26f6:	2b00      	cmp	r3, #0
    26f8:	d00a      	beq.n	2710 <usart_init+0x148>
				status_code =
    26fa:	9908      	ldr	r1, [sp, #32]
    26fc:	9100      	str	r1, [sp, #0]
    26fe:	6a30      	ldr	r0, [r6, #32]
    2700:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    2702:	466a      	mov	r2, sp
    2704:	322e      	adds	r2, #46	; 0x2e
    2706:	1c3b      	adds	r3, r7, #0
    2708:	4f66      	ldr	r7, [pc, #408]	; (28a4 <usart_init+0x2dc>)
    270a:	47b8      	blx	r7
    270c:	1c03      	adds	r3, r0, #0
    270e:	e010      	b.n	2732 <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    2710:	6a31      	ldr	r1, [r6, #32]
    2712:	9109      	str	r1, [sp, #36]	; 0x24
    2714:	b2c0      	uxtb	r0, r0
    2716:	4b61      	ldr	r3, [pc, #388]	; (289c <usart_init+0x2d4>)
    2718:	4798      	blx	r3
    271a:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    271c:	9a08      	ldr	r2, [sp, #32]
    271e:	9200      	str	r2, [sp, #0]
    2720:	9809      	ldr	r0, [sp, #36]	; 0x24
    2722:	466a      	mov	r2, sp
    2724:	322e      	adds	r2, #46	; 0x2e
    2726:	1c3b      	adds	r3, r7, #0
    2728:	4f5e      	ldr	r7, [pc, #376]	; (28a4 <usart_init+0x2dc>)
    272a:	47b8      	blx	r7
    272c:	1c03      	adds	r3, r0, #0
    272e:	e000      	b.n	2732 <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    2730:	2300      	movs	r3, #0
    2732:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    2734:	d000      	beq.n	2738 <usart_init+0x170>
    2736:	e09f      	b.n	2878 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    2738:	7e73      	ldrb	r3, [r6, #25]
    273a:	2b00      	cmp	r3, #0
    273c:	d002      	beq.n	2744 <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    273e:	7eb3      	ldrb	r3, [r6, #26]
    2740:	4641      	mov	r1, r8
    2742:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2744:	682a      	ldr	r2, [r5, #0]
    2746:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2748:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    274a:	2b00      	cmp	r3, #0
    274c:	d1fc      	bne.n	2748 <usart_init+0x180>
    274e:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    2750:	466b      	mov	r3, sp
    2752:	332e      	adds	r3, #46	; 0x2e
    2754:	881b      	ldrh	r3, [r3, #0]
    2756:	4642      	mov	r2, r8
    2758:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    275a:	9b05      	ldr	r3, [sp, #20]
    275c:	9f04      	ldr	r7, [sp, #16]
    275e:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    2760:	9f06      	ldr	r7, [sp, #24]
    2762:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2764:	4649      	mov	r1, r9
    2766:	430b      	orrs	r3, r1
		config->sample_rate |
    2768:	9f03      	ldr	r7, [sp, #12]
    276a:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    276c:	4652      	mov	r2, sl
    276e:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2770:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2772:	4659      	mov	r1, fp
    2774:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    2776:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    2778:	2327      	movs	r3, #39	; 0x27
    277a:	5cf3      	ldrb	r3, [r6, r3]
    277c:	2b00      	cmp	r3, #0
    277e:	d101      	bne.n	2784 <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2780:	2304      	movs	r3, #4
    2782:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2784:	7f31      	ldrb	r1, [r6, #28]
    2786:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2788:	7e73      	ldrb	r3, [r6, #25]
    278a:	029b      	lsls	r3, r3, #10
    278c:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    278e:	7f73      	ldrb	r3, [r6, #29]
    2790:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2792:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2794:	2324      	movs	r3, #36	; 0x24
    2796:	5cf3      	ldrb	r3, [r6, r3]
    2798:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    279a:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    279c:	2325      	movs	r3, #37	; 0x25
    279e:	5cf3      	ldrb	r3, [r6, r3]
    27a0:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    27a2:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    27a4:	7af3      	ldrb	r3, [r6, #11]
    27a6:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    27a8:	8933      	ldrh	r3, [r6, #8]
    27aa:	2bff      	cmp	r3, #255	; 0xff
    27ac:	d004      	beq.n	27b8 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    27ae:	2280      	movs	r2, #128	; 0x80
    27b0:	0452      	lsls	r2, r2, #17
    27b2:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    27b4:	4319      	orrs	r1, r3
    27b6:	e005      	b.n	27c4 <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    27b8:	7ef3      	ldrb	r3, [r6, #27]
    27ba:	2b00      	cmp	r3, #0
    27bc:	d002      	beq.n	27c4 <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    27be:	2380      	movs	r3, #128	; 0x80
    27c0:	04db      	lsls	r3, r3, #19
    27c2:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    27c4:	232c      	movs	r3, #44	; 0x2c
    27c6:	5cf3      	ldrb	r3, [r6, r3]
    27c8:	2b00      	cmp	r3, #0
    27ca:	d103      	bne.n	27d4 <usart_init+0x20c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    27cc:	4b36      	ldr	r3, [pc, #216]	; (28a8 <usart_init+0x2e0>)
    27ce:	789b      	ldrb	r3, [r3, #2]
    27d0:	079a      	lsls	r2, r3, #30
    27d2:	d501      	bpl.n	27d8 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    27d4:	2380      	movs	r3, #128	; 0x80
    27d6:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    27d8:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    27da:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    27dc:	2b00      	cmp	r3, #0
    27de:	d1fc      	bne.n	27da <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    27e0:	4643      	mov	r3, r8
    27e2:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    27e4:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    27e6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    27e8:	2b00      	cmp	r3, #0
    27ea:	d1fc      	bne.n	27e6 <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    27ec:	4641      	mov	r1, r8
    27ee:	600f      	str	r7, [r1, #0]
    27f0:	ab10      	add	r3, sp, #64	; 0x40
    27f2:	2280      	movs	r2, #128	; 0x80
    27f4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    27f6:	2200      	movs	r2, #0
    27f8:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    27fa:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    27fc:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    27fe:	6b32      	ldr	r2, [r6, #48]	; 0x30
    2800:	920c      	str	r2, [sp, #48]	; 0x30
    2802:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2804:	930d      	str	r3, [sp, #52]	; 0x34
    2806:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    2808:	970e      	str	r7, [sp, #56]	; 0x38
    280a:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    280c:	960f      	str	r6, [sp, #60]	; 0x3c
    280e:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2810:	ae10      	add	r6, sp, #64	; 0x40
    2812:	b2f9      	uxtb	r1, r7
    2814:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2816:	aa0c      	add	r2, sp, #48	; 0x30
    2818:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    281a:	2800      	cmp	r0, #0
    281c:	d102      	bne.n	2824 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    281e:	1c20      	adds	r0, r4, #0
    2820:	4a22      	ldr	r2, [pc, #136]	; (28ac <usart_init+0x2e4>)
    2822:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2824:	1c43      	adds	r3, r0, #1
    2826:	d005      	beq.n	2834 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2828:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    282a:	0c00      	lsrs	r0, r0, #16
    282c:	b2c0      	uxtb	r0, r0
    282e:	1c31      	adds	r1, r6, #0
    2830:	4a1f      	ldr	r2, [pc, #124]	; (28b0 <usart_init+0x2e8>)
    2832:	4790      	blx	r2
    2834:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2836:	2f04      	cmp	r7, #4
    2838:	d1eb      	bne.n	2812 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    283a:	2300      	movs	r3, #0
    283c:	60eb      	str	r3, [r5, #12]
    283e:	612b      	str	r3, [r5, #16]
    2840:	616b      	str	r3, [r5, #20]
    2842:	61ab      	str	r3, [r5, #24]
    2844:	61eb      	str	r3, [r5, #28]
    2846:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    2848:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    284a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    284c:	2200      	movs	r2, #0
    284e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    2850:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    2852:	2330      	movs	r3, #48	; 0x30
    2854:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    2856:	2331      	movs	r3, #49	; 0x31
    2858:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    285a:	2332      	movs	r3, #50	; 0x32
    285c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    285e:	2333      	movs	r3, #51	; 0x33
    2860:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    2862:	6828      	ldr	r0, [r5, #0]
    2864:	4b08      	ldr	r3, [pc, #32]	; (2888 <usart_init+0x2c0>)
    2866:	4798      	blx	r3
    2868:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    286a:	4912      	ldr	r1, [pc, #72]	; (28b4 <usart_init+0x2ec>)
    286c:	4b12      	ldr	r3, [pc, #72]	; (28b8 <usart_init+0x2f0>)
    286e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2870:	00a4      	lsls	r4, r4, #2
    2872:	4b12      	ldr	r3, [pc, #72]	; (28bc <usart_init+0x2f4>)
    2874:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    2876:	2000      	movs	r0, #0
}
    2878:	b013      	add	sp, #76	; 0x4c
    287a:	bc3c      	pop	{r2, r3, r4, r5}
    287c:	4690      	mov	r8, r2
    287e:	4699      	mov	r9, r3
    2880:	46a2      	mov	sl, r4
    2882:	46ab      	mov	fp, r5
    2884:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2886:	46c0      	nop			; (mov r8, r8)
    2888:	00002461 	.word	0x00002461
    288c:	40000400 	.word	0x40000400
    2890:	000030dd 	.word	0x000030dd
    2894:	00003051 	.word	0x00003051
    2898:	00002309 	.word	0x00002309
    289c:	000030f9 	.word	0x000030f9
    28a0:	00002131 	.word	0x00002131
    28a4:	00002159 	.word	0x00002159
    28a8:	41002000 	.word	0x41002000
    28ac:	00002359 	.word	0x00002359
    28b0:	000031b9 	.word	0x000031b9
    28b4:	000029ed 	.word	0x000029ed
    28b8:	000024a9 	.word	0x000024a9
    28bc:	200024a0 	.word	0x200024a0

000028c0 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    28c0:	b510      	push	{r4, lr}
    28c2:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    28c4:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    28c6:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    28c8:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    28ca:	2c00      	cmp	r4, #0
    28cc:	d00d      	beq.n	28ea <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    28ce:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    28d0:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    28d2:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    28d4:	2a00      	cmp	r2, #0
    28d6:	d108      	bne.n	28ea <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    28d8:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    28da:	2a00      	cmp	r2, #0
    28dc:	d1fc      	bne.n	28d8 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    28de:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    28e0:	2102      	movs	r1, #2
    28e2:	7e1a      	ldrb	r2, [r3, #24]
    28e4:	420a      	tst	r2, r1
    28e6:	d0fc      	beq.n	28e2 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    28e8:	2000      	movs	r0, #0
}
    28ea:	bd10      	pop	{r4, pc}

000028ec <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    28ec:	b510      	push	{r4, lr}
    28ee:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    28f0:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    28f2:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    28f4:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    28f6:	2a00      	cmp	r2, #0
    28f8:	d033      	beq.n	2962 <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    28fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    28fc:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    28fe:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    2900:	2b00      	cmp	r3, #0
    2902:	d12e      	bne.n	2962 <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2904:	7e23      	ldrb	r3, [r4, #24]
    2906:	075a      	lsls	r2, r3, #29
    2908:	d52b      	bpl.n	2962 <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    290a:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    290c:	2b00      	cmp	r3, #0
    290e:	d1fc      	bne.n	290a <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2910:	8b63      	ldrh	r3, [r4, #26]
    2912:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    2914:	069a      	lsls	r2, r3, #26
    2916:	d021      	beq.n	295c <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    2918:	079a      	lsls	r2, r3, #30
    291a:	d503      	bpl.n	2924 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    291c:	2302      	movs	r3, #2
    291e:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    2920:	201a      	movs	r0, #26
    2922:	e01e      	b.n	2962 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2924:	075a      	lsls	r2, r3, #29
    2926:	d503      	bpl.n	2930 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2928:	2304      	movs	r3, #4
    292a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    292c:	201e      	movs	r0, #30
    292e:	e018      	b.n	2962 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2930:	07da      	lsls	r2, r3, #31
    2932:	d503      	bpl.n	293c <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2934:	2301      	movs	r3, #1
    2936:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    2938:	2013      	movs	r0, #19
    293a:	e012      	b.n	2962 <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    293c:	06da      	lsls	r2, r3, #27
    293e:	d505      	bpl.n	294c <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    2940:	8b62      	ldrh	r2, [r4, #26]
    2942:	2310      	movs	r3, #16
    2944:	4313      	orrs	r3, r2
    2946:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    2948:	2042      	movs	r0, #66	; 0x42
    294a:	e00a      	b.n	2962 <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    294c:	069a      	lsls	r2, r3, #26
    294e:	d505      	bpl.n	295c <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    2950:	8b62      	ldrh	r2, [r4, #26]
    2952:	2320      	movs	r3, #32
    2954:	4313      	orrs	r3, r2
    2956:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    2958:	2041      	movs	r0, #65	; 0x41
    295a:	e002      	b.n	2962 <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    295c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    295e:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    2960:	2000      	movs	r0, #0
}
    2962:	bd10      	pop	{r4, pc}

00002964 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2966:	1c04      	adds	r4, r0, #0
    2968:	1c0e      	adds	r6, r1, #0
    296a:	1c17      	adds	r7, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    296c:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    296e:	4b0f      	ldr	r3, [pc, #60]	; (29ac <_usart_read_buffer+0x48>)
    2970:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    2972:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    2974:	b29b      	uxth	r3, r3
    2976:	2b00      	cmp	r3, #0
    2978:	d003      	beq.n	2982 <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    297a:	4b0d      	ldr	r3, [pc, #52]	; (29b0 <_usart_read_buffer+0x4c>)
    297c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    297e:	2005      	movs	r0, #5
    2980:	e013      	b.n	29aa <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    2982:	85a7      	strh	r7, [r4, #44]	; 0x2c
    2984:	4b0a      	ldr	r3, [pc, #40]	; (29b0 <_usart_read_buffer+0x4c>)
    2986:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    2988:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    298a:	2205      	movs	r2, #5
    298c:	2332      	movs	r3, #50	; 0x32
    298e:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2990:	2304      	movs	r3, #4
    2992:	75ab      	strb	r3, [r5, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    2994:	7a23      	ldrb	r3, [r4, #8]
    2996:	2b00      	cmp	r3, #0
    2998:	d001      	beq.n	299e <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    299a:	2320      	movs	r3, #32
    299c:	75ab      	strb	r3, [r5, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    299e:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    29a0:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    29a2:	2b00      	cmp	r3, #0
    29a4:	d001      	beq.n	29aa <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    29a6:	2308      	movs	r3, #8
    29a8:	75ab      	strb	r3, [r5, #22]
	}
#endif

	return STATUS_OK;
}
    29aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    29ac:	00002559 	.word	0x00002559
    29b0:	00002599 	.word	0x00002599

000029b4 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    29b4:	1c93      	adds	r3, r2, #2
    29b6:	009b      	lsls	r3, r3, #2
    29b8:	18c3      	adds	r3, r0, r3
    29ba:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    29bc:	2301      	movs	r3, #1
    29be:	4093      	lsls	r3, r2
    29c0:	1c1a      	adds	r2, r3, #0
    29c2:	2330      	movs	r3, #48	; 0x30
    29c4:	5cc1      	ldrb	r1, [r0, r3]
    29c6:	430a      	orrs	r2, r1
    29c8:	54c2      	strb	r2, [r0, r3]
}
    29ca:	4770      	bx	lr

000029cc <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    29cc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    29ce:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    29d0:	2a00      	cmp	r2, #0
    29d2:	d006      	beq.n	29e2 <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    29d4:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    29d6:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    29d8:	2c00      	cmp	r4, #0
    29da:	d002      	beq.n	29e2 <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    29dc:	4b02      	ldr	r3, [pc, #8]	; (29e8 <usart_read_buffer_job+0x1c>)
    29de:	4798      	blx	r3
    29e0:	1c03      	adds	r3, r0, #0
}
    29e2:	1c18      	adds	r0, r3, #0
    29e4:	bd10      	pop	{r4, pc}
    29e6:	46c0      	nop			; (mov r8, r8)
    29e8:	00002965 	.word	0x00002965

000029ec <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    29ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    29ee:	0080      	lsls	r0, r0, #2
    29f0:	4b64      	ldr	r3, [pc, #400]	; (2b84 <_usart_interrupt_handler+0x198>)
    29f2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    29f4:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    29f6:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    29f8:	2b00      	cmp	r3, #0
    29fa:	d1fc      	bne.n	29f6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    29fc:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    29fe:	7da6      	ldrb	r6, [r4, #22]
    2a00:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    2a02:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    2a04:	5ceb      	ldrb	r3, [r5, r3]
    2a06:	2230      	movs	r2, #48	; 0x30
    2a08:	5caf      	ldrb	r7, [r5, r2]
    2a0a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2a0c:	07f1      	lsls	r1, r6, #31
    2a0e:	d520      	bpl.n	2a52 <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    2a10:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2a12:	b29b      	uxth	r3, r3
    2a14:	2b00      	cmp	r3, #0
    2a16:	d01a      	beq.n	2a4e <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2a18:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2a1a:	781a      	ldrb	r2, [r3, #0]
    2a1c:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2a1e:	1c59      	adds	r1, r3, #1
    2a20:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2a22:	7969      	ldrb	r1, [r5, #5]
    2a24:	2901      	cmp	r1, #1
    2a26:	d104      	bne.n	2a32 <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2a28:	7859      	ldrb	r1, [r3, #1]
    2a2a:	0209      	lsls	r1, r1, #8
    2a2c:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    2a2e:	3302      	adds	r3, #2
    2a30:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2a32:	05d3      	lsls	r3, r2, #23
    2a34:	0ddb      	lsrs	r3, r3, #23
    2a36:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2a38:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2a3a:	3b01      	subs	r3, #1
    2a3c:	b29b      	uxth	r3, r3
    2a3e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2a40:	2b00      	cmp	r3, #0
    2a42:	d106      	bne.n	2a52 <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2a44:	2301      	movs	r3, #1
    2a46:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2a48:	2302      	movs	r3, #2
    2a4a:	75a3      	strb	r3, [r4, #22]
    2a4c:	e001      	b.n	2a52 <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2a4e:	2301      	movs	r3, #1
    2a50:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2a52:	07b2      	lsls	r2, r6, #30
    2a54:	d509      	bpl.n	2a6a <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2a56:	2302      	movs	r3, #2
    2a58:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2a5a:	2200      	movs	r2, #0
    2a5c:	2333      	movs	r3, #51	; 0x33
    2a5e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2a60:	07fb      	lsls	r3, r7, #31
    2a62:	d502      	bpl.n	2a6a <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2a64:	1c28      	adds	r0, r5, #0
    2a66:	68e9      	ldr	r1, [r5, #12]
    2a68:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2a6a:	0772      	lsls	r2, r6, #29
    2a6c:	d56a      	bpl.n	2b44 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    2a6e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2a70:	b29b      	uxth	r3, r3
    2a72:	2b00      	cmp	r3, #0
    2a74:	d064      	beq.n	2b40 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2a76:	8b63      	ldrh	r3, [r4, #26]
    2a78:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2a7a:	0719      	lsls	r1, r3, #28
    2a7c:	d402      	bmi.n	2a84 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2a7e:	223f      	movs	r2, #63	; 0x3f
    2a80:	4013      	ands	r3, r2
    2a82:	e001      	b.n	2a88 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2a84:	2237      	movs	r2, #55	; 0x37
    2a86:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2a88:	2b00      	cmp	r3, #0
    2a8a:	d037      	beq.n	2afc <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2a8c:	079a      	lsls	r2, r3, #30
    2a8e:	d507      	bpl.n	2aa0 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2a90:	221a      	movs	r2, #26
    2a92:	2332      	movs	r3, #50	; 0x32
    2a94:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    2a96:	8b62      	ldrh	r2, [r4, #26]
    2a98:	2302      	movs	r3, #2
    2a9a:	4313      	orrs	r3, r2
    2a9c:	8363      	strh	r3, [r4, #26]
    2a9e:	e027      	b.n	2af0 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2aa0:	0759      	lsls	r1, r3, #29
    2aa2:	d507      	bpl.n	2ab4 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    2aa4:	221e      	movs	r2, #30
    2aa6:	2332      	movs	r3, #50	; 0x32
    2aa8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    2aaa:	8b62      	ldrh	r2, [r4, #26]
    2aac:	2304      	movs	r3, #4
    2aae:	4313      	orrs	r3, r2
    2ab0:	8363      	strh	r3, [r4, #26]
    2ab2:	e01d      	b.n	2af0 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2ab4:	07da      	lsls	r2, r3, #31
    2ab6:	d507      	bpl.n	2ac8 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    2ab8:	2213      	movs	r2, #19
    2aba:	2332      	movs	r3, #50	; 0x32
    2abc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    2abe:	8b62      	ldrh	r2, [r4, #26]
    2ac0:	2301      	movs	r3, #1
    2ac2:	4313      	orrs	r3, r2
    2ac4:	8363      	strh	r3, [r4, #26]
    2ac6:	e013      	b.n	2af0 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2ac8:	06d9      	lsls	r1, r3, #27
    2aca:	d507      	bpl.n	2adc <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    2acc:	2242      	movs	r2, #66	; 0x42
    2ace:	2332      	movs	r3, #50	; 0x32
    2ad0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    2ad2:	8b62      	ldrh	r2, [r4, #26]
    2ad4:	2310      	movs	r3, #16
    2ad6:	4313      	orrs	r3, r2
    2ad8:	8363      	strh	r3, [r4, #26]
    2ada:	e009      	b.n	2af0 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2adc:	2220      	movs	r2, #32
    2ade:	421a      	tst	r2, r3
    2ae0:	d006      	beq.n	2af0 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    2ae2:	2241      	movs	r2, #65	; 0x41
    2ae4:	2332      	movs	r3, #50	; 0x32
    2ae6:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    2ae8:	8b62      	ldrh	r2, [r4, #26]
    2aea:	2320      	movs	r3, #32
    2aec:	4313      	orrs	r3, r2
    2aee:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2af0:	077a      	lsls	r2, r7, #29
    2af2:	d527      	bpl.n	2b44 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2af4:	1c28      	adds	r0, r5, #0
    2af6:	696b      	ldr	r3, [r5, #20]
    2af8:	4798      	blx	r3
    2afa:	e023      	b.n	2b44 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2afc:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    2afe:	05d2      	lsls	r2, r2, #23
    2b00:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2b02:	b2d3      	uxtb	r3, r2
    2b04:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2b06:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2b08:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2b0a:	1c59      	adds	r1, r3, #1
    2b0c:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2b0e:	7969      	ldrb	r1, [r5, #5]
    2b10:	2901      	cmp	r1, #1
    2b12:	d104      	bne.n	2b1e <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2b14:	0a12      	lsrs	r2, r2, #8
    2b16:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    2b18:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2b1a:	3301      	adds	r3, #1
    2b1c:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2b1e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2b20:	3b01      	subs	r3, #1
    2b22:	b29b      	uxth	r3, r3
    2b24:	85ab      	strh	r3, [r5, #44]	; 0x2c
    2b26:	2b00      	cmp	r3, #0
    2b28:	d10c      	bne.n	2b44 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2b2a:	2304      	movs	r3, #4
    2b2c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2b2e:	2200      	movs	r2, #0
    2b30:	2332      	movs	r3, #50	; 0x32
    2b32:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2b34:	07ba      	lsls	r2, r7, #30
    2b36:	d505      	bpl.n	2b44 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2b38:	1c28      	adds	r0, r5, #0
    2b3a:	692b      	ldr	r3, [r5, #16]
    2b3c:	4798      	blx	r3
    2b3e:	e001      	b.n	2b44 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2b40:	2304      	movs	r3, #4
    2b42:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2b44:	06f1      	lsls	r1, r6, #27
    2b46:	d507      	bpl.n	2b58 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2b48:	2310      	movs	r3, #16
    2b4a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2b4c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    2b4e:	06fa      	lsls	r2, r7, #27
    2b50:	d502      	bpl.n	2b58 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2b52:	1c28      	adds	r0, r5, #0
    2b54:	69eb      	ldr	r3, [r5, #28]
    2b56:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2b58:	06b1      	lsls	r1, r6, #26
    2b5a:	d507      	bpl.n	2b6c <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2b5c:	2320      	movs	r3, #32
    2b5e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2b60:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2b62:	073a      	lsls	r2, r7, #28
    2b64:	d502      	bpl.n	2b6c <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2b66:	1c28      	adds	r0, r5, #0
    2b68:	69ab      	ldr	r3, [r5, #24]
    2b6a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2b6c:	0731      	lsls	r1, r6, #28
    2b6e:	d507      	bpl.n	2b80 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2b70:	2308      	movs	r3, #8
    2b72:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2b74:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2b76:	06ba      	lsls	r2, r7, #26
    2b78:	d502      	bpl.n	2b80 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2b7a:	6a2b      	ldr	r3, [r5, #32]
    2b7c:	1c28      	adds	r0, r5, #0
    2b7e:	4798      	blx	r3
		}
	}
#endif
}
    2b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2b82:	46c0      	nop			; (mov r8, r8)
    2b84:	200024a0 	.word	0x200024a0

00002b88 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2b88:	b508      	push	{r3, lr}
	switch (clock_source) {
    2b8a:	2808      	cmp	r0, #8
    2b8c:	d834      	bhi.n	2bf8 <system_clock_source_get_hz+0x70>
    2b8e:	0080      	lsls	r0, r0, #2
    2b90:	4b1b      	ldr	r3, [pc, #108]	; (2c00 <system_clock_source_get_hz+0x78>)
    2b92:	581b      	ldr	r3, [r3, r0]
    2b94:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2b96:	2080      	movs	r0, #128	; 0x80
    2b98:	0200      	lsls	r0, r0, #8
    2b9a:	e030      	b.n	2bfe <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2b9c:	4b19      	ldr	r3, [pc, #100]	; (2c04 <system_clock_source_get_hz+0x7c>)
    2b9e:	6918      	ldr	r0, [r3, #16]
    2ba0:	e02d      	b.n	2bfe <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2ba2:	4b19      	ldr	r3, [pc, #100]	; (2c08 <system_clock_source_get_hz+0x80>)
    2ba4:	6a18      	ldr	r0, [r3, #32]
    2ba6:	0580      	lsls	r0, r0, #22
    2ba8:	0f80      	lsrs	r0, r0, #30
    2baa:	4b18      	ldr	r3, [pc, #96]	; (2c0c <system_clock_source_get_hz+0x84>)
    2bac:	40c3      	lsrs	r3, r0
    2bae:	1c18      	adds	r0, r3, #0
    2bb0:	e025      	b.n	2bfe <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2bb2:	4b14      	ldr	r3, [pc, #80]	; (2c04 <system_clock_source_get_hz+0x7c>)
    2bb4:	6958      	ldr	r0, [r3, #20]
    2bb6:	e022      	b.n	2bfe <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2bb8:	4b12      	ldr	r3, [pc, #72]	; (2c04 <system_clock_source_get_hz+0x7c>)
    2bba:	681b      	ldr	r3, [r3, #0]
    2bbc:	2002      	movs	r0, #2
    2bbe:	4018      	ands	r0, r3
    2bc0:	d01d      	beq.n	2bfe <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2bc2:	4911      	ldr	r1, [pc, #68]	; (2c08 <system_clock_source_get_hz+0x80>)
    2bc4:	2210      	movs	r2, #16
    2bc6:	68cb      	ldr	r3, [r1, #12]
    2bc8:	421a      	tst	r2, r3
    2bca:	d0fc      	beq.n	2bc6 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2bcc:	4b0d      	ldr	r3, [pc, #52]	; (2c04 <system_clock_source_get_hz+0x7c>)
    2bce:	681b      	ldr	r3, [r3, #0]
    2bd0:	075a      	lsls	r2, r3, #29
    2bd2:	d513      	bpl.n	2bfc <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2bd4:	2000      	movs	r0, #0
    2bd6:	4b0e      	ldr	r3, [pc, #56]	; (2c10 <system_clock_source_get_hz+0x88>)
    2bd8:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2bda:	4b0a      	ldr	r3, [pc, #40]	; (2c04 <system_clock_source_get_hz+0x7c>)
    2bdc:	689b      	ldr	r3, [r3, #8]
    2bde:	041b      	lsls	r3, r3, #16
    2be0:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2be2:	4358      	muls	r0, r3
    2be4:	e00b      	b.n	2bfe <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2be6:	2350      	movs	r3, #80	; 0x50
    2be8:	4a07      	ldr	r2, [pc, #28]	; (2c08 <system_clock_source_get_hz+0x80>)
    2bea:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2bec:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2bee:	075a      	lsls	r2, r3, #29
    2bf0:	d505      	bpl.n	2bfe <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2bf2:	4b04      	ldr	r3, [pc, #16]	; (2c04 <system_clock_source_get_hz+0x7c>)
    2bf4:	68d8      	ldr	r0, [r3, #12]
    2bf6:	e002      	b.n	2bfe <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2bf8:	2000      	movs	r0, #0
    2bfa:	e000      	b.n	2bfe <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2bfc:	4805      	ldr	r0, [pc, #20]	; (2c14 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2bfe:	bd08      	pop	{r3, pc}
    2c00:	0000b4d8 	.word	0x0000b4d8
    2c04:	20000104 	.word	0x20000104
    2c08:	40000800 	.word	0x40000800
    2c0c:	007a1200 	.word	0x007a1200
    2c10:	000030f9 	.word	0x000030f9
    2c14:	02dc6c00 	.word	0x02dc6c00

00002c18 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2c18:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2c1a:	4b0c      	ldr	r3, [pc, #48]	; (2c4c <system_clock_source_osc8m_set_config+0x34>)
    2c1c:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2c1e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2c20:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2c22:	7840      	ldrb	r0, [r0, #1]
    2c24:	2201      	movs	r2, #1
    2c26:	4010      	ands	r0, r2
    2c28:	0180      	lsls	r0, r0, #6
    2c2a:	2640      	movs	r6, #64	; 0x40
    2c2c:	43b4      	bics	r4, r6
    2c2e:	4304      	orrs	r4, r0
    2c30:	402a      	ands	r2, r5
    2c32:	01d0      	lsls	r0, r2, #7
    2c34:	2280      	movs	r2, #128	; 0x80
    2c36:	4394      	bics	r4, r2
    2c38:	1c22      	adds	r2, r4, #0
    2c3a:	4302      	orrs	r2, r0
    2c3c:	2003      	movs	r0, #3
    2c3e:	4001      	ands	r1, r0
    2c40:	0209      	lsls	r1, r1, #8
    2c42:	4803      	ldr	r0, [pc, #12]	; (2c50 <system_clock_source_osc8m_set_config+0x38>)
    2c44:	4002      	ands	r2, r0
    2c46:	430a      	orrs	r2, r1
    2c48:	621a      	str	r2, [r3, #32]
}
    2c4a:	bd70      	pop	{r4, r5, r6, pc}
    2c4c:	40000800 	.word	0x40000800
    2c50:	fffffcff 	.word	0xfffffcff

00002c54 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2c54:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2c56:	7a02      	ldrb	r2, [r0, #8]
    2c58:	0692      	lsls	r2, r2, #26
    2c5a:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2c5c:	8943      	ldrh	r3, [r0, #10]
    2c5e:	059b      	lsls	r3, r3, #22
    2c60:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2c62:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2c64:	4b18      	ldr	r3, [pc, #96]	; (2cc8 <system_clock_source_dfll_set_config+0x74>)
    2c66:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2c68:	8881      	ldrh	r1, [r0, #4]
    2c6a:	8842      	ldrh	r2, [r0, #2]
    2c6c:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2c6e:	79c4      	ldrb	r4, [r0, #7]
    2c70:	7982      	ldrb	r2, [r0, #6]
    2c72:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2c74:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2c76:	7841      	ldrb	r1, [r0, #1]
    2c78:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2c7a:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2c7c:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2c7e:	7803      	ldrb	r3, [r0, #0]
    2c80:	2b04      	cmp	r3, #4
    2c82:	d10f      	bne.n	2ca4 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2c84:	7b02      	ldrb	r2, [r0, #12]
    2c86:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2c88:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2c8a:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2c8c:	89c3      	ldrh	r3, [r0, #14]
    2c8e:	041b      	lsls	r3, r3, #16
    2c90:	490e      	ldr	r1, [pc, #56]	; (2ccc <system_clock_source_dfll_set_config+0x78>)
    2c92:	400b      	ands	r3, r1
    2c94:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2c96:	4b0c      	ldr	r3, [pc, #48]	; (2cc8 <system_clock_source_dfll_set_config+0x74>)
    2c98:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2c9a:	6819      	ldr	r1, [r3, #0]
    2c9c:	2204      	movs	r2, #4
    2c9e:	430a      	orrs	r2, r1
    2ca0:	601a      	str	r2, [r3, #0]
    2ca2:	e010      	b.n	2cc6 <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2ca4:	2b20      	cmp	r3, #32
    2ca6:	d10e      	bne.n	2cc6 <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2ca8:	7b02      	ldrb	r2, [r0, #12]
    2caa:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2cac:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2cae:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2cb0:	89c3      	ldrh	r3, [r0, #14]
    2cb2:	041b      	lsls	r3, r3, #16
    2cb4:	4905      	ldr	r1, [pc, #20]	; (2ccc <system_clock_source_dfll_set_config+0x78>)
    2cb6:	400b      	ands	r3, r1
    2cb8:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2cba:	4b03      	ldr	r3, [pc, #12]	; (2cc8 <system_clock_source_dfll_set_config+0x74>)
    2cbc:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2cbe:	681a      	ldr	r2, [r3, #0]
    2cc0:	4903      	ldr	r1, [pc, #12]	; (2cd0 <system_clock_source_dfll_set_config+0x7c>)
    2cc2:	430a      	orrs	r2, r1
    2cc4:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2cc6:	bd10      	pop	{r4, pc}
    2cc8:	20000104 	.word	0x20000104
    2ccc:	03ff0000 	.word	0x03ff0000
    2cd0:	00000424 	.word	0x00000424

00002cd4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2cd4:	2808      	cmp	r0, #8
    2cd6:	d849      	bhi.n	2d6c <system_clock_source_enable+0x98>
    2cd8:	0080      	lsls	r0, r0, #2
    2cda:	4b25      	ldr	r3, [pc, #148]	; (2d70 <system_clock_source_enable+0x9c>)
    2cdc:	581b      	ldr	r3, [r3, r0]
    2cde:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2ce0:	2000      	movs	r0, #0
    2ce2:	e044      	b.n	2d6e <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2ce4:	4b23      	ldr	r3, [pc, #140]	; (2d74 <system_clock_source_enable+0xa0>)
    2ce6:	6a19      	ldr	r1, [r3, #32]
    2ce8:	2202      	movs	r2, #2
    2cea:	430a      	orrs	r2, r1
    2cec:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2cee:	2000      	movs	r0, #0
    2cf0:	e03d      	b.n	2d6e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2cf2:	4b20      	ldr	r3, [pc, #128]	; (2d74 <system_clock_source_enable+0xa0>)
    2cf4:	6999      	ldr	r1, [r3, #24]
    2cf6:	2202      	movs	r2, #2
    2cf8:	430a      	orrs	r2, r1
    2cfa:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2cfc:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2cfe:	e036      	b.n	2d6e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2d00:	4b1c      	ldr	r3, [pc, #112]	; (2d74 <system_clock_source_enable+0xa0>)
    2d02:	8a19      	ldrh	r1, [r3, #16]
    2d04:	2202      	movs	r2, #2
    2d06:	430a      	orrs	r2, r1
    2d08:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2d0a:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2d0c:	e02f      	b.n	2d6e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2d0e:	4b19      	ldr	r3, [pc, #100]	; (2d74 <system_clock_source_enable+0xa0>)
    2d10:	8a99      	ldrh	r1, [r3, #20]
    2d12:	2202      	movs	r2, #2
    2d14:	430a      	orrs	r2, r1
    2d16:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2d18:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2d1a:	e028      	b.n	2d6e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2d1c:	4a16      	ldr	r2, [pc, #88]	; (2d78 <system_clock_source_enable+0xa4>)
    2d1e:	6811      	ldr	r1, [r2, #0]
    2d20:	2302      	movs	r3, #2
    2d22:	4319      	orrs	r1, r3
    2d24:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2d26:	4a13      	ldr	r2, [pc, #76]	; (2d74 <system_clock_source_enable+0xa0>)
    2d28:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2d2a:	1c11      	adds	r1, r2, #0
    2d2c:	2210      	movs	r2, #16
    2d2e:	68cb      	ldr	r3, [r1, #12]
    2d30:	421a      	tst	r2, r3
    2d32:	d0fc      	beq.n	2d2e <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2d34:	4a10      	ldr	r2, [pc, #64]	; (2d78 <system_clock_source_enable+0xa4>)
    2d36:	6891      	ldr	r1, [r2, #8]
    2d38:	4b0e      	ldr	r3, [pc, #56]	; (2d74 <system_clock_source_enable+0xa0>)
    2d3a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2d3c:	6852      	ldr	r2, [r2, #4]
    2d3e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    2d40:	2200      	movs	r2, #0
    2d42:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2d44:	1c19      	adds	r1, r3, #0
    2d46:	2210      	movs	r2, #16
    2d48:	68cb      	ldr	r3, [r1, #12]
    2d4a:	421a      	tst	r2, r3
    2d4c:	d0fc      	beq.n	2d48 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2d4e:	4b0a      	ldr	r3, [pc, #40]	; (2d78 <system_clock_source_enable+0xa4>)
    2d50:	681a      	ldr	r2, [r3, #0]
    2d52:	b292      	uxth	r2, r2
    2d54:	4b07      	ldr	r3, [pc, #28]	; (2d74 <system_clock_source_enable+0xa0>)
    2d56:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2d58:	2000      	movs	r0, #0
    2d5a:	e008      	b.n	2d6e <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2d5c:	4a05      	ldr	r2, [pc, #20]	; (2d74 <system_clock_source_enable+0xa0>)
    2d5e:	2344      	movs	r3, #68	; 0x44
    2d60:	5cd0      	ldrb	r0, [r2, r3]
    2d62:	2102      	movs	r1, #2
    2d64:	4301      	orrs	r1, r0
    2d66:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2d68:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2d6a:	e000      	b.n	2d6e <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2d6c:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    2d6e:	4770      	bx	lr
    2d70:	0000b4fc 	.word	0x0000b4fc
    2d74:	40000800 	.word	0x40000800
    2d78:	20000104 	.word	0x20000104

00002d7c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d7e:	464f      	mov	r7, r9
    2d80:	4646      	mov	r6, r8
    2d82:	b4c0      	push	{r6, r7}
    2d84:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2d86:	22c2      	movs	r2, #194	; 0xc2
    2d88:	00d2      	lsls	r2, r2, #3
    2d8a:	4b3c      	ldr	r3, [pc, #240]	; (2e7c <system_clock_init+0x100>)
    2d8c:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2d8e:	4b3c      	ldr	r3, [pc, #240]	; (2e80 <system_clock_init+0x104>)
    2d90:	685a      	ldr	r2, [r3, #4]
    2d92:	211e      	movs	r1, #30
    2d94:	438a      	bics	r2, r1
    2d96:	2102      	movs	r1, #2
    2d98:	430a      	orrs	r2, r1
    2d9a:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2d9c:	2201      	movs	r2, #1
    2d9e:	ab01      	add	r3, sp, #4
    2da0:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2da2:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2da4:	4d37      	ldr	r5, [pc, #220]	; (2e84 <system_clock_init+0x108>)
    2da6:	b2e0      	uxtb	r0, r4
    2da8:	a901      	add	r1, sp, #4
    2daa:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2dac:	3401      	adds	r4, #1
    2dae:	2c25      	cmp	r4, #37	; 0x25
    2db0:	d1f9      	bne.n	2da6 <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2db2:	ab05      	add	r3, sp, #20
    2db4:	2100      	movs	r1, #0
    2db6:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2db8:	2200      	movs	r2, #0
    2dba:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2dbc:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2dbe:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2dc0:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    2dc2:	213f      	movs	r1, #63	; 0x3f
    2dc4:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    2dc6:	2106      	movs	r1, #6
    2dc8:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2dca:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2dcc:	4b2e      	ldr	r3, [pc, #184]	; (2e88 <system_clock_init+0x10c>)
    2dce:	681b      	ldr	r3, [r3, #0]
    2dd0:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2dd2:	2b3f      	cmp	r3, #63	; 0x3f
    2dd4:	d100      	bne.n	2dd8 <system_clock_init+0x5c>
		coarse = 0x1f;
    2dd6:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    2dd8:	a805      	add	r0, sp, #20
    2dda:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2ddc:	2307      	movs	r3, #7
    2dde:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2de0:	233f      	movs	r3, #63	; 0x3f
    2de2:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2de4:	4b29      	ldr	r3, [pc, #164]	; (2e8c <system_clock_init+0x110>)
    2de6:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2de8:	a804      	add	r0, sp, #16
    2dea:	2500      	movs	r5, #0
    2dec:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    2dee:	2301      	movs	r3, #1
    2df0:	4699      	mov	r9, r3
    2df2:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2df4:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2df6:	4b26      	ldr	r3, [pc, #152]	; (2e90 <system_clock_init+0x114>)
    2df8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2dfa:	2006      	movs	r0, #6
    2dfc:	4e25      	ldr	r6, [pc, #148]	; (2e94 <system_clock_init+0x118>)
    2dfe:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2e00:	4b25      	ldr	r3, [pc, #148]	; (2e98 <system_clock_init+0x11c>)
    2e02:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    2e04:	ac01      	add	r4, sp, #4
    2e06:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2e08:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2e0a:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2e0c:	2304      	movs	r3, #4
    2e0e:	7023      	strb	r3, [r4, #0]
    2e10:	2320      	movs	r3, #32
    2e12:	9302      	str	r3, [sp, #8]
    2e14:	2002      	movs	r0, #2
    2e16:	1c21      	adds	r1, r4, #0
    2e18:	4b20      	ldr	r3, [pc, #128]	; (2e9c <system_clock_init+0x120>)
    2e1a:	4698      	mov	r8, r3
    2e1c:	4798      	blx	r3
    2e1e:	2002      	movs	r0, #2
    2e20:	4f1f      	ldr	r7, [pc, #124]	; (2ea0 <system_clock_init+0x124>)
    2e22:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2e24:	464b      	mov	r3, r9
    2e26:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    2e28:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2e2a:	2306      	movs	r3, #6
    2e2c:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    2e2e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2e30:	7265      	strb	r5, [r4, #9]
    2e32:	2003      	movs	r0, #3
    2e34:	1c21      	adds	r1, r4, #0
    2e36:	47c0      	blx	r8
    2e38:	2003      	movs	r0, #3
    2e3a:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2e3c:	2007      	movs	r0, #7
    2e3e:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2e40:	490e      	ldr	r1, [pc, #56]	; (2e7c <system_clock_init+0x100>)
    2e42:	2210      	movs	r2, #16
    2e44:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2e46:	421a      	tst	r2, r3
    2e48:	d0fc      	beq.n	2e44 <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2e4a:	4a16      	ldr	r2, [pc, #88]	; (2ea4 <system_clock_init+0x128>)
    2e4c:	2300      	movs	r3, #0
    2e4e:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2e50:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2e52:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    2e54:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2e56:	a901      	add	r1, sp, #4
    2e58:	2201      	movs	r2, #1
    2e5a:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2e5c:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2e5e:	2206      	movs	r2, #6
    2e60:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    2e62:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2e64:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2e66:	2000      	movs	r0, #0
    2e68:	4b0c      	ldr	r3, [pc, #48]	; (2e9c <system_clock_init+0x120>)
    2e6a:	4798      	blx	r3
    2e6c:	2000      	movs	r0, #0
    2e6e:	4b0c      	ldr	r3, [pc, #48]	; (2ea0 <system_clock_init+0x124>)
    2e70:	4798      	blx	r3
#endif
}
    2e72:	b00b      	add	sp, #44	; 0x2c
    2e74:	bc0c      	pop	{r2, r3}
    2e76:	4690      	mov	r8, r2
    2e78:	4699      	mov	r9, r3
    2e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e7c:	40000800 	.word	0x40000800
    2e80:	41004000 	.word	0x41004000
    2e84:	000030dd 	.word	0x000030dd
    2e88:	00806024 	.word	0x00806024
    2e8c:	00002c55 	.word	0x00002c55
    2e90:	00002c19 	.word	0x00002c19
    2e94:	00002cd5 	.word	0x00002cd5
    2e98:	00002ea9 	.word	0x00002ea9
    2e9c:	00002ecd 	.word	0x00002ecd
    2ea0:	00002f81 	.word	0x00002f81
    2ea4:	40000400 	.word	0x40000400

00002ea8 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2ea8:	4b06      	ldr	r3, [pc, #24]	; (2ec4 <system_gclk_init+0x1c>)
    2eaa:	6999      	ldr	r1, [r3, #24]
    2eac:	2208      	movs	r2, #8
    2eae:	430a      	orrs	r2, r1
    2eb0:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2eb2:	2201      	movs	r2, #1
    2eb4:	4b04      	ldr	r3, [pc, #16]	; (2ec8 <system_gclk_init+0x20>)
    2eb6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2eb8:	1c19      	adds	r1, r3, #0
    2eba:	780b      	ldrb	r3, [r1, #0]
    2ebc:	4213      	tst	r3, r2
    2ebe:	d1fc      	bne.n	2eba <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2ec0:	4770      	bx	lr
    2ec2:	46c0      	nop			; (mov r8, r8)
    2ec4:	40000400 	.word	0x40000400
    2ec8:	40000c00 	.word	0x40000c00

00002ecc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ece:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2ed0:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2ed2:	780d      	ldrb	r5, [r1, #0]
    2ed4:	022d      	lsls	r5, r5, #8
    2ed6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2ed8:	784b      	ldrb	r3, [r1, #1]
    2eda:	2b00      	cmp	r3, #0
    2edc:	d002      	beq.n	2ee4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2ede:	2380      	movs	r3, #128	; 0x80
    2ee0:	02db      	lsls	r3, r3, #11
    2ee2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2ee4:	7a4b      	ldrb	r3, [r1, #9]
    2ee6:	2b00      	cmp	r3, #0
    2ee8:	d002      	beq.n	2ef0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2eea:	2380      	movs	r3, #128	; 0x80
    2eec:	031b      	lsls	r3, r3, #12
    2eee:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2ef0:	684c      	ldr	r4, [r1, #4]
    2ef2:	2c01      	cmp	r4, #1
    2ef4:	d917      	bls.n	2f26 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2ef6:	1e63      	subs	r3, r4, #1
    2ef8:	421c      	tst	r4, r3
    2efa:	d10f      	bne.n	2f1c <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2efc:	2c02      	cmp	r4, #2
    2efe:	d906      	bls.n	2f0e <system_gclk_gen_set_config+0x42>
    2f00:	2302      	movs	r3, #2
    2f02:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2f04:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2f06:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2f08:	429c      	cmp	r4, r3
    2f0a:	d8fb      	bhi.n	2f04 <system_gclk_gen_set_config+0x38>
    2f0c:	e000      	b.n	2f10 <system_gclk_gen_set_config+0x44>
    2f0e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2f10:	0217      	lsls	r7, r2, #8
    2f12:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2f14:	2380      	movs	r3, #128	; 0x80
    2f16:	035b      	lsls	r3, r3, #13
    2f18:	431d      	orrs	r5, r3
    2f1a:	e004      	b.n	2f26 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2f1c:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2f1e:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2f20:	2380      	movs	r3, #128	; 0x80
    2f22:	029b      	lsls	r3, r3, #10
    2f24:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2f26:	7a0b      	ldrb	r3, [r1, #8]
    2f28:	2b00      	cmp	r3, #0
    2f2a:	d002      	beq.n	2f32 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2f2c:	2380      	movs	r3, #128	; 0x80
    2f2e:	039b      	lsls	r3, r3, #14
    2f30:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2f32:	4a0f      	ldr	r2, [pc, #60]	; (2f70 <system_gclk_gen_set_config+0xa4>)
    2f34:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2f36:	b25b      	sxtb	r3, r3
    2f38:	2b00      	cmp	r3, #0
    2f3a:	dbfb      	blt.n	2f34 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2f3c:	4b0d      	ldr	r3, [pc, #52]	; (2f74 <system_gclk_gen_set_config+0xa8>)
    2f3e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2f40:	4b0d      	ldr	r3, [pc, #52]	; (2f78 <system_gclk_gen_set_config+0xac>)
    2f42:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2f44:	4a0a      	ldr	r2, [pc, #40]	; (2f70 <system_gclk_gen_set_config+0xa4>)
    2f46:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2f48:	b25b      	sxtb	r3, r3
    2f4a:	2b00      	cmp	r3, #0
    2f4c:	dbfb      	blt.n	2f46 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2f4e:	4b08      	ldr	r3, [pc, #32]	; (2f70 <system_gclk_gen_set_config+0xa4>)
    2f50:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2f52:	1c1a      	adds	r2, r3, #0
    2f54:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2f56:	b25b      	sxtb	r3, r3
    2f58:	2b00      	cmp	r3, #0
    2f5a:	dbfb      	blt.n	2f54 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2f5c:	4b04      	ldr	r3, [pc, #16]	; (2f70 <system_gclk_gen_set_config+0xa4>)
    2f5e:	6859      	ldr	r1, [r3, #4]
    2f60:	2280      	movs	r2, #128	; 0x80
    2f62:	0252      	lsls	r2, r2, #9
    2f64:	400a      	ands	r2, r1
    2f66:	4315      	orrs	r5, r2
    2f68:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2f6a:	4b04      	ldr	r3, [pc, #16]	; (2f7c <system_gclk_gen_set_config+0xb0>)
    2f6c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2f70:	40000c00 	.word	0x40000c00
    2f74:	00002559 	.word	0x00002559
    2f78:	40000c08 	.word	0x40000c08
    2f7c:	00002599 	.word	0x00002599

00002f80 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2f80:	b510      	push	{r4, lr}
    2f82:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2f84:	4a0b      	ldr	r2, [pc, #44]	; (2fb4 <system_gclk_gen_enable+0x34>)
    2f86:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2f88:	b25b      	sxtb	r3, r3
    2f8a:	2b00      	cmp	r3, #0
    2f8c:	dbfb      	blt.n	2f86 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2f8e:	4b0a      	ldr	r3, [pc, #40]	; (2fb8 <system_gclk_gen_enable+0x38>)
    2f90:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2f92:	4b0a      	ldr	r3, [pc, #40]	; (2fbc <system_gclk_gen_enable+0x3c>)
    2f94:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2f96:	4a07      	ldr	r2, [pc, #28]	; (2fb4 <system_gclk_gen_enable+0x34>)
    2f98:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2f9a:	b25b      	sxtb	r3, r3
    2f9c:	2b00      	cmp	r3, #0
    2f9e:	dbfb      	blt.n	2f98 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2fa0:	4b04      	ldr	r3, [pc, #16]	; (2fb4 <system_gclk_gen_enable+0x34>)
    2fa2:	6859      	ldr	r1, [r3, #4]
    2fa4:	2280      	movs	r2, #128	; 0x80
    2fa6:	0252      	lsls	r2, r2, #9
    2fa8:	430a      	orrs	r2, r1
    2faa:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2fac:	4b04      	ldr	r3, [pc, #16]	; (2fc0 <system_gclk_gen_enable+0x40>)
    2fae:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2fb0:	bd10      	pop	{r4, pc}
    2fb2:	46c0      	nop			; (mov r8, r8)
    2fb4:	40000c00 	.word	0x40000c00
    2fb8:	00002559 	.word	0x00002559
    2fbc:	40000c04 	.word	0x40000c04
    2fc0:	00002599 	.word	0x00002599

00002fc4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2fc4:	b570      	push	{r4, r5, r6, lr}
    2fc6:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2fc8:	4a1a      	ldr	r2, [pc, #104]	; (3034 <system_gclk_gen_get_hz+0x70>)
    2fca:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2fcc:	b25b      	sxtb	r3, r3
    2fce:	2b00      	cmp	r3, #0
    2fd0:	dbfb      	blt.n	2fca <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2fd2:	4b19      	ldr	r3, [pc, #100]	; (3038 <system_gclk_gen_get_hz+0x74>)
    2fd4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2fd6:	4b19      	ldr	r3, [pc, #100]	; (303c <system_gclk_gen_get_hz+0x78>)
    2fd8:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2fda:	4a16      	ldr	r2, [pc, #88]	; (3034 <system_gclk_gen_get_hz+0x70>)
    2fdc:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2fde:	b25b      	sxtb	r3, r3
    2fe0:	2b00      	cmp	r3, #0
    2fe2:	dbfb      	blt.n	2fdc <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2fe4:	4e13      	ldr	r6, [pc, #76]	; (3034 <system_gclk_gen_get_hz+0x70>)
    2fe6:	6870      	ldr	r0, [r6, #4]
    2fe8:	04c0      	lsls	r0, r0, #19
    2fea:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2fec:	4b14      	ldr	r3, [pc, #80]	; (3040 <system_gclk_gen_get_hz+0x7c>)
    2fee:	4798      	blx	r3
    2ff0:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2ff2:	4b12      	ldr	r3, [pc, #72]	; (303c <system_gclk_gen_get_hz+0x78>)
    2ff4:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2ff6:	6876      	ldr	r6, [r6, #4]
    2ff8:	02f6      	lsls	r6, r6, #11
    2ffa:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2ffc:	4b11      	ldr	r3, [pc, #68]	; (3044 <system_gclk_gen_get_hz+0x80>)
    2ffe:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3000:	4a0c      	ldr	r2, [pc, #48]	; (3034 <system_gclk_gen_get_hz+0x70>)
    3002:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    3004:	b25b      	sxtb	r3, r3
    3006:	2b00      	cmp	r3, #0
    3008:	dbfb      	blt.n	3002 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    300a:	4b0a      	ldr	r3, [pc, #40]	; (3034 <system_gclk_gen_get_hz+0x70>)
    300c:	689c      	ldr	r4, [r3, #8]
    300e:	0a24      	lsrs	r4, r4, #8
    3010:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3012:	4b0d      	ldr	r3, [pc, #52]	; (3048 <system_gclk_gen_get_hz+0x84>)
    3014:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3016:	2e00      	cmp	r6, #0
    3018:	d107      	bne.n	302a <system_gclk_gen_get_hz+0x66>
    301a:	2c01      	cmp	r4, #1
    301c:	d907      	bls.n	302e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    301e:	1c28      	adds	r0, r5, #0
    3020:	1c21      	adds	r1, r4, #0
    3022:	4b0a      	ldr	r3, [pc, #40]	; (304c <system_gclk_gen_get_hz+0x88>)
    3024:	4798      	blx	r3
    3026:	1c05      	adds	r5, r0, #0
    3028:	e001      	b.n	302e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    302a:	3401      	adds	r4, #1
    302c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    302e:	1c28      	adds	r0, r5, #0
    3030:	bd70      	pop	{r4, r5, r6, pc}
    3032:	46c0      	nop			; (mov r8, r8)
    3034:	40000c00 	.word	0x40000c00
    3038:	00002559 	.word	0x00002559
    303c:	40000c04 	.word	0x40000c04
    3040:	00002b89 	.word	0x00002b89
    3044:	40000c08 	.word	0x40000c08
    3048:	00002599 	.word	0x00002599
    304c:	00008231 	.word	0x00008231

00003050 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    3050:	b510      	push	{r4, lr}
    3052:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3054:	4b06      	ldr	r3, [pc, #24]	; (3070 <system_gclk_chan_enable+0x20>)
    3056:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3058:	4b06      	ldr	r3, [pc, #24]	; (3074 <system_gclk_chan_enable+0x24>)
    305a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    305c:	4b06      	ldr	r3, [pc, #24]	; (3078 <system_gclk_chan_enable+0x28>)
    305e:	8859      	ldrh	r1, [r3, #2]
    3060:	2280      	movs	r2, #128	; 0x80
    3062:	01d2      	lsls	r2, r2, #7
    3064:	430a      	orrs	r2, r1
    3066:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3068:	4b04      	ldr	r3, [pc, #16]	; (307c <system_gclk_chan_enable+0x2c>)
    306a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    306c:	bd10      	pop	{r4, pc}
    306e:	46c0      	nop			; (mov r8, r8)
    3070:	00002559 	.word	0x00002559
    3074:	40000c02 	.word	0x40000c02
    3078:	40000c00 	.word	0x40000c00
    307c:	00002599 	.word	0x00002599

00003080 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    3080:	b510      	push	{r4, lr}
    3082:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3084:	4b0f      	ldr	r3, [pc, #60]	; (30c4 <system_gclk_chan_disable+0x44>)
    3086:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3088:	4b0f      	ldr	r3, [pc, #60]	; (30c8 <system_gclk_chan_disable+0x48>)
    308a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    308c:	4b0f      	ldr	r3, [pc, #60]	; (30cc <system_gclk_chan_disable+0x4c>)
    308e:	8858      	ldrh	r0, [r3, #2]
    3090:	0500      	lsls	r0, r0, #20
    3092:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    3094:	8859      	ldrh	r1, [r3, #2]
    3096:	4a0e      	ldr	r2, [pc, #56]	; (30d0 <system_gclk_chan_disable+0x50>)
    3098:	400a      	ands	r2, r1
    309a:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    309c:	8859      	ldrh	r1, [r3, #2]
    309e:	4a0d      	ldr	r2, [pc, #52]	; (30d4 <system_gclk_chan_disable+0x54>)
    30a0:	400a      	ands	r2, r1
    30a2:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    30a4:	1c19      	adds	r1, r3, #0
    30a6:	2280      	movs	r2, #128	; 0x80
    30a8:	01d2      	lsls	r2, r2, #7
    30aa:	884b      	ldrh	r3, [r1, #2]
    30ac:	4213      	tst	r3, r2
    30ae:	d1fc      	bne.n	30aa <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    30b0:	4b06      	ldr	r3, [pc, #24]	; (30cc <system_gclk_chan_disable+0x4c>)
    30b2:	0201      	lsls	r1, r0, #8
    30b4:	8858      	ldrh	r0, [r3, #2]
    30b6:	4a06      	ldr	r2, [pc, #24]	; (30d0 <system_gclk_chan_disable+0x50>)
    30b8:	4002      	ands	r2, r0
    30ba:	430a      	orrs	r2, r1
    30bc:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    30be:	4b06      	ldr	r3, [pc, #24]	; (30d8 <system_gclk_chan_disable+0x58>)
    30c0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    30c2:	bd10      	pop	{r4, pc}
    30c4:	00002559 	.word	0x00002559
    30c8:	40000c02 	.word	0x40000c02
    30cc:	40000c00 	.word	0x40000c00
    30d0:	fffff0ff 	.word	0xfffff0ff
    30d4:	ffffbfff 	.word	0xffffbfff
    30d8:	00002599 	.word	0x00002599

000030dc <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    30dc:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    30de:	780c      	ldrb	r4, [r1, #0]
    30e0:	0224      	lsls	r4, r4, #8
    30e2:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    30e4:	4b02      	ldr	r3, [pc, #8]	; (30f0 <system_gclk_chan_set_config+0x14>)
    30e6:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    30e8:	b2a4      	uxth	r4, r4
    30ea:	4b02      	ldr	r3, [pc, #8]	; (30f4 <system_gclk_chan_set_config+0x18>)
    30ec:	805c      	strh	r4, [r3, #2]
}
    30ee:	bd10      	pop	{r4, pc}
    30f0:	00003081 	.word	0x00003081
    30f4:	40000c00 	.word	0x40000c00

000030f8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    30f8:	b510      	push	{r4, lr}
    30fa:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    30fc:	4b06      	ldr	r3, [pc, #24]	; (3118 <system_gclk_chan_get_hz+0x20>)
    30fe:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3100:	4b06      	ldr	r3, [pc, #24]	; (311c <system_gclk_chan_get_hz+0x24>)
    3102:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    3104:	4b06      	ldr	r3, [pc, #24]	; (3120 <system_gclk_chan_get_hz+0x28>)
    3106:	885c      	ldrh	r4, [r3, #2]
    3108:	0524      	lsls	r4, r4, #20
    310a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    310c:	4b05      	ldr	r3, [pc, #20]	; (3124 <system_gclk_chan_get_hz+0x2c>)
    310e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3110:	1c20      	adds	r0, r4, #0
    3112:	4b05      	ldr	r3, [pc, #20]	; (3128 <system_gclk_chan_get_hz+0x30>)
    3114:	4798      	blx	r3
}
    3116:	bd10      	pop	{r4, pc}
    3118:	00002559 	.word	0x00002559
    311c:	40000c02 	.word	0x40000c02
    3120:	40000c00 	.word	0x40000c00
    3124:	00002599 	.word	0x00002599
    3128:	00002fc5 	.word	0x00002fc5

0000312c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    312c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    312e:	78d3      	ldrb	r3, [r2, #3]
    3130:	2b00      	cmp	r3, #0
    3132:	d11e      	bne.n	3172 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3134:	7813      	ldrb	r3, [r2, #0]
    3136:	2b80      	cmp	r3, #128	; 0x80
    3138:	d004      	beq.n	3144 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    313a:	061b      	lsls	r3, r3, #24
    313c:	2480      	movs	r4, #128	; 0x80
    313e:	0264      	lsls	r4, r4, #9
    3140:	4323      	orrs	r3, r4
    3142:	e000      	b.n	3146 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3144:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3146:	7854      	ldrb	r4, [r2, #1]
    3148:	2502      	movs	r5, #2
    314a:	43ac      	bics	r4, r5
    314c:	d10a      	bne.n	3164 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    314e:	7894      	ldrb	r4, [r2, #2]
    3150:	2c00      	cmp	r4, #0
    3152:	d103      	bne.n	315c <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3154:	2480      	movs	r4, #128	; 0x80
    3156:	02a4      	lsls	r4, r4, #10
    3158:	4323      	orrs	r3, r4
    315a:	e002      	b.n	3162 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    315c:	24c0      	movs	r4, #192	; 0xc0
    315e:	02e4      	lsls	r4, r4, #11
    3160:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    3162:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3164:	7854      	ldrb	r4, [r2, #1]
    3166:	3c01      	subs	r4, #1
    3168:	2c01      	cmp	r4, #1
    316a:	d804      	bhi.n	3176 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    316c:	4c11      	ldr	r4, [pc, #68]	; (31b4 <_system_pinmux_config+0x88>)
    316e:	4023      	ands	r3, r4
    3170:	e001      	b.n	3176 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    3172:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3174:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3176:	040d      	lsls	r5, r1, #16
    3178:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    317a:	24a0      	movs	r4, #160	; 0xa0
    317c:	05e4      	lsls	r4, r4, #23
    317e:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3180:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3182:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    3184:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3186:	24d0      	movs	r4, #208	; 0xd0
    3188:	0624      	lsls	r4, r4, #24
    318a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    318c:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    318e:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    3190:	78d4      	ldrb	r4, [r2, #3]
    3192:	2c00      	cmp	r4, #0
    3194:	d10c      	bne.n	31b0 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3196:	035c      	lsls	r4, r3, #13
    3198:	d505      	bpl.n	31a6 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    319a:	7893      	ldrb	r3, [r2, #2]
    319c:	2b01      	cmp	r3, #1
    319e:	d101      	bne.n	31a4 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    31a0:	6181      	str	r1, [r0, #24]
    31a2:	e000      	b.n	31a6 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    31a4:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    31a6:	7853      	ldrb	r3, [r2, #1]
    31a8:	3b01      	subs	r3, #1
    31aa:	2b01      	cmp	r3, #1
    31ac:	d800      	bhi.n	31b0 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    31ae:	6081      	str	r1, [r0, #8]
		}
	}
}
    31b0:	bd30      	pop	{r4, r5, pc}
    31b2:	46c0      	nop			; (mov r8, r8)
    31b4:	fffbffff 	.word	0xfffbffff

000031b8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    31b8:	b508      	push	{r3, lr}
    31ba:	1c03      	adds	r3, r0, #0
    31bc:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    31be:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    31c0:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    31c2:	2900      	cmp	r1, #0
    31c4:	d103      	bne.n	31ce <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    31c6:	0958      	lsrs	r0, r3, #5
    31c8:	01c0      	lsls	r0, r0, #7
    31ca:	4904      	ldr	r1, [pc, #16]	; (31dc <system_pinmux_pin_set_config+0x24>)
    31cc:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    31ce:	211f      	movs	r1, #31
    31d0:	400b      	ands	r3, r1
    31d2:	2101      	movs	r1, #1
    31d4:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    31d6:	4b02      	ldr	r3, [pc, #8]	; (31e0 <system_pinmux_pin_set_config+0x28>)
    31d8:	4798      	blx	r3
}
    31da:	bd08      	pop	{r3, pc}
    31dc:	41004400 	.word	0x41004400
    31e0:	0000312d 	.word	0x0000312d

000031e4 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    31e4:	4770      	bx	lr
    31e6:	46c0      	nop			; (mov r8, r8)

000031e8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    31e8:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    31ea:	4b05      	ldr	r3, [pc, #20]	; (3200 <system_init+0x18>)
    31ec:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    31ee:	4b05      	ldr	r3, [pc, #20]	; (3204 <system_init+0x1c>)
    31f0:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    31f2:	4b05      	ldr	r3, [pc, #20]	; (3208 <system_init+0x20>)
    31f4:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    31f6:	4b05      	ldr	r3, [pc, #20]	; (320c <system_init+0x24>)
    31f8:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    31fa:	4b05      	ldr	r3, [pc, #20]	; (3210 <system_init+0x28>)
    31fc:	4798      	blx	r3
}
    31fe:	bd08      	pop	{r3, pc}
    3200:	00002d7d 	.word	0x00002d7d
    3204:	00002555 	.word	0x00002555
    3208:	000031e5 	.word	0x000031e5
    320c:	000031e5 	.word	0x000031e5
    3210:	000031e5 	.word	0x000031e5

00003214 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    3214:	b570      	push	{r4, r5, r6, lr}
    3216:	b084      	sub	sp, #16
    3218:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    321a:	ab01      	add	r3, sp, #4
    321c:	4a0a      	ldr	r2, [pc, #40]	; (3248 <_tc_get_inst_index+0x34>)
    321e:	ca70      	ldmia	r2!, {r4, r5, r6}
    3220:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3222:	9b01      	ldr	r3, [sp, #4]
    3224:	4283      	cmp	r3, r0
    3226:	d00a      	beq.n	323e <_tc_get_inst_index+0x2a>
    3228:	9c02      	ldr	r4, [sp, #8]
    322a:	4284      	cmp	r4, r0
    322c:	d005      	beq.n	323a <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    322e:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3230:	9d03      	ldr	r5, [sp, #12]
    3232:	428d      	cmp	r5, r1
    3234:	d105      	bne.n	3242 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3236:	2002      	movs	r0, #2
    3238:	e002      	b.n	3240 <_tc_get_inst_index+0x2c>
    323a:	2001      	movs	r0, #1
    323c:	e000      	b.n	3240 <_tc_get_inst_index+0x2c>
    323e:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    3240:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    3242:	b004      	add	sp, #16
    3244:	bd70      	pop	{r4, r5, r6, pc}
    3246:	46c0      	nop			; (mov r8, r8)
    3248:	0000b520 	.word	0x0000b520

0000324c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    324c:	b5f0      	push	{r4, r5, r6, r7, lr}
    324e:	464f      	mov	r7, r9
    3250:	4646      	mov	r6, r8
    3252:	b4c0      	push	{r6, r7}
    3254:	b087      	sub	sp, #28
    3256:	1c04      	adds	r4, r0, #0
    3258:	1c0d      	adds	r5, r1, #0
    325a:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    325c:	1c08      	adds	r0, r1, #0
    325e:	4b90      	ldr	r3, [pc, #576]	; (34a0 <tc_init+0x254>)
    3260:	4798      	blx	r3
    3262:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    3264:	4f8f      	ldr	r7, [pc, #572]	; (34a4 <tc_init+0x258>)
    3266:	1c39      	adds	r1, r7, #0
    3268:	310c      	adds	r1, #12
    326a:	a805      	add	r0, sp, #20
    326c:	2203      	movs	r2, #3
    326e:	4e8e      	ldr	r6, [pc, #568]	; (34a8 <tc_init+0x25c>)
    3270:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    3272:	1c39      	adds	r1, r7, #0
    3274:	3110      	adds	r1, #16
    3276:	a803      	add	r0, sp, #12
    3278:	2206      	movs	r2, #6
    327a:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    327c:	2300      	movs	r3, #0
    327e:	60a3      	str	r3, [r4, #8]
    3280:	60e3      	str	r3, [r4, #12]
    3282:	6123      	str	r3, [r4, #16]
    3284:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    3286:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    3288:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    328a:	4648      	mov	r0, r9
    328c:	0082      	lsls	r2, r0, #2
    328e:	4b87      	ldr	r3, [pc, #540]	; (34ac <tc_init+0x260>)
    3290:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    3292:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3294:	4641      	mov	r1, r8
    3296:	788b      	ldrb	r3, [r1, #2]
    3298:	2b08      	cmp	r3, #8
    329a:	d104      	bne.n	32a6 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    329c:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    329e:	464a      	mov	r2, r9
    32a0:	07d2      	lsls	r2, r2, #31
    32a2:	d400      	bmi.n	32a6 <tc_init+0x5a>
    32a4:	e0f6      	b.n	3494 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    32a6:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    32a8:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    32aa:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    32ac:	07d9      	lsls	r1, r3, #31
    32ae:	d500      	bpl.n	32b2 <tc_init+0x66>
    32b0:	e0f0      	b.n	3494 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    32b2:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    32b4:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    32b6:	06da      	lsls	r2, r3, #27
    32b8:	d500      	bpl.n	32bc <tc_init+0x70>
    32ba:	e0eb      	b.n	3494 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    32bc:	882b      	ldrh	r3, [r5, #0]
    32be:	0799      	lsls	r1, r3, #30
    32c0:	d500      	bpl.n	32c4 <tc_init+0x78>
    32c2:	e0e7      	b.n	3494 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    32c4:	4642      	mov	r2, r8
    32c6:	7c13      	ldrb	r3, [r2, #16]
    32c8:	2b00      	cmp	r3, #0
    32ca:	d00c      	beq.n	32e6 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    32cc:	a902      	add	r1, sp, #8
    32ce:	2301      	movs	r3, #1
    32d0:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    32d2:	2200      	movs	r2, #0
    32d4:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    32d6:	4640      	mov	r0, r8
    32d8:	6980      	ldr	r0, [r0, #24]
    32da:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    32dc:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    32de:	4642      	mov	r2, r8
    32e0:	7d10      	ldrb	r0, [r2, #20]
    32e2:	4b73      	ldr	r3, [pc, #460]	; (34b0 <tc_init+0x264>)
    32e4:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    32e6:	4640      	mov	r0, r8
    32e8:	7f03      	ldrb	r3, [r0, #28]
    32ea:	2b00      	cmp	r3, #0
    32ec:	d00b      	beq.n	3306 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    32ee:	a902      	add	r1, sp, #8
    32f0:	2301      	movs	r3, #1
    32f2:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    32f4:	2200      	movs	r2, #0
    32f6:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    32f8:	6a42      	ldr	r2, [r0, #36]	; 0x24
    32fa:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    32fc:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    32fe:	6a03      	ldr	r3, [r0, #32]
    3300:	b2d8      	uxtb	r0, r3
    3302:	4b6b      	ldr	r3, [pc, #428]	; (34b0 <tc_init+0x264>)
    3304:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3306:	4b6b      	ldr	r3, [pc, #428]	; (34b4 <tc_init+0x268>)
    3308:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    330a:	4648      	mov	r0, r9
    330c:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    330e:	a803      	add	r0, sp, #12
    3310:	5a12      	ldrh	r2, [r2, r0]
    3312:	430a      	orrs	r2, r1
    3314:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    3316:	4641      	mov	r1, r8
    3318:	788b      	ldrb	r3, [r1, #2]
    331a:	2b08      	cmp	r3, #8
    331c:	d108      	bne.n	3330 <tc_init+0xe4>
    331e:	4b65      	ldr	r3, [pc, #404]	; (34b4 <tc_init+0x268>)
    3320:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    3322:	4648      	mov	r0, r9
    3324:	3001      	adds	r0, #1
    3326:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3328:	a903      	add	r1, sp, #12
    332a:	5a41      	ldrh	r1, [r0, r1]
    332c:	430a      	orrs	r2, r1
    332e:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    3330:	a901      	add	r1, sp, #4
    3332:	4642      	mov	r2, r8
    3334:	7813      	ldrb	r3, [r2, #0]
    3336:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    3338:	ab05      	add	r3, sp, #20
    333a:	4648      	mov	r0, r9
    333c:	5c1e      	ldrb	r6, [r3, r0]
    333e:	1c30      	adds	r0, r6, #0
    3340:	4b5d      	ldr	r3, [pc, #372]	; (34b8 <tc_init+0x26c>)
    3342:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    3344:	1c30      	adds	r0, r6, #0
    3346:	4b5d      	ldr	r3, [pc, #372]	; (34bc <tc_init+0x270>)
    3348:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    334a:	4641      	mov	r1, r8
    334c:	8888      	ldrh	r0, [r1, #4]
    334e:	890b      	ldrh	r3, [r1, #8]
    3350:	4303      	orrs	r3, r0
    3352:	7988      	ldrb	r0, [r1, #6]
    3354:	788a      	ldrb	r2, [r1, #2]
    3356:	4310      	orrs	r0, r2
    3358:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    335a:	784b      	ldrb	r3, [r1, #1]
    335c:	2b00      	cmp	r3, #0
    335e:	d002      	beq.n	3366 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    3360:	2380      	movs	r3, #128	; 0x80
    3362:	011b      	lsls	r3, r3, #4
    3364:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3366:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3368:	227f      	movs	r2, #127	; 0x7f
    336a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    336c:	4393      	bics	r3, r2
    336e:	d1fc      	bne.n	336a <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    3370:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    3372:	4642      	mov	r2, r8
    3374:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    3376:	1e43      	subs	r3, r0, #1
    3378:	4198      	sbcs	r0, r3
    337a:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    337c:	7b93      	ldrb	r3, [r2, #14]
    337e:	2b00      	cmp	r3, #0
    3380:	d001      	beq.n	3386 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    3382:	2301      	movs	r3, #1
    3384:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3386:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3388:	227f      	movs	r2, #127	; 0x7f
    338a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    338c:	4393      	bics	r3, r2
    338e:	d1fc      	bne.n	338a <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    3390:	23ff      	movs	r3, #255	; 0xff
    3392:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    3394:	2800      	cmp	r0, #0
    3396:	d005      	beq.n	33a4 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3398:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    339a:	227f      	movs	r2, #127	; 0x7f
    339c:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    339e:	4393      	bics	r3, r2
    33a0:	d1fc      	bne.n	339c <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    33a2:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    33a4:	4643      	mov	r3, r8
    33a6:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    33a8:	7adb      	ldrb	r3, [r3, #11]
    33aa:	2b00      	cmp	r3, #0
    33ac:	d001      	beq.n	33b2 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    33ae:	2310      	movs	r3, #16
    33b0:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    33b2:	4641      	mov	r1, r8
    33b4:	7b0b      	ldrb	r3, [r1, #12]
    33b6:	2b00      	cmp	r3, #0
    33b8:	d001      	beq.n	33be <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    33ba:	2320      	movs	r3, #32
    33bc:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    33be:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    33c0:	227f      	movs	r2, #127	; 0x7f
    33c2:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    33c4:	4393      	bics	r3, r2
    33c6:	d1fc      	bne.n	33c2 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    33c8:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    33ca:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    33cc:	217f      	movs	r1, #127	; 0x7f
    33ce:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    33d0:	438b      	bics	r3, r1
    33d2:	d1fc      	bne.n	33ce <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    33d4:	7923      	ldrb	r3, [r4, #4]
    33d6:	2b04      	cmp	r3, #4
    33d8:	d005      	beq.n	33e6 <tc_init+0x19a>
    33da:	2b08      	cmp	r3, #8
    33dc:	d041      	beq.n	3462 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    33de:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    33e0:	2b00      	cmp	r3, #0
    33e2:	d157      	bne.n	3494 <tc_init+0x248>
    33e4:	e024      	b.n	3430 <tc_init+0x1e4>
    33e6:	217f      	movs	r1, #127	; 0x7f
    33e8:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    33ea:	438b      	bics	r3, r1
    33ec:	d1fc      	bne.n	33e8 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    33ee:	2328      	movs	r3, #40	; 0x28
    33f0:	4642      	mov	r2, r8
    33f2:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    33f4:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    33f6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    33f8:	227f      	movs	r2, #127	; 0x7f
    33fa:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    33fc:	4393      	bics	r3, r2
    33fe:	d1fc      	bne.n	33fa <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    3400:	2329      	movs	r3, #41	; 0x29
    3402:	4640      	mov	r0, r8
    3404:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    3406:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3408:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    340a:	227f      	movs	r2, #127	; 0x7f
    340c:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    340e:	4393      	bics	r3, r2
    3410:	d1fc      	bne.n	340c <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    3412:	232a      	movs	r3, #42	; 0x2a
    3414:	4641      	mov	r1, r8
    3416:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    3418:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    341a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    341c:	227f      	movs	r2, #127	; 0x7f
    341e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3420:	4393      	bics	r3, r2
    3422:	d1fc      	bne.n	341e <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    3424:	232b      	movs	r3, #43	; 0x2b
    3426:	4642      	mov	r2, r8
    3428:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    342a:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    342c:	2000      	movs	r0, #0
    342e:	e031      	b.n	3494 <tc_init+0x248>
    3430:	217f      	movs	r1, #127	; 0x7f
    3432:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    3434:	438b      	bics	r3, r1
    3436:	d1fc      	bne.n	3432 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    3438:	4640      	mov	r0, r8
    343a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    343c:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    343e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3440:	227f      	movs	r2, #127	; 0x7f
    3442:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3444:	4393      	bics	r3, r2
    3446:	d1fc      	bne.n	3442 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    3448:	4641      	mov	r1, r8
    344a:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    344c:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    344e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3450:	227f      	movs	r2, #127	; 0x7f
    3452:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3454:	4393      	bics	r3, r2
    3456:	d1fc      	bne.n	3452 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    3458:	4642      	mov	r2, r8
    345a:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    345c:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    345e:	2000      	movs	r0, #0
    3460:	e018      	b.n	3494 <tc_init+0x248>
    3462:	217f      	movs	r1, #127	; 0x7f
    3464:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    3466:	438b      	bics	r3, r1
    3468:	d1fc      	bne.n	3464 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    346a:	4643      	mov	r3, r8
    346c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    346e:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3470:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3472:	227f      	movs	r2, #127	; 0x7f
    3474:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3476:	4393      	bics	r3, r2
    3478:	d1fc      	bne.n	3474 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    347a:	4640      	mov	r0, r8
    347c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    347e:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3480:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3482:	227f      	movs	r2, #127	; 0x7f
    3484:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3486:	4393      	bics	r3, r2
    3488:	d1fc      	bne.n	3484 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    348a:	4641      	mov	r1, r8
    348c:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    348e:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    3490:	2000      	movs	r0, #0
    3492:	e7ff      	b.n	3494 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    3494:	b007      	add	sp, #28
    3496:	bc0c      	pop	{r2, r3}
    3498:	4690      	mov	r8, r2
    349a:	4699      	mov	r9, r3
    349c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    349e:	46c0      	nop			; (mov r8, r8)
    34a0:	00003215 	.word	0x00003215
    34a4:	0000b520 	.word	0x0000b520
    34a8:	000043d9 	.word	0x000043d9
    34ac:	200024b0 	.word	0x200024b0
    34b0:	000031b9 	.word	0x000031b9
    34b4:	40000400 	.word	0x40000400
    34b8:	000030dd 	.word	0x000030dd
    34bc:	00003051 	.word	0x00003051

000034c0 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    34c0:	1c93      	adds	r3, r2, #2
    34c2:	009b      	lsls	r3, r3, #2
    34c4:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    34c6:	2a02      	cmp	r2, #2
    34c8:	d104      	bne.n	34d4 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    34ca:	7e02      	ldrb	r2, [r0, #24]
    34cc:	2310      	movs	r3, #16
    34ce:	4313      	orrs	r3, r2
    34d0:	7603      	strb	r3, [r0, #24]
    34d2:	e00c      	b.n	34ee <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    34d4:	2a03      	cmp	r2, #3
    34d6:	d104      	bne.n	34e2 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    34d8:	7e02      	ldrb	r2, [r0, #24]
    34da:	2320      	movs	r3, #32
    34dc:	4313      	orrs	r3, r2
    34de:	7603      	strb	r3, [r0, #24]
    34e0:	e005      	b.n	34ee <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    34e2:	2301      	movs	r3, #1
    34e4:	4093      	lsls	r3, r2
    34e6:	1c1a      	adds	r2, r3, #0
    34e8:	7e03      	ldrb	r3, [r0, #24]
    34ea:	431a      	orrs	r2, r3
    34ec:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    34ee:	2000      	movs	r0, #0
    34f0:	4770      	bx	lr
    34f2:	46c0      	nop			; (mov r8, r8)

000034f4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    34f4:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    34f6:	0080      	lsls	r0, r0, #2
    34f8:	4b14      	ldr	r3, [pc, #80]	; (354c <_tc_interrupt_handler+0x58>)
    34fa:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    34fc:	6822      	ldr	r2, [r4, #0]
    34fe:	7b95      	ldrb	r5, [r2, #14]
    3500:	7e23      	ldrb	r3, [r4, #24]
    3502:	401d      	ands	r5, r3
    3504:	7e63      	ldrb	r3, [r4, #25]
    3506:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    3508:	07eb      	lsls	r3, r5, #31
    350a:	d505      	bpl.n	3518 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    350c:	1c20      	adds	r0, r4, #0
    350e:	68a2      	ldr	r2, [r4, #8]
    3510:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    3512:	2301      	movs	r3, #1
    3514:	6822      	ldr	r2, [r4, #0]
    3516:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    3518:	07ab      	lsls	r3, r5, #30
    351a:	d505      	bpl.n	3528 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    351c:	1c20      	adds	r0, r4, #0
    351e:	68e2      	ldr	r2, [r4, #12]
    3520:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    3522:	2302      	movs	r3, #2
    3524:	6822      	ldr	r2, [r4, #0]
    3526:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    3528:	06eb      	lsls	r3, r5, #27
    352a:	d505      	bpl.n	3538 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    352c:	1c20      	adds	r0, r4, #0
    352e:	6922      	ldr	r2, [r4, #16]
    3530:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    3532:	2310      	movs	r3, #16
    3534:	6822      	ldr	r2, [r4, #0]
    3536:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    3538:	06ab      	lsls	r3, r5, #26
    353a:	d505      	bpl.n	3548 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    353c:	1c20      	adds	r0, r4, #0
    353e:	6962      	ldr	r2, [r4, #20]
    3540:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    3542:	6823      	ldr	r3, [r4, #0]
    3544:	2220      	movs	r2, #32
    3546:	739a      	strb	r2, [r3, #14]
	}
}
    3548:	bd38      	pop	{r3, r4, r5, pc}
    354a:	46c0      	nop			; (mov r8, r8)
    354c:	200024b0 	.word	0x200024b0

00003550 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    3550:	b508      	push	{r3, lr}
    3552:	2000      	movs	r0, #0
    3554:	4b01      	ldr	r3, [pc, #4]	; (355c <TC3_Handler+0xc>)
    3556:	4798      	blx	r3
    3558:	bd08      	pop	{r3, pc}
    355a:	46c0      	nop			; (mov r8, r8)
    355c:	000034f5 	.word	0x000034f5

00003560 <TC4_Handler>:
    3560:	b508      	push	{r3, lr}
    3562:	2001      	movs	r0, #1
    3564:	4b01      	ldr	r3, [pc, #4]	; (356c <TC4_Handler+0xc>)
    3566:	4798      	blx	r3
    3568:	bd08      	pop	{r3, pc}
    356a:	46c0      	nop			; (mov r8, r8)
    356c:	000034f5 	.word	0x000034f5

00003570 <TC5_Handler>:
    3570:	b508      	push	{r3, lr}
    3572:	2002      	movs	r0, #2
    3574:	4b01      	ldr	r3, [pc, #4]	; (357c <TC5_Handler+0xc>)
    3576:	4798      	blx	r3
    3578:	bd08      	pop	{r3, pc}
    357a:	46c0      	nop			; (mov r8, r8)
    357c:	000034f5 	.word	0x000034f5

00003580 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    3580:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    3582:	4b25      	ldr	r3, [pc, #148]	; (3618 <_eeprom_emulator_update_page_mapping+0x98>)
    3584:	8918      	ldrh	r0, [r3, #8]
    3586:	2800      	cmp	r0, #0
    3588:	d03a      	beq.n	3600 <_eeprom_emulator_update_page_mapping+0x80>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
    358a:	7a9f      	ldrb	r7, [r3, #10]
    358c:	685a      	ldr	r2, [r3, #4]
    358e:	2300      	movs	r3, #0
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    3590:	1e45      	subs	r5, r0, #1
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    3592:	4e21      	ldr	r6, [pc, #132]	; (3618 <_eeprom_emulator_update_page_mapping+0x98>)
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    3594:	42ab      	cmp	r3, r5
    3596:	d006      	beq.n	35a6 <_eeprom_emulator_update_page_mapping+0x26>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    3598:	7811      	ldrb	r1, [r2, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    359a:	29ff      	cmp	r1, #255	; 0xff
    359c:	d003      	beq.n	35a6 <_eeprom_emulator_update_page_mapping+0x26>
    359e:	42b9      	cmp	r1, r7
    35a0:	d201      	bcs.n	35a6 <_eeprom_emulator_update_page_mapping+0x26>
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    35a2:	1871      	adds	r1, r6, r1
    35a4:	72cb      	strb	r3, [r1, #11]
    35a6:	3301      	adds	r3, #1
    35a8:	3240      	adds	r2, #64	; 0x40
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    35aa:	b299      	uxth	r1, r3
    35ac:	4288      	cmp	r0, r1
    35ae:	d8f1      	bhi.n	3594 <_eeprom_emulator_update_page_mapping+0x14>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    35b0:	213f      	movs	r1, #63	; 0x3f
    35b2:	2387      	movs	r3, #135	; 0x87
    35b4:	4a18      	ldr	r2, [pc, #96]	; (3618 <_eeprom_emulator_update_page_mapping+0x98>)
    35b6:	54d1      	strb	r1, [r2, r3]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    35b8:	0886      	lsrs	r6, r0, #2
    35ba:	d02c      	beq.n	3616 <_eeprom_emulator_update_page_mapping+0x96>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    35bc:	6854      	ldr	r4, [r2, #4]
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    35be:	2100      	movs	r1, #0

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    35c0:	2300      	movs	r3, #0
    35c2:	2501      	movs	r5, #1

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    35c4:	3801      	subs	r0, #1
    35c6:	2700      	movs	r7, #0
    35c8:	46ac      	mov	ip, r5
    35ca:	e001      	b.n	35d0 <_eeprom_emulator_update_page_mapping+0x50>
    35cc:	1c3b      	adds	r3, r7, #0
    35ce:	4665      	mov	r5, ip
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    35d0:	008a      	lsls	r2, r1, #2
    35d2:	189a      	adds	r2, r3, r2
    35d4:	b292      	uxth	r2, r2

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    35d6:	4282      	cmp	r2, r0
    35d8:	d003      	beq.n	35e2 <_eeprom_emulator_update_page_mapping+0x62>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    35da:	0192      	lsls	r2, r2, #6
    35dc:	5d12      	ldrb	r2, [r2, r4]
    35de:	2aff      	cmp	r2, #255	; 0xff
    35e0:	d113      	bne.n	360a <_eeprom_emulator_update_page_mapping+0x8a>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    35e2:	3301      	adds	r3, #1
    35e4:	b2db      	uxtb	r3, r3
    35e6:	2b03      	cmp	r3, #3
    35e8:	d9f2      	bls.n	35d0 <_eeprom_emulator_update_page_mapping+0x50>
				spare_row_found = false;
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    35ea:	2d00      	cmp	r5, #0
    35ec:	d003      	beq.n	35f6 <_eeprom_emulator_update_page_mapping+0x76>
			_eeprom_instance.spare_row = c;
    35ee:	2387      	movs	r3, #135	; 0x87
    35f0:	4a09      	ldr	r2, [pc, #36]	; (3618 <_eeprom_emulator_update_page_mapping+0x98>)
    35f2:	54d1      	strb	r1, [r2, r3]
			break;
    35f4:	e00f      	b.n	3616 <_eeprom_emulator_update_page_mapping+0x96>
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    35f6:	3101      	adds	r1, #1
    35f8:	b289      	uxth	r1, r1
    35fa:	42b1      	cmp	r1, r6
    35fc:	d3e6      	bcc.n	35cc <_eeprom_emulator_update_page_mapping+0x4c>
    35fe:	e00a      	b.n	3616 <_eeprom_emulator_update_page_mapping+0x96>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    3600:	213f      	movs	r1, #63	; 0x3f
    3602:	2387      	movs	r3, #135	; 0x87
    3604:	4a04      	ldr	r2, [pc, #16]	; (3618 <_eeprom_emulator_update_page_mapping+0x98>)
    3606:	54d1      	strb	r1, [r2, r3]
    3608:	e005      	b.n	3616 <_eeprom_emulator_update_page_mapping+0x96>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    360a:	3301      	adds	r3, #1
    360c:	b2db      	uxtb	r3, r3
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    360e:	1c3d      	adds	r5, r7, #0
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    3610:	2b03      	cmp	r3, #3
    3612:	d9dd      	bls.n	35d0 <_eeprom_emulator_update_page_mapping+0x50>
    3614:	e7ef      	b.n	35f6 <_eeprom_emulator_update_page_mapping+0x76>
		if (spare_row_found == true) {
			_eeprom_instance.spare_row = c;
			break;
		}
	}
}
    3616:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3618:	2000011c 	.word	0x2000011c

0000361c <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    361c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    361e:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    3620:	0186      	lsls	r6, r0, #6
    3622:	4d05      	ldr	r5, [pc, #20]	; (3638 <_eeprom_emulator_nvm_read_page+0x1c>)
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    3624:	4c05      	ldr	r4, [pc, #20]	; (363c <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    3626:	686b      	ldr	r3, [r5, #4]
    3628:	1998      	adds	r0, r3, r6
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    362a:	1c39      	adds	r1, r7, #0
    362c:	2240      	movs	r2, #64	; 0x40
    362e:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    3630:	2805      	cmp	r0, #5
    3632:	d0f8      	beq.n	3626 <_eeprom_emulator_nvm_read_page+0xa>
}
    3634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3636:	46c0      	nop			; (mov r8, r8)
    3638:	2000011c 	.word	0x2000011c
    363c:	00001ff5 	.word	0x00001ff5

00003640 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    3640:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    3642:	0206      	lsls	r6, r0, #8
    3644:	4d03      	ldr	r5, [pc, #12]	; (3654 <_eeprom_emulator_nvm_erase_row+0x14>)
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    3646:	4c04      	ldr	r4, [pc, #16]	; (3658 <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    3648:	686b      	ldr	r3, [r5, #4]
    364a:	1998      	adds	r0, r3, r6
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    364c:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
	} while (error_code == STATUS_BUSY);
    364e:	2805      	cmp	r0, #5
    3650:	d0fa      	beq.n	3648 <_eeprom_emulator_nvm_erase_row+0x8>
}
    3652:	bd70      	pop	{r4, r5, r6, pc}
    3654:	2000011c 	.word	0x2000011c
    3658:	00002065 	.word	0x00002065

0000365c <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    365c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    365e:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    3660:	0186      	lsls	r6, r0, #6
    3662:	4d05      	ldr	r5, [pc, #20]	; (3678 <_eeprom_emulator_nvm_fill_cache+0x1c>)
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    3664:	4c05      	ldr	r4, [pc, #20]	; (367c <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    3666:	686b      	ldr	r3, [r5, #4]
    3668:	1998      	adds	r0, r3, r6
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    366a:	1c39      	adds	r1, r7, #0
    366c:	2240      	movs	r2, #64	; 0x40
    366e:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    3670:	2805      	cmp	r0, #5
    3672:	d0f8      	beq.n	3666 <_eeprom_emulator_nvm_fill_cache+0xa>
}
    3674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3676:	46c0      	nop			; (mov r8, r8)
    3678:	2000011c 	.word	0x2000011c
    367c:	00001f69 	.word	0x00001f69

00003680 <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    3680:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    3682:	0186      	lsls	r6, r0, #6
    3684:	4d04      	ldr	r5, [pc, #16]	; (3698 <_eeprom_emulator_nvm_commit_cache+0x18>)
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    3686:	4c05      	ldr	r4, [pc, #20]	; (369c <_eeprom_emulator_nvm_commit_cache+0x1c>)
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    3688:	686b      	ldr	r3, [r5, #4]
    368a:	1999      	adds	r1, r3, r6
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    368c:	2004      	movs	r0, #4
    368e:	2200      	movs	r2, #0
    3690:	47a0      	blx	r4
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
	} while (error_code == STATUS_BUSY);
    3692:	2805      	cmp	r0, #5
    3694:	d0f8      	beq.n	3688 <_eeprom_emulator_nvm_commit_cache+0x8>
}
    3696:	bd70      	pop	{r4, r5, r6, pc}
    3698:	2000011c 	.word	0x2000011c
    369c:	00001ee5 	.word	0x00001ee5

000036a0 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    36a0:	b530      	push	{r4, r5, lr}
    36a2:	b099      	sub	sp, #100	; 0x64
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    36a4:	ab16      	add	r3, sp, #88	; 0x58
    36a6:	2200      	movs	r2, #0
    36a8:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = false;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    36aa:	492e      	ldr	r1, [pc, #184]	; (3764 <eeprom_emulator_init+0xc4>)
    36ac:	6849      	ldr	r1, [r1, #4]
    36ae:	06c9      	lsls	r1, r1, #27
    36b0:	0f09      	lsrs	r1, r1, #28
    36b2:	7099      	strb	r1, [r3, #2]
	config->disable_cache     = false;
    36b4:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    36b6:	711a      	strb	r2, [r3, #4]

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;
    36b8:	2201      	movs	r2, #1
    36ba:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    36bc:	4c2a      	ldr	r4, [pc, #168]	; (3768 <eeprom_emulator_init+0xc8>)
    36be:	a816      	add	r0, sp, #88	; 0x58
    36c0:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    36c2:	2805      	cmp	r0, #5
    36c4:	d0fb      	beq.n	36be <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    36c6:	a813      	add	r0, sp, #76	; 0x4c
    36c8:	4b28      	ldr	r3, [pc, #160]	; (376c <eeprom_emulator_init+0xcc>)
    36ca:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    36cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
    36ce:	2016      	movs	r0, #22
	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    36d0:	2b0b      	cmp	r3, #11
    36d2:	d944      	bls.n	375e <eeprom_emulator_init+0xbe>
	/* Configure the EEPROM instance physical and logical number of pages:
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
    36d4:	4c26      	ldr	r4, [pc, #152]	; (3770 <eeprom_emulator_init+0xd0>)
    36d6:	8123      	strh	r3, [r4, #8]
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    36d8:	1c1a      	adds	r2, r3, #0
    36da:	3a08      	subs	r2, #8
    36dc:	0852      	lsrs	r2, r2, #1
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
    36de:	72a2      	strb	r2, [r4, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    36e0:	041b      	lsls	r3, r3, #16
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
    36e2:	0a9b      	lsrs	r3, r3, #10
    36e4:	425b      	negs	r3, r3
    36e6:	2080      	movs	r0, #128	; 0x80
    36e8:	02c0      	lsls	r0, r0, #11
    36ea:	181b      	adds	r3, r3, r0
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
    36ec:	6063      	str	r3, [r4, #4]
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    36ee:	2200      	movs	r2, #0
    36f0:	23c8      	movs	r3, #200	; 0xc8
    36f2:	54e2      	strb	r2, [r4, r3]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    36f4:	4b1f      	ldr	r3, [pc, #124]	; (3774 <eeprom_emulator_init+0xd4>)
    36f6:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    36f8:	2387      	movs	r3, #135	; 0x87
    36fa:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
    36fc:	201a      	movs	r0, #26
	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    36fe:	2b3f      	cmp	r3, #63	; 0x3f
    3700:	d02d      	beq.n	375e <eeprom_emulator_init+0xbe>
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    3702:	466b      	mov	r3, sp
    3704:	4a1c      	ldr	r2, [pc, #112]	; (3778 <eeprom_emulator_init+0xd8>)
    3706:	ca31      	ldmia	r2!, {r0, r4, r5}
    3708:	c331      	stmia	r3!, {r0, r4, r5}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    370a:	4b19      	ldr	r3, [pc, #100]	; (3770 <eeprom_emulator_init+0xd0>)
    370c:	8918      	ldrh	r0, [r3, #8]
    370e:	3801      	subs	r0, #1
    3710:	b280      	uxth	r0, r0
    3712:	a903      	add	r1, sp, #12
    3714:	4b19      	ldr	r3, [pc, #100]	; (377c <eeprom_emulator_init+0xdc>)
    3716:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
    3718:	9a03      	ldr	r2, [sp, #12]
    371a:	9b00      	ldr	r3, [sp, #0]
    371c:	429a      	cmp	r2, r3
    371e:	d119      	bne.n	3754 <eeprom_emulator_init+0xb4>
    3720:	9c04      	ldr	r4, [sp, #16]
    3722:	9d01      	ldr	r5, [sp, #4]
    3724:	42ac      	cmp	r4, r5
    3726:	d117      	bne.n	3758 <eeprom_emulator_init+0xb8>
    3728:	9805      	ldr	r0, [sp, #20]
    372a:	9a02      	ldr	r2, [sp, #8]
    372c:	4290      	cmp	r0, r2
    372e:	d115      	bne.n	375c <eeprom_emulator_init+0xbc>
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    3730:	ab03      	add	r3, sp, #12
    3732:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
    3734:	2010      	movs	r0, #16
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    3736:	2b01      	cmp	r3, #1
    3738:	d111      	bne.n	375e <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    373a:	ab03      	add	r3, sp, #12
    373c:	7b1b      	ldrb	r3, [r3, #12]
    373e:	2b01      	cmp	r3, #1
    3740:	d10d      	bne.n	375e <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    3742:	ab03      	add	r3, sp, #12
    3744:	7b5b      	ldrb	r3, [r3, #13]
    3746:	2b00      	cmp	r3, #0
    3748:	d109      	bne.n	375e <eeprom_emulator_init+0xbe>
	if (error_code != STATUS_OK) {
		return error_code;
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    374a:	2201      	movs	r2, #1
    374c:	4b08      	ldr	r3, [pc, #32]	; (3770 <eeprom_emulator_init+0xd0>)
    374e:	701a      	strb	r2, [r3, #0]

	return error_code;
    3750:	2000      	movs	r0, #0
    3752:	e004      	b.n	375e <eeprom_emulator_init+0xbe>
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
			return STATUS_ERR_BAD_FORMAT;
    3754:	201a      	movs	r0, #26
    3756:	e002      	b.n	375e <eeprom_emulator_init+0xbe>
    3758:	201a      	movs	r0, #26
    375a:	e000      	b.n	375e <eeprom_emulator_init+0xbe>
    375c:	201a      	movs	r0, #26

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
    375e:	b019      	add	sp, #100	; 0x64
    3760:	bd30      	pop	{r4, r5, pc}
    3762:	46c0      	nop			; (mov r8, r8)
    3764:	41004000 	.word	0x41004000
    3768:	00001e61 	.word	0x00001e61
    376c:	000020ad 	.word	0x000020ad
    3770:	2000011c 	.word	0x2000011c
    3774:	00003581 	.word	0x00003581
    3778:	0000b538 	.word	0x0000b538
    377c:	0000361d 	.word	0x0000361d

00003780 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    3780:	b570      	push	{r4, r5, r6, lr}
    3782:	b094      	sub	sp, #80	; 0x50
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    3784:	4c2e      	ldr	r4, [pc, #184]	; (3840 <eeprom_emulator_erase_memory+0xc0>)
    3786:	2200      	movs	r2, #0
    3788:	2387      	movs	r3, #135	; 0x87
    378a:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    378c:	2000      	movs	r0, #0
    378e:	4b2d      	ldr	r3, [pc, #180]	; (3844 <eeprom_emulator_erase_memory+0xc4>)
    3790:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    3792:	8925      	ldrh	r5, [r4, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    3794:	2d04      	cmp	r5, #4
    3796:	d924      	bls.n	37e2 <eeprom_emulator_erase_memory+0x62>
/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;
    3798:	2600      	movs	r6, #0

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    379a:	2404      	movs	r4, #4
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    379c:	3d01      	subs	r5, #1
    379e:	42ac      	cmp	r4, r5
    37a0:	d019      	beq.n	37d6 <eeprom_emulator_erase_memory+0x56>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    37a2:	2303      	movs	r3, #3
    37a4:	4023      	ands	r3, r4
    37a6:	d104      	bne.n	37b2 <eeprom_emulator_erase_memory+0x32>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    37a8:	08a0      	lsrs	r0, r4, #2
    37aa:	b2c0      	uxtb	r0, r0
    37ac:	4b25      	ldr	r3, [pc, #148]	; (3844 <eeprom_emulator_erase_memory+0xc4>)
    37ae:	4798      	blx	r3
    37b0:	e001      	b.n	37b6 <eeprom_emulator_erase_memory+0x36>
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    37b2:	2b01      	cmp	r3, #1
    37b4:	d80f      	bhi.n	37d6 <eeprom_emulator_erase_memory+0x56>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    37b6:	ad04      	add	r5, sp, #16
    37b8:	1c28      	adds	r0, r5, #0
    37ba:	21ff      	movs	r1, #255	; 0xff
    37bc:	2240      	movs	r2, #64	; 0x40
    37be:	4b22      	ldr	r3, [pc, #136]	; (3848 <eeprom_emulator_erase_memory+0xc8>)
    37c0:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    37c2:	702e      	strb	r6, [r5, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    37c4:	1c20      	adds	r0, r4, #0
    37c6:	1c29      	adds	r1, r5, #0
    37c8:	4b20      	ldr	r3, [pc, #128]	; (384c <eeprom_emulator_erase_memory+0xcc>)
    37ca:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    37cc:	1c20      	adds	r0, r4, #0
    37ce:	4920      	ldr	r1, [pc, #128]	; (3850 <eeprom_emulator_erase_memory+0xd0>)
    37d0:	4788      	blx	r1

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    37d2:	3601      	adds	r6, #1
    37d4:	b2b6      	uxth	r6, r6
	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    37d6:	3401      	adds	r4, #1
    37d8:	b2a4      	uxth	r4, r4
    37da:	4b19      	ldr	r3, [pc, #100]	; (3840 <eeprom_emulator_erase_memory+0xc0>)
    37dc:	891d      	ldrh	r5, [r3, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    37de:	42a5      	cmp	r5, r4
    37e0:	d8dc      	bhi.n	379c <eeprom_emulator_erase_memory+0x1c>
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    37e2:	ae01      	add	r6, sp, #4
    37e4:	4b1b      	ldr	r3, [pc, #108]	; (3854 <eeprom_emulator_erase_memory+0xd4>)
    37e6:	1c32      	adds	r2, r6, #0
    37e8:	cb13      	ldmia	r3!, {r0, r1, r4}
    37ea:	c213      	stmia	r2!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    37ec:	ac04      	add	r4, sp, #16
    37ee:	1c20      	adds	r0, r4, #0
    37f0:	21ff      	movs	r1, #255	; 0xff
    37f2:	223d      	movs	r2, #61	; 0x3d
    37f4:	4b14      	ldr	r3, [pc, #80]	; (3848 <eeprom_emulator_erase_memory+0xc8>)
    37f6:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		master_page.magic_key[c] = magic_key[c];
    37f8:	9b01      	ldr	r3, [sp, #4]
    37fa:	9304      	str	r3, [sp, #16]
    37fc:	6870      	ldr	r0, [r6, #4]
    37fe:	6060      	str	r0, [r4, #4]
    3800:	68b6      	ldr	r6, [r6, #8]
    3802:	60a6      	str	r6, [r4, #8]
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    3804:	2301      	movs	r3, #1
    3806:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    3808:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    380a:	2300      	movs	r3, #0
    380c:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
    380e:	73a3      	strb	r3, [r4, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    3810:	3d01      	subs	r5, #1
    3812:	17e8      	asrs	r0, r5, #31
    3814:	0f80      	lsrs	r0, r0, #30
    3816:	1945      	adds	r5, r0, r5
    3818:	10a8      	asrs	r0, r5, #2
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
	master_page.major_version = EEPROM_MAJOR_VERSION;
	master_page.minor_version = EEPROM_MINOR_VERSION;
	master_page.revision      = EEPROM_REVISION;

	_eeprom_emulator_nvm_erase_row(
    381a:	b2c0      	uxtb	r0, r0
    381c:	4b09      	ldr	r3, [pc, #36]	; (3844 <eeprom_emulator_erase_memory+0xc4>)
    381e:	4798      	blx	r3
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    3820:	4d07      	ldr	r5, [pc, #28]	; (3840 <eeprom_emulator_erase_memory+0xc0>)
    3822:	8928      	ldrh	r0, [r5, #8]
    3824:	3801      	subs	r0, #1
    3826:	b280      	uxth	r0, r0
    3828:	1c21      	adds	r1, r4, #0
    382a:	4b08      	ldr	r3, [pc, #32]	; (384c <eeprom_emulator_erase_memory+0xcc>)
    382c:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    382e:	8928      	ldrh	r0, [r5, #8]
    3830:	3801      	subs	r0, #1
    3832:	b280      	uxth	r0, r0
    3834:	4b06      	ldr	r3, [pc, #24]	; (3850 <eeprom_emulator_erase_memory+0xd0>)
    3836:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    3838:	4b07      	ldr	r3, [pc, #28]	; (3858 <eeprom_emulator_erase_memory+0xd8>)
    383a:	4798      	blx	r3
}
    383c:	b014      	add	sp, #80	; 0x50
    383e:	bd70      	pop	{r4, r5, r6, pc}
    3840:	2000011c 	.word	0x2000011c
    3844:	00003641 	.word	0x00003641
    3848:	000043eb 	.word	0x000043eb
    384c:	0000365d 	.word	0x0000365d
    3850:	00003681 	.word	0x00003681
    3854:	0000b538 	.word	0x0000b538
    3858:	00003581 	.word	0x00003581

0000385c <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    385c:	b510      	push	{r4, lr}
    385e:	b090      	sub	sp, #64	; 0x40
    3860:	1c0c      	adds	r4, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    3862:	4b15      	ldr	r3, [pc, #84]	; (38b8 <eeprom_emulator_read_page+0x5c>)
    3864:	781a      	ldrb	r2, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    3866:	231f      	movs	r3, #31
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    3868:	2a00      	cmp	r2, #0
    386a:	d021      	beq.n	38b0 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    386c:	4b12      	ldr	r3, [pc, #72]	; (38b8 <eeprom_emulator_read_page+0x5c>)
    386e:	7a9a      	ldrb	r2, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    3870:	2318      	movs	r3, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    3872:	4282      	cmp	r2, r0
    3874:	d91c      	bls.n	38b0 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    3876:	23c8      	movs	r3, #200	; 0xc8
    3878:	4a0f      	ldr	r2, [pc, #60]	; (38b8 <eeprom_emulator_read_page+0x5c>)
    387a:	5cd3      	ldrb	r3, [r2, r3]
    387c:	2b00      	cmp	r3, #0
    387e:	d00b      	beq.n	3898 <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    3880:	2388      	movs	r3, #136	; 0x88
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    3882:	5cd3      	ldrb	r3, [r2, r3]
    3884:	4283      	cmp	r3, r0
    3886:	d107      	bne.n	3898 <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    3888:	1c08      	adds	r0, r1, #0
    388a:	1c11      	adds	r1, r2, #0
    388c:	318c      	adds	r1, #140	; 0x8c
    388e:	223c      	movs	r2, #60	; 0x3c
    3890:	4b0a      	ldr	r3, [pc, #40]	; (38bc <eeprom_emulator_read_page+0x60>)
    3892:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
	}

	return STATUS_OK;
    3894:	2300      	movs	r3, #0
	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    3896:	e00b      	b.n	38b0 <eeprom_emulator_read_page+0x54>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    3898:	4b07      	ldr	r3, [pc, #28]	; (38b8 <eeprom_emulator_read_page+0x5c>)
    389a:	1818      	adds	r0, r3, r0
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
    389c:	7ac0      	ldrb	r0, [r0, #11]
    389e:	4669      	mov	r1, sp
    38a0:	4b07      	ldr	r3, [pc, #28]	; (38c0 <eeprom_emulator_read_page+0x64>)
    38a2:	4798      	blx	r3
				_eeprom_instance.page_map[logical_page], &temp);

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    38a4:	1c20      	adds	r0, r4, #0
    38a6:	a901      	add	r1, sp, #4
    38a8:	223c      	movs	r2, #60	; 0x3c
    38aa:	4b04      	ldr	r3, [pc, #16]	; (38bc <eeprom_emulator_read_page+0x60>)
    38ac:	4798      	blx	r3
	}

	return STATUS_OK;
    38ae:	2300      	movs	r3, #0
}
    38b0:	1c18      	adds	r0, r3, #0
    38b2:	b010      	add	sp, #64	; 0x40
    38b4:	bd10      	pop	{r4, pc}
    38b6:	46c0      	nop			; (mov r8, r8)
    38b8:	2000011c 	.word	0x2000011c
    38bc:	000043d9 	.word	0x000043d9
    38c0:	0000361d 	.word	0x0000361d

000038c4 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    38c4:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    38c6:	23c8      	movs	r3, #200	; 0xc8
    38c8:	4a07      	ldr	r2, [pc, #28]	; (38e8 <eeprom_emulator_commit_page_buffer+0x24>)
    38ca:	5cd3      	ldrb	r3, [r2, r3]
    38cc:	2b00      	cmp	r3, #0
    38ce:	d009      	beq.n	38e4 <eeprom_emulator_commit_page_buffer+0x20>

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    38d0:	1c14      	adds	r4, r2, #0
	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
		return STATUS_OK;
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    38d2:	2388      	movs	r3, #136	; 0x88

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    38d4:	5cd3      	ldrb	r3, [r2, r3]
    38d6:	18d3      	adds	r3, r2, r3
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
    38d8:	7ad8      	ldrb	r0, [r3, #11]
    38da:	4b04      	ldr	r3, [pc, #16]	; (38ec <eeprom_emulator_commit_page_buffer+0x28>)
    38dc:	4798      	blx	r3
			_eeprom_instance.page_map[cached_logical_page]);

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    38de:	2200      	movs	r2, #0
    38e0:	23c8      	movs	r3, #200	; 0xc8
    38e2:	54e2      	strb	r2, [r4, r3]

	return error_code;
}
    38e4:	2000      	movs	r0, #0
    38e6:	bd10      	pop	{r4, pc}
    38e8:	2000011c 	.word	0x2000011c
    38ec:	00003681 	.word	0x00003681

000038f0 <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    38f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    38f2:	465f      	mov	r7, fp
    38f4:	4656      	mov	r6, sl
    38f6:	464d      	mov	r5, r9
    38f8:	4644      	mov	r4, r8
    38fa:	b4f0      	push	{r4, r5, r6, r7}
    38fc:	b085      	sub	sp, #20
    38fe:	1c04      	adds	r4, r0, #0
    3900:	1c0d      	adds	r5, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    3902:	4b5b      	ldr	r3, [pc, #364]	; (3a70 <eeprom_emulator_write_page+0x180>)
    3904:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    3906:	201f      	movs	r0, #31
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    3908:	2b00      	cmp	r3, #0
    390a:	d100      	bne.n	390e <eeprom_emulator_write_page+0x1e>
    390c:	e0a8      	b.n	3a60 <eeprom_emulator_write_page+0x170>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    390e:	4b58      	ldr	r3, [pc, #352]	; (3a70 <eeprom_emulator_write_page+0x180>)
    3910:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    3912:	2018      	movs	r0, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    3914:	42a3      	cmp	r3, r4
    3916:	d800      	bhi.n	391a <eeprom_emulator_write_page+0x2a>
    3918:	e0a2      	b.n	3a60 <eeprom_emulator_write_page+0x170>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    391a:	23c8      	movs	r3, #200	; 0xc8
    391c:	4a54      	ldr	r2, [pc, #336]	; (3a70 <eeprom_emulator_write_page+0x180>)
    391e:	5cd3      	ldrb	r3, [r2, r3]
    3920:	2b00      	cmp	r3, #0
    3922:	d005      	beq.n	3930 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    3924:	2388      	movs	r3, #136	; 0x88
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    3926:	5cd3      	ldrb	r3, [r2, r3]
    3928:	42a3      	cmp	r3, r4
    392a:	d001      	beq.n	3930 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    392c:	4b51      	ldr	r3, [pc, #324]	; (3a74 <eeprom_emulator_write_page+0x184>)
    392e:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    3930:	4b4f      	ldr	r3, [pc, #316]	; (3a70 <eeprom_emulator_write_page+0x180>)
    3932:	191b      	adds	r3, r3, r4
    3934:	7adb      	ldrb	r3, [r3, #11]
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    3936:	089e      	lsrs	r6, r3, #2
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    3938:	2203      	movs	r2, #3
    393a:	4013      	ands	r3, r2

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    393c:	2b03      	cmp	r3, #3
    393e:	d875      	bhi.n	3a2c <eeprom_emulator_write_page+0x13c>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    3940:	00b0      	lsls	r0, r6, #2
    3942:	18c7      	adds	r7, r0, r3
    3944:	b2ff      	uxtb	r7, r7

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    3946:	4a4a      	ldr	r2, [pc, #296]	; (3a70 <eeprom_emulator_write_page+0x180>)
    3948:	6851      	ldr	r1, [r2, #4]
    394a:	01ba      	lsls	r2, r7, #6
    394c:	5c52      	ldrb	r2, [r2, r1]
    394e:	2aff      	cmp	r2, #255	; 0xff
    3950:	d106      	bne.n	3960 <eeprom_emulator_write_page+0x70>
    3952:	e056      	b.n	3a02 <eeprom_emulator_write_page+0x112>
    3954:	18c7      	adds	r7, r0, r3
    3956:	b2ff      	uxtb	r7, r7
    3958:	01ba      	lsls	r2, r7, #6
    395a:	5c52      	ldrb	r2, [r2, r1]
    395c:	2aff      	cmp	r2, #255	; 0xff
    395e:	d050      	beq.n	3a02 <eeprom_emulator_write_page+0x112>
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    3960:	3301      	adds	r3, #1
    3962:	b2db      	uxtb	r3, r3
    3964:	2b04      	cmp	r3, #4
    3966:	d1f5      	bne.n	3954 <eeprom_emulator_write_page+0x64>
    3968:	e060      	b.n	3a2c <eeprom_emulator_write_page+0x13c>
	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
				page_trans[c].physical_page =
    396a:	704a      	strb	r2, [r1, #1]
    396c:	3302      	adds	r3, #2

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    396e:	4563      	cmp	r3, ip
    3970:	d009      	beq.n	3986 <eeprom_emulator_write_page+0x96>
    3972:	1c19      	adds	r1, r3, #0
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3974:	7818      	ldrb	r0, [r3, #0]
    3976:	42b8      	cmp	r0, r7
    3978:	d101      	bne.n	397e <eeprom_emulator_write_page+0x8e>
				page_trans[c].physical_page =
    397a:	4650      	mov	r0, sl
    397c:	7058      	strb	r0, [r3, #1]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    397e:	7808      	ldrb	r0, [r1, #0]
    3980:	4548      	cmp	r0, r9
    3982:	d1f3      	bne.n	396c <eeprom_emulator_write_page+0x7c>
    3984:	e7f1      	b.n	396a <eeprom_emulator_write_page+0x7a>

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    3986:	2700      	movs	r7, #0

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    3988:	4939      	ldr	r1, [pc, #228]	; (3a70 <eeprom_emulator_write_page+0x180>)
    398a:	3188      	adds	r1, #136	; 0x88
    398c:	9100      	str	r1, [sp, #0]
		if (logical_page == page_trans[c].logical_page) {
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    398e:	4a38      	ldr	r2, [pc, #224]	; (3a70 <eeprom_emulator_write_page+0x180>)
    3990:	328c      	adds	r2, #140	; 0x8c
    3992:	9201      	str	r2, [sp, #4]
    3994:	46b3      	mov	fp, r6
    3996:	46a1      	mov	r9, r4
    3998:	4644      	mov	r4, r8
    399a:	46aa      	mov	sl, r5

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    399c:	2387      	movs	r3, #135	; 0x87
    399e:	4834      	ldr	r0, [pc, #208]	; (3a70 <eeprom_emulator_write_page+0x180>)
    39a0:	5cc6      	ldrb	r6, [r0, r3]
    39a2:	00b6      	lsls	r6, r6, #2
    39a4:	19f6      	adds	r6, r6, r7

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    39a6:	4933      	ldr	r1, [pc, #204]	; (3a74 <eeprom_emulator_write_page+0x184>)
    39a8:	4788      	blx	r1
    39aa:	46a0      	mov	r8, r4

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    39ac:	7823      	ldrb	r3, [r4, #0]
    39ae:	454b      	cmp	r3, r9
    39b0:	d109      	bne.n	39c6 <eeprom_emulator_write_page+0xd6>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    39b2:	2388      	movs	r3, #136	; 0x88
    39b4:	4648      	mov	r0, r9
    39b6:	4a2e      	ldr	r2, [pc, #184]	; (3a70 <eeprom_emulator_write_page+0x180>)
    39b8:	54d0      	strb	r0, [r2, r3]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    39ba:	9801      	ldr	r0, [sp, #4]
    39bc:	4651      	mov	r1, sl
    39be:	223c      	movs	r2, #60	; 0x3c
    39c0:	4b2d      	ldr	r3, [pc, #180]	; (3a78 <eeprom_emulator_write_page+0x188>)
    39c2:	4798      	blx	r3
    39c4:	e003      	b.n	39ce <eeprom_emulator_write_page+0xde>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    39c6:	7860      	ldrb	r0, [r4, #1]
    39c8:	9900      	ldr	r1, [sp, #0]
    39ca:	4b2c      	ldr	r3, [pc, #176]	; (3a7c <eeprom_emulator_write_page+0x18c>)
    39cc:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    39ce:	b2b0      	uxth	r0, r6
    39d0:	4d27      	ldr	r5, [pc, #156]	; (3a70 <eeprom_emulator_write_page+0x180>)
    39d2:	1c29      	adds	r1, r5, #0
    39d4:	3188      	adds	r1, #136	; 0x88
    39d6:	4b2a      	ldr	r3, [pc, #168]	; (3a80 <eeprom_emulator_write_page+0x190>)
    39d8:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    39da:	4641      	mov	r1, r8
    39dc:	780b      	ldrb	r3, [r1, #0]
    39de:	18eb      	adds	r3, r5, r3
    39e0:	72de      	strb	r6, [r3, #11]
		_eeprom_instance.cache_active = true;
    39e2:	2201      	movs	r2, #1
    39e4:	23c8      	movs	r3, #200	; 0xc8
    39e6:	54ea      	strb	r2, [r5, r3]
    39e8:	3701      	adds	r7, #1
    39ea:	3402      	adds	r4, #2
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    39ec:	2f02      	cmp	r7, #2
    39ee:	d1d5      	bne.n	399c <eeprom_emulator_write_page+0xac>
    39f0:	465e      	mov	r6, fp
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
		_eeprom_instance.cache_active = true;
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    39f2:	4658      	mov	r0, fp
    39f4:	4b23      	ldr	r3, [pc, #140]	; (3a84 <eeprom_emulator_write_page+0x194>)
    39f6:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    39f8:	2387      	movs	r3, #135	; 0x87
    39fa:	4a1d      	ldr	r2, [pc, #116]	; (3a70 <eeprom_emulator_write_page+0x180>)
    39fc:	54d6      	strb	r6, [r2, r3]
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    39fe:	2000      	movs	r0, #0
    3a00:	e02e      	b.n	3a60 <eeprom_emulator_write_page+0x170>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    3a02:	4e1b      	ldr	r6, [pc, #108]	; (3a70 <eeprom_emulator_write_page+0x180>)
    3a04:	2388      	movs	r3, #136	; 0x88
    3a06:	54f4      	strb	r4, [r6, r3]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    3a08:	1c30      	adds	r0, r6, #0
    3a0a:	308c      	adds	r0, #140	; 0x8c
    3a0c:	1c29      	adds	r1, r5, #0
    3a0e:	223c      	movs	r2, #60	; 0x3c
    3a10:	4b19      	ldr	r3, [pc, #100]	; (3a78 <eeprom_emulator_write_page+0x188>)
    3a12:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    3a14:	1c31      	adds	r1, r6, #0
    3a16:	3188      	adds	r1, #136	; 0x88
    3a18:	1c38      	adds	r0, r7, #0
    3a1a:	4b19      	ldr	r3, [pc, #100]	; (3a80 <eeprom_emulator_write_page+0x190>)
    3a1c:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    3a1e:	1934      	adds	r4, r6, r4
    3a20:	72e7      	strb	r7, [r4, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    3a22:	2201      	movs	r2, #1
    3a24:	23c8      	movs	r3, #200	; 0xc8
    3a26:	54f2      	strb	r2, [r6, r3]

	return STATUS_OK;
    3a28:	2000      	movs	r0, #0
    3a2a:	e019      	b.n	3a60 <eeprom_emulator_write_page+0x170>
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    3a2c:	0231      	lsls	r1, r6, #8
	struct {
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
    3a2e:	4b10      	ldr	r3, [pc, #64]	; (3a70 <eeprom_emulator_write_page+0x180>)
    3a30:	685b      	ldr	r3, [r3, #4]
    3a32:	1859      	adds	r1, r3, r1
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    3a34:	ab03      	add	r3, sp, #12
    3a36:	780a      	ldrb	r2, [r1, #0]
    3a38:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    3a3a:	00b2      	lsls	r2, r6, #2
    3a3c:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    3a3e:	2040      	movs	r0, #64	; 0x40
    3a40:	5c08      	ldrb	r0, [r1, r0]
    3a42:	7098      	strb	r0, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    3a44:	1c50      	adds	r0, r2, #1
    3a46:	70d8      	strb	r0, [r3, #3]
    3a48:	4698      	mov	r8, r3
    3a4a:	a804      	add	r0, sp, #16
    3a4c:	4684      	mov	ip, r0

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3a4e:	2080      	movs	r0, #128	; 0x80
    3a50:	5c0f      	ldrb	r7, [r1, r0]
    3a52:	20c0      	movs	r0, #192	; 0xc0
    3a54:	5c08      	ldrb	r0, [r1, r0]
    3a56:	4681      	mov	r9, r0
				page_trans[c].physical_page =
    3a58:	1c91      	adds	r1, r2, #2
    3a5a:	468a      	mov	sl, r1
    3a5c:	3203      	adds	r2, #3
    3a5e:	e788      	b.n	3972 <eeprom_emulator_write_page+0x82>
	_eeprom_instance.page_map[logical_page] = new_page;
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;

	return STATUS_OK;
}
    3a60:	b005      	add	sp, #20
    3a62:	bc3c      	pop	{r2, r3, r4, r5}
    3a64:	4690      	mov	r8, r2
    3a66:	4699      	mov	r9, r3
    3a68:	46a2      	mov	sl, r4
    3a6a:	46ab      	mov	fp, r5
    3a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a6e:	46c0      	nop			; (mov r8, r8)
    3a70:	2000011c 	.word	0x2000011c
    3a74:	000038c5 	.word	0x000038c5
    3a78:	000043d9 	.word	0x000043d9
    3a7c:	0000361d 	.word	0x0000361d
    3a80:	0000365d 	.word	0x0000365d
    3a84:	00003641 	.word	0x00003641

00003a88 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3a88:	e7fe      	b.n	3a88 <Dummy_Handler>
    3a8a:	46c0      	nop			; (mov r8, r8)

00003a8c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    3a8c:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    3a8e:	4b2c      	ldr	r3, [pc, #176]	; (3b40 <Reset_Handler+0xb4>)
    3a90:	4a2c      	ldr	r2, [pc, #176]	; (3b44 <Reset_Handler+0xb8>)
    3a92:	429a      	cmp	r2, r3
    3a94:	d003      	beq.n	3a9e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    3a96:	4b2c      	ldr	r3, [pc, #176]	; (3b48 <Reset_Handler+0xbc>)
    3a98:	4a29      	ldr	r2, [pc, #164]	; (3b40 <Reset_Handler+0xb4>)
    3a9a:	429a      	cmp	r2, r3
    3a9c:	d304      	bcc.n	3aa8 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3a9e:	4b2b      	ldr	r3, [pc, #172]	; (3b4c <Reset_Handler+0xc0>)
    3aa0:	4a2b      	ldr	r2, [pc, #172]	; (3b50 <Reset_Handler+0xc4>)
    3aa2:	429a      	cmp	r2, r3
    3aa4:	d310      	bcc.n	3ac8 <Reset_Handler+0x3c>
    3aa6:	e01b      	b.n	3ae0 <Reset_Handler+0x54>
    3aa8:	4b2a      	ldr	r3, [pc, #168]	; (3b54 <Reset_Handler+0xc8>)
    3aaa:	4827      	ldr	r0, [pc, #156]	; (3b48 <Reset_Handler+0xbc>)
    3aac:	3003      	adds	r0, #3
    3aae:	1ac0      	subs	r0, r0, r3
    3ab0:	0880      	lsrs	r0, r0, #2
    3ab2:	3001      	adds	r0, #1
    3ab4:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3ab6:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    3ab8:	4921      	ldr	r1, [pc, #132]	; (3b40 <Reset_Handler+0xb4>)
    3aba:	4a22      	ldr	r2, [pc, #136]	; (3b44 <Reset_Handler+0xb8>)
    3abc:	58d4      	ldr	r4, [r2, r3]
    3abe:	50cc      	str	r4, [r1, r3]
    3ac0:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3ac2:	4283      	cmp	r3, r0
    3ac4:	d1fa      	bne.n	3abc <Reset_Handler+0x30>
    3ac6:	e7ea      	b.n	3a9e <Reset_Handler+0x12>
    3ac8:	4b21      	ldr	r3, [pc, #132]	; (3b50 <Reset_Handler+0xc4>)
    3aca:	1d1a      	adds	r2, r3, #4
    3acc:	491f      	ldr	r1, [pc, #124]	; (3b4c <Reset_Handler+0xc0>)
    3ace:	3103      	adds	r1, #3
    3ad0:	1a89      	subs	r1, r1, r2
    3ad2:	0889      	lsrs	r1, r1, #2
    3ad4:	0089      	lsls	r1, r1, #2
    3ad6:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    3ad8:	2100      	movs	r1, #0
    3ada:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3adc:	4293      	cmp	r3, r2
    3ade:	d1fc      	bne.n	3ada <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3ae0:	4b1d      	ldr	r3, [pc, #116]	; (3b58 <Reset_Handler+0xcc>)
    3ae2:	21ff      	movs	r1, #255	; 0xff
    3ae4:	4a1d      	ldr	r2, [pc, #116]	; (3b5c <Reset_Handler+0xd0>)
    3ae6:	438a      	bics	r2, r1
    3ae8:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    3aea:	2102      	movs	r1, #2
    3aec:	2390      	movs	r3, #144	; 0x90
    3aee:	005b      	lsls	r3, r3, #1
    3af0:	4a1b      	ldr	r2, [pc, #108]	; (3b60 <Reset_Handler+0xd4>)
    3af2:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3af4:	4b1b      	ldr	r3, [pc, #108]	; (3b64 <Reset_Handler+0xd8>)
    3af6:	78d8      	ldrb	r0, [r3, #3]
    3af8:	2103      	movs	r1, #3
    3afa:	4388      	bics	r0, r1
    3afc:	2202      	movs	r2, #2
    3afe:	4310      	orrs	r0, r2
    3b00:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3b02:	78dd      	ldrb	r5, [r3, #3]
    3b04:	240c      	movs	r4, #12
    3b06:	43a5      	bics	r5, r4
    3b08:	2008      	movs	r0, #8
    3b0a:	4305      	orrs	r5, r0
    3b0c:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    3b0e:	4b16      	ldr	r3, [pc, #88]	; (3b68 <Reset_Handler+0xdc>)
    3b10:	7b9e      	ldrb	r6, [r3, #14]
    3b12:	2530      	movs	r5, #48	; 0x30
    3b14:	43ae      	bics	r6, r5
    3b16:	2520      	movs	r5, #32
    3b18:	4335      	orrs	r5, r6
    3b1a:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    3b1c:	7b9d      	ldrb	r5, [r3, #14]
    3b1e:	43a5      	bics	r5, r4
    3b20:	4328      	orrs	r0, r5
    3b22:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    3b24:	7b98      	ldrb	r0, [r3, #14]
    3b26:	4388      	bics	r0, r1
    3b28:	4302      	orrs	r2, r0
    3b2a:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    3b2c:	4b0f      	ldr	r3, [pc, #60]	; (3b6c <Reset_Handler+0xe0>)
    3b2e:	6859      	ldr	r1, [r3, #4]
    3b30:	2280      	movs	r2, #128	; 0x80
    3b32:	430a      	orrs	r2, r1
    3b34:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    3b36:	4b0e      	ldr	r3, [pc, #56]	; (3b70 <Reset_Handler+0xe4>)
    3b38:	4798      	blx	r3

        /* Branch to main function */
        main();
    3b3a:	4b0e      	ldr	r3, [pc, #56]	; (3b74 <Reset_Handler+0xe8>)
    3b3c:	4798      	blx	r3
    3b3e:	e7fe      	b.n	3b3e <Reset_Handler+0xb2>
    3b40:	20000000 	.word	0x20000000
    3b44:	0000b9c4 	.word	0x0000b9c4
    3b48:	200000b0 	.word	0x200000b0
    3b4c:	200024cc 	.word	0x200024cc
    3b50:	200000b0 	.word	0x200000b0
    3b54:	20000004 	.word	0x20000004
    3b58:	e000ed00 	.word	0xe000ed00
    3b5c:	00000000 	.word	0x00000000
    3b60:	41007000 	.word	0x41007000
    3b64:	41005000 	.word	0x41005000
    3b68:	41004800 	.word	0x41004800
    3b6c:	41004000 	.word	0x41004000
    3b70:	0000438d 	.word	0x0000438d
    3b74:	00003c85 	.word	0x00003c85

00003b78 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3b78:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b7a:	4647      	mov	r7, r8
    3b7c:	b480      	push	{r7}
    3b7e:	1c0c      	adds	r4, r1, #0
    3b80:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3b82:	2800      	cmp	r0, #0
    3b84:	d10c      	bne.n	3ba0 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    3b86:	2a00      	cmp	r2, #0
    3b88:	dd0d      	ble.n	3ba6 <_read+0x2e>
    3b8a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    3b8c:	4e09      	ldr	r6, [pc, #36]	; (3bb4 <_read+0x3c>)
    3b8e:	4d0a      	ldr	r5, [pc, #40]	; (3bb8 <_read+0x40>)
    3b90:	6830      	ldr	r0, [r6, #0]
    3b92:	1c21      	adds	r1, r4, #0
    3b94:	682b      	ldr	r3, [r5, #0]
    3b96:	4798      	blx	r3
		ptr++;
    3b98:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    3b9a:	42bc      	cmp	r4, r7
    3b9c:	d1f8      	bne.n	3b90 <_read+0x18>
    3b9e:	e004      	b.n	3baa <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    3ba0:	2001      	movs	r0, #1
    3ba2:	4240      	negs	r0, r0
    3ba4:	e002      	b.n	3bac <_read+0x34>
	}

	for (; len > 0; --len) {
    3ba6:	2000      	movs	r0, #0
    3ba8:	e000      	b.n	3bac <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    3baa:	4640      	mov	r0, r8
	}
	return nChars;
}
    3bac:	bc04      	pop	{r2}
    3bae:	4690      	mov	r8, r2
    3bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3bb2:	46c0      	nop			; (mov r8, r8)
    3bb4:	200024c4 	.word	0x200024c4
    3bb8:	200024bc 	.word	0x200024bc

00003bbc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bbe:	4647      	mov	r7, r8
    3bc0:	b480      	push	{r7}
    3bc2:	1c0e      	adds	r6, r1, #0
    3bc4:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3bc6:	3801      	subs	r0, #1
    3bc8:	2802      	cmp	r0, #2
    3bca:	d810      	bhi.n	3bee <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    3bcc:	2a00      	cmp	r2, #0
    3bce:	d011      	beq.n	3bf4 <_write+0x38>
    3bd0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3bd2:	4b0d      	ldr	r3, [pc, #52]	; (3c08 <_write+0x4c>)
    3bd4:	4698      	mov	r8, r3
    3bd6:	4f0d      	ldr	r7, [pc, #52]	; (3c0c <_write+0x50>)
    3bd8:	4643      	mov	r3, r8
    3bda:	6818      	ldr	r0, [r3, #0]
    3bdc:	5d31      	ldrb	r1, [r6, r4]
    3bde:	683b      	ldr	r3, [r7, #0]
    3be0:	4798      	blx	r3
    3be2:	2800      	cmp	r0, #0
    3be4:	db08      	blt.n	3bf8 <_write+0x3c>
			return -1;
		}
		++nChars;
    3be6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    3be8:	42a5      	cmp	r5, r4
    3bea:	d1f5      	bne.n	3bd8 <_write+0x1c>
    3bec:	e007      	b.n	3bfe <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    3bee:	2001      	movs	r0, #1
    3bf0:	4240      	negs	r0, r0
    3bf2:	e005      	b.n	3c00 <_write+0x44>
	}

	for (; len != 0; --len) {
    3bf4:	2000      	movs	r0, #0
    3bf6:	e003      	b.n	3c00 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    3bf8:	2001      	movs	r0, #1
    3bfa:	4240      	negs	r0, r0
    3bfc:	e000      	b.n	3c00 <_write+0x44>
		}
		++nChars;
    3bfe:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    3c00:	bc04      	pop	{r2}
    3c02:	4690      	mov	r8, r2
    3c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c06:	46c0      	nop			; (mov r8, r8)
    3c08:	200024c4 	.word	0x200024c4
    3c0c:	200024c0 	.word	0x200024c0

00003c10 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    3c10:	4b06      	ldr	r3, [pc, #24]	; (3c2c <_sbrk+0x1c>)
    3c12:	681b      	ldr	r3, [r3, #0]
    3c14:	2b00      	cmp	r3, #0
    3c16:	d102      	bne.n	3c1e <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    3c18:	4a05      	ldr	r2, [pc, #20]	; (3c30 <_sbrk+0x20>)
    3c1a:	4b04      	ldr	r3, [pc, #16]	; (3c2c <_sbrk+0x1c>)
    3c1c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    3c1e:	4a03      	ldr	r2, [pc, #12]	; (3c2c <_sbrk+0x1c>)
    3c20:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    3c22:	1818      	adds	r0, r3, r0
    3c24:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    3c26:	1c18      	adds	r0, r3, #0
    3c28:	4770      	bx	lr
    3c2a:	46c0      	nop			; (mov r8, r8)
    3c2c:	200001e8 	.word	0x200001e8
    3c30:	200044d0 	.word	0x200044d0

00003c34 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    3c34:	2001      	movs	r0, #1
}
    3c36:	4240      	negs	r0, r0
    3c38:	4770      	bx	lr
    3c3a:	46c0      	nop			; (mov r8, r8)

00003c3c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3c3c:	2380      	movs	r3, #128	; 0x80
    3c3e:	019b      	lsls	r3, r3, #6
    3c40:	604b      	str	r3, [r1, #4]

	return 0;
}
    3c42:	2000      	movs	r0, #0
    3c44:	4770      	bx	lr
    3c46:	46c0      	nop			; (mov r8, r8)

00003c48 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3c48:	2001      	movs	r0, #1
    3c4a:	4770      	bx	lr

00003c4c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3c4c:	2000      	movs	r0, #0
    3c4e:	4770      	bx	lr

00003c50 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    3c50:	4b01      	ldr	r3, [pc, #4]	; (3c58 <update_adxl_gforce_x+0x8>)
    3c52:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    3c54:	4770      	bx	lr
    3c56:	46c0      	nop			; (mov r8, r8)
    3c58:	20000648 	.word	0x20000648

00003c5c <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    3c5c:	4b01      	ldr	r3, [pc, #4]	; (3c64 <update_adxl_gforce_y+0x8>)
    3c5e:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    3c60:	4770      	bx	lr
    3c62:	46c0      	nop			; (mov r8, r8)
    3c64:	20000648 	.word	0x20000648

00003c68 <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    3c68:	4b01      	ldr	r3, [pc, #4]	; (3c70 <update_adxl_gforce_z+0x8>)
    3c6a:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    3c6c:	4770      	bx	lr
    3c6e:	46c0      	nop			; (mov r8, r8)
    3c70:	20000648 	.word	0x20000648

00003c74 <tc_callback_logger_service>:
//Callback for updating display on platform
static void tc_callback_logger_service(void)
{
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    3c74:	4770      	bx	lr
    3c76:	46c0      	nop			; (mov r8, r8)

00003c78 <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    3c78:	b508      	push	{r3, lr}
	background_service_platform();
    3c7a:	4b01      	ldr	r3, [pc, #4]	; (3c80 <tc_callback_bg_service+0x8>)
    3c7c:	4798      	blx	r3
}
    3c7e:	bd08      	pop	{r3, pc}
    3c80:	000008ad 	.word	0x000008ad

00003c84 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    3c84:	b530      	push	{r4, r5, lr}
    3c86:	b087      	sub	sp, #28
	//Start and set up system
	system_init();
    3c88:	4b13      	ldr	r3, [pc, #76]	; (3cd8 <main+0x54>)
    3c8a:	4798      	blx	r3
	delay_init();
    3c8c:	4b13      	ldr	r3, [pc, #76]	; (3cdc <main+0x58>)
    3c8e:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    3c90:	4b13      	ldr	r3, [pc, #76]	; (3ce0 <main+0x5c>)
    3c92:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    3c94:	4813      	ldr	r0, [pc, #76]	; (3ce4 <main+0x60>)
    3c96:	4b14      	ldr	r3, [pc, #80]	; (3ce8 <main+0x64>)
    3c98:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    3c9a:	2300      	movs	r3, #0
    3c9c:	9303      	str	r3, [sp, #12]
    3c9e:	9304      	str	r3, [sp, #16]
    3ca0:	9305      	str	r3, [sp, #20]
    3ca2:	4b12      	ldr	r3, [pc, #72]	; (3cec <main+0x68>)
    3ca4:	9300      	str	r3, [sp, #0]
    3ca6:	4b12      	ldr	r3, [pc, #72]	; (3cf0 <main+0x6c>)
    3ca8:	9301      	str	r3, [sp, #4]
    3caa:	4b12      	ldr	r3, [pc, #72]	; (3cf4 <main+0x70>)
    3cac:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    3cae:	2003      	movs	r0, #3
    3cb0:	4669      	mov	r1, sp
    3cb2:	4b11      	ldr	r3, [pc, #68]	; (3cf8 <main+0x74>)
    3cb4:	4798      	blx	r3
	
	sim808_init();
    3cb6:	4b11      	ldr	r3, [pc, #68]	; (3cfc <main+0x78>)
    3cb8:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    3cba:	4b11      	ldr	r3, [pc, #68]	; (3d00 <main+0x7c>)
    3cbc:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	init_adxl_calibration(adxl_calibrate_button_platform);
    3cbe:	4811      	ldr	r0, [pc, #68]	; (3d04 <main+0x80>)
    3cc0:	4b11      	ldr	r3, [pc, #68]	; (3d08 <main+0x84>)
    3cc2:	4798      	blx	r3
	
	//Start rtc for logging interval
	rtc_simple_configuration(1, tc_callback_logger_service);
    3cc4:	2001      	movs	r0, #1
    3cc6:	4911      	ldr	r1, [pc, #68]	; (3d0c <main+0x88>)
    3cc8:	4b11      	ldr	r3, [pc, #68]	; (3d10 <main+0x8c>)
    3cca:	4798      	blx	r3
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    3ccc:	4d11      	ldr	r5, [pc, #68]	; (3d14 <main+0x90>)
			
			//Run platform specifics
			main_platform();
    3cce:	4c12      	ldr	r4, [pc, #72]	; (3d18 <main+0x94>)
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    3cd0:	47a8      	blx	r5
			
			//Run platform specifics
			main_platform();
    3cd2:	47a0      	blx	r4
    3cd4:	e7fc      	b.n	3cd0 <main+0x4c>
    3cd6:	46c0      	nop			; (mov r8, r8)
    3cd8:	000031e9 	.word	0x000031e9
    3cdc:	0000185d 	.word	0x0000185d
    3ce0:	00001801 	.word	0x00001801
    3ce4:	00003c79 	.word	0x00003c79
    3ce8:	00001811 	.word	0x00001811
    3cec:	00003c69 	.word	0x00003c69
    3cf0:	00003c5d 	.word	0x00003c5d
    3cf4:	00003c51 	.word	0x00003c51
    3cf8:	00000509 	.word	0x00000509
    3cfc:	00001325 	.word	0x00001325
    3d00:	00000899 	.word	0x00000899
    3d04:	200001f8 	.word	0x200001f8
    3d08:	000003e1 	.word	0x000003e1
    3d0c:	00003c75 	.word	0x00003c75
    3d10:	00000cd9 	.word	0x00000cd9
    3d14:	00000111 	.word	0x00000111
    3d18:	00000865 	.word	0x00000865
    3d1c:	00000000 	.word	0x00000000

00003d20 <atan>:
    3d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3d22:	4656      	mov	r6, sl
    3d24:	464d      	mov	r5, r9
    3d26:	4644      	mov	r4, r8
    3d28:	465f      	mov	r7, fp
    3d2a:	4bc5      	ldr	r3, [pc, #788]	; (4040 <atan+0x320>)
    3d2c:	b4f0      	push	{r4, r5, r6, r7}
    3d2e:	004e      	lsls	r6, r1, #1
    3d30:	4681      	mov	r9, r0
    3d32:	4688      	mov	r8, r1
    3d34:	468a      	mov	sl, r1
    3d36:	0876      	lsrs	r6, r6, #1
    3d38:	429e      	cmp	r6, r3
    3d3a:	dd0c      	ble.n	3d56 <atan+0x36>
    3d3c:	4bc1      	ldr	r3, [pc, #772]	; (4044 <atan+0x324>)
    3d3e:	429e      	cmp	r6, r3
    3d40:	dd00      	ble.n	3d44 <atan+0x24>
    3d42:	e0a7      	b.n	3e94 <atan+0x174>
    3d44:	d100      	bne.n	3d48 <atan+0x28>
    3d46:	e0a2      	b.n	3e8e <atan+0x16e>
    3d48:	4650      	mov	r0, sl
    3d4a:	4abf      	ldr	r2, [pc, #764]	; (4048 <atan+0x328>)
    3d4c:	2800      	cmp	r0, #0
    3d4e:	dc00      	bgt.n	3d52 <atan+0x32>
    3d50:	e0e3      	b.n	3f1a <atan+0x1fa>
    3d52:	4bbe      	ldr	r3, [pc, #760]	; (404c <atan+0x32c>)
    3d54:	e0a6      	b.n	3ea4 <atan+0x184>
    3d56:	4bbe      	ldr	r3, [pc, #760]	; (4050 <atan+0x330>)
    3d58:	429e      	cmp	r6, r3
    3d5a:	dd00      	ble.n	3d5e <atan+0x3e>
    3d5c:	e0b8      	b.n	3ed0 <atan+0x1b0>
    3d5e:	4bbd      	ldr	r3, [pc, #756]	; (4054 <atan+0x334>)
    3d60:	429e      	cmp	r6, r3
    3d62:	dc00      	bgt.n	3d66 <atan+0x46>
    3d64:	e0a6      	b.n	3eb4 <atan+0x194>
    3d66:	2401      	movs	r4, #1
    3d68:	4264      	negs	r4, r4
    3d6a:	46a3      	mov	fp, r4
    3d6c:	464a      	mov	r2, r9
    3d6e:	4643      	mov	r3, r8
    3d70:	4648      	mov	r0, r9
    3d72:	4641      	mov	r1, r8
    3d74:	f006 fa28 	bl	a1c8 <__aeabi_dmul>
    3d78:	1c06      	adds	r6, r0, #0
    3d7a:	1c0f      	adds	r7, r1, #0
    3d7c:	1c32      	adds	r2, r6, #0
    3d7e:	1c3b      	adds	r3, r7, #0
    3d80:	f006 fa22 	bl	a1c8 <__aeabi_dmul>
    3d84:	4b8f      	ldr	r3, [pc, #572]	; (3fc4 <atan+0x2a4>)
    3d86:	4a8e      	ldr	r2, [pc, #568]	; (3fc0 <atan+0x2a0>)
    3d88:	1c04      	adds	r4, r0, #0
    3d8a:	1c0d      	adds	r5, r1, #0
    3d8c:	f006 fa1c 	bl	a1c8 <__aeabi_dmul>
    3d90:	4a8d      	ldr	r2, [pc, #564]	; (3fc8 <atan+0x2a8>)
    3d92:	4b8e      	ldr	r3, [pc, #568]	; (3fcc <atan+0x2ac>)
    3d94:	f005 fa8c 	bl	92b0 <__aeabi_dadd>
    3d98:	1c22      	adds	r2, r4, #0
    3d9a:	1c2b      	adds	r3, r5, #0
    3d9c:	f006 fa14 	bl	a1c8 <__aeabi_dmul>
    3da0:	4a8b      	ldr	r2, [pc, #556]	; (3fd0 <atan+0x2b0>)
    3da2:	4b8c      	ldr	r3, [pc, #560]	; (3fd4 <atan+0x2b4>)
    3da4:	f005 fa84 	bl	92b0 <__aeabi_dadd>
    3da8:	1c22      	adds	r2, r4, #0
    3daa:	1c2b      	adds	r3, r5, #0
    3dac:	f006 fa0c 	bl	a1c8 <__aeabi_dmul>
    3db0:	4a89      	ldr	r2, [pc, #548]	; (3fd8 <atan+0x2b8>)
    3db2:	4b8a      	ldr	r3, [pc, #552]	; (3fdc <atan+0x2bc>)
    3db4:	f005 fa7c 	bl	92b0 <__aeabi_dadd>
    3db8:	1c22      	adds	r2, r4, #0
    3dba:	1c2b      	adds	r3, r5, #0
    3dbc:	f006 fa04 	bl	a1c8 <__aeabi_dmul>
    3dc0:	4a87      	ldr	r2, [pc, #540]	; (3fe0 <atan+0x2c0>)
    3dc2:	4b88      	ldr	r3, [pc, #544]	; (3fe4 <atan+0x2c4>)
    3dc4:	f005 fa74 	bl	92b0 <__aeabi_dadd>
    3dc8:	1c22      	adds	r2, r4, #0
    3dca:	1c2b      	adds	r3, r5, #0
    3dcc:	f006 f9fc 	bl	a1c8 <__aeabi_dmul>
    3dd0:	4a85      	ldr	r2, [pc, #532]	; (3fe8 <atan+0x2c8>)
    3dd2:	4b86      	ldr	r3, [pc, #536]	; (3fec <atan+0x2cc>)
    3dd4:	f005 fa6c 	bl	92b0 <__aeabi_dadd>
    3dd8:	1c32      	adds	r2, r6, #0
    3dda:	1c3b      	adds	r3, r7, #0
    3ddc:	f006 f9f4 	bl	a1c8 <__aeabi_dmul>
    3de0:	4a83      	ldr	r2, [pc, #524]	; (3ff0 <atan+0x2d0>)
    3de2:	4b84      	ldr	r3, [pc, #528]	; (3ff4 <atan+0x2d4>)
    3de4:	1c06      	adds	r6, r0, #0
    3de6:	1c0f      	adds	r7, r1, #0
    3de8:	1c20      	adds	r0, r4, #0
    3dea:	1c29      	adds	r1, r5, #0
    3dec:	f006 f9ec 	bl	a1c8 <__aeabi_dmul>
    3df0:	4a81      	ldr	r2, [pc, #516]	; (3ff8 <atan+0x2d8>)
    3df2:	4b82      	ldr	r3, [pc, #520]	; (3ffc <atan+0x2dc>)
    3df4:	f006 fc78 	bl	a6e8 <__aeabi_dsub>
    3df8:	1c22      	adds	r2, r4, #0
    3dfa:	1c2b      	adds	r3, r5, #0
    3dfc:	f006 f9e4 	bl	a1c8 <__aeabi_dmul>
    3e00:	4a7f      	ldr	r2, [pc, #508]	; (4000 <atan+0x2e0>)
    3e02:	4b80      	ldr	r3, [pc, #512]	; (4004 <atan+0x2e4>)
    3e04:	f006 fc70 	bl	a6e8 <__aeabi_dsub>
    3e08:	1c22      	adds	r2, r4, #0
    3e0a:	1c2b      	adds	r3, r5, #0
    3e0c:	f006 f9dc 	bl	a1c8 <__aeabi_dmul>
    3e10:	4a7d      	ldr	r2, [pc, #500]	; (4008 <atan+0x2e8>)
    3e12:	4b7e      	ldr	r3, [pc, #504]	; (400c <atan+0x2ec>)
    3e14:	f006 fc68 	bl	a6e8 <__aeabi_dsub>
    3e18:	1c22      	adds	r2, r4, #0
    3e1a:	1c2b      	adds	r3, r5, #0
    3e1c:	f006 f9d4 	bl	a1c8 <__aeabi_dmul>
    3e20:	4a7b      	ldr	r2, [pc, #492]	; (4010 <atan+0x2f0>)
    3e22:	4b7c      	ldr	r3, [pc, #496]	; (4014 <atan+0x2f4>)
    3e24:	f006 fc60 	bl	a6e8 <__aeabi_dsub>
    3e28:	1c22      	adds	r2, r4, #0
    3e2a:	1c2b      	adds	r3, r5, #0
    3e2c:	f006 f9cc 	bl	a1c8 <__aeabi_dmul>
    3e30:	1c02      	adds	r2, r0, #0
    3e32:	4658      	mov	r0, fp
    3e34:	1c0b      	adds	r3, r1, #0
    3e36:	3001      	adds	r0, #1
    3e38:	d100      	bne.n	3e3c <atan+0x11c>
    3e3a:	e070      	b.n	3f1e <atan+0x1fe>
    3e3c:	4659      	mov	r1, fp
    3e3e:	00cc      	lsls	r4, r1, #3
    3e40:	1c30      	adds	r0, r6, #0
    3e42:	1c39      	adds	r1, r7, #0
    3e44:	f005 fa34 	bl	92b0 <__aeabi_dadd>
    3e48:	464a      	mov	r2, r9
    3e4a:	4643      	mov	r3, r8
    3e4c:	f006 f9bc 	bl	a1c8 <__aeabi_dmul>
    3e50:	4d81      	ldr	r5, [pc, #516]	; (4058 <atan+0x338>)
    3e52:	1c0b      	adds	r3, r1, #0
    3e54:	4981      	ldr	r1, [pc, #516]	; (405c <atan+0x33c>)
    3e56:	192d      	adds	r5, r5, r4
    3e58:	1c02      	adds	r2, r0, #0
    3e5a:	190c      	adds	r4, r1, r4
    3e5c:	1c10      	adds	r0, r2, #0
    3e5e:	1c19      	adds	r1, r3, #0
    3e60:	6822      	ldr	r2, [r4, #0]
    3e62:	6863      	ldr	r3, [r4, #4]
    3e64:	f006 fc40 	bl	a6e8 <__aeabi_dsub>
    3e68:	464a      	mov	r2, r9
    3e6a:	4643      	mov	r3, r8
    3e6c:	f006 fc3c 	bl	a6e8 <__aeabi_dsub>
    3e70:	1c02      	adds	r2, r0, #0
    3e72:	1c0b      	adds	r3, r1, #0
    3e74:	6828      	ldr	r0, [r5, #0]
    3e76:	6869      	ldr	r1, [r5, #4]
    3e78:	f006 fc36 	bl	a6e8 <__aeabi_dsub>
    3e7c:	1c02      	adds	r2, r0, #0
    3e7e:	4650      	mov	r0, sl
    3e80:	1c0b      	adds	r3, r1, #0
    3e82:	2800      	cmp	r0, #0
    3e84:	da0e      	bge.n	3ea4 <atan+0x184>
    3e86:	2080      	movs	r0, #128	; 0x80
    3e88:	0600      	lsls	r0, r0, #24
    3e8a:	180b      	adds	r3, r1, r0
    3e8c:	e00a      	b.n	3ea4 <atan+0x184>
    3e8e:	2800      	cmp	r0, #0
    3e90:	d100      	bne.n	3e94 <atan+0x174>
    3e92:	e759      	b.n	3d48 <atan+0x28>
    3e94:	464a      	mov	r2, r9
    3e96:	4643      	mov	r3, r8
    3e98:	4648      	mov	r0, r9
    3e9a:	4641      	mov	r1, r8
    3e9c:	f005 fa08 	bl	92b0 <__aeabi_dadd>
    3ea0:	1c02      	adds	r2, r0, #0
    3ea2:	1c0b      	adds	r3, r1, #0
    3ea4:	1c10      	adds	r0, r2, #0
    3ea6:	1c19      	adds	r1, r3, #0
    3ea8:	bc3c      	pop	{r2, r3, r4, r5}
    3eaa:	4690      	mov	r8, r2
    3eac:	4699      	mov	r9, r3
    3eae:	46a2      	mov	sl, r4
    3eb0:	46ab      	mov	fp, r5
    3eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3eb4:	4a58      	ldr	r2, [pc, #352]	; (4018 <atan+0x2f8>)
    3eb6:	4b59      	ldr	r3, [pc, #356]	; (401c <atan+0x2fc>)
    3eb8:	f005 f9fa 	bl	92b0 <__aeabi_dadd>
    3ebc:	4a58      	ldr	r2, [pc, #352]	; (4020 <atan+0x300>)
    3ebe:	4b59      	ldr	r3, [pc, #356]	; (4024 <atan+0x304>)
    3ec0:	f004 fa90 	bl	83e4 <__aeabi_dcmpgt>
    3ec4:	2800      	cmp	r0, #0
    3ec6:	d100      	bne.n	3eca <atan+0x1aa>
    3ec8:	e74d      	b.n	3d66 <atan+0x46>
    3eca:	464a      	mov	r2, r9
    3ecc:	4643      	mov	r3, r8
    3ece:	e7e9      	b.n	3ea4 <atan+0x184>
    3ed0:	f000 f8ce 	bl	4070 <fabs>
    3ed4:	4b62      	ldr	r3, [pc, #392]	; (4060 <atan+0x340>)
    3ed6:	1c04      	adds	r4, r0, #0
    3ed8:	1c0d      	adds	r5, r1, #0
    3eda:	429e      	cmp	r6, r3
    3edc:	dc30      	bgt.n	3f40 <atan+0x220>
    3ede:	4b61      	ldr	r3, [pc, #388]	; (4064 <atan+0x344>)
    3ee0:	429e      	cmp	r6, r3
    3ee2:	dc56      	bgt.n	3f92 <atan+0x272>
    3ee4:	1c22      	adds	r2, r4, #0
    3ee6:	1c2b      	adds	r3, r5, #0
    3ee8:	f005 f9e2 	bl	92b0 <__aeabi_dadd>
    3eec:	4a4c      	ldr	r2, [pc, #304]	; (4020 <atan+0x300>)
    3eee:	4b4d      	ldr	r3, [pc, #308]	; (4024 <atan+0x304>)
    3ef0:	f006 fbfa 	bl	a6e8 <__aeabi_dsub>
    3ef4:	4a4c      	ldr	r2, [pc, #304]	; (4028 <atan+0x308>)
    3ef6:	4b4d      	ldr	r3, [pc, #308]	; (402c <atan+0x30c>)
    3ef8:	1c06      	adds	r6, r0, #0
    3efa:	1c0f      	adds	r7, r1, #0
    3efc:	1c20      	adds	r0, r4, #0
    3efe:	1c29      	adds	r1, r5, #0
    3f00:	f005 f9d6 	bl	92b0 <__aeabi_dadd>
    3f04:	1c02      	adds	r2, r0, #0
    3f06:	1c0b      	adds	r3, r1, #0
    3f08:	1c30      	adds	r0, r6, #0
    3f0a:	1c39      	adds	r1, r7, #0
    3f0c:	f005 fcf2 	bl	98f4 <__aeabi_ddiv>
    3f10:	4688      	mov	r8, r1
    3f12:	2100      	movs	r1, #0
    3f14:	4681      	mov	r9, r0
    3f16:	468b      	mov	fp, r1
    3f18:	e728      	b.n	3d6c <atan+0x4c>
    3f1a:	4b53      	ldr	r3, [pc, #332]	; (4068 <atan+0x348>)
    3f1c:	e7c2      	b.n	3ea4 <atan+0x184>
    3f1e:	1c30      	adds	r0, r6, #0
    3f20:	1c39      	adds	r1, r7, #0
    3f22:	f005 f9c5 	bl	92b0 <__aeabi_dadd>
    3f26:	464a      	mov	r2, r9
    3f28:	4643      	mov	r3, r8
    3f2a:	f006 f94d 	bl	a1c8 <__aeabi_dmul>
    3f2e:	1c02      	adds	r2, r0, #0
    3f30:	1c0b      	adds	r3, r1, #0
    3f32:	4648      	mov	r0, r9
    3f34:	4641      	mov	r1, r8
    3f36:	f006 fbd7 	bl	a6e8 <__aeabi_dsub>
    3f3a:	1c02      	adds	r2, r0, #0
    3f3c:	1c0b      	adds	r3, r1, #0
    3f3e:	e7b1      	b.n	3ea4 <atan+0x184>
    3f40:	4b4a      	ldr	r3, [pc, #296]	; (406c <atan+0x34c>)
    3f42:	429e      	cmp	r6, r3
    3f44:	dc1a      	bgt.n	3f7c <atan+0x25c>
    3f46:	4a3a      	ldr	r2, [pc, #232]	; (4030 <atan+0x310>)
    3f48:	4b3a      	ldr	r3, [pc, #232]	; (4034 <atan+0x314>)
    3f4a:	f006 fbcd 	bl	a6e8 <__aeabi_dsub>
    3f4e:	4a38      	ldr	r2, [pc, #224]	; (4030 <atan+0x310>)
    3f50:	4b38      	ldr	r3, [pc, #224]	; (4034 <atan+0x314>)
    3f52:	1c06      	adds	r6, r0, #0
    3f54:	1c0f      	adds	r7, r1, #0
    3f56:	1c20      	adds	r0, r4, #0
    3f58:	1c29      	adds	r1, r5, #0
    3f5a:	f006 f935 	bl	a1c8 <__aeabi_dmul>
    3f5e:	4a30      	ldr	r2, [pc, #192]	; (4020 <atan+0x300>)
    3f60:	4b30      	ldr	r3, [pc, #192]	; (4024 <atan+0x304>)
    3f62:	f005 f9a5 	bl	92b0 <__aeabi_dadd>
    3f66:	1c02      	adds	r2, r0, #0
    3f68:	1c0b      	adds	r3, r1, #0
    3f6a:	1c30      	adds	r0, r6, #0
    3f6c:	1c39      	adds	r1, r7, #0
    3f6e:	f005 fcc1 	bl	98f4 <__aeabi_ddiv>
    3f72:	4681      	mov	r9, r0
    3f74:	2002      	movs	r0, #2
    3f76:	4688      	mov	r8, r1
    3f78:	4683      	mov	fp, r0
    3f7a:	e6f7      	b.n	3d6c <atan+0x4c>
    3f7c:	482e      	ldr	r0, [pc, #184]	; (4038 <atan+0x318>)
    3f7e:	492f      	ldr	r1, [pc, #188]	; (403c <atan+0x31c>)
    3f80:	1c22      	adds	r2, r4, #0
    3f82:	1c2b      	adds	r3, r5, #0
    3f84:	f005 fcb6 	bl	98f4 <__aeabi_ddiv>
    3f88:	4688      	mov	r8, r1
    3f8a:	2103      	movs	r1, #3
    3f8c:	4681      	mov	r9, r0
    3f8e:	468b      	mov	fp, r1
    3f90:	e6ec      	b.n	3d6c <atan+0x4c>
    3f92:	4a23      	ldr	r2, [pc, #140]	; (4020 <atan+0x300>)
    3f94:	4b23      	ldr	r3, [pc, #140]	; (4024 <atan+0x304>)
    3f96:	f006 fba7 	bl	a6e8 <__aeabi_dsub>
    3f9a:	4a21      	ldr	r2, [pc, #132]	; (4020 <atan+0x300>)
    3f9c:	4b21      	ldr	r3, [pc, #132]	; (4024 <atan+0x304>)
    3f9e:	1c06      	adds	r6, r0, #0
    3fa0:	1c0f      	adds	r7, r1, #0
    3fa2:	1c20      	adds	r0, r4, #0
    3fa4:	1c29      	adds	r1, r5, #0
    3fa6:	f005 f983 	bl	92b0 <__aeabi_dadd>
    3faa:	1c0b      	adds	r3, r1, #0
    3fac:	1c02      	adds	r2, r0, #0
    3fae:	1c39      	adds	r1, r7, #0
    3fb0:	1c30      	adds	r0, r6, #0
    3fb2:	f005 fc9f 	bl	98f4 <__aeabi_ddiv>
    3fb6:	2301      	movs	r3, #1
    3fb8:	4681      	mov	r9, r0
    3fba:	4688      	mov	r8, r1
    3fbc:	469b      	mov	fp, r3
    3fbe:	e6d5      	b.n	3d6c <atan+0x4c>
    3fc0:	e322da11 	.word	0xe322da11
    3fc4:	3f90ad3a 	.word	0x3f90ad3a
    3fc8:	24760deb 	.word	0x24760deb
    3fcc:	3fa97b4b 	.word	0x3fa97b4b
    3fd0:	a0d03d51 	.word	0xa0d03d51
    3fd4:	3fb10d66 	.word	0x3fb10d66
    3fd8:	c54c206e 	.word	0xc54c206e
    3fdc:	3fb745cd 	.word	0x3fb745cd
    3fe0:	920083ff 	.word	0x920083ff
    3fe4:	3fc24924 	.word	0x3fc24924
    3fe8:	5555550d 	.word	0x5555550d
    3fec:	3fd55555 	.word	0x3fd55555
    3ff0:	2c6a6c2f 	.word	0x2c6a6c2f
    3ff4:	bfa2b444 	.word	0xbfa2b444
    3ff8:	52defd9a 	.word	0x52defd9a
    3ffc:	3fadde2d 	.word	0x3fadde2d
    4000:	af749a6d 	.word	0xaf749a6d
    4004:	3fb3b0f2 	.word	0x3fb3b0f2
    4008:	fe231671 	.word	0xfe231671
    400c:	3fbc71c6 	.word	0x3fbc71c6
    4010:	9998ebc4 	.word	0x9998ebc4
    4014:	3fc99999 	.word	0x3fc99999
    4018:	8800759c 	.word	0x8800759c
    401c:	7e37e43c 	.word	0x7e37e43c
    4020:	00000000 	.word	0x00000000
    4024:	3ff00000 	.word	0x3ff00000
    4028:	00000000 	.word	0x00000000
    402c:	40000000 	.word	0x40000000
    4030:	00000000 	.word	0x00000000
    4034:	3ff80000 	.word	0x3ff80000
    4038:	00000000 	.word	0x00000000
    403c:	bff00000 	.word	0xbff00000
    4040:	440fffff 	.word	0x440fffff
    4044:	7ff00000 	.word	0x7ff00000
    4048:	54442d18 	.word	0x54442d18
    404c:	3ff921fb 	.word	0x3ff921fb
    4050:	3fdbffff 	.word	0x3fdbffff
    4054:	3e1fffff 	.word	0x3e1fffff
    4058:	0000b568 	.word	0x0000b568
    405c:	0000b548 	.word	0x0000b548
    4060:	3ff2ffff 	.word	0x3ff2ffff
    4064:	3fe5ffff 	.word	0x3fe5ffff
    4068:	bff921fb 	.word	0xbff921fb
    406c:	40037fff 	.word	0x40037fff

00004070 <fabs>:
    4070:	004b      	lsls	r3, r1, #1
    4072:	0859      	lsrs	r1, r3, #1
    4074:	4770      	bx	lr
    4076:	46c0      	nop			; (mov r8, r8)

00004078 <sqrt>:
    4078:	b5f0      	push	{r4, r5, r6, r7, lr}
    407a:	4647      	mov	r7, r8
    407c:	b480      	push	{r7}
    407e:	b08a      	sub	sp, #40	; 0x28
    4080:	1c04      	adds	r4, r0, #0
    4082:	1c0d      	adds	r5, r1, #0
    4084:	f000 f858 	bl	4138 <__ieee754_sqrt>
    4088:	4a29      	ldr	r2, [pc, #164]	; (4130 <sqrt+0xb8>)
    408a:	2300      	movs	r3, #0
    408c:	56d3      	ldrsb	r3, [r2, r3]
    408e:	4690      	mov	r8, r2
    4090:	1c06      	adds	r6, r0, #0
    4092:	1c0f      	adds	r7, r1, #0
    4094:	3301      	adds	r3, #1
    4096:	d00d      	beq.n	40b4 <sqrt+0x3c>
    4098:	1c20      	adds	r0, r4, #0
    409a:	1c29      	adds	r1, r5, #0
    409c:	f000 f932 	bl	4304 <__fpclassifyd>
    40a0:	2800      	cmp	r0, #0
    40a2:	d007      	beq.n	40b4 <sqrt+0x3c>
    40a4:	1c20      	adds	r0, r4, #0
    40a6:	1c29      	adds	r1, r5, #0
    40a8:	4b20      	ldr	r3, [pc, #128]	; (412c <sqrt+0xb4>)
    40aa:	4a1f      	ldr	r2, [pc, #124]	; (4128 <sqrt+0xb0>)
    40ac:	f004 f986 	bl	83bc <__aeabi_dcmplt>
    40b0:	2800      	cmp	r0, #0
    40b2:	d105      	bne.n	40c0 <sqrt+0x48>
    40b4:	1c30      	adds	r0, r6, #0
    40b6:	1c39      	adds	r1, r7, #0
    40b8:	b00a      	add	sp, #40	; 0x28
    40ba:	bc04      	pop	{r2}
    40bc:	4690      	mov	r8, r2
    40be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    40c0:	2301      	movs	r3, #1
    40c2:	9300      	str	r3, [sp, #0]
    40c4:	4b1b      	ldr	r3, [pc, #108]	; (4134 <sqrt+0xbc>)
    40c6:	9404      	str	r4, [sp, #16]
    40c8:	9505      	str	r5, [sp, #20]
    40ca:	9301      	str	r3, [sp, #4]
    40cc:	2300      	movs	r3, #0
    40ce:	9308      	str	r3, [sp, #32]
    40d0:	4643      	mov	r3, r8
    40d2:	9402      	str	r4, [sp, #8]
    40d4:	9503      	str	r5, [sp, #12]
    40d6:	781c      	ldrb	r4, [r3, #0]
    40d8:	2c00      	cmp	r4, #0
    40da:	d10e      	bne.n	40fa <sqrt+0x82>
    40dc:	4b13      	ldr	r3, [pc, #76]	; (412c <sqrt+0xb4>)
    40de:	4a12      	ldr	r2, [pc, #72]	; (4128 <sqrt+0xb0>)
    40e0:	9206      	str	r2, [sp, #24]
    40e2:	9307      	str	r3, [sp, #28]
    40e4:	4668      	mov	r0, sp
    40e6:	f000 f93d 	bl	4364 <matherr>
    40ea:	2800      	cmp	r0, #0
    40ec:	d00f      	beq.n	410e <sqrt+0x96>
    40ee:	9b08      	ldr	r3, [sp, #32]
    40f0:	2b00      	cmp	r3, #0
    40f2:	d111      	bne.n	4118 <sqrt+0xa0>
    40f4:	9e06      	ldr	r6, [sp, #24]
    40f6:	9f07      	ldr	r7, [sp, #28]
    40f8:	e7dc      	b.n	40b4 <sqrt+0x3c>
    40fa:	490c      	ldr	r1, [pc, #48]	; (412c <sqrt+0xb4>)
    40fc:	480a      	ldr	r0, [pc, #40]	; (4128 <sqrt+0xb0>)
    40fe:	1c02      	adds	r2, r0, #0
    4100:	1c0b      	adds	r3, r1, #0
    4102:	f005 fbf7 	bl	98f4 <__aeabi_ddiv>
    4106:	9006      	str	r0, [sp, #24]
    4108:	9107      	str	r1, [sp, #28]
    410a:	2c02      	cmp	r4, #2
    410c:	d1ea      	bne.n	40e4 <sqrt+0x6c>
    410e:	f000 f937 	bl	4380 <__errno>
    4112:	2321      	movs	r3, #33	; 0x21
    4114:	6003      	str	r3, [r0, #0]
    4116:	e7ea      	b.n	40ee <sqrt+0x76>
    4118:	f000 f932 	bl	4380 <__errno>
    411c:	9c08      	ldr	r4, [sp, #32]
    411e:	6004      	str	r4, [r0, #0]
    4120:	e7e8      	b.n	40f4 <sqrt+0x7c>
    4122:	46c0      	nop			; (mov r8, r8)
    4124:	46c0      	nop			; (mov r8, r8)
    4126:	46c0      	nop			; (mov r8, r8)
	...
    4130:	2000000d 	.word	0x2000000d
    4134:	0000b588 	.word	0x0000b588

00004138 <__ieee754_sqrt>:
    4138:	b5f0      	push	{r4, r5, r6, r7, lr}
    413a:	465f      	mov	r7, fp
    413c:	4656      	mov	r6, sl
    413e:	464d      	mov	r5, r9
    4140:	4644      	mov	r4, r8
    4142:	b4f0      	push	{r4, r5, r6, r7}
    4144:	4e6c      	ldr	r6, [pc, #432]	; (42f8 <__ieee754_sqrt+0x1c0>)
    4146:	1c0d      	adds	r5, r1, #0
    4148:	1c37      	adds	r7, r6, #0
    414a:	b083      	sub	sp, #12
    414c:	1c04      	adds	r4, r0, #0
    414e:	1c02      	adds	r2, r0, #0
    4150:	1c0b      	adds	r3, r1, #0
    4152:	402f      	ands	r7, r5
    4154:	42b7      	cmp	r7, r6
    4156:	d100      	bne.n	415a <__ieee754_sqrt+0x22>
    4158:	e0ad      	b.n	42b6 <__ieee754_sqrt+0x17e>
    415a:	2900      	cmp	r1, #0
    415c:	dc00      	bgt.n	4160 <__ieee754_sqrt+0x28>
    415e:	e08b      	b.n	4278 <__ieee754_sqrt+0x140>
    4160:	152f      	asrs	r7, r5, #20
    4162:	d100      	bne.n	4166 <__ieee754_sqrt+0x2e>
    4164:	e094      	b.n	4290 <__ieee754_sqrt+0x158>
    4166:	4d65      	ldr	r5, [pc, #404]	; (42fc <__ieee754_sqrt+0x1c4>)
    4168:	0309      	lsls	r1, r1, #12
    416a:	2380      	movs	r3, #128	; 0x80
    416c:	0b09      	lsrs	r1, r1, #12
    416e:	035b      	lsls	r3, r3, #13
    4170:	197f      	adds	r7, r7, r5
    4172:	430b      	orrs	r3, r1
    4174:	07fe      	lsls	r6, r7, #31
    4176:	d500      	bpl.n	417a <__ieee754_sqrt+0x42>
    4178:	e070      	b.n	425c <__ieee754_sqrt+0x124>
    417a:	107f      	asrs	r7, r7, #1
    417c:	0fc2      	lsrs	r2, r0, #31
    417e:	46b8      	mov	r8, r7
    4180:	005b      	lsls	r3, r3, #1
    4182:	2700      	movs	r7, #0
    4184:	2180      	movs	r1, #128	; 0x80
    4186:	189b      	adds	r3, r3, r2
    4188:	2416      	movs	r4, #22
    418a:	0042      	lsls	r2, r0, #1
    418c:	9700      	str	r7, [sp, #0]
    418e:	2000      	movs	r0, #0
    4190:	0389      	lsls	r1, r1, #14
    4192:	1845      	adds	r5, r0, r1
    4194:	429d      	cmp	r5, r3
    4196:	dc04      	bgt.n	41a2 <__ieee754_sqrt+0x6a>
    4198:	1868      	adds	r0, r5, r1
    419a:	1b5b      	subs	r3, r3, r5
    419c:	9d00      	ldr	r5, [sp, #0]
    419e:	186d      	adds	r5, r5, r1
    41a0:	9500      	str	r5, [sp, #0]
    41a2:	0fd5      	lsrs	r5, r2, #31
    41a4:	005b      	lsls	r3, r3, #1
    41a6:	3c01      	subs	r4, #1
    41a8:	195b      	adds	r3, r3, r5
    41aa:	0052      	lsls	r2, r2, #1
    41ac:	0849      	lsrs	r1, r1, #1
    41ae:	2c00      	cmp	r4, #0
    41b0:	d1ef      	bne.n	4192 <__ieee754_sqrt+0x5a>
    41b2:	2180      	movs	r1, #128	; 0x80
    41b4:	2600      	movs	r6, #0
    41b6:	0609      	lsls	r1, r1, #24
    41b8:	2520      	movs	r5, #32
    41ba:	9601      	str	r6, [sp, #4]
    41bc:	46b4      	mov	ip, r6
    41be:	4689      	mov	r9, r1
    41c0:	e009      	b.n	41d6 <__ieee754_sqrt+0x9e>
    41c2:	4283      	cmp	r3, r0
    41c4:	d046      	beq.n	4254 <__ieee754_sqrt+0x11c>
    41c6:	0fd4      	lsrs	r4, r2, #31
    41c8:	005b      	lsls	r3, r3, #1
    41ca:	3d01      	subs	r5, #1
    41cc:	191b      	adds	r3, r3, r4
    41ce:	0052      	lsls	r2, r2, #1
    41d0:	0849      	lsrs	r1, r1, #1
    41d2:	2d00      	cmp	r5, #0
    41d4:	d01c      	beq.n	4210 <__ieee754_sqrt+0xd8>
    41d6:	4666      	mov	r6, ip
    41d8:	198c      	adds	r4, r1, r6
    41da:	4283      	cmp	r3, r0
    41dc:	ddf1      	ble.n	41c2 <__ieee754_sqrt+0x8a>
    41de:	1867      	adds	r7, r4, r1
    41e0:	0fe6      	lsrs	r6, r4, #31
    41e2:	46bc      	mov	ip, r7
    41e4:	07f6      	lsls	r6, r6, #31
    41e6:	4682      	mov	sl, r0
    41e8:	454e      	cmp	r6, r9
    41ea:	d02c      	beq.n	4246 <__ieee754_sqrt+0x10e>
    41ec:	1a1b      	subs	r3, r3, r0
    41ee:	42a2      	cmp	r2, r4
    41f0:	4180      	sbcs	r0, r0
    41f2:	4240      	negs	r0, r0
    41f4:	9f01      	ldr	r7, [sp, #4]
    41f6:	1a1b      	subs	r3, r3, r0
    41f8:	1b12      	subs	r2, r2, r4
    41fa:	187f      	adds	r7, r7, r1
    41fc:	0fd4      	lsrs	r4, r2, #31
    41fe:	005b      	lsls	r3, r3, #1
    4200:	3d01      	subs	r5, #1
    4202:	9701      	str	r7, [sp, #4]
    4204:	4650      	mov	r0, sl
    4206:	191b      	adds	r3, r3, r4
    4208:	0052      	lsls	r2, r2, #1
    420a:	0849      	lsrs	r1, r1, #1
    420c:	2d00      	cmp	r5, #0
    420e:	d1e2      	bne.n	41d6 <__ieee754_sqrt+0x9e>
    4210:	4313      	orrs	r3, r2
    4212:	d128      	bne.n	4266 <__ieee754_sqrt+0x12e>
    4214:	9801      	ldr	r0, [sp, #4]
    4216:	0843      	lsrs	r3, r0, #1
    4218:	9d00      	ldr	r5, [sp, #0]
    421a:	4e39      	ldr	r6, [pc, #228]	; (4300 <__ieee754_sqrt+0x1c8>)
    421c:	106a      	asrs	r2, r5, #1
    421e:	1992      	adds	r2, r2, r6
    4220:	07ed      	lsls	r5, r5, #31
    4222:	d502      	bpl.n	422a <__ieee754_sqrt+0xf2>
    4224:	2180      	movs	r1, #128	; 0x80
    4226:	0609      	lsls	r1, r1, #24
    4228:	430b      	orrs	r3, r1
    422a:	4640      	mov	r0, r8
    422c:	0507      	lsls	r7, r0, #20
    422e:	18b9      	adds	r1, r7, r2
    4230:	1c1c      	adds	r4, r3, #0
    4232:	1c0d      	adds	r5, r1, #0
    4234:	1c20      	adds	r0, r4, #0
    4236:	1c29      	adds	r1, r5, #0
    4238:	b003      	add	sp, #12
    423a:	bc3c      	pop	{r2, r3, r4, r5}
    423c:	4690      	mov	r8, r2
    423e:	4699      	mov	r9, r3
    4240:	46a2      	mov	sl, r4
    4242:	46ab      	mov	fp, r5
    4244:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4246:	0fff      	lsrs	r7, r7, #31
    4248:	07ff      	lsls	r7, r7, #31
    424a:	427e      	negs	r6, r7
    424c:	417e      	adcs	r6, r7
    424e:	46b2      	mov	sl, r6
    4250:	4482      	add	sl, r0
    4252:	e7cb      	b.n	41ec <__ieee754_sqrt+0xb4>
    4254:	4294      	cmp	r4, r2
    4256:	d9c2      	bls.n	41de <__ieee754_sqrt+0xa6>
    4258:	1c18      	adds	r0, r3, #0
    425a:	e7b4      	b.n	41c6 <__ieee754_sqrt+0x8e>
    425c:	0fc2      	lsrs	r2, r0, #31
    425e:	005b      	lsls	r3, r3, #1
    4260:	189b      	adds	r3, r3, r2
    4262:	0040      	lsls	r0, r0, #1
    4264:	e789      	b.n	417a <__ieee754_sqrt+0x42>
    4266:	9901      	ldr	r1, [sp, #4]
    4268:	3101      	adds	r1, #1
    426a:	d02f      	beq.n	42cc <__ieee754_sqrt+0x194>
    426c:	9c01      	ldr	r4, [sp, #4]
    426e:	2301      	movs	r3, #1
    4270:	4023      	ands	r3, r4
    4272:	191b      	adds	r3, r3, r4
    4274:	085b      	lsrs	r3, r3, #1
    4276:	e7cf      	b.n	4218 <__ieee754_sqrt+0xe0>
    4278:	006b      	lsls	r3, r5, #1
    427a:	085b      	lsrs	r3, r3, #1
    427c:	431a      	orrs	r2, r3
    427e:	d0d9      	beq.n	4234 <__ieee754_sqrt+0xfc>
    4280:	2700      	movs	r7, #0
    4282:	2900      	cmp	r1, #0
    4284:	d12b      	bne.n	42de <__ieee754_sqrt+0x1a6>
    4286:	0ac1      	lsrs	r1, r0, #11
    4288:	3f15      	subs	r7, #21
    428a:	0540      	lsls	r0, r0, #21
    428c:	2900      	cmp	r1, #0
    428e:	d0fa      	beq.n	4286 <__ieee754_sqrt+0x14e>
    4290:	2280      	movs	r2, #128	; 0x80
    4292:	0352      	lsls	r2, r2, #13
    4294:	4211      	tst	r1, r2
    4296:	d11e      	bne.n	42d6 <__ieee754_sqrt+0x19e>
    4298:	2300      	movs	r3, #0
    429a:	0049      	lsls	r1, r1, #1
    429c:	3301      	adds	r3, #1
    429e:	4211      	tst	r1, r2
    42a0:	d0fb      	beq.n	429a <__ieee754_sqrt+0x162>
    42a2:	2401      	movs	r4, #1
    42a4:	2220      	movs	r2, #32
    42a6:	1ae4      	subs	r4, r4, r3
    42a8:	1ad2      	subs	r2, r2, r3
    42aa:	193f      	adds	r7, r7, r4
    42ac:	1c04      	adds	r4, r0, #0
    42ae:	40d4      	lsrs	r4, r2
    42b0:	4321      	orrs	r1, r4
    42b2:	4098      	lsls	r0, r3
    42b4:	e757      	b.n	4166 <__ieee754_sqrt+0x2e>
    42b6:	1c20      	adds	r0, r4, #0
    42b8:	1c29      	adds	r1, r5, #0
    42ba:	f005 ff85 	bl	a1c8 <__aeabi_dmul>
    42be:	1c22      	adds	r2, r4, #0
    42c0:	1c2b      	adds	r3, r5, #0
    42c2:	f004 fff5 	bl	92b0 <__aeabi_dadd>
    42c6:	1c04      	adds	r4, r0, #0
    42c8:	1c0d      	adds	r5, r1, #0
    42ca:	e7b3      	b.n	4234 <__ieee754_sqrt+0xfc>
    42cc:	9a00      	ldr	r2, [sp, #0]
    42ce:	2300      	movs	r3, #0
    42d0:	3201      	adds	r2, #1
    42d2:	9200      	str	r2, [sp, #0]
    42d4:	e7a0      	b.n	4218 <__ieee754_sqrt+0xe0>
    42d6:	2220      	movs	r2, #32
    42d8:	2401      	movs	r4, #1
    42da:	2300      	movs	r3, #0
    42dc:	e7e5      	b.n	42aa <__ieee754_sqrt+0x172>
    42de:	1c22      	adds	r2, r4, #0
    42e0:	1c2b      	adds	r3, r5, #0
    42e2:	1c20      	adds	r0, r4, #0
    42e4:	1c29      	adds	r1, r5, #0
    42e6:	f006 f9ff 	bl	a6e8 <__aeabi_dsub>
    42ea:	1c02      	adds	r2, r0, #0
    42ec:	1c0b      	adds	r3, r1, #0
    42ee:	f005 fb01 	bl	98f4 <__aeabi_ddiv>
    42f2:	1c04      	adds	r4, r0, #0
    42f4:	1c0d      	adds	r5, r1, #0
    42f6:	e79d      	b.n	4234 <__ieee754_sqrt+0xfc>
    42f8:	7ff00000 	.word	0x7ff00000
    42fc:	fffffc01 	.word	0xfffffc01
    4300:	3fe00000 	.word	0x3fe00000

00004304 <__fpclassifyd>:
    4304:	1c0b      	adds	r3, r1, #0
    4306:	1c01      	adds	r1, r0, #0
    4308:	1c02      	adds	r2, r0, #0
    430a:	b530      	push	{r4, r5, lr}
    430c:	4319      	orrs	r1, r3
    430e:	2002      	movs	r0, #2
    4310:	2900      	cmp	r1, #0
    4312:	d100      	bne.n	4316 <__fpclassifyd+0x12>
    4314:	bd30      	pop	{r4, r5, pc}
    4316:	2180      	movs	r1, #128	; 0x80
    4318:	0609      	lsls	r1, r1, #24
    431a:	428b      	cmp	r3, r1
    431c:	d016      	beq.n	434c <__fpclassifyd+0x48>
    431e:	490d      	ldr	r1, [pc, #52]	; (4354 <__fpclassifyd+0x50>)
    4320:	2004      	movs	r0, #4
    4322:	185c      	adds	r4, r3, r1
    4324:	490c      	ldr	r1, [pc, #48]	; (4358 <__fpclassifyd+0x54>)
    4326:	428c      	cmp	r4, r1
    4328:	d9f4      	bls.n	4314 <__fpclassifyd+0x10>
    432a:	4d0c      	ldr	r5, [pc, #48]	; (435c <__fpclassifyd+0x58>)
    432c:	195c      	adds	r4, r3, r5
    432e:	428c      	cmp	r4, r1
    4330:	d9f0      	bls.n	4314 <__fpclassifyd+0x10>
    4332:	4c0b      	ldr	r4, [pc, #44]	; (4360 <__fpclassifyd+0x5c>)
    4334:	0059      	lsls	r1, r3, #1
    4336:	0849      	lsrs	r1, r1, #1
    4338:	2003      	movs	r0, #3
    433a:	42a1      	cmp	r1, r4
    433c:	d9ea      	bls.n	4314 <__fpclassifyd+0x10>
    433e:	4c07      	ldr	r4, [pc, #28]	; (435c <__fpclassifyd+0x58>)
    4340:	2000      	movs	r0, #0
    4342:	42a1      	cmp	r1, r4
    4344:	d1e6      	bne.n	4314 <__fpclassifyd+0x10>
    4346:	4250      	negs	r0, r2
    4348:	4150      	adcs	r0, r2
    434a:	e7e3      	b.n	4314 <__fpclassifyd+0x10>
    434c:	2a00      	cmp	r2, #0
    434e:	d0e1      	beq.n	4314 <__fpclassifyd+0x10>
    4350:	e7ef      	b.n	4332 <__fpclassifyd+0x2e>
    4352:	46c0      	nop			; (mov r8, r8)
    4354:	fff00000 	.word	0xfff00000
    4358:	7fdfffff 	.word	0x7fdfffff
    435c:	7ff00000 	.word	0x7ff00000
    4360:	000fffff 	.word	0x000fffff

00004364 <matherr>:
    4364:	2000      	movs	r0, #0
    4366:	4770      	bx	lr

00004368 <atof>:
    4368:	b508      	push	{r3, lr}
    436a:	2100      	movs	r1, #0
    436c:	f000 ff74 	bl	5258 <strtod>
    4370:	bd08      	pop	{r3, pc}

00004372 <atoi>:
    4372:	b508      	push	{r3, lr}
    4374:	2100      	movs	r1, #0
    4376:	220a      	movs	r2, #10
    4378:	f001 f804 	bl	5384 <strtol>
    437c:	bd08      	pop	{r3, pc}
	...

00004380 <__errno>:
    4380:	4b01      	ldr	r3, [pc, #4]	; (4388 <__errno+0x8>)
    4382:	6818      	ldr	r0, [r3, #0]
    4384:	4770      	bx	lr
    4386:	46c0      	nop			; (mov r8, r8)
    4388:	20000070 	.word	0x20000070

0000438c <__libc_init_array>:
    438c:	b570      	push	{r4, r5, r6, lr}
    438e:	4b0e      	ldr	r3, [pc, #56]	; (43c8 <__libc_init_array+0x3c>)
    4390:	4d0e      	ldr	r5, [pc, #56]	; (43cc <__libc_init_array+0x40>)
    4392:	2400      	movs	r4, #0
    4394:	1aed      	subs	r5, r5, r3
    4396:	10ad      	asrs	r5, r5, #2
    4398:	1c1e      	adds	r6, r3, #0
    439a:	42ac      	cmp	r4, r5
    439c:	d004      	beq.n	43a8 <__libc_init_array+0x1c>
    439e:	00a3      	lsls	r3, r4, #2
    43a0:	58f3      	ldr	r3, [r6, r3]
    43a2:	4798      	blx	r3
    43a4:	3401      	adds	r4, #1
    43a6:	e7f8      	b.n	439a <__libc_init_array+0xe>
    43a8:	f007 fafc 	bl	b9a4 <_init>
    43ac:	4b08      	ldr	r3, [pc, #32]	; (43d0 <__libc_init_array+0x44>)
    43ae:	4d09      	ldr	r5, [pc, #36]	; (43d4 <__libc_init_array+0x48>)
    43b0:	2400      	movs	r4, #0
    43b2:	1aed      	subs	r5, r5, r3
    43b4:	10ad      	asrs	r5, r5, #2
    43b6:	1c1e      	adds	r6, r3, #0
    43b8:	42ac      	cmp	r4, r5
    43ba:	d004      	beq.n	43c6 <__libc_init_array+0x3a>
    43bc:	00a3      	lsls	r3, r4, #2
    43be:	58f3      	ldr	r3, [r6, r3]
    43c0:	4798      	blx	r3
    43c2:	3401      	adds	r4, #1
    43c4:	e7f8      	b.n	43b8 <__libc_init_array+0x2c>
    43c6:	bd70      	pop	{r4, r5, r6, pc}
    43c8:	0000b9b0 	.word	0x0000b9b0
    43cc:	0000b9b0 	.word	0x0000b9b0
    43d0:	0000b9b0 	.word	0x0000b9b0
    43d4:	0000b9b4 	.word	0x0000b9b4

000043d8 <memcpy>:
    43d8:	b510      	push	{r4, lr}
    43da:	2300      	movs	r3, #0
    43dc:	4293      	cmp	r3, r2
    43de:	d003      	beq.n	43e8 <memcpy+0x10>
    43e0:	5ccc      	ldrb	r4, [r1, r3]
    43e2:	54c4      	strb	r4, [r0, r3]
    43e4:	3301      	adds	r3, #1
    43e6:	e7f9      	b.n	43dc <memcpy+0x4>
    43e8:	bd10      	pop	{r4, pc}

000043ea <memset>:
    43ea:	1c03      	adds	r3, r0, #0
    43ec:	1882      	adds	r2, r0, r2
    43ee:	4293      	cmp	r3, r2
    43f0:	d002      	beq.n	43f8 <memset+0xe>
    43f2:	7019      	strb	r1, [r3, #0]
    43f4:	3301      	adds	r3, #1
    43f6:	e7fa      	b.n	43ee <memset+0x4>
    43f8:	4770      	bx	lr
	...

000043fc <iprintf>:
    43fc:	b40f      	push	{r0, r1, r2, r3}
    43fe:	4b0b      	ldr	r3, [pc, #44]	; (442c <iprintf+0x30>)
    4400:	b513      	push	{r0, r1, r4, lr}
    4402:	681c      	ldr	r4, [r3, #0]
    4404:	2c00      	cmp	r4, #0
    4406:	d005      	beq.n	4414 <iprintf+0x18>
    4408:	69a3      	ldr	r3, [r4, #24]
    440a:	2b00      	cmp	r3, #0
    440c:	d102      	bne.n	4414 <iprintf+0x18>
    440e:	1c20      	adds	r0, r4, #0
    4410:	f002 fd88 	bl	6f24 <__sinit>
    4414:	ab05      	add	r3, sp, #20
    4416:	68a1      	ldr	r1, [r4, #8]
    4418:	1c20      	adds	r0, r4, #0
    441a:	9a04      	ldr	r2, [sp, #16]
    441c:	9301      	str	r3, [sp, #4]
    441e:	f000 ffe7 	bl	53f0 <_vfiprintf_r>
    4422:	bc16      	pop	{r1, r2, r4}
    4424:	bc08      	pop	{r3}
    4426:	b004      	add	sp, #16
    4428:	4718      	bx	r3
    442a:	46c0      	nop			; (mov r8, r8)
    442c:	20000070 	.word	0x20000070

00004430 <setbuf>:
    4430:	b508      	push	{r3, lr}
    4432:	424a      	negs	r2, r1
    4434:	414a      	adcs	r2, r1
    4436:	2380      	movs	r3, #128	; 0x80
    4438:	0052      	lsls	r2, r2, #1
    443a:	00db      	lsls	r3, r3, #3
    443c:	f000 f802 	bl	4444 <setvbuf>
    4440:	bd08      	pop	{r3, pc}
	...

00004444 <setvbuf>:
    4444:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4446:	1c1e      	adds	r6, r3, #0
    4448:	4b3c      	ldr	r3, [pc, #240]	; (453c <setvbuf+0xf8>)
    444a:	1c04      	adds	r4, r0, #0
    444c:	681d      	ldr	r5, [r3, #0]
    444e:	1c0f      	adds	r7, r1, #0
    4450:	9201      	str	r2, [sp, #4]
    4452:	2d00      	cmp	r5, #0
    4454:	d005      	beq.n	4462 <setvbuf+0x1e>
    4456:	69aa      	ldr	r2, [r5, #24]
    4458:	2a00      	cmp	r2, #0
    445a:	d102      	bne.n	4462 <setvbuf+0x1e>
    445c:	1c28      	adds	r0, r5, #0
    445e:	f002 fd61 	bl	6f24 <__sinit>
    4462:	4b37      	ldr	r3, [pc, #220]	; (4540 <setvbuf+0xfc>)
    4464:	429c      	cmp	r4, r3
    4466:	d101      	bne.n	446c <setvbuf+0x28>
    4468:	686c      	ldr	r4, [r5, #4]
    446a:	e008      	b.n	447e <setvbuf+0x3a>
    446c:	4b35      	ldr	r3, [pc, #212]	; (4544 <setvbuf+0x100>)
    446e:	429c      	cmp	r4, r3
    4470:	d101      	bne.n	4476 <setvbuf+0x32>
    4472:	68ac      	ldr	r4, [r5, #8]
    4474:	e003      	b.n	447e <setvbuf+0x3a>
    4476:	4b34      	ldr	r3, [pc, #208]	; (4548 <setvbuf+0x104>)
    4478:	429c      	cmp	r4, r3
    447a:	d100      	bne.n	447e <setvbuf+0x3a>
    447c:	68ec      	ldr	r4, [r5, #12]
    447e:	9b01      	ldr	r3, [sp, #4]
    4480:	2b02      	cmp	r3, #2
    4482:	d857      	bhi.n	4534 <setvbuf+0xf0>
    4484:	2e00      	cmp	r6, #0
    4486:	db55      	blt.n	4534 <setvbuf+0xf0>
    4488:	1c28      	adds	r0, r5, #0
    448a:	1c21      	adds	r1, r4, #0
    448c:	f002 fcca 	bl	6e24 <_fflush_r>
    4490:	2300      	movs	r3, #0
    4492:	6063      	str	r3, [r4, #4]
    4494:	61a3      	str	r3, [r4, #24]
    4496:	89a3      	ldrh	r3, [r4, #12]
    4498:	061a      	lsls	r2, r3, #24
    449a:	d503      	bpl.n	44a4 <setvbuf+0x60>
    449c:	1c28      	adds	r0, r5, #0
    449e:	6921      	ldr	r1, [r4, #16]
    44a0:	f003 fd3a 	bl	7f18 <_free_r>
    44a4:	89a3      	ldrh	r3, [r4, #12]
    44a6:	2283      	movs	r2, #131	; 0x83
    44a8:	4393      	bics	r3, r2
    44aa:	81a3      	strh	r3, [r4, #12]
    44ac:	9b01      	ldr	r3, [sp, #4]
    44ae:	2b02      	cmp	r3, #2
    44b0:	d013      	beq.n	44da <setvbuf+0x96>
    44b2:	2f00      	cmp	r7, #0
    44b4:	d125      	bne.n	4502 <setvbuf+0xbe>
    44b6:	2e00      	cmp	r6, #0
    44b8:	d101      	bne.n	44be <setvbuf+0x7a>
    44ba:	2680      	movs	r6, #128	; 0x80
    44bc:	00f6      	lsls	r6, r6, #3
    44be:	1c30      	adds	r0, r6, #0
    44c0:	f003 f908 	bl	76d4 <malloc>
    44c4:	1e07      	subs	r7, r0, #0
    44c6:	d118      	bne.n	44fa <setvbuf+0xb6>
    44c8:	2080      	movs	r0, #128	; 0x80
    44ca:	00c0      	lsls	r0, r0, #3
    44cc:	f003 f902 	bl	76d4 <malloc>
    44d0:	1e07      	subs	r7, r0, #0
    44d2:	d110      	bne.n	44f6 <setvbuf+0xb2>
    44d4:	2001      	movs	r0, #1
    44d6:	4240      	negs	r0, r0
    44d8:	e000      	b.n	44dc <setvbuf+0x98>
    44da:	2000      	movs	r0, #0
    44dc:	89a3      	ldrh	r3, [r4, #12]
    44de:	2202      	movs	r2, #2
    44e0:	4313      	orrs	r3, r2
    44e2:	81a3      	strh	r3, [r4, #12]
    44e4:	2300      	movs	r3, #0
    44e6:	60a3      	str	r3, [r4, #8]
    44e8:	1c23      	adds	r3, r4, #0
    44ea:	3347      	adds	r3, #71	; 0x47
    44ec:	6023      	str	r3, [r4, #0]
    44ee:	6123      	str	r3, [r4, #16]
    44f0:	2301      	movs	r3, #1
    44f2:	6163      	str	r3, [r4, #20]
    44f4:	e020      	b.n	4538 <setvbuf+0xf4>
    44f6:	2680      	movs	r6, #128	; 0x80
    44f8:	00f6      	lsls	r6, r6, #3
    44fa:	89a3      	ldrh	r3, [r4, #12]
    44fc:	2280      	movs	r2, #128	; 0x80
    44fe:	4313      	orrs	r3, r2
    4500:	81a3      	strh	r3, [r4, #12]
    4502:	9a01      	ldr	r2, [sp, #4]
    4504:	2a01      	cmp	r2, #1
    4506:	d104      	bne.n	4512 <setvbuf+0xce>
    4508:	89a3      	ldrh	r3, [r4, #12]
    450a:	4313      	orrs	r3, r2
    450c:	81a3      	strh	r3, [r4, #12]
    450e:	4273      	negs	r3, r6
    4510:	61a3      	str	r3, [r4, #24]
    4512:	4b0e      	ldr	r3, [pc, #56]	; (454c <setvbuf+0x108>)
    4514:	2000      	movs	r0, #0
    4516:	62ab      	str	r3, [r5, #40]	; 0x28
    4518:	89a3      	ldrh	r3, [r4, #12]
    451a:	6027      	str	r7, [r4, #0]
    451c:	6127      	str	r7, [r4, #16]
    451e:	6166      	str	r6, [r4, #20]
    4520:	071a      	lsls	r2, r3, #28
    4522:	d509      	bpl.n	4538 <setvbuf+0xf4>
    4524:	2203      	movs	r2, #3
    4526:	4013      	ands	r3, r2
    4528:	425a      	negs	r2, r3
    452a:	4153      	adcs	r3, r2
    452c:	425b      	negs	r3, r3
    452e:	401e      	ands	r6, r3
    4530:	60a6      	str	r6, [r4, #8]
    4532:	e001      	b.n	4538 <setvbuf+0xf4>
    4534:	2001      	movs	r0, #1
    4536:	4240      	negs	r0, r0
    4538:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    453a:	46c0      	nop			; (mov r8, r8)
    453c:	20000070 	.word	0x20000070
    4540:	0000b73c 	.word	0x0000b73c
    4544:	0000b75c 	.word	0x0000b75c
    4548:	0000b77c 	.word	0x0000b77c
    454c:	00006e7d 	.word	0x00006e7d

00004550 <strchr>:
    4550:	b2c9      	uxtb	r1, r1
    4552:	7803      	ldrb	r3, [r0, #0]
    4554:	2b00      	cmp	r3, #0
    4556:	d003      	beq.n	4560 <strchr+0x10>
    4558:	428b      	cmp	r3, r1
    455a:	d004      	beq.n	4566 <strchr+0x16>
    455c:	3001      	adds	r0, #1
    455e:	e7f8      	b.n	4552 <strchr+0x2>
    4560:	2900      	cmp	r1, #0
    4562:	d000      	beq.n	4566 <strchr+0x16>
    4564:	1c18      	adds	r0, r3, #0
    4566:	4770      	bx	lr

00004568 <strcmp>:
    4568:	7802      	ldrb	r2, [r0, #0]
    456a:	780b      	ldrb	r3, [r1, #0]
    456c:	3001      	adds	r0, #1
    456e:	3101      	adds	r1, #1
    4570:	2a00      	cmp	r2, #0
    4572:	d001      	beq.n	4578 <strcmp+0x10>
    4574:	429a      	cmp	r2, r3
    4576:	d0f7      	beq.n	4568 <strcmp>
    4578:	1ad0      	subs	r0, r2, r3
    457a:	4770      	bx	lr

0000457c <strlen>:
    457c:	2300      	movs	r3, #0
    457e:	5cc2      	ldrb	r2, [r0, r3]
    4580:	3301      	adds	r3, #1
    4582:	2a00      	cmp	r2, #0
    4584:	d1fb      	bne.n	457e <strlen+0x2>
    4586:	1e58      	subs	r0, r3, #1
    4588:	4770      	bx	lr

0000458a <strncpy>:
    458a:	b530      	push	{r4, r5, lr}
    458c:	1c03      	adds	r3, r0, #0
    458e:	2a00      	cmp	r2, #0
    4590:	d007      	beq.n	45a2 <strncpy+0x18>
    4592:	780c      	ldrb	r4, [r1, #0]
    4594:	3301      	adds	r3, #1
    4596:	1e5d      	subs	r5, r3, #1
    4598:	3a01      	subs	r2, #1
    459a:	702c      	strb	r4, [r5, #0]
    459c:	3101      	adds	r1, #1
    459e:	2c00      	cmp	r4, #0
    45a0:	d1f5      	bne.n	458e <strncpy+0x4>
    45a2:	189a      	adds	r2, r3, r2
    45a4:	4293      	cmp	r3, r2
    45a6:	d003      	beq.n	45b0 <strncpy+0x26>
    45a8:	2100      	movs	r1, #0
    45aa:	7019      	strb	r1, [r3, #0]
    45ac:	3301      	adds	r3, #1
    45ae:	e7f9      	b.n	45a4 <strncpy+0x1a>
    45b0:	bd30      	pop	{r4, r5, pc}

000045b2 <match>:
    45b2:	b530      	push	{r4, r5, lr}
    45b4:	6802      	ldr	r2, [r0, #0]
    45b6:	780c      	ldrb	r4, [r1, #0]
    45b8:	3201      	adds	r2, #1
    45ba:	2c00      	cmp	r4, #0
    45bc:	d00a      	beq.n	45d4 <match+0x22>
    45be:	7813      	ldrb	r3, [r2, #0]
    45c0:	1c1d      	adds	r5, r3, #0
    45c2:	3d41      	subs	r5, #65	; 0x41
    45c4:	2d19      	cmp	r5, #25
    45c6:	d800      	bhi.n	45ca <match+0x18>
    45c8:	3320      	adds	r3, #32
    45ca:	3101      	adds	r1, #1
    45cc:	42a3      	cmp	r3, r4
    45ce:	d0f2      	beq.n	45b6 <match+0x4>
    45d0:	2000      	movs	r0, #0
    45d2:	e001      	b.n	45d8 <match+0x26>
    45d4:	6002      	str	r2, [r0, #0]
    45d6:	2001      	movs	r0, #1
    45d8:	bd30      	pop	{r4, r5, pc}
	...

000045dc <sulp>:
    45dc:	b570      	push	{r4, r5, r6, lr}
    45de:	1c16      	adds	r6, r2, #0
    45e0:	1c0d      	adds	r5, r1, #0
    45e2:	f003 fb63 	bl	7cac <__ulp>
    45e6:	2e00      	cmp	r6, #0
    45e8:	d00b      	beq.n	4602 <sulp+0x26>
    45ea:	006b      	lsls	r3, r5, #1
    45ec:	0d5b      	lsrs	r3, r3, #21
    45ee:	226b      	movs	r2, #107	; 0x6b
    45f0:	1ad3      	subs	r3, r2, r3
    45f2:	2b00      	cmp	r3, #0
    45f4:	dd05      	ble.n	4602 <sulp+0x26>
    45f6:	4d03      	ldr	r5, [pc, #12]	; (4604 <sulp+0x28>)
    45f8:	051c      	lsls	r4, r3, #20
    45fa:	1963      	adds	r3, r4, r5
    45fc:	2200      	movs	r2, #0
    45fe:	f005 fde3 	bl	a1c8 <__aeabi_dmul>
    4602:	bd70      	pop	{r4, r5, r6, pc}
    4604:	3ff00000 	.word	0x3ff00000

00004608 <_strtod_r>:
    4608:	b5f0      	push	{r4, r5, r6, r7, lr}
    460a:	4fbe      	ldr	r7, [pc, #760]	; (4904 <_strtod_r+0x2fc>)
    460c:	4ebc      	ldr	r6, [pc, #752]	; (4900 <_strtod_r+0x2f8>)
    460e:	b0a1      	sub	sp, #132	; 0x84
    4610:	2300      	movs	r3, #0
    4612:	9008      	str	r0, [sp, #32]
    4614:	910a      	str	r1, [sp, #40]	; 0x28
    4616:	9219      	str	r2, [sp, #100]	; 0x64
    4618:	931c      	str	r3, [sp, #112]	; 0x70
    461a:	911b      	str	r1, [sp, #108]	; 0x6c
    461c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    461e:	7813      	ldrb	r3, [r2, #0]
    4620:	2b0d      	cmp	r3, #13
    4622:	d805      	bhi.n	4630 <_strtod_r+0x28>
    4624:	2b09      	cmp	r3, #9
    4626:	d215      	bcs.n	4654 <_strtod_r+0x4c>
    4628:	2b00      	cmp	r3, #0
    462a:	d100      	bne.n	462e <_strtod_r+0x26>
    462c:	e1c1      	b.n	49b2 <_strtod_r+0x3aa>
    462e:	e014      	b.n	465a <_strtod_r+0x52>
    4630:	2b2b      	cmp	r3, #43	; 0x2b
    4632:	d007      	beq.n	4644 <_strtod_r+0x3c>
    4634:	2b2d      	cmp	r3, #45	; 0x2d
    4636:	d002      	beq.n	463e <_strtod_r+0x36>
    4638:	2b20      	cmp	r3, #32
    463a:	d10e      	bne.n	465a <_strtod_r+0x52>
    463c:	e00a      	b.n	4654 <_strtod_r+0x4c>
    463e:	2401      	movs	r4, #1
    4640:	9416      	str	r4, [sp, #88]	; 0x58
    4642:	e001      	b.n	4648 <_strtod_r+0x40>
    4644:	2500      	movs	r5, #0
    4646:	9516      	str	r5, [sp, #88]	; 0x58
    4648:	1c53      	adds	r3, r2, #1
    464a:	931b      	str	r3, [sp, #108]	; 0x6c
    464c:	7853      	ldrb	r3, [r2, #1]
    464e:	2b00      	cmp	r3, #0
    4650:	d105      	bne.n	465e <_strtod_r+0x56>
    4652:	e1ae      	b.n	49b2 <_strtod_r+0x3aa>
    4654:	3201      	adds	r2, #1
    4656:	921b      	str	r2, [sp, #108]	; 0x6c
    4658:	e7e0      	b.n	461c <_strtod_r+0x14>
    465a:	2400      	movs	r4, #0
    465c:	9416      	str	r4, [sp, #88]	; 0x58
    465e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    4660:	2400      	movs	r4, #0
    4662:	782b      	ldrb	r3, [r5, #0]
    4664:	940d      	str	r4, [sp, #52]	; 0x34
    4666:	2b30      	cmp	r3, #48	; 0x30
    4668:	d15a      	bne.n	4720 <_strtod_r+0x118>
    466a:	786b      	ldrb	r3, [r5, #1]
    466c:	2b58      	cmp	r3, #88	; 0x58
    466e:	d001      	beq.n	4674 <_strtod_r+0x6c>
    4670:	2b78      	cmp	r3, #120	; 0x78
    4672:	d149      	bne.n	4708 <_strtod_r+0x100>
    4674:	9c16      	ldr	r4, [sp, #88]	; 0x58
    4676:	ab1c      	add	r3, sp, #112	; 0x70
    4678:	9300      	str	r3, [sp, #0]
    467a:	9401      	str	r4, [sp, #4]
    467c:	9808      	ldr	r0, [sp, #32]
    467e:	a91b      	add	r1, sp, #108	; 0x6c
    4680:	4aa1      	ldr	r2, [pc, #644]	; (4908 <_strtod_r+0x300>)
    4682:	ab1d      	add	r3, sp, #116	; 0x74
    4684:	f002 fd09 	bl	709a <__gethex>
    4688:	2407      	movs	r4, #7
    468a:	9007      	str	r0, [sp, #28]
    468c:	4004      	ands	r4, r0
    468e:	d101      	bne.n	4694 <_strtod_r+0x8c>
    4690:	f000 fdb0 	bl	51f4 <_strtod_r+0xbec>
    4694:	2c06      	cmp	r4, #6
    4696:	d102      	bne.n	469e <_strtod_r+0x96>
    4698:	3501      	adds	r5, #1
    469a:	951b      	str	r5, [sp, #108]	; 0x6c
    469c:	e18b      	b.n	49b6 <_strtod_r+0x3ae>
    469e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    46a0:	2a00      	cmp	r2, #0
    46a2:	d007      	beq.n	46b4 <_strtod_r+0xac>
    46a4:	a81e      	add	r0, sp, #120	; 0x78
    46a6:	2135      	movs	r1, #53	; 0x35
    46a8:	f003 fbf0 	bl	7e8c <__copybits>
    46ac:	9808      	ldr	r0, [sp, #32]
    46ae:	991c      	ldr	r1, [sp, #112]	; 0x70
    46b0:	f003 f85d 	bl	776e <_Bfree>
    46b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    46b6:	2c06      	cmp	r4, #6
    46b8:	d81c      	bhi.n	46f4 <_strtod_r+0xec>
    46ba:	1c20      	adds	r0, r4, #0
    46bc:	f003 fdae 	bl	821c <__gnu_thumb1_case_uqi>
    46c0:	14070a04 	.word	0x14070a04
    46c4:	0a17      	.short	0x0a17
    46c6:	04          	.byte	0x04
    46c7:	00          	.byte	0x00
    46c8:	2700      	movs	r7, #0
    46ca:	1c3e      	adds	r6, r7, #0
    46cc:	e012      	b.n	46f4 <_strtod_r+0xec>
    46ce:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    46d0:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    46d2:	e00f      	b.n	46f4 <_strtod_r+0xec>
    46d4:	488d      	ldr	r0, [pc, #564]	; (490c <_strtod_r+0x304>)
    46d6:	4a8e      	ldr	r2, [pc, #568]	; (4910 <_strtod_r+0x308>)
    46d8:	181b      	adds	r3, r3, r0
    46da:	991f      	ldr	r1, [sp, #124]	; 0x7c
    46dc:	051b      	lsls	r3, r3, #20
    46de:	400a      	ands	r2, r1
    46e0:	1c1f      	adds	r7, r3, #0
    46e2:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    46e4:	4317      	orrs	r7, r2
    46e6:	e005      	b.n	46f4 <_strtod_r+0xec>
    46e8:	4f8a      	ldr	r7, [pc, #552]	; (4914 <_strtod_r+0x30c>)
    46ea:	2600      	movs	r6, #0
    46ec:	e002      	b.n	46f4 <_strtod_r+0xec>
    46ee:	2301      	movs	r3, #1
    46f0:	4f89      	ldr	r7, [pc, #548]	; (4918 <_strtod_r+0x310>)
    46f2:	425e      	negs	r6, r3
    46f4:	9c07      	ldr	r4, [sp, #28]
    46f6:	0724      	lsls	r4, r4, #28
    46f8:	d401      	bmi.n	46fe <_strtod_r+0xf6>
    46fa:	f000 fd7b 	bl	51f4 <_strtod_r+0xbec>
    46fe:	2380      	movs	r3, #128	; 0x80
    4700:	061b      	lsls	r3, r3, #24
    4702:	431f      	orrs	r7, r3
    4704:	f000 fd76 	bl	51f4 <_strtod_r+0xbec>
    4708:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    470a:	1c5a      	adds	r2, r3, #1
    470c:	921b      	str	r2, [sp, #108]	; 0x6c
    470e:	785b      	ldrb	r3, [r3, #1]
    4710:	2b30      	cmp	r3, #48	; 0x30
    4712:	d0f9      	beq.n	4708 <_strtod_r+0x100>
    4714:	2b00      	cmp	r3, #0
    4716:	d101      	bne.n	471c <_strtod_r+0x114>
    4718:	f000 fd6c 	bl	51f4 <_strtod_r+0xbec>
    471c:	2501      	movs	r5, #1
    471e:	950d      	str	r5, [sp, #52]	; 0x34
    4720:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    4722:	2500      	movs	r5, #0
    4724:	9410      	str	r4, [sp, #64]	; 0x40
    4726:	950b      	str	r5, [sp, #44]	; 0x2c
    4728:	950e      	str	r5, [sp, #56]	; 0x38
    472a:	9509      	str	r5, [sp, #36]	; 0x24
    472c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    472e:	7825      	ldrb	r5, [r4, #0]
    4730:	1c2b      	adds	r3, r5, #0
    4732:	3b30      	subs	r3, #48	; 0x30
    4734:	b2da      	uxtb	r2, r3
    4736:	2a09      	cmp	r2, #9
    4738:	d812      	bhi.n	4760 <_strtod_r+0x158>
    473a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    473c:	220a      	movs	r2, #10
    473e:	2d08      	cmp	r5, #8
    4740:	dc04      	bgt.n	474c <_strtod_r+0x144>
    4742:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    4744:	436a      	muls	r2, r5
    4746:	189b      	adds	r3, r3, r2
    4748:	930e      	str	r3, [sp, #56]	; 0x38
    474a:	e003      	b.n	4754 <_strtod_r+0x14c>
    474c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    474e:	436a      	muls	r2, r5
    4750:	189b      	adds	r3, r3, r2
    4752:	930b      	str	r3, [sp, #44]	; 0x2c
    4754:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4756:	3401      	adds	r4, #1
    4758:	3501      	adds	r5, #1
    475a:	9509      	str	r5, [sp, #36]	; 0x24
    475c:	941b      	str	r4, [sp, #108]	; 0x6c
    475e:	e7e5      	b.n	472c <_strtod_r+0x124>
    4760:	9808      	ldr	r0, [sp, #32]
    4762:	f002 ff63 	bl	762c <_localeconv_r>
    4766:	6800      	ldr	r0, [r0, #0]
    4768:	9007      	str	r0, [sp, #28]
    476a:	9808      	ldr	r0, [sp, #32]
    476c:	f002 ff5e 	bl	762c <_localeconv_r>
    4770:	6800      	ldr	r0, [r0, #0]
    4772:	f7ff ff03 	bl	457c <strlen>
    4776:	9907      	ldr	r1, [sp, #28]
    4778:	1c02      	adds	r2, r0, #0
    477a:	1c20      	adds	r0, r4, #0
    477c:	f003 fcc6 	bl	810c <strncmp>
    4780:	1e04      	subs	r4, r0, #0
    4782:	d006      	beq.n	4792 <_strtod_r+0x18a>
    4784:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4786:	2000      	movs	r0, #0
    4788:	1c2b      	adds	r3, r5, #0
    478a:	9407      	str	r4, [sp, #28]
    478c:	4684      	mov	ip, r0
    478e:	900c      	str	r0, [sp, #48]	; 0x30
    4790:	e063      	b.n	485a <_strtod_r+0x252>
    4792:	9808      	ldr	r0, [sp, #32]
    4794:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    4796:	f002 ff49 	bl	762c <_localeconv_r>
    479a:	6800      	ldr	r0, [r0, #0]
    479c:	f7ff feee 	bl	457c <strlen>
    47a0:	182d      	adds	r5, r5, r0
    47a2:	951b      	str	r5, [sp, #108]	; 0x6c
    47a4:	782b      	ldrb	r3, [r5, #0]
    47a6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    47a8:	1e28      	subs	r0, r5, #0
    47aa:	d148      	bne.n	483e <_strtod_r+0x236>
    47ac:	2b30      	cmp	r3, #48	; 0x30
    47ae:	d105      	bne.n	47bc <_strtod_r+0x1b4>
    47b0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    47b2:	3001      	adds	r0, #1
    47b4:	1c5a      	adds	r2, r3, #1
    47b6:	921b      	str	r2, [sp, #108]	; 0x6c
    47b8:	785b      	ldrb	r3, [r3, #1]
    47ba:	e7f7      	b.n	47ac <_strtod_r+0x1a4>
    47bc:	1c1a      	adds	r2, r3, #0
    47be:	3a31      	subs	r2, #49	; 0x31
    47c0:	2a08      	cmp	r2, #8
    47c2:	d845      	bhi.n	4850 <_strtod_r+0x248>
    47c4:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    47c6:	4684      	mov	ip, r0
    47c8:	2000      	movs	r0, #0
    47ca:	9410      	str	r4, [sp, #64]	; 0x40
    47cc:	9007      	str	r0, [sp, #28]
    47ce:	3b30      	subs	r3, #48	; 0x30
    47d0:	1c42      	adds	r2, r0, #1
    47d2:	2b00      	cmp	r3, #0
    47d4:	d02d      	beq.n	4832 <_strtod_r+0x22a>
    47d6:	9907      	ldr	r1, [sp, #28]
    47d8:	4494      	add	ip, r2
    47da:	9d07      	ldr	r5, [sp, #28]
    47dc:	3101      	adds	r1, #1
    47de:	1b4c      	subs	r4, r1, r5
    47e0:	4294      	cmp	r4, r2
    47e2:	da0e      	bge.n	4802 <_strtod_r+0x1fa>
    47e4:	1e4c      	subs	r4, r1, #1
    47e6:	2c08      	cmp	r4, #8
    47e8:	dc04      	bgt.n	47f4 <_strtod_r+0x1ec>
    47ea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    47ec:	240a      	movs	r4, #10
    47ee:	4365      	muls	r5, r4
    47f0:	950e      	str	r5, [sp, #56]	; 0x38
    47f2:	e7f2      	b.n	47da <_strtod_r+0x1d2>
    47f4:	2910      	cmp	r1, #16
    47f6:	dcf0      	bgt.n	47da <_strtod_r+0x1d2>
    47f8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    47fa:	240a      	movs	r4, #10
    47fc:	4365      	muls	r5, r4
    47fe:	950b      	str	r5, [sp, #44]	; 0x2c
    4800:	e7eb      	b.n	47da <_strtod_r+0x1d2>
    4802:	43c2      	mvns	r2, r0
    4804:	17d2      	asrs	r2, r2, #31
    4806:	4010      	ands	r0, r2
    4808:	1828      	adds	r0, r5, r0
    480a:	1c44      	adds	r4, r0, #1
    480c:	9407      	str	r4, [sp, #28]
    480e:	2808      	cmp	r0, #8
    4810:	dc06      	bgt.n	4820 <_strtod_r+0x218>
    4812:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    4814:	220a      	movs	r2, #10
    4816:	436a      	muls	r2, r5
    4818:	18d2      	adds	r2, r2, r3
    481a:	920e      	str	r2, [sp, #56]	; 0x38
    481c:	2200      	movs	r2, #0
    481e:	e008      	b.n	4832 <_strtod_r+0x22a>
    4820:	9c07      	ldr	r4, [sp, #28]
    4822:	2200      	movs	r2, #0
    4824:	2c10      	cmp	r4, #16
    4826:	dc04      	bgt.n	4832 <_strtod_r+0x22a>
    4828:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    482a:	210a      	movs	r1, #10
    482c:	4369      	muls	r1, r5
    482e:	18c9      	adds	r1, r1, r3
    4830:	910b      	str	r1, [sp, #44]	; 0x2c
    4832:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4834:	1c10      	adds	r0, r2, #0
    4836:	1c59      	adds	r1, r3, #1
    4838:	911b      	str	r1, [sp, #108]	; 0x6c
    483a:	785b      	ldrb	r3, [r3, #1]
    483c:	e003      	b.n	4846 <_strtod_r+0x23e>
    483e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4840:	1c20      	adds	r0, r4, #0
    4842:	9507      	str	r5, [sp, #28]
    4844:	46a4      	mov	ip, r4
    4846:	1c1a      	adds	r2, r3, #0
    4848:	3a30      	subs	r2, #48	; 0x30
    484a:	2a09      	cmp	r2, #9
    484c:	d9bf      	bls.n	47ce <_strtod_r+0x1c6>
    484e:	e002      	b.n	4856 <_strtod_r+0x24e>
    4850:	2400      	movs	r4, #0
    4852:	9407      	str	r4, [sp, #28]
    4854:	46a4      	mov	ip, r4
    4856:	2101      	movs	r1, #1
    4858:	910c      	str	r1, [sp, #48]	; 0x30
    485a:	2220      	movs	r2, #32
    485c:	1c19      	adds	r1, r3, #0
    485e:	4391      	bics	r1, r2
    4860:	2200      	movs	r2, #0
    4862:	2945      	cmp	r1, #69	; 0x45
    4864:	d15f      	bne.n	4926 <_strtod_r+0x31e>
    4866:	9b07      	ldr	r3, [sp, #28]
    4868:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    486a:	4303      	orrs	r3, r0
    486c:	4323      	orrs	r3, r4
    486e:	4293      	cmp	r3, r2
    4870:	d100      	bne.n	4874 <_strtod_r+0x26c>
    4872:	e09e      	b.n	49b2 <_strtod_r+0x3aa>
    4874:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    4876:	1c2b      	adds	r3, r5, #0
    4878:	3301      	adds	r3, #1
    487a:	931b      	str	r3, [sp, #108]	; 0x6c
    487c:	786b      	ldrb	r3, [r5, #1]
    487e:	950a      	str	r5, [sp, #40]	; 0x28
    4880:	2b2b      	cmp	r3, #43	; 0x2b
    4882:	d003      	beq.n	488c <_strtod_r+0x284>
    4884:	2b2d      	cmp	r3, #45	; 0x2d
    4886:	d003      	beq.n	4890 <_strtod_r+0x288>
    4888:	9211      	str	r2, [sp, #68]	; 0x44
    488a:	e008      	b.n	489e <_strtod_r+0x296>
    488c:	9211      	str	r2, [sp, #68]	; 0x44
    488e:	e001      	b.n	4894 <_strtod_r+0x28c>
    4890:	2101      	movs	r1, #1
    4892:	9111      	str	r1, [sp, #68]	; 0x44
    4894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4896:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4898:	3302      	adds	r3, #2
    489a:	931b      	str	r3, [sp, #108]	; 0x6c
    489c:	78a3      	ldrb	r3, [r4, #2]
    489e:	1c1a      	adds	r2, r3, #0
    48a0:	3a30      	subs	r2, #48	; 0x30
    48a2:	2a09      	cmp	r2, #9
    48a4:	d83c      	bhi.n	4920 <_strtod_r+0x318>
    48a6:	2b30      	cmp	r3, #48	; 0x30
    48a8:	d104      	bne.n	48b4 <_strtod_r+0x2ac>
    48aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    48ac:	1c5a      	adds	r2, r3, #1
    48ae:	921b      	str	r2, [sp, #108]	; 0x6c
    48b0:	785b      	ldrb	r3, [r3, #1]
    48b2:	e7f8      	b.n	48a6 <_strtod_r+0x29e>
    48b4:	1c1c      	adds	r4, r3, #0
    48b6:	3c31      	subs	r4, #49	; 0x31
    48b8:	2200      	movs	r2, #0
    48ba:	2c08      	cmp	r4, #8
    48bc:	d833      	bhi.n	4926 <_strtod_r+0x31e>
    48be:	1c1d      	adds	r5, r3, #0
    48c0:	991b      	ldr	r1, [sp, #108]	; 0x6c
    48c2:	3d30      	subs	r5, #48	; 0x30
    48c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    48c6:	1c5a      	adds	r2, r3, #1
    48c8:	921b      	str	r2, [sp, #108]	; 0x6c
    48ca:	785b      	ldrb	r3, [r3, #1]
    48cc:	1c1c      	adds	r4, r3, #0
    48ce:	3c30      	subs	r4, #48	; 0x30
    48d0:	2c09      	cmp	r4, #9
    48d2:	d804      	bhi.n	48de <_strtod_r+0x2d6>
    48d4:	220a      	movs	r2, #10
    48d6:	4355      	muls	r5, r2
    48d8:	18ed      	adds	r5, r5, r3
    48da:	3d30      	subs	r5, #48	; 0x30
    48dc:	e7f2      	b.n	48c4 <_strtod_r+0x2bc>
    48de:	1a52      	subs	r2, r2, r1
    48e0:	920f      	str	r2, [sp, #60]	; 0x3c
    48e2:	4c0e      	ldr	r4, [pc, #56]	; (491c <_strtod_r+0x314>)
    48e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    48e6:	1c22      	adds	r2, r4, #0
    48e8:	2908      	cmp	r1, #8
    48ea:	dc03      	bgt.n	48f4 <_strtod_r+0x2ec>
    48ec:	1e2a      	subs	r2, r5, #0
    48ee:	42a2      	cmp	r2, r4
    48f0:	dd00      	ble.n	48f4 <_strtod_r+0x2ec>
    48f2:	1c22      	adds	r2, r4, #0
    48f4:	9c11      	ldr	r4, [sp, #68]	; 0x44
    48f6:	2c00      	cmp	r4, #0
    48f8:	d015      	beq.n	4926 <_strtod_r+0x31e>
    48fa:	4252      	negs	r2, r2
    48fc:	e013      	b.n	4926 <_strtod_r+0x31e>
    48fe:	46c0      	nop			; (mov r8, r8)
	...
    4908:	0000b5c0 	.word	0x0000b5c0
    490c:	00000433 	.word	0x00000433
    4910:	ffefffff 	.word	0xffefffff
    4914:	7ff00000 	.word	0x7ff00000
    4918:	7fffffff 	.word	0x7fffffff
    491c:	00004e1f 	.word	0x00004e1f
    4920:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4922:	2200      	movs	r2, #0
    4924:	951b      	str	r5, [sp, #108]	; 0x6c
    4926:	9c07      	ldr	r4, [sp, #28]
    4928:	2c00      	cmp	r4, #0
    492a:	d148      	bne.n	49be <_strtod_r+0x3b6>
    492c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    492e:	4328      	orrs	r0, r5
    4930:	d001      	beq.n	4936 <_strtod_r+0x32e>
    4932:	f000 fc5f 	bl	51f4 <_strtod_r+0xbec>
    4936:	980c      	ldr	r0, [sp, #48]	; 0x30
    4938:	2800      	cmp	r0, #0
    493a:	d13a      	bne.n	49b2 <_strtod_r+0x3aa>
    493c:	2b4e      	cmp	r3, #78	; 0x4e
    493e:	d01c      	beq.n	497a <_strtod_r+0x372>
    4940:	dc02      	bgt.n	4948 <_strtod_r+0x340>
    4942:	2b49      	cmp	r3, #73	; 0x49
    4944:	d005      	beq.n	4952 <_strtod_r+0x34a>
    4946:	e034      	b.n	49b2 <_strtod_r+0x3aa>
    4948:	2b69      	cmp	r3, #105	; 0x69
    494a:	d002      	beq.n	4952 <_strtod_r+0x34a>
    494c:	2b6e      	cmp	r3, #110	; 0x6e
    494e:	d014      	beq.n	497a <_strtod_r+0x372>
    4950:	e02f      	b.n	49b2 <_strtod_r+0x3aa>
    4952:	a81b      	add	r0, sp, #108	; 0x6c
    4954:	49a8      	ldr	r1, [pc, #672]	; (4bf8 <_strtod_r+0x5f0>)
    4956:	f7ff fe2c 	bl	45b2 <match>
    495a:	2800      	cmp	r0, #0
    495c:	d029      	beq.n	49b2 <_strtod_r+0x3aa>
    495e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4960:	a81b      	add	r0, sp, #108	; 0x6c
    4962:	3b01      	subs	r3, #1
    4964:	49a5      	ldr	r1, [pc, #660]	; (4bfc <_strtod_r+0x5f4>)
    4966:	931b      	str	r3, [sp, #108]	; 0x6c
    4968:	f7ff fe23 	bl	45b2 <match>
    496c:	2800      	cmp	r0, #0
    496e:	d102      	bne.n	4976 <_strtod_r+0x36e>
    4970:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4972:	3301      	adds	r3, #1
    4974:	931b      	str	r3, [sp, #108]	; 0x6c
    4976:	4fa2      	ldr	r7, [pc, #648]	; (4c00 <_strtod_r+0x5f8>)
    4978:	e018      	b.n	49ac <_strtod_r+0x3a4>
    497a:	a81b      	add	r0, sp, #108	; 0x6c
    497c:	49a1      	ldr	r1, [pc, #644]	; (4c04 <_strtod_r+0x5fc>)
    497e:	f7ff fe18 	bl	45b2 <match>
    4982:	2800      	cmp	r0, #0
    4984:	d015      	beq.n	49b2 <_strtod_r+0x3aa>
    4986:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4988:	780b      	ldrb	r3, [r1, #0]
    498a:	2b28      	cmp	r3, #40	; 0x28
    498c:	d10d      	bne.n	49aa <_strtod_r+0x3a2>
    498e:	a81b      	add	r0, sp, #108	; 0x6c
    4990:	499d      	ldr	r1, [pc, #628]	; (4c08 <_strtod_r+0x600>)
    4992:	aa1e      	add	r2, sp, #120	; 0x78
    4994:	f002 fdb1 	bl	74fa <__hexnan>
    4998:	2805      	cmp	r0, #5
    499a:	d106      	bne.n	49aa <_strtod_r+0x3a2>
    499c:	4a98      	ldr	r2, [pc, #608]	; (4c00 <_strtod_r+0x5f8>)
    499e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    49a0:	1c17      	adds	r7, r2, #0
    49a2:	431f      	orrs	r7, r3
    49a4:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    49a6:	f000 fc25 	bl	51f4 <_strtod_r+0xbec>
    49aa:	4f98      	ldr	r7, [pc, #608]	; (4c0c <_strtod_r+0x604>)
    49ac:	2600      	movs	r6, #0
    49ae:	f000 fc21 	bl	51f4 <_strtod_r+0xbec>
    49b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    49b4:	941b      	str	r4, [sp, #108]	; 0x6c
    49b6:	2500      	movs	r5, #0
    49b8:	9516      	str	r5, [sp, #88]	; 0x58
    49ba:	f000 fc1b 	bl	51f4 <_strtod_r+0xbec>
    49be:	4664      	mov	r4, ip
    49c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
    49c2:	1b14      	subs	r4, r2, r4
    49c4:	940a      	str	r4, [sp, #40]	; 0x28
    49c6:	2d00      	cmp	r5, #0
    49c8:	d101      	bne.n	49ce <_strtod_r+0x3c6>
    49ca:	9c07      	ldr	r4, [sp, #28]
    49cc:	9409      	str	r4, [sp, #36]	; 0x24
    49ce:	9c07      	ldr	r4, [sp, #28]
    49d0:	2c10      	cmp	r4, #16
    49d2:	dd00      	ble.n	49d6 <_strtod_r+0x3ce>
    49d4:	2410      	movs	r4, #16
    49d6:	980e      	ldr	r0, [sp, #56]	; 0x38
    49d8:	f006 fa2c 	bl	ae34 <__aeabi_ui2d>
    49dc:	1c06      	adds	r6, r0, #0
    49de:	1c0f      	adds	r7, r1, #0
    49e0:	2c09      	cmp	r4, #9
    49e2:	dd15      	ble.n	4a10 <_strtod_r+0x408>
    49e4:	1c23      	adds	r3, r4, #0
    49e6:	4a8a      	ldr	r2, [pc, #552]	; (4c10 <_strtod_r+0x608>)
    49e8:	3b09      	subs	r3, #9
    49ea:	00db      	lsls	r3, r3, #3
    49ec:	18d3      	adds	r3, r2, r3
    49ee:	681a      	ldr	r2, [r3, #0]
    49f0:	685b      	ldr	r3, [r3, #4]
    49f2:	f005 fbe9 	bl	a1c8 <__aeabi_dmul>
    49f6:	1c06      	adds	r6, r0, #0
    49f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    49fa:	1c0f      	adds	r7, r1, #0
    49fc:	f006 fa1a 	bl	ae34 <__aeabi_ui2d>
    4a00:	1c02      	adds	r2, r0, #0
    4a02:	1c0b      	adds	r3, r1, #0
    4a04:	1c30      	adds	r0, r6, #0
    4a06:	1c39      	adds	r1, r7, #0
    4a08:	f004 fc52 	bl	92b0 <__aeabi_dadd>
    4a0c:	1c06      	adds	r6, r0, #0
    4a0e:	1c0f      	adds	r7, r1, #0
    4a10:	9d07      	ldr	r5, [sp, #28]
    4a12:	2d0f      	cmp	r5, #15
    4a14:	dc3a      	bgt.n	4a8c <_strtod_r+0x484>
    4a16:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4a18:	2d00      	cmp	r5, #0
    4a1a:	d101      	bne.n	4a20 <_strtod_r+0x418>
    4a1c:	f000 fbea 	bl	51f4 <_strtod_r+0xbec>
    4a20:	dd26      	ble.n	4a70 <_strtod_r+0x468>
    4a22:	2d16      	cmp	r5, #22
    4a24:	dc07      	bgt.n	4a36 <_strtod_r+0x42e>
    4a26:	4b7a      	ldr	r3, [pc, #488]	; (4c10 <_strtod_r+0x608>)
    4a28:	00ea      	lsls	r2, r5, #3
    4a2a:	189a      	adds	r2, r3, r2
    4a2c:	6810      	ldr	r0, [r2, #0]
    4a2e:	6851      	ldr	r1, [r2, #4]
    4a30:	1c3b      	adds	r3, r7, #0
    4a32:	1c32      	adds	r2, r6, #0
    4a34:	e017      	b.n	4a66 <_strtod_r+0x45e>
    4a36:	9d07      	ldr	r5, [sp, #28]
    4a38:	2325      	movs	r3, #37	; 0x25
    4a3a:	1b5b      	subs	r3, r3, r5
    4a3c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4a3e:	429d      	cmp	r5, r3
    4a40:	dc24      	bgt.n	4a8c <_strtod_r+0x484>
    4a42:	9c07      	ldr	r4, [sp, #28]
    4a44:	220f      	movs	r2, #15
    4a46:	1b15      	subs	r5, r2, r4
    4a48:	4c71      	ldr	r4, [pc, #452]	; (4c10 <_strtod_r+0x608>)
    4a4a:	00eb      	lsls	r3, r5, #3
    4a4c:	18e3      	adds	r3, r4, r3
    4a4e:	6818      	ldr	r0, [r3, #0]
    4a50:	6859      	ldr	r1, [r3, #4]
    4a52:	1c32      	adds	r2, r6, #0
    4a54:	1c3b      	adds	r3, r7, #0
    4a56:	f005 fbb7 	bl	a1c8 <__aeabi_dmul>
    4a5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4a5c:	1b57      	subs	r7, r2, r5
    4a5e:	00ff      	lsls	r7, r7, #3
    4a60:	19e4      	adds	r4, r4, r7
    4a62:	6822      	ldr	r2, [r4, #0]
    4a64:	6863      	ldr	r3, [r4, #4]
    4a66:	f005 fbaf 	bl	a1c8 <__aeabi_dmul>
    4a6a:	1c06      	adds	r6, r0, #0
    4a6c:	1c0f      	adds	r7, r1, #0
    4a6e:	e3c1      	b.n	51f4 <_strtod_r+0xbec>
    4a70:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4a72:	3516      	adds	r5, #22
    4a74:	db0a      	blt.n	4a8c <_strtod_r+0x484>
    4a76:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4a78:	4b65      	ldr	r3, [pc, #404]	; (4c10 <_strtod_r+0x608>)
    4a7a:	00e2      	lsls	r2, r4, #3
    4a7c:	1a9a      	subs	r2, r3, r2
    4a7e:	1c30      	adds	r0, r6, #0
    4a80:	1c39      	adds	r1, r7, #0
    4a82:	6853      	ldr	r3, [r2, #4]
    4a84:	6812      	ldr	r2, [r2, #0]
    4a86:	f004 ff35 	bl	98f4 <__aeabi_ddiv>
    4a8a:	e7ee      	b.n	4a6a <_strtod_r+0x462>
    4a8c:	9d07      	ldr	r5, [sp, #28]
    4a8e:	1b2c      	subs	r4, r5, r4
    4a90:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4a92:	192c      	adds	r4, r5, r4
    4a94:	2c00      	cmp	r4, #0
    4a96:	dd56      	ble.n	4b46 <_strtod_r+0x53e>
    4a98:	230f      	movs	r3, #15
    4a9a:	4023      	ands	r3, r4
    4a9c:	d00a      	beq.n	4ab4 <_strtod_r+0x4ac>
    4a9e:	4a5c      	ldr	r2, [pc, #368]	; (4c10 <_strtod_r+0x608>)
    4aa0:	00db      	lsls	r3, r3, #3
    4aa2:	18d3      	adds	r3, r2, r3
    4aa4:	6818      	ldr	r0, [r3, #0]
    4aa6:	6859      	ldr	r1, [r3, #4]
    4aa8:	1c32      	adds	r2, r6, #0
    4aaa:	1c3b      	adds	r3, r7, #0
    4aac:	f005 fb8c 	bl	a1c8 <__aeabi_dmul>
    4ab0:	1c06      	adds	r6, r0, #0
    4ab2:	1c0f      	adds	r7, r1, #0
    4ab4:	230f      	movs	r3, #15
    4ab6:	439c      	bics	r4, r3
    4ab8:	d100      	bne.n	4abc <_strtod_r+0x4b4>
    4aba:	e0b7      	b.n	4c2c <_strtod_r+0x624>
    4abc:	239a      	movs	r3, #154	; 0x9a
    4abe:	005b      	lsls	r3, r3, #1
    4ac0:	429c      	cmp	r4, r3
    4ac2:	dd0e      	ble.n	4ae2 <_strtod_r+0x4da>
    4ac4:	2400      	movs	r4, #0
    4ac6:	9407      	str	r4, [sp, #28]
    4ac8:	9409      	str	r4, [sp, #36]	; 0x24
    4aca:	9410      	str	r4, [sp, #64]	; 0x40
    4acc:	940e      	str	r4, [sp, #56]	; 0x38
    4ace:	9d08      	ldr	r5, [sp, #32]
    4ad0:	9c10      	ldr	r4, [sp, #64]	; 0x40
    4ad2:	2322      	movs	r3, #34	; 0x22
    4ad4:	2600      	movs	r6, #0
    4ad6:	602b      	str	r3, [r5, #0]
    4ad8:	4f49      	ldr	r7, [pc, #292]	; (4c00 <_strtod_r+0x5f8>)
    4ada:	42b4      	cmp	r4, r6
    4adc:	d000      	beq.n	4ae0 <_strtod_r+0x4d8>
    4ade:	e375      	b.n	51cc <_strtod_r+0xbc4>
    4ae0:	e388      	b.n	51f4 <_strtod_r+0xbec>
    4ae2:	1124      	asrs	r4, r4, #4
    4ae4:	1c30      	adds	r0, r6, #0
    4ae6:	1c39      	adds	r1, r7, #0
    4ae8:	2500      	movs	r5, #0
    4aea:	2c01      	cmp	r4, #1
    4aec:	dd0b      	ble.n	4b06 <_strtod_r+0x4fe>
    4aee:	07e2      	lsls	r2, r4, #31
    4af0:	d506      	bpl.n	4b00 <_strtod_r+0x4f8>
    4af2:	4b48      	ldr	r3, [pc, #288]	; (4c14 <_strtod_r+0x60c>)
    4af4:	00ea      	lsls	r2, r5, #3
    4af6:	18d3      	adds	r3, r2, r3
    4af8:	681a      	ldr	r2, [r3, #0]
    4afa:	685b      	ldr	r3, [r3, #4]
    4afc:	f005 fb64 	bl	a1c8 <__aeabi_dmul>
    4b00:	3501      	adds	r5, #1
    4b02:	1064      	asrs	r4, r4, #1
    4b04:	e7f1      	b.n	4aea <_strtod_r+0x4e2>
    4b06:	4b44      	ldr	r3, [pc, #272]	; (4c18 <_strtod_r+0x610>)
    4b08:	00ed      	lsls	r5, r5, #3
    4b0a:	18cf      	adds	r7, r1, r3
    4b0c:	4b41      	ldr	r3, [pc, #260]	; (4c14 <_strtod_r+0x60c>)
    4b0e:	1c06      	adds	r6, r0, #0
    4b10:	195d      	adds	r5, r3, r5
    4b12:	1c32      	adds	r2, r6, #0
    4b14:	1c3b      	adds	r3, r7, #0
    4b16:	6828      	ldr	r0, [r5, #0]
    4b18:	6869      	ldr	r1, [r5, #4]
    4b1a:	f005 fb55 	bl	a1c8 <__aeabi_dmul>
    4b1e:	4b38      	ldr	r3, [pc, #224]	; (4c00 <_strtod_r+0x5f8>)
    4b20:	1c0f      	adds	r7, r1, #0
    4b22:	400b      	ands	r3, r1
    4b24:	493d      	ldr	r1, [pc, #244]	; (4c1c <_strtod_r+0x614>)
    4b26:	1c06      	adds	r6, r0, #0
    4b28:	428b      	cmp	r3, r1
    4b2a:	d8cb      	bhi.n	4ac4 <_strtod_r+0x4bc>
    4b2c:	493c      	ldr	r1, [pc, #240]	; (4c20 <_strtod_r+0x618>)
    4b2e:	428b      	cmp	r3, r1
    4b30:	d903      	bls.n	4b3a <_strtod_r+0x532>
    4b32:	2301      	movs	r3, #1
    4b34:	4f3b      	ldr	r7, [pc, #236]	; (4c24 <_strtod_r+0x61c>)
    4b36:	425e      	negs	r6, r3
    4b38:	e002      	b.n	4b40 <_strtod_r+0x538>
    4b3a:	25d4      	movs	r5, #212	; 0xd4
    4b3c:	04ad      	lsls	r5, r5, #18
    4b3e:	197f      	adds	r7, r7, r5
    4b40:	2400      	movs	r4, #0
    4b42:	940b      	str	r4, [sp, #44]	; 0x2c
    4b44:	e074      	b.n	4c30 <_strtod_r+0x628>
    4b46:	2c00      	cmp	r4, #0
    4b48:	d070      	beq.n	4c2c <_strtod_r+0x624>
    4b4a:	4264      	negs	r4, r4
    4b4c:	230f      	movs	r3, #15
    4b4e:	4023      	ands	r3, r4
    4b50:	d00a      	beq.n	4b68 <_strtod_r+0x560>
    4b52:	4a2f      	ldr	r2, [pc, #188]	; (4c10 <_strtod_r+0x608>)
    4b54:	00db      	lsls	r3, r3, #3
    4b56:	18d3      	adds	r3, r2, r3
    4b58:	1c30      	adds	r0, r6, #0
    4b5a:	1c39      	adds	r1, r7, #0
    4b5c:	681a      	ldr	r2, [r3, #0]
    4b5e:	685b      	ldr	r3, [r3, #4]
    4b60:	f004 fec8 	bl	98f4 <__aeabi_ddiv>
    4b64:	1c06      	adds	r6, r0, #0
    4b66:	1c0f      	adds	r7, r1, #0
    4b68:	1124      	asrs	r4, r4, #4
    4b6a:	d05f      	beq.n	4c2c <_strtod_r+0x624>
    4b6c:	2c1f      	cmp	r4, #31
    4b6e:	dd05      	ble.n	4b7c <_strtod_r+0x574>
    4b70:	2500      	movs	r5, #0
    4b72:	9507      	str	r5, [sp, #28]
    4b74:	9509      	str	r5, [sp, #36]	; 0x24
    4b76:	9510      	str	r5, [sp, #64]	; 0x40
    4b78:	950e      	str	r5, [sp, #56]	; 0x38
    4b7a:	e121      	b.n	4dc0 <_strtod_r+0x7b8>
    4b7c:	06e3      	lsls	r3, r4, #27
    4b7e:	256a      	movs	r5, #106	; 0x6a
    4b80:	17db      	asrs	r3, r3, #31
    4b82:	401d      	ands	r5, r3
    4b84:	950b      	str	r5, [sp, #44]	; 0x2c
    4b86:	4d28      	ldr	r5, [pc, #160]	; (4c28 <_strtod_r+0x620>)
    4b88:	1c30      	adds	r0, r6, #0
    4b8a:	1c39      	adds	r1, r7, #0
    4b8c:	2c00      	cmp	r4, #0
    4b8e:	dd08      	ble.n	4ba2 <_strtod_r+0x59a>
    4b90:	07e2      	lsls	r2, r4, #31
    4b92:	d503      	bpl.n	4b9c <_strtod_r+0x594>
    4b94:	682a      	ldr	r2, [r5, #0]
    4b96:	686b      	ldr	r3, [r5, #4]
    4b98:	f005 fb16 	bl	a1c8 <__aeabi_dmul>
    4b9c:	1064      	asrs	r4, r4, #1
    4b9e:	3508      	adds	r5, #8
    4ba0:	e7f4      	b.n	4b8c <_strtod_r+0x584>
    4ba2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4ba4:	1c06      	adds	r6, r0, #0
    4ba6:	1c0f      	adds	r7, r1, #0
    4ba8:	2c00      	cmp	r4, #0
    4baa:	d017      	beq.n	4bdc <_strtod_r+0x5d4>
    4bac:	004b      	lsls	r3, r1, #1
    4bae:	0d5b      	lsrs	r3, r3, #21
    4bb0:	216b      	movs	r1, #107	; 0x6b
    4bb2:	1acb      	subs	r3, r1, r3
    4bb4:	2b00      	cmp	r3, #0
    4bb6:	dd11      	ble.n	4bdc <_strtod_r+0x5d4>
    4bb8:	2b1f      	cmp	r3, #31
    4bba:	dd0b      	ble.n	4bd4 <_strtod_r+0x5cc>
    4bbc:	2600      	movs	r6, #0
    4bbe:	2b34      	cmp	r3, #52	; 0x34
    4bc0:	dd02      	ble.n	4bc8 <_strtod_r+0x5c0>
    4bc2:	23dc      	movs	r3, #220	; 0xdc
    4bc4:	049f      	lsls	r7, r3, #18
    4bc6:	e009      	b.n	4bdc <_strtod_r+0x5d4>
    4bc8:	2101      	movs	r1, #1
    4bca:	3b20      	subs	r3, #32
    4bcc:	4249      	negs	r1, r1
    4bce:	4099      	lsls	r1, r3
    4bd0:	400f      	ands	r7, r1
    4bd2:	e003      	b.n	4bdc <_strtod_r+0x5d4>
    4bd4:	2201      	movs	r2, #1
    4bd6:	4252      	negs	r2, r2
    4bd8:	409a      	lsls	r2, r3
    4bda:	4016      	ands	r6, r2
    4bdc:	1c30      	adds	r0, r6, #0
    4bde:	1c39      	adds	r1, r7, #0
    4be0:	4b04      	ldr	r3, [pc, #16]	; (4bf4 <_strtod_r+0x5ec>)
    4be2:	4a03      	ldr	r2, [pc, #12]	; (4bf0 <_strtod_r+0x5e8>)
    4be4:	f003 fbe4 	bl	83b0 <__aeabi_dcmpeq>
    4be8:	2800      	cmp	r0, #0
    4bea:	d1c1      	bne.n	4b70 <_strtod_r+0x568>
    4bec:	e020      	b.n	4c30 <_strtod_r+0x628>
    4bee:	46c0      	nop			; (mov r8, r8)
	...
    4bf8:	0000b5fe 	.word	0x0000b5fe
    4bfc:	0000b731 	.word	0x0000b731
    4c00:	7ff00000 	.word	0x7ff00000
    4c04:	0000b606 	.word	0x0000b606
    4c08:	0000b5d4 	.word	0x0000b5d4
    4c0c:	fff80000 	.word	0xfff80000
    4c10:	0000b7a8 	.word	0x0000b7a8
    4c14:	0000b870 	.word	0x0000b870
    4c18:	fcb00000 	.word	0xfcb00000
    4c1c:	7ca00000 	.word	0x7ca00000
    4c20:	7c900000 	.word	0x7c900000
    4c24:	7fefffff 	.word	0x7fefffff
    4c28:	0000b598 	.word	0x0000b598
    4c2c:	2500      	movs	r5, #0
    4c2e:	950b      	str	r5, [sp, #44]	; 0x2c
    4c30:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    4c32:	9808      	ldr	r0, [sp, #32]
    4c34:	9400      	str	r4, [sp, #0]
    4c36:	9910      	ldr	r1, [sp, #64]	; 0x40
    4c38:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4c3a:	9b07      	ldr	r3, [sp, #28]
    4c3c:	f002 fdee 	bl	781c <__s2b>
    4c40:	9010      	str	r0, [sp, #64]	; 0x40
    4c42:	2800      	cmp	r0, #0
    4c44:	d100      	bne.n	4c48 <_strtod_r+0x640>
    4c46:	e73d      	b.n	4ac4 <_strtod_r+0x4bc>
    4c48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4c4a:	2400      	movs	r4, #0
    4c4c:	426b      	negs	r3, r5
    4c4e:	17ea      	asrs	r2, r5, #31
    4c50:	4013      	ands	r3, r2
    4c52:	9317      	str	r3, [sp, #92]	; 0x5c
    4c54:	9407      	str	r4, [sp, #28]
    4c56:	9409      	str	r4, [sp, #36]	; 0x24
    4c58:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4c5a:	9808      	ldr	r0, [sp, #32]
    4c5c:	686d      	ldr	r5, [r5, #4]
    4c5e:	1c29      	adds	r1, r5, #0
    4c60:	9506      	str	r5, [sp, #24]
    4c62:	f002 fd4c 	bl	76fe <_Balloc>
    4c66:	900e      	str	r0, [sp, #56]	; 0x38
    4c68:	2800      	cmp	r0, #0
    4c6a:	d100      	bne.n	4c6e <_strtod_r+0x666>
    4c6c:	e72f      	b.n	4ace <_strtod_r+0x4c6>
    4c6e:	9810      	ldr	r0, [sp, #64]	; 0x40
    4c70:	9910      	ldr	r1, [sp, #64]	; 0x40
    4c72:	6900      	ldr	r0, [r0, #16]
    4c74:	310c      	adds	r1, #12
    4c76:	1c02      	adds	r2, r0, #0
    4c78:	980e      	ldr	r0, [sp, #56]	; 0x38
    4c7a:	3202      	adds	r2, #2
    4c7c:	0092      	lsls	r2, r2, #2
    4c7e:	300c      	adds	r0, #12
    4c80:	f7ff fbaa 	bl	43d8 <memcpy>
    4c84:	ab1d      	add	r3, sp, #116	; 0x74
    4c86:	9300      	str	r3, [sp, #0]
    4c88:	ab1e      	add	r3, sp, #120	; 0x78
    4c8a:	9301      	str	r3, [sp, #4]
    4c8c:	9808      	ldr	r0, [sp, #32]
    4c8e:	1c32      	adds	r2, r6, #0
    4c90:	1c3b      	adds	r3, r7, #0
    4c92:	9612      	str	r6, [sp, #72]	; 0x48
    4c94:	9713      	str	r7, [sp, #76]	; 0x4c
    4c96:	f003 f87d 	bl	7d94 <__d2b>
    4c9a:	901c      	str	r0, [sp, #112]	; 0x70
    4c9c:	2800      	cmp	r0, #0
    4c9e:	d100      	bne.n	4ca2 <_strtod_r+0x69a>
    4ca0:	e715      	b.n	4ace <_strtod_r+0x4c6>
    4ca2:	9808      	ldr	r0, [sp, #32]
    4ca4:	2101      	movs	r1, #1
    4ca6:	f002 fe42 	bl	792e <__i2b>
    4caa:	9009      	str	r0, [sp, #36]	; 0x24
    4cac:	2800      	cmp	r0, #0
    4cae:	d100      	bne.n	4cb2 <_strtod_r+0x6aa>
    4cb0:	e70d      	b.n	4ace <_strtod_r+0x4c6>
    4cb2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4cb4:	2400      	movs	r4, #0
    4cb6:	940d      	str	r4, [sp, #52]	; 0x34
    4cb8:	42ac      	cmp	r4, r5
    4cba:	da00      	bge.n	4cbe <_strtod_r+0x6b6>
    4cbc:	950d      	str	r5, [sp, #52]	; 0x34
    4cbe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    4cc0:	2b00      	cmp	r3, #0
    4cc2:	da00      	bge.n	4cc6 <_strtod_r+0x6be>
    4cc4:	e086      	b.n	4dd4 <_strtod_r+0x7cc>
    4cc6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    4cc8:	990d      	ldr	r1, [sp, #52]	; 0x34
    4cca:	18ec      	adds	r4, r5, r3
    4ccc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4cce:	981e      	ldr	r0, [sp, #120]	; 0x78
    4cd0:	1b5b      	subs	r3, r3, r5
    4cd2:	2536      	movs	r5, #54	; 0x36
    4cd4:	181a      	adds	r2, r3, r0
    4cd6:	1a2d      	subs	r5, r5, r0
    4cd8:	48c7      	ldr	r0, [pc, #796]	; (4ff8 <_strtod_r+0x9f0>)
    4cda:	2301      	movs	r3, #1
    4cdc:	4282      	cmp	r2, r0
    4cde:	db00      	blt.n	4ce2 <_strtod_r+0x6da>
    4ce0:	e082      	b.n	4de8 <_strtod_r+0x7e0>
    4ce2:	1a80      	subs	r0, r0, r2
    4ce4:	1a2d      	subs	r5, r5, r0
    4ce6:	281f      	cmp	r0, #31
    4ce8:	dc78      	bgt.n	4ddc <_strtod_r+0x7d4>
    4cea:	4083      	lsls	r3, r0
    4cec:	2000      	movs	r0, #0
    4cee:	9318      	str	r3, [sp, #96]	; 0x60
    4cf0:	9011      	str	r0, [sp, #68]	; 0x44
    4cf2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4cf4:	1963      	adds	r3, r4, r5
    4cf6:	194d      	adds	r5, r1, r5
    4cf8:	930c      	str	r3, [sp, #48]	; 0x30
    4cfa:	182d      	adds	r5, r5, r0
    4cfc:	42a3      	cmp	r3, r4
    4cfe:	dd00      	ble.n	4d02 <_strtod_r+0x6fa>
    4d00:	1c23      	adds	r3, r4, #0
    4d02:	42ab      	cmp	r3, r5
    4d04:	dd00      	ble.n	4d08 <_strtod_r+0x700>
    4d06:	1c2b      	adds	r3, r5, #0
    4d08:	2b00      	cmp	r3, #0
    4d0a:	dd04      	ble.n	4d16 <_strtod_r+0x70e>
    4d0c:	990c      	ldr	r1, [sp, #48]	; 0x30
    4d0e:	1aed      	subs	r5, r5, r3
    4d10:	1ac9      	subs	r1, r1, r3
    4d12:	910c      	str	r1, [sp, #48]	; 0x30
    4d14:	1ae4      	subs	r4, r4, r3
    4d16:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    4d18:	2a00      	cmp	r2, #0
    4d1a:	d169      	bne.n	4df0 <_strtod_r+0x7e8>
    4d1c:	980c      	ldr	r0, [sp, #48]	; 0x30
    4d1e:	2800      	cmp	r0, #0
    4d20:	dc7e      	bgt.n	4e20 <_strtod_r+0x818>
    4d22:	990d      	ldr	r1, [sp, #52]	; 0x34
    4d24:	2900      	cmp	r1, #0
    4d26:	d000      	beq.n	4d2a <_strtod_r+0x722>
    4d28:	e084      	b.n	4e34 <_strtod_r+0x82c>
    4d2a:	2d00      	cmp	r5, #0
    4d2c:	dd00      	ble.n	4d30 <_strtod_r+0x728>
    4d2e:	e08b      	b.n	4e48 <_strtod_r+0x840>
    4d30:	2c00      	cmp	r4, #0
    4d32:	dd00      	ble.n	4d36 <_strtod_r+0x72e>
    4d34:	e092      	b.n	4e5c <_strtod_r+0x854>
    4d36:	9808      	ldr	r0, [sp, #32]
    4d38:	991c      	ldr	r1, [sp, #112]	; 0x70
    4d3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4d3c:	f002 ff4f 	bl	7bde <__mdiff>
    4d40:	9007      	str	r0, [sp, #28]
    4d42:	2800      	cmp	r0, #0
    4d44:	d100      	bne.n	4d48 <_strtod_r+0x740>
    4d46:	e6c2      	b.n	4ace <_strtod_r+0x4c6>
    4d48:	68c4      	ldr	r4, [r0, #12]
    4d4a:	2500      	movs	r5, #0
    4d4c:	60c5      	str	r5, [r0, #12]
    4d4e:	9909      	ldr	r1, [sp, #36]	; 0x24
    4d50:	940f      	str	r4, [sp, #60]	; 0x3c
    4d52:	f002 ff29 	bl	7ba8 <__mcmp>
    4d56:	42a8      	cmp	r0, r5
    4d58:	db00      	blt.n	4d5c <_strtod_r+0x754>
    4d5a:	e08e      	b.n	4e7a <_strtod_r+0x872>
    4d5c:	42ac      	cmp	r4, r5
    4d5e:	d000      	beq.n	4d62 <_strtod_r+0x75a>
    4d60:	e21f      	b.n	51a2 <_strtod_r+0xb9a>
    4d62:	42ae      	cmp	r6, r5
    4d64:	d000      	beq.n	4d68 <_strtod_r+0x760>
    4d66:	e21c      	b.n	51a2 <_strtod_r+0xb9a>
    4d68:	033b      	lsls	r3, r7, #12
    4d6a:	42ab      	cmp	r3, r5
    4d6c:	d000      	beq.n	4d70 <_strtod_r+0x768>
    4d6e:	e218      	b.n	51a2 <_strtod_r+0xb9a>
    4d70:	4aa2      	ldr	r2, [pc, #648]	; (4ffc <_strtod_r+0x9f4>)
    4d72:	23d6      	movs	r3, #214	; 0xd6
    4d74:	403a      	ands	r2, r7
    4d76:	04db      	lsls	r3, r3, #19
    4d78:	429a      	cmp	r2, r3
    4d7a:	d800      	bhi.n	4d7e <_strtod_r+0x776>
    4d7c:	e211      	b.n	51a2 <_strtod_r+0xb9a>
    4d7e:	9807      	ldr	r0, [sp, #28]
    4d80:	6940      	ldr	r0, [r0, #20]
    4d82:	42a8      	cmp	r0, r5
    4d84:	d074      	beq.n	4e70 <_strtod_r+0x868>
    4d86:	9907      	ldr	r1, [sp, #28]
    4d88:	9808      	ldr	r0, [sp, #32]
    4d8a:	2201      	movs	r2, #1
    4d8c:	f002 feba 	bl	7b04 <__lshift>
    4d90:	9909      	ldr	r1, [sp, #36]	; 0x24
    4d92:	9007      	str	r0, [sp, #28]
    4d94:	f002 ff08 	bl	7ba8 <__mcmp>
    4d98:	2800      	cmp	r0, #0
    4d9a:	dc00      	bgt.n	4d9e <_strtod_r+0x796>
    4d9c:	e201      	b.n	51a2 <_strtod_r+0xb9a>
    4d9e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4da0:	4b96      	ldr	r3, [pc, #600]	; (4ffc <_strtod_r+0x9f4>)
    4da2:	2c00      	cmp	r4, #0
    4da4:	d100      	bne.n	4da8 <_strtod_r+0x7a0>
    4da6:	e099      	b.n	4edc <_strtod_r+0x8d4>
    4da8:	1c1a      	adds	r2, r3, #0
    4daa:	21d6      	movs	r1, #214	; 0xd6
    4dac:	403a      	ands	r2, r7
    4dae:	04c9      	lsls	r1, r1, #19
    4db0:	428a      	cmp	r2, r1
    4db2:	d900      	bls.n	4db6 <_strtod_r+0x7ae>
    4db4:	e092      	b.n	4edc <_strtod_r+0x8d4>
    4db6:	23dc      	movs	r3, #220	; 0xdc
    4db8:	049b      	lsls	r3, r3, #18
    4dba:	429a      	cmp	r2, r3
    4dbc:	d900      	bls.n	4dc0 <_strtod_r+0x7b8>
    4dbe:	e1f3      	b.n	51a8 <_strtod_r+0xba0>
    4dc0:	9d08      	ldr	r5, [sp, #32]
    4dc2:	9c10      	ldr	r4, [sp, #64]	; 0x40
    4dc4:	2322      	movs	r3, #34	; 0x22
    4dc6:	4f83      	ldr	r7, [pc, #524]	; (4fd4 <_strtod_r+0x9cc>)
    4dc8:	4e81      	ldr	r6, [pc, #516]	; (4fd0 <_strtod_r+0x9c8>)
    4dca:	602b      	str	r3, [r5, #0]
    4dcc:	2c00      	cmp	r4, #0
    4dce:	d000      	beq.n	4dd2 <_strtod_r+0x7ca>
    4dd0:	e1fc      	b.n	51cc <_strtod_r+0xbc4>
    4dd2:	e20f      	b.n	51f4 <_strtod_r+0xbec>
    4dd4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4dd6:	1ae1      	subs	r1, r4, r3
    4dd8:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    4dda:	e777      	b.n	4ccc <_strtod_r+0x6c4>
    4ddc:	4888      	ldr	r0, [pc, #544]	; (5000 <_strtod_r+0x9f8>)
    4dde:	1a82      	subs	r2, r0, r2
    4de0:	1c18      	adds	r0, r3, #0
    4de2:	4090      	lsls	r0, r2
    4de4:	9011      	str	r0, [sp, #68]	; 0x44
    4de6:	e001      	b.n	4dec <_strtod_r+0x7e4>
    4de8:	2200      	movs	r2, #0
    4dea:	9211      	str	r2, [sp, #68]	; 0x44
    4dec:	9318      	str	r3, [sp, #96]	; 0x60
    4dee:	e780      	b.n	4cf2 <_strtod_r+0x6ea>
    4df0:	9808      	ldr	r0, [sp, #32]
    4df2:	9909      	ldr	r1, [sp, #36]	; 0x24
    4df4:	f002 fe34 	bl	7a60 <__pow5mult>
    4df8:	9009      	str	r0, [sp, #36]	; 0x24
    4dfa:	2800      	cmp	r0, #0
    4dfc:	d100      	bne.n	4e00 <_strtod_r+0x7f8>
    4dfe:	e666      	b.n	4ace <_strtod_r+0x4c6>
    4e00:	9808      	ldr	r0, [sp, #32]
    4e02:	9909      	ldr	r1, [sp, #36]	; 0x24
    4e04:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    4e06:	f002 fd9b 	bl	7940 <__multiply>
    4e0a:	900f      	str	r0, [sp, #60]	; 0x3c
    4e0c:	2800      	cmp	r0, #0
    4e0e:	d100      	bne.n	4e12 <_strtod_r+0x80a>
    4e10:	e65d      	b.n	4ace <_strtod_r+0x4c6>
    4e12:	9808      	ldr	r0, [sp, #32]
    4e14:	991c      	ldr	r1, [sp, #112]	; 0x70
    4e16:	f002 fcaa 	bl	776e <_Bfree>
    4e1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4e1c:	931c      	str	r3, [sp, #112]	; 0x70
    4e1e:	e77d      	b.n	4d1c <_strtod_r+0x714>
    4e20:	9808      	ldr	r0, [sp, #32]
    4e22:	991c      	ldr	r1, [sp, #112]	; 0x70
    4e24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4e26:	f002 fe6d 	bl	7b04 <__lshift>
    4e2a:	901c      	str	r0, [sp, #112]	; 0x70
    4e2c:	2800      	cmp	r0, #0
    4e2e:	d000      	beq.n	4e32 <_strtod_r+0x82a>
    4e30:	e777      	b.n	4d22 <_strtod_r+0x71a>
    4e32:	e64c      	b.n	4ace <_strtod_r+0x4c6>
    4e34:	9808      	ldr	r0, [sp, #32]
    4e36:	990e      	ldr	r1, [sp, #56]	; 0x38
    4e38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4e3a:	f002 fe11 	bl	7a60 <__pow5mult>
    4e3e:	900e      	str	r0, [sp, #56]	; 0x38
    4e40:	2800      	cmp	r0, #0
    4e42:	d000      	beq.n	4e46 <_strtod_r+0x83e>
    4e44:	e771      	b.n	4d2a <_strtod_r+0x722>
    4e46:	e642      	b.n	4ace <_strtod_r+0x4c6>
    4e48:	9808      	ldr	r0, [sp, #32]
    4e4a:	990e      	ldr	r1, [sp, #56]	; 0x38
    4e4c:	1c2a      	adds	r2, r5, #0
    4e4e:	f002 fe59 	bl	7b04 <__lshift>
    4e52:	900e      	str	r0, [sp, #56]	; 0x38
    4e54:	2800      	cmp	r0, #0
    4e56:	d000      	beq.n	4e5a <_strtod_r+0x852>
    4e58:	e76a      	b.n	4d30 <_strtod_r+0x728>
    4e5a:	e638      	b.n	4ace <_strtod_r+0x4c6>
    4e5c:	9808      	ldr	r0, [sp, #32]
    4e5e:	9909      	ldr	r1, [sp, #36]	; 0x24
    4e60:	1c22      	adds	r2, r4, #0
    4e62:	f002 fe4f 	bl	7b04 <__lshift>
    4e66:	9009      	str	r0, [sp, #36]	; 0x24
    4e68:	2800      	cmp	r0, #0
    4e6a:	d000      	beq.n	4e6e <_strtod_r+0x866>
    4e6c:	e763      	b.n	4d36 <_strtod_r+0x72e>
    4e6e:	e62e      	b.n	4ace <_strtod_r+0x4c6>
    4e70:	9907      	ldr	r1, [sp, #28]
    4e72:	6909      	ldr	r1, [r1, #16]
    4e74:	2901      	cmp	r1, #1
    4e76:	dc86      	bgt.n	4d86 <_strtod_r+0x77e>
    4e78:	e193      	b.n	51a2 <_strtod_r+0xb9a>
    4e7a:	2800      	cmp	r0, #0
    4e7c:	d165      	bne.n	4f4a <_strtod_r+0x942>
    4e7e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4e80:	033a      	lsls	r2, r7, #12
    4e82:	2c00      	cmp	r4, #0
    4e84:	d025      	beq.n	4ed2 <_strtod_r+0x8ca>
    4e86:	495f      	ldr	r1, [pc, #380]	; (5004 <_strtod_r+0x9fc>)
    4e88:	1c3b      	adds	r3, r7, #0
    4e8a:	0b12      	lsrs	r2, r2, #12
    4e8c:	428a      	cmp	r2, r1
    4e8e:	d12e      	bne.n	4eee <_strtod_r+0x8e6>
    4e90:	2101      	movs	r1, #1
    4e92:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4e94:	4249      	negs	r1, r1
    4e96:	1c30      	adds	r0, r6, #0
    4e98:	1c0a      	adds	r2, r1, #0
    4e9a:	2d00      	cmp	r5, #0
    4e9c:	d00a      	beq.n	4eb4 <_strtod_r+0x8ac>
    4e9e:	4c57      	ldr	r4, [pc, #348]	; (4ffc <_strtod_r+0x9f4>)
    4ea0:	25d4      	movs	r5, #212	; 0xd4
    4ea2:	403c      	ands	r4, r7
    4ea4:	04ed      	lsls	r5, r5, #19
    4ea6:	42ac      	cmp	r4, r5
    4ea8:	d804      	bhi.n	4eb4 <_strtod_r+0x8ac>
    4eaa:	0d24      	lsrs	r4, r4, #20
    4eac:	226b      	movs	r2, #107	; 0x6b
    4eae:	1b12      	subs	r2, r2, r4
    4eb0:	4091      	lsls	r1, r2
    4eb2:	1c0a      	adds	r2, r1, #0
    4eb4:	4290      	cmp	r0, r2
    4eb6:	d11a      	bne.n	4eee <_strtod_r+0x8e6>
    4eb8:	4a53      	ldr	r2, [pc, #332]	; (5008 <_strtod_r+0xa00>)
    4eba:	4293      	cmp	r3, r2
    4ebc:	d102      	bne.n	4ec4 <_strtod_r+0x8bc>
    4ebe:	3001      	adds	r0, #1
    4ec0:	d100      	bne.n	4ec4 <_strtod_r+0x8bc>
    4ec2:	e604      	b.n	4ace <_strtod_r+0x4c6>
    4ec4:	4a4d      	ldr	r2, [pc, #308]	; (4ffc <_strtod_r+0x9f4>)
    4ec6:	2080      	movs	r0, #128	; 0x80
    4ec8:	4013      	ands	r3, r2
    4eca:	0340      	lsls	r0, r0, #13
    4ecc:	181f      	adds	r7, r3, r0
    4ece:	2600      	movs	r6, #0
    4ed0:	e167      	b.n	51a2 <_strtod_r+0xb9a>
    4ed2:	2a00      	cmp	r2, #0
    4ed4:	d10b      	bne.n	4eee <_strtod_r+0x8e6>
    4ed6:	2e00      	cmp	r6, #0
    4ed8:	d109      	bne.n	4eee <_strtod_r+0x8e6>
    4eda:	e760      	b.n	4d9e <_strtod_r+0x796>
    4edc:	4d4b      	ldr	r5, [pc, #300]	; (500c <_strtod_r+0xa04>)
    4ede:	4a49      	ldr	r2, [pc, #292]	; (5004 <_strtod_r+0x9fc>)
    4ee0:	403b      	ands	r3, r7
    4ee2:	195b      	adds	r3, r3, r5
    4ee4:	1c17      	adds	r7, r2, #0
    4ee6:	431f      	orrs	r7, r3
    4ee8:	2301      	movs	r3, #1
    4eea:	425e      	negs	r6, r3
    4eec:	e159      	b.n	51a2 <_strtod_r+0xb9a>
    4eee:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4ef0:	2c00      	cmp	r4, #0
    4ef2:	d003      	beq.n	4efc <_strtod_r+0x8f4>
    4ef4:	423c      	tst	r4, r7
    4ef6:	d100      	bne.n	4efa <_strtod_r+0x8f2>
    4ef8:	e153      	b.n	51a2 <_strtod_r+0xb9a>
    4efa:	e003      	b.n	4f04 <_strtod_r+0x8fc>
    4efc:	9d18      	ldr	r5, [sp, #96]	; 0x60
    4efe:	4235      	tst	r5, r6
    4f00:	d100      	bne.n	4f04 <_strtod_r+0x8fc>
    4f02:	e14e      	b.n	51a2 <_strtod_r+0xb9a>
    4f04:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4f06:	1c30      	adds	r0, r6, #0
    4f08:	1c39      	adds	r1, r7, #0
    4f0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4f0c:	2c00      	cmp	r4, #0
    4f0e:	d00a      	beq.n	4f26 <_strtod_r+0x91e>
    4f10:	f7ff fb64 	bl	45dc <sulp>
    4f14:	1c02      	adds	r2, r0, #0
    4f16:	1c0b      	adds	r3, r1, #0
    4f18:	9812      	ldr	r0, [sp, #72]	; 0x48
    4f1a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4f1c:	f004 f9c8 	bl	92b0 <__aeabi_dadd>
    4f20:	1c06      	adds	r6, r0, #0
    4f22:	1c0f      	adds	r7, r1, #0
    4f24:	e13d      	b.n	51a2 <_strtod_r+0xb9a>
    4f26:	f7ff fb59 	bl	45dc <sulp>
    4f2a:	1c02      	adds	r2, r0, #0
    4f2c:	1c0b      	adds	r3, r1, #0
    4f2e:	9812      	ldr	r0, [sp, #72]	; 0x48
    4f30:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4f32:	f005 fbd9 	bl	a6e8 <__aeabi_dsub>
    4f36:	4b27      	ldr	r3, [pc, #156]	; (4fd4 <_strtod_r+0x9cc>)
    4f38:	4a25      	ldr	r2, [pc, #148]	; (4fd0 <_strtod_r+0x9c8>)
    4f3a:	1c06      	adds	r6, r0, #0
    4f3c:	1c0f      	adds	r7, r1, #0
    4f3e:	f003 fa37 	bl	83b0 <__aeabi_dcmpeq>
    4f42:	2800      	cmp	r0, #0
    4f44:	d000      	beq.n	4f48 <_strtod_r+0x940>
    4f46:	e73b      	b.n	4dc0 <_strtod_r+0x7b8>
    4f48:	e12b      	b.n	51a2 <_strtod_r+0xb9a>
    4f4a:	9807      	ldr	r0, [sp, #28]
    4f4c:	9909      	ldr	r1, [sp, #36]	; 0x24
    4f4e:	f002 ff79 	bl	7e44 <__ratio>
    4f52:	4a21      	ldr	r2, [pc, #132]	; (4fd8 <_strtod_r+0x9d0>)
    4f54:	4b21      	ldr	r3, [pc, #132]	; (4fdc <_strtod_r+0x9d4>)
    4f56:	1c04      	adds	r4, r0, #0
    4f58:	1c0d      	adds	r5, r1, #0
    4f5a:	f003 fa39 	bl	83d0 <__aeabi_dcmple>
    4f5e:	2800      	cmp	r0, #0
    4f60:	d05a      	beq.n	5018 <_strtod_r+0xa10>
    4f62:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4f64:	2800      	cmp	r0, #0
    4f66:	d006      	beq.n	4f76 <_strtod_r+0x96e>
    4f68:	4a29      	ldr	r2, [pc, #164]	; (5010 <_strtod_r+0xa08>)
    4f6a:	2100      	movs	r1, #0
    4f6c:	4c1c      	ldr	r4, [pc, #112]	; (4fe0 <_strtod_r+0x9d8>)
    4f6e:	4d1d      	ldr	r5, [pc, #116]	; (4fe4 <_strtod_r+0x9dc>)
    4f70:	910c      	str	r1, [sp, #48]	; 0x30
    4f72:	920d      	str	r2, [sp, #52]	; 0x34
    4f74:	e061      	b.n	503a <_strtod_r+0xa32>
    4f76:	2e00      	cmp	r6, #0
    4f78:	d102      	bne.n	4f80 <_strtod_r+0x978>
    4f7a:	033b      	lsls	r3, r7, #12
    4f7c:	d105      	bne.n	4f8a <_strtod_r+0x982>
    4f7e:	e00b      	b.n	4f98 <_strtod_r+0x990>
    4f80:	2e01      	cmp	r6, #1
    4f82:	d102      	bne.n	4f8a <_strtod_r+0x982>
    4f84:	2f00      	cmp	r7, #0
    4f86:	d100      	bne.n	4f8a <_strtod_r+0x982>
    4f88:	e71a      	b.n	4dc0 <_strtod_r+0x7b8>
    4f8a:	4821      	ldr	r0, [pc, #132]	; (5010 <_strtod_r+0xa08>)
    4f8c:	2300      	movs	r3, #0
    4f8e:	4c16      	ldr	r4, [pc, #88]	; (4fe8 <_strtod_r+0x9e0>)
    4f90:	4d16      	ldr	r5, [pc, #88]	; (4fec <_strtod_r+0x9e4>)
    4f92:	930c      	str	r3, [sp, #48]	; 0x30
    4f94:	900d      	str	r0, [sp, #52]	; 0x34
    4f96:	e050      	b.n	503a <_strtod_r+0xa32>
    4f98:	1c20      	adds	r0, r4, #0
    4f9a:	1c29      	adds	r1, r5, #0
    4f9c:	4a10      	ldr	r2, [pc, #64]	; (4fe0 <_strtod_r+0x9d8>)
    4f9e:	4b11      	ldr	r3, [pc, #68]	; (4fe4 <_strtod_r+0x9dc>)
    4fa0:	f003 fa0c 	bl	83bc <__aeabi_dcmplt>
    4fa4:	2800      	cmp	r0, #0
    4fa6:	d108      	bne.n	4fba <_strtod_r+0x9b2>
    4fa8:	1c20      	adds	r0, r4, #0
    4faa:	1c29      	adds	r1, r5, #0
    4fac:	4a10      	ldr	r2, [pc, #64]	; (4ff0 <_strtod_r+0x9e8>)
    4fae:	4b11      	ldr	r3, [pc, #68]	; (4ff4 <_strtod_r+0x9ec>)
    4fb0:	f005 f90a 	bl	a1c8 <__aeabi_dmul>
    4fb4:	900c      	str	r0, [sp, #48]	; 0x30
    4fb6:	910d      	str	r1, [sp, #52]	; 0x34
    4fb8:	e003      	b.n	4fc2 <_strtod_r+0x9ba>
    4fba:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4fbc:	4d15      	ldr	r5, [pc, #84]	; (5014 <_strtod_r+0xa0c>)
    4fbe:	940c      	str	r4, [sp, #48]	; 0x30
    4fc0:	950d      	str	r5, [sp, #52]	; 0x34
    4fc2:	980d      	ldr	r0, [sp, #52]	; 0x34
    4fc4:	2180      	movs	r1, #128	; 0x80
    4fc6:	0609      	lsls	r1, r1, #24
    4fc8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4fca:	1845      	adds	r5, r0, r1
    4fcc:	e035      	b.n	503a <_strtod_r+0xa32>
    4fce:	46c0      	nop			; (mov r8, r8)
	...
    4fdc:	40000000 	.word	0x40000000
    4fe0:	00000000 	.word	0x00000000
    4fe4:	3ff00000 	.word	0x3ff00000
    4fe8:	00000000 	.word	0x00000000
    4fec:	bff00000 	.word	0xbff00000
    4ff0:	00000000 	.word	0x00000000
    4ff4:	3fe00000 	.word	0x3fe00000
    4ff8:	fffffc03 	.word	0xfffffc03
    4ffc:	7ff00000 	.word	0x7ff00000
    5000:	fffffbe3 	.word	0xfffffbe3
    5004:	000fffff 	.word	0x000fffff
    5008:	7fefffff 	.word	0x7fefffff
    500c:	fff00000 	.word	0xfff00000
    5010:	3ff00000 	.word	0x3ff00000
    5014:	3fe00000 	.word	0x3fe00000
    5018:	1c20      	adds	r0, r4, #0
    501a:	4b80      	ldr	r3, [pc, #512]	; (521c <_strtod_r+0xc14>)
    501c:	4a7e      	ldr	r2, [pc, #504]	; (5218 <_strtod_r+0xc10>)
    501e:	1c29      	adds	r1, r5, #0
    5020:	f005 f8d2 	bl	a1c8 <__aeabi_dmul>
    5024:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    5026:	900c      	str	r0, [sp, #48]	; 0x30
    5028:	910d      	str	r1, [sp, #52]	; 0x34
    502a:	1c0b      	adds	r3, r1, #0
    502c:	2c00      	cmp	r4, #0
    502e:	d102      	bne.n	5036 <_strtod_r+0xa2e>
    5030:	2580      	movs	r5, #128	; 0x80
    5032:	062d      	lsls	r5, r5, #24
    5034:	194b      	adds	r3, r1, r5
    5036:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5038:	1c1d      	adds	r5, r3, #0
    503a:	4881      	ldr	r0, [pc, #516]	; (5240 <_strtod_r+0xc38>)
    503c:	4b81      	ldr	r3, [pc, #516]	; (5244 <_strtod_r+0xc3c>)
    503e:	4038      	ands	r0, r7
    5040:	9011      	str	r0, [sp, #68]	; 0x44
    5042:	4298      	cmp	r0, r3
    5044:	d12b      	bne.n	509e <_strtod_r+0xa96>
    5046:	9912      	ldr	r1, [sp, #72]	; 0x48
    5048:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    504a:	9114      	str	r1, [sp, #80]	; 0x50
    504c:	9215      	str	r2, [sp, #84]	; 0x54
    504e:	4a7e      	ldr	r2, [pc, #504]	; (5248 <_strtod_r+0xc40>)
    5050:	1c30      	adds	r0, r6, #0
    5052:	18bf      	adds	r7, r7, r2
    5054:	1c39      	adds	r1, r7, #0
    5056:	f002 fe29 	bl	7cac <__ulp>
    505a:	1c02      	adds	r2, r0, #0
    505c:	1c0b      	adds	r3, r1, #0
    505e:	1c20      	adds	r0, r4, #0
    5060:	1c29      	adds	r1, r5, #0
    5062:	f005 f8b1 	bl	a1c8 <__aeabi_dmul>
    5066:	1c02      	adds	r2, r0, #0
    5068:	1c0b      	adds	r3, r1, #0
    506a:	1c30      	adds	r0, r6, #0
    506c:	1c39      	adds	r1, r7, #0
    506e:	f004 f91f 	bl	92b0 <__aeabi_dadd>
    5072:	4a73      	ldr	r2, [pc, #460]	; (5240 <_strtod_r+0xc38>)
    5074:	4b75      	ldr	r3, [pc, #468]	; (524c <_strtod_r+0xc44>)
    5076:	1c06      	adds	r6, r0, #0
    5078:	400a      	ands	r2, r1
    507a:	429a      	cmp	r2, r3
    507c:	d90b      	bls.n	5096 <_strtod_r+0xa8e>
    507e:	4b74      	ldr	r3, [pc, #464]	; (5250 <_strtod_r+0xc48>)
    5080:	9c15      	ldr	r4, [sp, #84]	; 0x54
    5082:	429c      	cmp	r4, r3
    5084:	d103      	bne.n	508e <_strtod_r+0xa86>
    5086:	9d14      	ldr	r5, [sp, #80]	; 0x50
    5088:	3501      	adds	r5, #1
    508a:	d100      	bne.n	508e <_strtod_r+0xa86>
    508c:	e51f      	b.n	4ace <_strtod_r+0x4c6>
    508e:	2301      	movs	r3, #1
    5090:	4f6f      	ldr	r7, [pc, #444]	; (5250 <_strtod_r+0xc48>)
    5092:	425e      	negs	r6, r3
    5094:	e074      	b.n	5180 <_strtod_r+0xb78>
    5096:	20d4      	movs	r0, #212	; 0xd4
    5098:	0480      	lsls	r0, r0, #18
    509a:	180f      	adds	r7, r1, r0
    509c:	e03a      	b.n	5114 <_strtod_r+0xb0c>
    509e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    50a0:	2900      	cmp	r1, #0
    50a2:	d025      	beq.n	50f0 <_strtod_r+0xae8>
    50a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    50a6:	23d4      	movs	r3, #212	; 0xd4
    50a8:	04db      	lsls	r3, r3, #19
    50aa:	429a      	cmp	r2, r3
    50ac:	d820      	bhi.n	50f0 <_strtod_r+0xae8>
    50ae:	980c      	ldr	r0, [sp, #48]	; 0x30
    50b0:	990d      	ldr	r1, [sp, #52]	; 0x34
    50b2:	4a5b      	ldr	r2, [pc, #364]	; (5220 <_strtod_r+0xc18>)
    50b4:	4b5b      	ldr	r3, [pc, #364]	; (5224 <_strtod_r+0xc1c>)
    50b6:	f003 f98b 	bl	83d0 <__aeabi_dcmple>
    50ba:	2800      	cmp	r0, #0
    50bc:	d013      	beq.n	50e6 <_strtod_r+0xade>
    50be:	980c      	ldr	r0, [sp, #48]	; 0x30
    50c0:	990d      	ldr	r1, [sp, #52]	; 0x34
    50c2:	f003 fa19 	bl	84f8 <__aeabi_d2uiz>
    50c6:	2800      	cmp	r0, #0
    50c8:	d100      	bne.n	50cc <_strtod_r+0xac4>
    50ca:	2001      	movs	r0, #1
    50cc:	f005 feb2 	bl	ae34 <__aeabi_ui2d>
    50d0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    50d2:	900c      	str	r0, [sp, #48]	; 0x30
    50d4:	910d      	str	r1, [sp, #52]	; 0x34
    50d6:	1c0b      	adds	r3, r1, #0
    50d8:	2c00      	cmp	r4, #0
    50da:	d102      	bne.n	50e2 <_strtod_r+0xada>
    50dc:	2580      	movs	r5, #128	; 0x80
    50de:	062d      	lsls	r5, r5, #24
    50e0:	194b      	adds	r3, r1, r5
    50e2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    50e4:	1c1d      	adds	r5, r3, #0
    50e6:	20d6      	movs	r0, #214	; 0xd6
    50e8:	04c0      	lsls	r0, r0, #19
    50ea:	9911      	ldr	r1, [sp, #68]	; 0x44
    50ec:	182b      	adds	r3, r5, r0
    50ee:	1a5d      	subs	r5, r3, r1
    50f0:	9812      	ldr	r0, [sp, #72]	; 0x48
    50f2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    50f4:	f002 fdda 	bl	7cac <__ulp>
    50f8:	1c02      	adds	r2, r0, #0
    50fa:	1c0b      	adds	r3, r1, #0
    50fc:	1c20      	adds	r0, r4, #0
    50fe:	1c29      	adds	r1, r5, #0
    5100:	f005 f862 	bl	a1c8 <__aeabi_dmul>
    5104:	1c02      	adds	r2, r0, #0
    5106:	1c0b      	adds	r3, r1, #0
    5108:	9812      	ldr	r0, [sp, #72]	; 0x48
    510a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    510c:	f004 f8d0 	bl	92b0 <__aeabi_dadd>
    5110:	1c06      	adds	r6, r0, #0
    5112:	1c0f      	adds	r7, r1, #0
    5114:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5116:	9712      	str	r7, [sp, #72]	; 0x48
    5118:	2c00      	cmp	r4, #0
    511a:	d131      	bne.n	5180 <_strtod_r+0xb78>
    511c:	4b48      	ldr	r3, [pc, #288]	; (5240 <_strtod_r+0xc38>)
    511e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    5120:	403b      	ands	r3, r7
    5122:	429d      	cmp	r5, r3
    5124:	d12c      	bne.n	5180 <_strtod_r+0xb78>
    5126:	990d      	ldr	r1, [sp, #52]	; 0x34
    5128:	980c      	ldr	r0, [sp, #48]	; 0x30
    512a:	f005 fe11 	bl	ad50 <__aeabi_d2iz>
    512e:	f005 fe43 	bl	adb8 <__aeabi_i2d>
    5132:	1c02      	adds	r2, r0, #0
    5134:	1c0b      	adds	r3, r1, #0
    5136:	980c      	ldr	r0, [sp, #48]	; 0x30
    5138:	990d      	ldr	r1, [sp, #52]	; 0x34
    513a:	f005 fad5 	bl	a6e8 <__aeabi_dsub>
    513e:	1c04      	adds	r4, r0, #0
    5140:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5142:	1c0d      	adds	r5, r1, #0
    5144:	2800      	cmp	r0, #0
    5146:	d104      	bne.n	5152 <_strtod_r+0xb4a>
    5148:	2e00      	cmp	r6, #0
    514a:	d102      	bne.n	5152 <_strtod_r+0xb4a>
    514c:	9912      	ldr	r1, [sp, #72]	; 0x48
    514e:	030b      	lsls	r3, r1, #12
    5150:	d00e      	beq.n	5170 <_strtod_r+0xb68>
    5152:	1c20      	adds	r0, r4, #0
    5154:	1c29      	adds	r1, r5, #0
    5156:	4a34      	ldr	r2, [pc, #208]	; (5228 <_strtod_r+0xc20>)
    5158:	4b34      	ldr	r3, [pc, #208]	; (522c <_strtod_r+0xc24>)
    515a:	f003 f92f 	bl	83bc <__aeabi_dcmplt>
    515e:	2800      	cmp	r0, #0
    5160:	d134      	bne.n	51cc <_strtod_r+0xbc4>
    5162:	1c20      	adds	r0, r4, #0
    5164:	1c29      	adds	r1, r5, #0
    5166:	4a32      	ldr	r2, [pc, #200]	; (5230 <_strtod_r+0xc28>)
    5168:	4b32      	ldr	r3, [pc, #200]	; (5234 <_strtod_r+0xc2c>)
    516a:	f003 f93b 	bl	83e4 <__aeabi_dcmpgt>
    516e:	e005      	b.n	517c <_strtod_r+0xb74>
    5170:	1c20      	adds	r0, r4, #0
    5172:	1c29      	adds	r1, r5, #0
    5174:	4a30      	ldr	r2, [pc, #192]	; (5238 <_strtod_r+0xc30>)
    5176:	4b31      	ldr	r3, [pc, #196]	; (523c <_strtod_r+0xc34>)
    5178:	f003 f920 	bl	83bc <__aeabi_dcmplt>
    517c:	2800      	cmp	r0, #0
    517e:	d125      	bne.n	51cc <_strtod_r+0xbc4>
    5180:	9808      	ldr	r0, [sp, #32]
    5182:	991c      	ldr	r1, [sp, #112]	; 0x70
    5184:	f002 faf3 	bl	776e <_Bfree>
    5188:	9808      	ldr	r0, [sp, #32]
    518a:	990e      	ldr	r1, [sp, #56]	; 0x38
    518c:	f002 faef 	bl	776e <_Bfree>
    5190:	9808      	ldr	r0, [sp, #32]
    5192:	9909      	ldr	r1, [sp, #36]	; 0x24
    5194:	f002 faeb 	bl	776e <_Bfree>
    5198:	9808      	ldr	r0, [sp, #32]
    519a:	9907      	ldr	r1, [sp, #28]
    519c:	f002 fae7 	bl	776e <_Bfree>
    51a0:	e55a      	b.n	4c58 <_strtod_r+0x650>
    51a2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    51a4:	2c00      	cmp	r4, #0
    51a6:	d011      	beq.n	51cc <_strtod_r+0xbc4>
    51a8:	4d2a      	ldr	r5, [pc, #168]	; (5254 <_strtod_r+0xc4c>)
    51aa:	2000      	movs	r0, #0
    51ac:	9014      	str	r0, [sp, #80]	; 0x50
    51ae:	9515      	str	r5, [sp, #84]	; 0x54
    51b0:	1c30      	adds	r0, r6, #0
    51b2:	1c39      	adds	r1, r7, #0
    51b4:	9a14      	ldr	r2, [sp, #80]	; 0x50
    51b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    51b8:	f005 f806 	bl	a1c8 <__aeabi_dmul>
    51bc:	1c06      	adds	r6, r0, #0
    51be:	1c0f      	adds	r7, r1, #0
    51c0:	d104      	bne.n	51cc <_strtod_r+0xbc4>
    51c2:	2800      	cmp	r0, #0
    51c4:	d102      	bne.n	51cc <_strtod_r+0xbc4>
    51c6:	9c08      	ldr	r4, [sp, #32]
    51c8:	2322      	movs	r3, #34	; 0x22
    51ca:	6023      	str	r3, [r4, #0]
    51cc:	9808      	ldr	r0, [sp, #32]
    51ce:	991c      	ldr	r1, [sp, #112]	; 0x70
    51d0:	f002 facd 	bl	776e <_Bfree>
    51d4:	9808      	ldr	r0, [sp, #32]
    51d6:	990e      	ldr	r1, [sp, #56]	; 0x38
    51d8:	f002 fac9 	bl	776e <_Bfree>
    51dc:	9808      	ldr	r0, [sp, #32]
    51de:	9909      	ldr	r1, [sp, #36]	; 0x24
    51e0:	f002 fac5 	bl	776e <_Bfree>
    51e4:	9808      	ldr	r0, [sp, #32]
    51e6:	9910      	ldr	r1, [sp, #64]	; 0x40
    51e8:	f002 fac1 	bl	776e <_Bfree>
    51ec:	9808      	ldr	r0, [sp, #32]
    51ee:	9907      	ldr	r1, [sp, #28]
    51f0:	f002 fabd 	bl	776e <_Bfree>
    51f4:	9d19      	ldr	r5, [sp, #100]	; 0x64
    51f6:	2d00      	cmp	r5, #0
    51f8:	d001      	beq.n	51fe <_strtod_r+0xbf6>
    51fa:	981b      	ldr	r0, [sp, #108]	; 0x6c
    51fc:	6028      	str	r0, [r5, #0]
    51fe:	9c16      	ldr	r4, [sp, #88]	; 0x58
    5200:	1c32      	adds	r2, r6, #0
    5202:	1c3b      	adds	r3, r7, #0
    5204:	2c00      	cmp	r4, #0
    5206:	d002      	beq.n	520e <_strtod_r+0xc06>
    5208:	2580      	movs	r5, #128	; 0x80
    520a:	062d      	lsls	r5, r5, #24
    520c:	197b      	adds	r3, r7, r5
    520e:	1c10      	adds	r0, r2, #0
    5210:	1c19      	adds	r1, r3, #0
    5212:	b021      	add	sp, #132	; 0x84
    5214:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5216:	46c0      	nop			; (mov r8, r8)
    5218:	00000000 	.word	0x00000000
    521c:	3fe00000 	.word	0x3fe00000
    5220:	ffc00000 	.word	0xffc00000
    5224:	41dfffff 	.word	0x41dfffff
    5228:	94a03595 	.word	0x94a03595
    522c:	3fdfffff 	.word	0x3fdfffff
    5230:	35afe535 	.word	0x35afe535
    5234:	3fe00000 	.word	0x3fe00000
    5238:	94a03595 	.word	0x94a03595
    523c:	3fcfffff 	.word	0x3fcfffff
    5240:	7ff00000 	.word	0x7ff00000
    5244:	7fe00000 	.word	0x7fe00000
    5248:	fcb00000 	.word	0xfcb00000
    524c:	7c9fffff 	.word	0x7c9fffff
    5250:	7fefffff 	.word	0x7fefffff
    5254:	39500000 	.word	0x39500000

00005258 <strtod>:
    5258:	b508      	push	{r3, lr}
    525a:	1c0a      	adds	r2, r1, #0
    525c:	4903      	ldr	r1, [pc, #12]	; (526c <strtod+0x14>)
    525e:	1c03      	adds	r3, r0, #0
    5260:	6808      	ldr	r0, [r1, #0]
    5262:	1c19      	adds	r1, r3, #0
    5264:	f7ff f9d0 	bl	4608 <_strtod_r>
    5268:	bd08      	pop	{r3, pc}
    526a:	46c0      	nop			; (mov r8, r8)
    526c:	20000070 	.word	0x20000070

00005270 <_strtol_r>:
    5270:	b5f0      	push	{r4, r5, r6, r7, lr}
    5272:	1c1d      	adds	r5, r3, #0
    5274:	4b42      	ldr	r3, [pc, #264]	; (5380 <_strtol_r+0x110>)
    5276:	b087      	sub	sp, #28
    5278:	681b      	ldr	r3, [r3, #0]
    527a:	9005      	str	r0, [sp, #20]
    527c:	9302      	str	r3, [sp, #8]
    527e:	9103      	str	r1, [sp, #12]
    5280:	9201      	str	r2, [sp, #4]
    5282:	1c0b      	adds	r3, r1, #0
    5284:	781c      	ldrb	r4, [r3, #0]
    5286:	9f02      	ldr	r7, [sp, #8]
    5288:	1c5e      	adds	r6, r3, #1
    528a:	193a      	adds	r2, r7, r4
    528c:	7851      	ldrb	r1, [r2, #1]
    528e:	2208      	movs	r2, #8
    5290:	400a      	ands	r2, r1
    5292:	d001      	beq.n	5298 <_strtol_r+0x28>
    5294:	1c33      	adds	r3, r6, #0
    5296:	e7f5      	b.n	5284 <_strtol_r+0x14>
    5298:	2c2d      	cmp	r4, #45	; 0x2d
    529a:	d104      	bne.n	52a6 <_strtol_r+0x36>
    529c:	2701      	movs	r7, #1
    529e:	1c9e      	adds	r6, r3, #2
    52a0:	785c      	ldrb	r4, [r3, #1]
    52a2:	9700      	str	r7, [sp, #0]
    52a4:	e004      	b.n	52b0 <_strtol_r+0x40>
    52a6:	9200      	str	r2, [sp, #0]
    52a8:	2c2b      	cmp	r4, #43	; 0x2b
    52aa:	d101      	bne.n	52b0 <_strtol_r+0x40>
    52ac:	785c      	ldrb	r4, [r3, #1]
    52ae:	1c9e      	adds	r6, r3, #2
    52b0:	2310      	movs	r3, #16
    52b2:	1c2a      	adds	r2, r5, #0
    52b4:	439a      	bics	r2, r3
    52b6:	d111      	bne.n	52dc <_strtol_r+0x6c>
    52b8:	2c30      	cmp	r4, #48	; 0x30
    52ba:	d108      	bne.n	52ce <_strtol_r+0x5e>
    52bc:	7832      	ldrb	r2, [r6, #0]
    52be:	2120      	movs	r1, #32
    52c0:	438a      	bics	r2, r1
    52c2:	2a58      	cmp	r2, #88	; 0x58
    52c4:	d107      	bne.n	52d6 <_strtol_r+0x66>
    52c6:	7874      	ldrb	r4, [r6, #1]
    52c8:	1c1d      	adds	r5, r3, #0
    52ca:	3602      	adds	r6, #2
    52cc:	e006      	b.n	52dc <_strtol_r+0x6c>
    52ce:	2d00      	cmp	r5, #0
    52d0:	d104      	bne.n	52dc <_strtol_r+0x6c>
    52d2:	250a      	movs	r5, #10
    52d4:	e002      	b.n	52dc <_strtol_r+0x6c>
    52d6:	2d00      	cmp	r5, #0
    52d8:	d100      	bne.n	52dc <_strtol_r+0x6c>
    52da:	2508      	movs	r5, #8
    52dc:	9f00      	ldr	r7, [sp, #0]
    52de:	1c29      	adds	r1, r5, #0
    52e0:	427b      	negs	r3, r7
    52e2:	417b      	adcs	r3, r7
    52e4:	2780      	movs	r7, #128	; 0x80
    52e6:	063f      	lsls	r7, r7, #24
    52e8:	1aff      	subs	r7, r7, r3
    52ea:	1c38      	adds	r0, r7, #0
    52ec:	f002 ffe4 	bl	82b8 <__aeabi_uidivmod>
    52f0:	1c38      	adds	r0, r7, #0
    52f2:	9104      	str	r1, [sp, #16]
    52f4:	1c29      	adds	r1, r5, #0
    52f6:	f002 ff9b 	bl	8230 <__aeabi_uidiv>
    52fa:	2300      	movs	r3, #0
    52fc:	1c02      	adds	r2, r0, #0
    52fe:	1c18      	adds	r0, r3, #0
    5300:	9f02      	ldr	r7, [sp, #8]
    5302:	1939      	adds	r1, r7, r4
    5304:	7849      	ldrb	r1, [r1, #1]
    5306:	074f      	lsls	r7, r1, #29
    5308:	d501      	bpl.n	530e <_strtol_r+0x9e>
    530a:	3c30      	subs	r4, #48	; 0x30
    530c:	e007      	b.n	531e <_strtol_r+0xae>
    530e:	2703      	movs	r7, #3
    5310:	400f      	ands	r7, r1
    5312:	d017      	beq.n	5344 <_strtol_r+0xd4>
    5314:	2157      	movs	r1, #87	; 0x57
    5316:	2f01      	cmp	r7, #1
    5318:	d100      	bne.n	531c <_strtol_r+0xac>
    531a:	2137      	movs	r1, #55	; 0x37
    531c:	1a64      	subs	r4, r4, r1
    531e:	42ac      	cmp	r4, r5
    5320:	da10      	bge.n	5344 <_strtol_r+0xd4>
    5322:	1c59      	adds	r1, r3, #1
    5324:	d00b      	beq.n	533e <_strtol_r+0xce>
    5326:	4290      	cmp	r0, r2
    5328:	d807      	bhi.n	533a <_strtol_r+0xca>
    532a:	d102      	bne.n	5332 <_strtol_r+0xc2>
    532c:	9f04      	ldr	r7, [sp, #16]
    532e:	42bc      	cmp	r4, r7
    5330:	dc03      	bgt.n	533a <_strtol_r+0xca>
    5332:	4368      	muls	r0, r5
    5334:	2301      	movs	r3, #1
    5336:	1820      	adds	r0, r4, r0
    5338:	e001      	b.n	533e <_strtol_r+0xce>
    533a:	2301      	movs	r3, #1
    533c:	425b      	negs	r3, r3
    533e:	7834      	ldrb	r4, [r6, #0]
    5340:	3601      	adds	r6, #1
    5342:	e7dd      	b.n	5300 <_strtol_r+0x90>
    5344:	9f00      	ldr	r7, [sp, #0]
    5346:	1c59      	adds	r1, r3, #1
    5348:	d10b      	bne.n	5362 <_strtol_r+0xf2>
    534a:	2080      	movs	r0, #128	; 0x80
    534c:	427b      	negs	r3, r7
    534e:	417b      	adcs	r3, r7
    5350:	0600      	lsls	r0, r0, #24
    5352:	9f05      	ldr	r7, [sp, #20]
    5354:	1ac0      	subs	r0, r0, r3
    5356:	2322      	movs	r3, #34	; 0x22
    5358:	603b      	str	r3, [r7, #0]
    535a:	9f01      	ldr	r7, [sp, #4]
    535c:	2f00      	cmp	r7, #0
    535e:	d109      	bne.n	5374 <_strtol_r+0x104>
    5360:	e00b      	b.n	537a <_strtol_r+0x10a>
    5362:	2f00      	cmp	r7, #0
    5364:	d000      	beq.n	5368 <_strtol_r+0xf8>
    5366:	4240      	negs	r0, r0
    5368:	9f01      	ldr	r7, [sp, #4]
    536a:	2f00      	cmp	r7, #0
    536c:	d005      	beq.n	537a <_strtol_r+0x10a>
    536e:	9a03      	ldr	r2, [sp, #12]
    5370:	2b00      	cmp	r3, #0
    5372:	d000      	beq.n	5376 <_strtol_r+0x106>
    5374:	1e72      	subs	r2, r6, #1
    5376:	9f01      	ldr	r7, [sp, #4]
    5378:	603a      	str	r2, [r7, #0]
    537a:	b007      	add	sp, #28
    537c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    537e:	46c0      	nop			; (mov r8, r8)
    5380:	20000074 	.word	0x20000074

00005384 <strtol>:
    5384:	b538      	push	{r3, r4, r5, lr}
    5386:	1c13      	adds	r3, r2, #0
    5388:	4a04      	ldr	r2, [pc, #16]	; (539c <strtol+0x18>)
    538a:	1c05      	adds	r5, r0, #0
    538c:	1c0c      	adds	r4, r1, #0
    538e:	6810      	ldr	r0, [r2, #0]
    5390:	1c29      	adds	r1, r5, #0
    5392:	1c22      	adds	r2, r4, #0
    5394:	f7ff ff6c 	bl	5270 <_strtol_r>
    5398:	bd38      	pop	{r3, r4, r5, pc}
    539a:	46c0      	nop			; (mov r8, r8)
    539c:	20000070 	.word	0x20000070

000053a0 <__sfputc_r>:
    53a0:	6893      	ldr	r3, [r2, #8]
    53a2:	b510      	push	{r4, lr}
    53a4:	3b01      	subs	r3, #1
    53a6:	6093      	str	r3, [r2, #8]
    53a8:	2b00      	cmp	r3, #0
    53aa:	da05      	bge.n	53b8 <__sfputc_r+0x18>
    53ac:	6994      	ldr	r4, [r2, #24]
    53ae:	42a3      	cmp	r3, r4
    53b0:	db08      	blt.n	53c4 <__sfputc_r+0x24>
    53b2:	b2cb      	uxtb	r3, r1
    53b4:	2b0a      	cmp	r3, #10
    53b6:	d005      	beq.n	53c4 <__sfputc_r+0x24>
    53b8:	6813      	ldr	r3, [r2, #0]
    53ba:	1c58      	adds	r0, r3, #1
    53bc:	6010      	str	r0, [r2, #0]
    53be:	7019      	strb	r1, [r3, #0]
    53c0:	b2c8      	uxtb	r0, r1
    53c2:	e001      	b.n	53c8 <__sfputc_r+0x28>
    53c4:	f000 fd72 	bl	5eac <__swbuf_r>
    53c8:	bd10      	pop	{r4, pc}

000053ca <__sfputs_r>:
    53ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    53cc:	1c06      	adds	r6, r0, #0
    53ce:	1c0f      	adds	r7, r1, #0
    53d0:	1c14      	adds	r4, r2, #0
    53d2:	18d5      	adds	r5, r2, r3
    53d4:	42ac      	cmp	r4, r5
    53d6:	d008      	beq.n	53ea <__sfputs_r+0x20>
    53d8:	7821      	ldrb	r1, [r4, #0]
    53da:	1c30      	adds	r0, r6, #0
    53dc:	1c3a      	adds	r2, r7, #0
    53de:	f7ff ffdf 	bl	53a0 <__sfputc_r>
    53e2:	3401      	adds	r4, #1
    53e4:	1c43      	adds	r3, r0, #1
    53e6:	d1f5      	bne.n	53d4 <__sfputs_r+0xa>
    53e8:	e000      	b.n	53ec <__sfputs_r+0x22>
    53ea:	2000      	movs	r0, #0
    53ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000053f0 <_vfiprintf_r>:
    53f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    53f2:	b09f      	sub	sp, #124	; 0x7c
    53f4:	1c06      	adds	r6, r0, #0
    53f6:	1c0f      	adds	r7, r1, #0
    53f8:	9203      	str	r2, [sp, #12]
    53fa:	9305      	str	r3, [sp, #20]
    53fc:	2800      	cmp	r0, #0
    53fe:	d004      	beq.n	540a <_vfiprintf_r+0x1a>
    5400:	6981      	ldr	r1, [r0, #24]
    5402:	2900      	cmp	r1, #0
    5404:	d101      	bne.n	540a <_vfiprintf_r+0x1a>
    5406:	f001 fd8d 	bl	6f24 <__sinit>
    540a:	4b75      	ldr	r3, [pc, #468]	; (55e0 <_vfiprintf_r+0x1f0>)
    540c:	429f      	cmp	r7, r3
    540e:	d101      	bne.n	5414 <_vfiprintf_r+0x24>
    5410:	6877      	ldr	r7, [r6, #4]
    5412:	e008      	b.n	5426 <_vfiprintf_r+0x36>
    5414:	4b73      	ldr	r3, [pc, #460]	; (55e4 <_vfiprintf_r+0x1f4>)
    5416:	429f      	cmp	r7, r3
    5418:	d101      	bne.n	541e <_vfiprintf_r+0x2e>
    541a:	68b7      	ldr	r7, [r6, #8]
    541c:	e003      	b.n	5426 <_vfiprintf_r+0x36>
    541e:	4b72      	ldr	r3, [pc, #456]	; (55e8 <_vfiprintf_r+0x1f8>)
    5420:	429f      	cmp	r7, r3
    5422:	d100      	bne.n	5426 <_vfiprintf_r+0x36>
    5424:	68f7      	ldr	r7, [r6, #12]
    5426:	89bb      	ldrh	r3, [r7, #12]
    5428:	071a      	lsls	r2, r3, #28
    542a:	d50a      	bpl.n	5442 <_vfiprintf_r+0x52>
    542c:	693b      	ldr	r3, [r7, #16]
    542e:	2b00      	cmp	r3, #0
    5430:	d007      	beq.n	5442 <_vfiprintf_r+0x52>
    5432:	ad06      	add	r5, sp, #24
    5434:	2300      	movs	r3, #0
    5436:	616b      	str	r3, [r5, #20]
    5438:	2320      	movs	r3, #32
    543a:	766b      	strb	r3, [r5, #25]
    543c:	2330      	movs	r3, #48	; 0x30
    543e:	76ab      	strb	r3, [r5, #26]
    5440:	e03b      	b.n	54ba <_vfiprintf_r+0xca>
    5442:	1c30      	adds	r0, r6, #0
    5444:	1c39      	adds	r1, r7, #0
    5446:	f000 fd89 	bl	5f5c <__swsetup_r>
    544a:	2800      	cmp	r0, #0
    544c:	d0f1      	beq.n	5432 <_vfiprintf_r+0x42>
    544e:	2001      	movs	r0, #1
    5450:	4240      	negs	r0, r0
    5452:	e0c2      	b.n	55da <_vfiprintf_r+0x1ea>
    5454:	9a05      	ldr	r2, [sp, #20]
    5456:	1d11      	adds	r1, r2, #4
    5458:	6812      	ldr	r2, [r2, #0]
    545a:	9105      	str	r1, [sp, #20]
    545c:	2a00      	cmp	r2, #0
    545e:	db76      	blt.n	554e <_vfiprintf_r+0x15e>
    5460:	9209      	str	r2, [sp, #36]	; 0x24
    5462:	3401      	adds	r4, #1
    5464:	7823      	ldrb	r3, [r4, #0]
    5466:	2b2e      	cmp	r3, #46	; 0x2e
    5468:	d100      	bne.n	546c <_vfiprintf_r+0x7c>
    546a:	e081      	b.n	5570 <_vfiprintf_r+0x180>
    546c:	7821      	ldrb	r1, [r4, #0]
    546e:	485f      	ldr	r0, [pc, #380]	; (55ec <_vfiprintf_r+0x1fc>)
    5470:	2203      	movs	r2, #3
    5472:	f002 f939 	bl	76e8 <memchr>
    5476:	2800      	cmp	r0, #0
    5478:	d007      	beq.n	548a <_vfiprintf_r+0x9a>
    547a:	495c      	ldr	r1, [pc, #368]	; (55ec <_vfiprintf_r+0x1fc>)
    547c:	682a      	ldr	r2, [r5, #0]
    547e:	1a43      	subs	r3, r0, r1
    5480:	2040      	movs	r0, #64	; 0x40
    5482:	4098      	lsls	r0, r3
    5484:	4310      	orrs	r0, r2
    5486:	6028      	str	r0, [r5, #0]
    5488:	3401      	adds	r4, #1
    548a:	7821      	ldrb	r1, [r4, #0]
    548c:	1c63      	adds	r3, r4, #1
    548e:	4858      	ldr	r0, [pc, #352]	; (55f0 <_vfiprintf_r+0x200>)
    5490:	2206      	movs	r2, #6
    5492:	9303      	str	r3, [sp, #12]
    5494:	7629      	strb	r1, [r5, #24]
    5496:	f002 f927 	bl	76e8 <memchr>
    549a:	2800      	cmp	r0, #0
    549c:	d100      	bne.n	54a0 <_vfiprintf_r+0xb0>
    549e:	e08a      	b.n	55b6 <_vfiprintf_r+0x1c6>
    54a0:	4b54      	ldr	r3, [pc, #336]	; (55f4 <_vfiprintf_r+0x204>)
    54a2:	2b00      	cmp	r3, #0
    54a4:	d17e      	bne.n	55a4 <_vfiprintf_r+0x1b4>
    54a6:	9b05      	ldr	r3, [sp, #20]
    54a8:	2207      	movs	r2, #7
    54aa:	3307      	adds	r3, #7
    54ac:	4393      	bics	r3, r2
    54ae:	3308      	adds	r3, #8
    54b0:	9305      	str	r3, [sp, #20]
    54b2:	696a      	ldr	r2, [r5, #20]
    54b4:	9904      	ldr	r1, [sp, #16]
    54b6:	1853      	adds	r3, r2, r1
    54b8:	616b      	str	r3, [r5, #20]
    54ba:	9c03      	ldr	r4, [sp, #12]
    54bc:	7823      	ldrb	r3, [r4, #0]
    54be:	2b00      	cmp	r3, #0
    54c0:	d104      	bne.n	54cc <_vfiprintf_r+0xdc>
    54c2:	9903      	ldr	r1, [sp, #12]
    54c4:	1a61      	subs	r1, r4, r1
    54c6:	9102      	str	r1, [sp, #8]
    54c8:	d010      	beq.n	54ec <_vfiprintf_r+0xfc>
    54ca:	e003      	b.n	54d4 <_vfiprintf_r+0xe4>
    54cc:	2b25      	cmp	r3, #37	; 0x25
    54ce:	d0f8      	beq.n	54c2 <_vfiprintf_r+0xd2>
    54d0:	3401      	adds	r4, #1
    54d2:	e7f3      	b.n	54bc <_vfiprintf_r+0xcc>
    54d4:	1c30      	adds	r0, r6, #0
    54d6:	1c39      	adds	r1, r7, #0
    54d8:	9a03      	ldr	r2, [sp, #12]
    54da:	9b02      	ldr	r3, [sp, #8]
    54dc:	f7ff ff75 	bl	53ca <__sfputs_r>
    54e0:	3001      	adds	r0, #1
    54e2:	d075      	beq.n	55d0 <_vfiprintf_r+0x1e0>
    54e4:	696a      	ldr	r2, [r5, #20]
    54e6:	9902      	ldr	r1, [sp, #8]
    54e8:	1853      	adds	r3, r2, r1
    54ea:	616b      	str	r3, [r5, #20]
    54ec:	7823      	ldrb	r3, [r4, #0]
    54ee:	2b00      	cmp	r3, #0
    54f0:	d06e      	beq.n	55d0 <_vfiprintf_r+0x1e0>
    54f2:	2201      	movs	r2, #1
    54f4:	4252      	negs	r2, r2
    54f6:	606a      	str	r2, [r5, #4]
    54f8:	466a      	mov	r2, sp
    54fa:	2300      	movs	r3, #0
    54fc:	325b      	adds	r2, #91	; 0x5b
    54fe:	3401      	adds	r4, #1
    5500:	602b      	str	r3, [r5, #0]
    5502:	60eb      	str	r3, [r5, #12]
    5504:	60ab      	str	r3, [r5, #8]
    5506:	7013      	strb	r3, [r2, #0]
    5508:	65ab      	str	r3, [r5, #88]	; 0x58
    550a:	7821      	ldrb	r1, [r4, #0]
    550c:	483a      	ldr	r0, [pc, #232]	; (55f8 <_vfiprintf_r+0x208>)
    550e:	2205      	movs	r2, #5
    5510:	f002 f8ea 	bl	76e8 <memchr>
    5514:	2800      	cmp	r0, #0
    5516:	d008      	beq.n	552a <_vfiprintf_r+0x13a>
    5518:	4a37      	ldr	r2, [pc, #220]	; (55f8 <_vfiprintf_r+0x208>)
    551a:	3401      	adds	r4, #1
    551c:	1a83      	subs	r3, r0, r2
    551e:	2001      	movs	r0, #1
    5520:	4098      	lsls	r0, r3
    5522:	682b      	ldr	r3, [r5, #0]
    5524:	4318      	orrs	r0, r3
    5526:	6028      	str	r0, [r5, #0]
    5528:	e7ef      	b.n	550a <_vfiprintf_r+0x11a>
    552a:	682b      	ldr	r3, [r5, #0]
    552c:	06d9      	lsls	r1, r3, #27
    552e:	d503      	bpl.n	5538 <_vfiprintf_r+0x148>
    5530:	466a      	mov	r2, sp
    5532:	2120      	movs	r1, #32
    5534:	325b      	adds	r2, #91	; 0x5b
    5536:	7011      	strb	r1, [r2, #0]
    5538:	071a      	lsls	r2, r3, #28
    553a:	d503      	bpl.n	5544 <_vfiprintf_r+0x154>
    553c:	466a      	mov	r2, sp
    553e:	212b      	movs	r1, #43	; 0x2b
    5540:	325b      	adds	r2, #91	; 0x5b
    5542:	7011      	strb	r1, [r2, #0]
    5544:	7822      	ldrb	r2, [r4, #0]
    5546:	2a2a      	cmp	r2, #42	; 0x2a
    5548:	d084      	beq.n	5454 <_vfiprintf_r+0x64>
    554a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    554c:	e005      	b.n	555a <_vfiprintf_r+0x16a>
    554e:	4252      	negs	r2, r2
    5550:	60ea      	str	r2, [r5, #12]
    5552:	2202      	movs	r2, #2
    5554:	4313      	orrs	r3, r2
    5556:	602b      	str	r3, [r5, #0]
    5558:	e783      	b.n	5462 <_vfiprintf_r+0x72>
    555a:	7822      	ldrb	r2, [r4, #0]
    555c:	3a30      	subs	r2, #48	; 0x30
    555e:	2a09      	cmp	r2, #9
    5560:	d804      	bhi.n	556c <_vfiprintf_r+0x17c>
    5562:	210a      	movs	r1, #10
    5564:	434b      	muls	r3, r1
    5566:	3401      	adds	r4, #1
    5568:	189b      	adds	r3, r3, r2
    556a:	e7f6      	b.n	555a <_vfiprintf_r+0x16a>
    556c:	9309      	str	r3, [sp, #36]	; 0x24
    556e:	e779      	b.n	5464 <_vfiprintf_r+0x74>
    5570:	7863      	ldrb	r3, [r4, #1]
    5572:	2b2a      	cmp	r3, #42	; 0x2a
    5574:	d109      	bne.n	558a <_vfiprintf_r+0x19a>
    5576:	9b05      	ldr	r3, [sp, #20]
    5578:	3402      	adds	r4, #2
    557a:	1d1a      	adds	r2, r3, #4
    557c:	681b      	ldr	r3, [r3, #0]
    557e:	9205      	str	r2, [sp, #20]
    5580:	2b00      	cmp	r3, #0
    5582:	da0d      	bge.n	55a0 <_vfiprintf_r+0x1b0>
    5584:	2301      	movs	r3, #1
    5586:	425b      	negs	r3, r3
    5588:	e00a      	b.n	55a0 <_vfiprintf_r+0x1b0>
    558a:	3401      	adds	r4, #1
    558c:	2300      	movs	r3, #0
    558e:	7822      	ldrb	r2, [r4, #0]
    5590:	3a30      	subs	r2, #48	; 0x30
    5592:	2a09      	cmp	r2, #9
    5594:	d804      	bhi.n	55a0 <_vfiprintf_r+0x1b0>
    5596:	210a      	movs	r1, #10
    5598:	434b      	muls	r3, r1
    559a:	3401      	adds	r4, #1
    559c:	189b      	adds	r3, r3, r2
    559e:	e7f6      	b.n	558e <_vfiprintf_r+0x19e>
    55a0:	9307      	str	r3, [sp, #28]
    55a2:	e763      	b.n	546c <_vfiprintf_r+0x7c>
    55a4:	ab05      	add	r3, sp, #20
    55a6:	9300      	str	r3, [sp, #0]
    55a8:	1c30      	adds	r0, r6, #0
    55aa:	1c29      	adds	r1, r5, #0
    55ac:	1c3a      	adds	r2, r7, #0
    55ae:	4b13      	ldr	r3, [pc, #76]	; (55fc <_vfiprintf_r+0x20c>)
    55b0:	f000 f8c6 	bl	5740 <_printf_float>
    55b4:	e007      	b.n	55c6 <_vfiprintf_r+0x1d6>
    55b6:	ab05      	add	r3, sp, #20
    55b8:	9300      	str	r3, [sp, #0]
    55ba:	1c30      	adds	r0, r6, #0
    55bc:	1c29      	adds	r1, r5, #0
    55be:	1c3a      	adds	r2, r7, #0
    55c0:	4b0e      	ldr	r3, [pc, #56]	; (55fc <_vfiprintf_r+0x20c>)
    55c2:	f000 fb5d 	bl	5c80 <_printf_i>
    55c6:	9004      	str	r0, [sp, #16]
    55c8:	9904      	ldr	r1, [sp, #16]
    55ca:	3101      	adds	r1, #1
    55cc:	d000      	beq.n	55d0 <_vfiprintf_r+0x1e0>
    55ce:	e770      	b.n	54b2 <_vfiprintf_r+0xc2>
    55d0:	89bb      	ldrh	r3, [r7, #12]
    55d2:	065a      	lsls	r2, r3, #25
    55d4:	d500      	bpl.n	55d8 <_vfiprintf_r+0x1e8>
    55d6:	e73a      	b.n	544e <_vfiprintf_r+0x5e>
    55d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    55da:	b01f      	add	sp, #124	; 0x7c
    55dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55de:	46c0      	nop			; (mov r8, r8)
    55e0:	0000b73c 	.word	0x0000b73c
    55e4:	0000b75c 	.word	0x0000b75c
    55e8:	0000b77c 	.word	0x0000b77c
    55ec:	0000b5ee 	.word	0x0000b5ee
    55f0:	0000b5f2 	.word	0x0000b5f2
    55f4:	00005741 	.word	0x00005741
    55f8:	0000b5e8 	.word	0x0000b5e8
    55fc:	000053cb 	.word	0x000053cb

00005600 <__cvt>:
    5600:	b5f0      	push	{r4, r5, r6, r7, lr}
    5602:	b08b      	sub	sp, #44	; 0x2c
    5604:	1c16      	adds	r6, r2, #0
    5606:	1c1c      	adds	r4, r3, #0
    5608:	9912      	ldr	r1, [sp, #72]	; 0x48
    560a:	d504      	bpl.n	5616 <__cvt+0x16>
    560c:	2280      	movs	r2, #128	; 0x80
    560e:	0612      	lsls	r2, r2, #24
    5610:	18a4      	adds	r4, r4, r2
    5612:	232d      	movs	r3, #45	; 0x2d
    5614:	e000      	b.n	5618 <__cvt+0x18>
    5616:	2300      	movs	r3, #0
    5618:	9f14      	ldr	r7, [sp, #80]	; 0x50
    561a:	700b      	strb	r3, [r1, #0]
    561c:	2320      	movs	r3, #32
    561e:	439f      	bics	r7, r3
    5620:	2f46      	cmp	r7, #70	; 0x46
    5622:	d008      	beq.n	5636 <__cvt+0x36>
    5624:	1c3a      	adds	r2, r7, #0
    5626:	3a45      	subs	r2, #69	; 0x45
    5628:	4251      	negs	r1, r2
    562a:	414a      	adcs	r2, r1
    562c:	9910      	ldr	r1, [sp, #64]	; 0x40
    562e:	2302      	movs	r3, #2
    5630:	1889      	adds	r1, r1, r2
    5632:	9110      	str	r1, [sp, #64]	; 0x40
    5634:	e000      	b.n	5638 <__cvt+0x38>
    5636:	2303      	movs	r3, #3
    5638:	9300      	str	r3, [sp, #0]
    563a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    563c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    563e:	9302      	str	r3, [sp, #8]
    5640:	ab08      	add	r3, sp, #32
    5642:	9303      	str	r3, [sp, #12]
    5644:	ab09      	add	r3, sp, #36	; 0x24
    5646:	9201      	str	r2, [sp, #4]
    5648:	9304      	str	r3, [sp, #16]
    564a:	1c32      	adds	r2, r6, #0
    564c:	1c23      	adds	r3, r4, #0
    564e:	f000 fd83 	bl	6158 <_dtoa_r>
    5652:	1c05      	adds	r5, r0, #0
    5654:	2f47      	cmp	r7, #71	; 0x47
    5656:	d102      	bne.n	565e <__cvt+0x5e>
    5658:	9911      	ldr	r1, [sp, #68]	; 0x44
    565a:	07c9      	lsls	r1, r1, #31
    565c:	d52c      	bpl.n	56b8 <__cvt+0xb8>
    565e:	9910      	ldr	r1, [sp, #64]	; 0x40
    5660:	1869      	adds	r1, r5, r1
    5662:	9107      	str	r1, [sp, #28]
    5664:	2f46      	cmp	r7, #70	; 0x46
    5666:	d114      	bne.n	5692 <__cvt+0x92>
    5668:	782b      	ldrb	r3, [r5, #0]
    566a:	2b30      	cmp	r3, #48	; 0x30
    566c:	d10c      	bne.n	5688 <__cvt+0x88>
    566e:	1c30      	adds	r0, r6, #0
    5670:	1c21      	adds	r1, r4, #0
    5672:	4b16      	ldr	r3, [pc, #88]	; (56cc <__cvt+0xcc>)
    5674:	4a14      	ldr	r2, [pc, #80]	; (56c8 <__cvt+0xc8>)
    5676:	f002 fe9b 	bl	83b0 <__aeabi_dcmpeq>
    567a:	2800      	cmp	r0, #0
    567c:	d104      	bne.n	5688 <__cvt+0x88>
    567e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5680:	2301      	movs	r3, #1
    5682:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5684:	1a9b      	subs	r3, r3, r2
    5686:	600b      	str	r3, [r1, #0]
    5688:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    568a:	9907      	ldr	r1, [sp, #28]
    568c:	6813      	ldr	r3, [r2, #0]
    568e:	18c9      	adds	r1, r1, r3
    5690:	9107      	str	r1, [sp, #28]
    5692:	1c30      	adds	r0, r6, #0
    5694:	1c21      	adds	r1, r4, #0
    5696:	4b0d      	ldr	r3, [pc, #52]	; (56cc <__cvt+0xcc>)
    5698:	4a0b      	ldr	r2, [pc, #44]	; (56c8 <__cvt+0xc8>)
    569a:	f002 fe89 	bl	83b0 <__aeabi_dcmpeq>
    569e:	2800      	cmp	r0, #0
    56a0:	d001      	beq.n	56a6 <__cvt+0xa6>
    56a2:	9a07      	ldr	r2, [sp, #28]
    56a4:	9209      	str	r2, [sp, #36]	; 0x24
    56a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    56a8:	9907      	ldr	r1, [sp, #28]
    56aa:	428b      	cmp	r3, r1
    56ac:	d204      	bcs.n	56b8 <__cvt+0xb8>
    56ae:	1c5a      	adds	r2, r3, #1
    56b0:	9209      	str	r2, [sp, #36]	; 0x24
    56b2:	2230      	movs	r2, #48	; 0x30
    56b4:	701a      	strb	r2, [r3, #0]
    56b6:	e7f6      	b.n	56a6 <__cvt+0xa6>
    56b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    56ba:	1c28      	adds	r0, r5, #0
    56bc:	1b5a      	subs	r2, r3, r5
    56be:	9b15      	ldr	r3, [sp, #84]	; 0x54
    56c0:	601a      	str	r2, [r3, #0]
    56c2:	b00b      	add	sp, #44	; 0x2c
    56c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    56c6:	46c0      	nop			; (mov r8, r8)
	...

000056d0 <__exponent>:
    56d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    56d2:	232b      	movs	r3, #43	; 0x2b
    56d4:	b085      	sub	sp, #20
    56d6:	1c05      	adds	r5, r0, #0
    56d8:	1c0c      	adds	r4, r1, #0
    56da:	7002      	strb	r2, [r0, #0]
    56dc:	1c86      	adds	r6, r0, #2
    56de:	2900      	cmp	r1, #0
    56e0:	da01      	bge.n	56e6 <__exponent+0x16>
    56e2:	424c      	negs	r4, r1
    56e4:	232d      	movs	r3, #45	; 0x2d
    56e6:	706b      	strb	r3, [r5, #1]
    56e8:	2c09      	cmp	r4, #9
    56ea:	dd1e      	ble.n	572a <__exponent+0x5a>
    56ec:	466f      	mov	r7, sp
    56ee:	370e      	adds	r7, #14
    56f0:	1c20      	adds	r0, r4, #0
    56f2:	210a      	movs	r1, #10
    56f4:	9701      	str	r7, [sp, #4]
    56f6:	f002 fe3f 	bl	8378 <__aeabi_idivmod>
    56fa:	3130      	adds	r1, #48	; 0x30
    56fc:	7039      	strb	r1, [r7, #0]
    56fe:	1c20      	adds	r0, r4, #0
    5700:	210a      	movs	r1, #10
    5702:	f002 fde3 	bl	82cc <__aeabi_idiv>
    5706:	3f01      	subs	r7, #1
    5708:	1e04      	subs	r4, r0, #0
    570a:	2c09      	cmp	r4, #9
    570c:	dcf0      	bgt.n	56f0 <__exponent+0x20>
    570e:	9b01      	ldr	r3, [sp, #4]
    5710:	3430      	adds	r4, #48	; 0x30
    5712:	3b01      	subs	r3, #1
    5714:	701c      	strb	r4, [r3, #0]
    5716:	466a      	mov	r2, sp
    5718:	320f      	adds	r2, #15
    571a:	1c30      	adds	r0, r6, #0
    571c:	4293      	cmp	r3, r2
    571e:	d209      	bcs.n	5734 <__exponent+0x64>
    5720:	781a      	ldrb	r2, [r3, #0]
    5722:	3301      	adds	r3, #1
    5724:	7032      	strb	r2, [r6, #0]
    5726:	3601      	adds	r6, #1
    5728:	e7f5      	b.n	5716 <__exponent+0x46>
    572a:	2330      	movs	r3, #48	; 0x30
    572c:	18e4      	adds	r4, r4, r3
    572e:	7033      	strb	r3, [r6, #0]
    5730:	1cb0      	adds	r0, r6, #2
    5732:	7074      	strb	r4, [r6, #1]
    5734:	1b40      	subs	r0, r0, r5
    5736:	b005      	add	sp, #20
    5738:	bdf0      	pop	{r4, r5, r6, r7, pc}
    573a:	0000      	movs	r0, r0
    573c:	0000      	movs	r0, r0
	...

00005740 <_printf_float>:
    5740:	b5f0      	push	{r4, r5, r6, r7, lr}
    5742:	b093      	sub	sp, #76	; 0x4c
    5744:	1c0c      	adds	r4, r1, #0
    5746:	920a      	str	r2, [sp, #40]	; 0x28
    5748:	930b      	str	r3, [sp, #44]	; 0x2c
    574a:	9e18      	ldr	r6, [sp, #96]	; 0x60
    574c:	1c05      	adds	r5, r0, #0
    574e:	f001 ff6d 	bl	762c <_localeconv_r>
    5752:	6800      	ldr	r0, [r0, #0]
    5754:	900c      	str	r0, [sp, #48]	; 0x30
    5756:	f7fe ff11 	bl	457c <strlen>
    575a:	2300      	movs	r3, #0
    575c:	9310      	str	r3, [sp, #64]	; 0x40
    575e:	6833      	ldr	r3, [r6, #0]
    5760:	2207      	movs	r2, #7
    5762:	3307      	adds	r3, #7
    5764:	4393      	bics	r3, r2
    5766:	1c1a      	adds	r2, r3, #0
    5768:	3208      	adds	r2, #8
    576a:	900d      	str	r0, [sp, #52]	; 0x34
    576c:	7e27      	ldrb	r7, [r4, #24]
    576e:	6818      	ldr	r0, [r3, #0]
    5770:	6859      	ldr	r1, [r3, #4]
    5772:	6032      	str	r2, [r6, #0]
    5774:	64a0      	str	r0, [r4, #72]	; 0x48
    5776:	64e1      	str	r1, [r4, #76]	; 0x4c
    5778:	f7fe fdc4 	bl	4304 <__fpclassifyd>
    577c:	2801      	cmp	r0, #1
    577e:	d119      	bne.n	57b4 <_printf_float+0x74>
    5780:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5782:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5784:	4bb9      	ldr	r3, [pc, #740]	; (5a6c <_printf_float+0x32c>)
    5786:	4ab8      	ldr	r2, [pc, #736]	; (5a68 <_printf_float+0x328>)
    5788:	f002 fe18 	bl	83bc <__aeabi_dcmplt>
    578c:	2800      	cmp	r0, #0
    578e:	d003      	beq.n	5798 <_printf_float+0x58>
    5790:	1c23      	adds	r3, r4, #0
    5792:	222d      	movs	r2, #45	; 0x2d
    5794:	3343      	adds	r3, #67	; 0x43
    5796:	701a      	strb	r2, [r3, #0]
    5798:	2f47      	cmp	r7, #71	; 0x47
    579a:	d801      	bhi.n	57a0 <_printf_float+0x60>
    579c:	4eb4      	ldr	r6, [pc, #720]	; (5a70 <_printf_float+0x330>)
    579e:	e000      	b.n	57a2 <_printf_float+0x62>
    57a0:	4eb4      	ldr	r6, [pc, #720]	; (5a74 <_printf_float+0x334>)
    57a2:	2303      	movs	r3, #3
    57a4:	6820      	ldr	r0, [r4, #0]
    57a6:	6123      	str	r3, [r4, #16]
    57a8:	2304      	movs	r3, #4
    57aa:	4398      	bics	r0, r3
    57ac:	2100      	movs	r1, #0
    57ae:	6020      	str	r0, [r4, #0]
    57b0:	9109      	str	r1, [sp, #36]	; 0x24
    57b2:	e091      	b.n	58d8 <_printf_float+0x198>
    57b4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    57b6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    57b8:	f7fe fda4 	bl	4304 <__fpclassifyd>
    57bc:	6823      	ldr	r3, [r4, #0]
    57be:	2800      	cmp	r0, #0
    57c0:	d10c      	bne.n	57dc <_printf_float+0x9c>
    57c2:	2f47      	cmp	r7, #71	; 0x47
    57c4:	d801      	bhi.n	57ca <_printf_float+0x8a>
    57c6:	4eac      	ldr	r6, [pc, #688]	; (5a78 <_printf_float+0x338>)
    57c8:	e000      	b.n	57cc <_printf_float+0x8c>
    57ca:	4eac      	ldr	r6, [pc, #688]	; (5a7c <_printf_float+0x33c>)
    57cc:	2203      	movs	r2, #3
    57ce:	6122      	str	r2, [r4, #16]
    57d0:	2204      	movs	r2, #4
    57d2:	4393      	bics	r3, r2
    57d4:	2200      	movs	r2, #0
    57d6:	6023      	str	r3, [r4, #0]
    57d8:	9209      	str	r2, [sp, #36]	; 0x24
    57da:	e07d      	b.n	58d8 <_printf_float+0x198>
    57dc:	6862      	ldr	r2, [r4, #4]
    57de:	1c56      	adds	r6, r2, #1
    57e0:	d101      	bne.n	57e6 <_printf_float+0xa6>
    57e2:	2206      	movs	r2, #6
    57e4:	e007      	b.n	57f6 <_printf_float+0xb6>
    57e6:	2120      	movs	r1, #32
    57e8:	1c38      	adds	r0, r7, #0
    57ea:	4388      	bics	r0, r1
    57ec:	2847      	cmp	r0, #71	; 0x47
    57ee:	d103      	bne.n	57f8 <_printf_float+0xb8>
    57f0:	2a00      	cmp	r2, #0
    57f2:	d101      	bne.n	57f8 <_printf_float+0xb8>
    57f4:	2201      	movs	r2, #1
    57f6:	6062      	str	r2, [r4, #4]
    57f8:	2280      	movs	r2, #128	; 0x80
    57fa:	00d2      	lsls	r2, r2, #3
    57fc:	4313      	orrs	r3, r2
    57fe:	6023      	str	r3, [r4, #0]
    5800:	9301      	str	r3, [sp, #4]
    5802:	466b      	mov	r3, sp
    5804:	333b      	adds	r3, #59	; 0x3b
    5806:	9302      	str	r3, [sp, #8]
    5808:	ab0f      	add	r3, sp, #60	; 0x3c
    580a:	6861      	ldr	r1, [r4, #4]
    580c:	9303      	str	r3, [sp, #12]
    580e:	ab10      	add	r3, sp, #64	; 0x40
    5810:	9305      	str	r3, [sp, #20]
    5812:	2300      	movs	r3, #0
    5814:	9100      	str	r1, [sp, #0]
    5816:	9306      	str	r3, [sp, #24]
    5818:	9704      	str	r7, [sp, #16]
    581a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    581c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    581e:	1c28      	adds	r0, r5, #0
    5820:	f7ff feee 	bl	5600 <__cvt>
    5824:	2320      	movs	r3, #32
    5826:	1c3a      	adds	r2, r7, #0
    5828:	1c06      	adds	r6, r0, #0
    582a:	439a      	bics	r2, r3
    582c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    582e:	2a47      	cmp	r2, #71	; 0x47
    5830:	d107      	bne.n	5842 <_printf_float+0x102>
    5832:	1ccb      	adds	r3, r1, #3
    5834:	db02      	blt.n	583c <_printf_float+0xfc>
    5836:	6860      	ldr	r0, [r4, #4]
    5838:	4281      	cmp	r1, r0
    583a:	dd2e      	ble.n	589a <_printf_float+0x15a>
    583c:	3f02      	subs	r7, #2
    583e:	b2ff      	uxtb	r7, r7
    5840:	e001      	b.n	5846 <_printf_float+0x106>
    5842:	2f65      	cmp	r7, #101	; 0x65
    5844:	d812      	bhi.n	586c <_printf_float+0x12c>
    5846:	1c20      	adds	r0, r4, #0
    5848:	3901      	subs	r1, #1
    584a:	1c3a      	adds	r2, r7, #0
    584c:	3050      	adds	r0, #80	; 0x50
    584e:	910f      	str	r1, [sp, #60]	; 0x3c
    5850:	f7ff ff3e 	bl	56d0 <__exponent>
    5854:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5856:	9009      	str	r0, [sp, #36]	; 0x24
    5858:	18c2      	adds	r2, r0, r3
    585a:	6122      	str	r2, [r4, #16]
    585c:	2b01      	cmp	r3, #1
    585e:	dc02      	bgt.n	5866 <_printf_float+0x126>
    5860:	6821      	ldr	r1, [r4, #0]
    5862:	07c9      	lsls	r1, r1, #31
    5864:	d52f      	bpl.n	58c6 <_printf_float+0x186>
    5866:	3201      	adds	r2, #1
    5868:	6122      	str	r2, [r4, #16]
    586a:	e02c      	b.n	58c6 <_printf_float+0x186>
    586c:	2f66      	cmp	r7, #102	; 0x66
    586e:	d115      	bne.n	589c <_printf_float+0x15c>
    5870:	6863      	ldr	r3, [r4, #4]
    5872:	2900      	cmp	r1, #0
    5874:	dd08      	ble.n	5888 <_printf_float+0x148>
    5876:	6121      	str	r1, [r4, #16]
    5878:	2b00      	cmp	r3, #0
    587a:	d102      	bne.n	5882 <_printf_float+0x142>
    587c:	6822      	ldr	r2, [r4, #0]
    587e:	07d2      	lsls	r2, r2, #31
    5880:	d51d      	bpl.n	58be <_printf_float+0x17e>
    5882:	3301      	adds	r3, #1
    5884:	18c9      	adds	r1, r1, r3
    5886:	e011      	b.n	58ac <_printf_float+0x16c>
    5888:	2b00      	cmp	r3, #0
    588a:	d103      	bne.n	5894 <_printf_float+0x154>
    588c:	6820      	ldr	r0, [r4, #0]
    588e:	2201      	movs	r2, #1
    5890:	4210      	tst	r0, r2
    5892:	d000      	beq.n	5896 <_printf_float+0x156>
    5894:	1c9a      	adds	r2, r3, #2
    5896:	6122      	str	r2, [r4, #16]
    5898:	e011      	b.n	58be <_printf_float+0x17e>
    589a:	2767      	movs	r7, #103	; 0x67
    589c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    589e:	4291      	cmp	r1, r2
    58a0:	db06      	blt.n	58b0 <_printf_float+0x170>
    58a2:	6822      	ldr	r2, [r4, #0]
    58a4:	6121      	str	r1, [r4, #16]
    58a6:	07d2      	lsls	r2, r2, #31
    58a8:	d509      	bpl.n	58be <_printf_float+0x17e>
    58aa:	3101      	adds	r1, #1
    58ac:	6121      	str	r1, [r4, #16]
    58ae:	e006      	b.n	58be <_printf_float+0x17e>
    58b0:	2301      	movs	r3, #1
    58b2:	2900      	cmp	r1, #0
    58b4:	dc01      	bgt.n	58ba <_printf_float+0x17a>
    58b6:	2302      	movs	r3, #2
    58b8:	1a5b      	subs	r3, r3, r1
    58ba:	18d3      	adds	r3, r2, r3
    58bc:	6123      	str	r3, [r4, #16]
    58be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    58c0:	2000      	movs	r0, #0
    58c2:	65a3      	str	r3, [r4, #88]	; 0x58
    58c4:	9009      	str	r0, [sp, #36]	; 0x24
    58c6:	466b      	mov	r3, sp
    58c8:	333b      	adds	r3, #59	; 0x3b
    58ca:	781b      	ldrb	r3, [r3, #0]
    58cc:	2b00      	cmp	r3, #0
    58ce:	d003      	beq.n	58d8 <_printf_float+0x198>
    58d0:	1c23      	adds	r3, r4, #0
    58d2:	222d      	movs	r2, #45	; 0x2d
    58d4:	3343      	adds	r3, #67	; 0x43
    58d6:	701a      	strb	r2, [r3, #0]
    58d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    58da:	1c28      	adds	r0, r5, #0
    58dc:	9100      	str	r1, [sp, #0]
    58de:	aa11      	add	r2, sp, #68	; 0x44
    58e0:	1c21      	adds	r1, r4, #0
    58e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    58e4:	f000 f958 	bl	5b98 <_printf_common>
    58e8:	3001      	adds	r0, #1
    58ea:	d102      	bne.n	58f2 <_printf_float+0x1b2>
    58ec:	2001      	movs	r0, #1
    58ee:	4240      	negs	r0, r0
    58f0:	e14c      	b.n	5b8c <_printf_float+0x44c>
    58f2:	6822      	ldr	r2, [r4, #0]
    58f4:	0553      	lsls	r3, r2, #21
    58f6:	d404      	bmi.n	5902 <_printf_float+0x1c2>
    58f8:	1c28      	adds	r0, r5, #0
    58fa:	990a      	ldr	r1, [sp, #40]	; 0x28
    58fc:	1c32      	adds	r2, r6, #0
    58fe:	6923      	ldr	r3, [r4, #16]
    5900:	e067      	b.n	59d2 <_printf_float+0x292>
    5902:	2f65      	cmp	r7, #101	; 0x65
    5904:	d800      	bhi.n	5908 <_printf_float+0x1c8>
    5906:	e0e0      	b.n	5aca <_printf_float+0x38a>
    5908:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    590a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    590c:	4b57      	ldr	r3, [pc, #348]	; (5a6c <_printf_float+0x32c>)
    590e:	4a56      	ldr	r2, [pc, #344]	; (5a68 <_printf_float+0x328>)
    5910:	f002 fd4e 	bl	83b0 <__aeabi_dcmpeq>
    5914:	2800      	cmp	r0, #0
    5916:	d02b      	beq.n	5970 <_printf_float+0x230>
    5918:	1c28      	adds	r0, r5, #0
    591a:	990a      	ldr	r1, [sp, #40]	; 0x28
    591c:	4a58      	ldr	r2, [pc, #352]	; (5a80 <_printf_float+0x340>)
    591e:	2301      	movs	r3, #1
    5920:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5922:	47b0      	blx	r6
    5924:	3001      	adds	r0, #1
    5926:	d0e1      	beq.n	58ec <_printf_float+0x1ac>
    5928:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    592a:	9810      	ldr	r0, [sp, #64]	; 0x40
    592c:	4287      	cmp	r7, r0
    592e:	db07      	blt.n	5940 <_printf_float+0x200>
    5930:	6821      	ldr	r1, [r4, #0]
    5932:	07c9      	lsls	r1, r1, #31
    5934:	d404      	bmi.n	5940 <_printf_float+0x200>
    5936:	6827      	ldr	r7, [r4, #0]
    5938:	07bf      	lsls	r7, r7, #30
    593a:	d500      	bpl.n	593e <_printf_float+0x1fe>
    593c:	e10e      	b.n	5b5c <_printf_float+0x41c>
    593e:	e113      	b.n	5b68 <_printf_float+0x428>
    5940:	1c28      	adds	r0, r5, #0
    5942:	990a      	ldr	r1, [sp, #40]	; 0x28
    5944:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5946:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5948:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    594a:	47b0      	blx	r6
    594c:	3001      	adds	r0, #1
    594e:	d0cd      	beq.n	58ec <_printf_float+0x1ac>
    5950:	2600      	movs	r6, #0
    5952:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5954:	3b01      	subs	r3, #1
    5956:	429e      	cmp	r6, r3
    5958:	daed      	bge.n	5936 <_printf_float+0x1f6>
    595a:	1c22      	adds	r2, r4, #0
    595c:	1c28      	adds	r0, r5, #0
    595e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5960:	321a      	adds	r2, #26
    5962:	2301      	movs	r3, #1
    5964:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5966:	47b8      	blx	r7
    5968:	3001      	adds	r0, #1
    596a:	d0bf      	beq.n	58ec <_printf_float+0x1ac>
    596c:	3601      	adds	r6, #1
    596e:	e7f0      	b.n	5952 <_printf_float+0x212>
    5970:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5972:	2800      	cmp	r0, #0
    5974:	dc30      	bgt.n	59d8 <_printf_float+0x298>
    5976:	1c28      	adds	r0, r5, #0
    5978:	990a      	ldr	r1, [sp, #40]	; 0x28
    597a:	4a41      	ldr	r2, [pc, #260]	; (5a80 <_printf_float+0x340>)
    597c:	2301      	movs	r3, #1
    597e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5980:	47b8      	blx	r7
    5982:	3001      	adds	r0, #1
    5984:	d0b2      	beq.n	58ec <_printf_float+0x1ac>
    5986:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5988:	2800      	cmp	r0, #0
    598a:	d105      	bne.n	5998 <_printf_float+0x258>
    598c:	9910      	ldr	r1, [sp, #64]	; 0x40
    598e:	2900      	cmp	r1, #0
    5990:	d102      	bne.n	5998 <_printf_float+0x258>
    5992:	6822      	ldr	r2, [r4, #0]
    5994:	07d2      	lsls	r2, r2, #31
    5996:	d5ce      	bpl.n	5936 <_printf_float+0x1f6>
    5998:	1c28      	adds	r0, r5, #0
    599a:	990a      	ldr	r1, [sp, #40]	; 0x28
    599c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    599e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    59a0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59a2:	47b8      	blx	r7
    59a4:	3001      	adds	r0, #1
    59a6:	d0a1      	beq.n	58ec <_printf_float+0x1ac>
    59a8:	2700      	movs	r7, #0
    59aa:	980f      	ldr	r0, [sp, #60]	; 0x3c
    59ac:	9709      	str	r7, [sp, #36]	; 0x24
    59ae:	9f09      	ldr	r7, [sp, #36]	; 0x24
    59b0:	4243      	negs	r3, r0
    59b2:	990a      	ldr	r1, [sp, #40]	; 0x28
    59b4:	1c28      	adds	r0, r5, #0
    59b6:	429f      	cmp	r7, r3
    59b8:	da09      	bge.n	59ce <_printf_float+0x28e>
    59ba:	1c22      	adds	r2, r4, #0
    59bc:	321a      	adds	r2, #26
    59be:	2301      	movs	r3, #1
    59c0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59c2:	47b8      	blx	r7
    59c4:	3001      	adds	r0, #1
    59c6:	d091      	beq.n	58ec <_printf_float+0x1ac>
    59c8:	9f09      	ldr	r7, [sp, #36]	; 0x24
    59ca:	3701      	adds	r7, #1
    59cc:	e7ed      	b.n	59aa <_printf_float+0x26a>
    59ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
    59d0:	1c32      	adds	r2, r6, #0
    59d2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    59d4:	47b0      	blx	r6
    59d6:	e0b5      	b.n	5b44 <_printf_float+0x404>
    59d8:	9f10      	ldr	r7, [sp, #64]	; 0x40
    59da:	6da3      	ldr	r3, [r4, #88]	; 0x58
    59dc:	9708      	str	r7, [sp, #32]
    59de:	429f      	cmp	r7, r3
    59e0:	dd00      	ble.n	59e4 <_printf_float+0x2a4>
    59e2:	9308      	str	r3, [sp, #32]
    59e4:	9f08      	ldr	r7, [sp, #32]
    59e6:	2f00      	cmp	r7, #0
    59e8:	dc01      	bgt.n	59ee <_printf_float+0x2ae>
    59ea:	2700      	movs	r7, #0
    59ec:	e014      	b.n	5a18 <_printf_float+0x2d8>
    59ee:	1c28      	adds	r0, r5, #0
    59f0:	990a      	ldr	r1, [sp, #40]	; 0x28
    59f2:	1c32      	adds	r2, r6, #0
    59f4:	9b08      	ldr	r3, [sp, #32]
    59f6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59f8:	47b8      	blx	r7
    59fa:	3001      	adds	r0, #1
    59fc:	d1f5      	bne.n	59ea <_printf_float+0x2aa>
    59fe:	e775      	b.n	58ec <_printf_float+0x1ac>
    5a00:	1c22      	adds	r2, r4, #0
    5a02:	1c28      	adds	r0, r5, #0
    5a04:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a06:	321a      	adds	r2, #26
    5a08:	2301      	movs	r3, #1
    5a0a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a0c:	47b8      	blx	r7
    5a0e:	3001      	adds	r0, #1
    5a10:	d100      	bne.n	5a14 <_printf_float+0x2d4>
    5a12:	e76b      	b.n	58ec <_printf_float+0x1ac>
    5a14:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5a16:	3701      	adds	r7, #1
    5a18:	9709      	str	r7, [sp, #36]	; 0x24
    5a1a:	9f08      	ldr	r7, [sp, #32]
    5a1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5a1e:	43fa      	mvns	r2, r7
    5a20:	17d2      	asrs	r2, r2, #31
    5a22:	403a      	ands	r2, r7
    5a24:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5a26:	1a9a      	subs	r2, r3, r2
    5a28:	4297      	cmp	r7, r2
    5a2a:	dbe9      	blt.n	5a00 <_printf_float+0x2c0>
    5a2c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5a2e:	9910      	ldr	r1, [sp, #64]	; 0x40
    5a30:	18f3      	adds	r3, r6, r3
    5a32:	9309      	str	r3, [sp, #36]	; 0x24
    5a34:	4288      	cmp	r0, r1
    5a36:	db0e      	blt.n	5a56 <_printf_float+0x316>
    5a38:	6822      	ldr	r2, [r4, #0]
    5a3a:	07d2      	lsls	r2, r2, #31
    5a3c:	d40b      	bmi.n	5a56 <_printf_float+0x316>
    5a3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5a40:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    5a42:	18f6      	adds	r6, r6, r3
    5a44:	1bdb      	subs	r3, r3, r7
    5a46:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5a48:	1bf6      	subs	r6, r6, r7
    5a4a:	429e      	cmp	r6, r3
    5a4c:	dd00      	ble.n	5a50 <_printf_float+0x310>
    5a4e:	1c1e      	adds	r6, r3, #0
    5a50:	2e00      	cmp	r6, #0
    5a52:	dc17      	bgt.n	5a84 <_printf_float+0x344>
    5a54:	e01f      	b.n	5a96 <_printf_float+0x356>
    5a56:	1c28      	adds	r0, r5, #0
    5a58:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5a5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5a5e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a60:	47b8      	blx	r7
    5a62:	3001      	adds	r0, #1
    5a64:	d1eb      	bne.n	5a3e <_printf_float+0x2fe>
    5a66:	e741      	b.n	58ec <_printf_float+0x1ac>
	...
    5a70:	0000b5f9 	.word	0x0000b5f9
    5a74:	0000b5fd 	.word	0x0000b5fd
    5a78:	0000b601 	.word	0x0000b601
    5a7c:	0000b605 	.word	0x0000b605
    5a80:	0000b609 	.word	0x0000b609
    5a84:	1c28      	adds	r0, r5, #0
    5a86:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a88:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5a8a:	1c33      	adds	r3, r6, #0
    5a8c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a8e:	47b8      	blx	r7
    5a90:	3001      	adds	r0, #1
    5a92:	d100      	bne.n	5a96 <_printf_float+0x356>
    5a94:	e72a      	b.n	58ec <_printf_float+0x1ac>
    5a96:	2700      	movs	r7, #0
    5a98:	e00b      	b.n	5ab2 <_printf_float+0x372>
    5a9a:	1c22      	adds	r2, r4, #0
    5a9c:	1c28      	adds	r0, r5, #0
    5a9e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5aa0:	321a      	adds	r2, #26
    5aa2:	2301      	movs	r3, #1
    5aa4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5aa6:	47b8      	blx	r7
    5aa8:	3001      	adds	r0, #1
    5aaa:	d100      	bne.n	5aae <_printf_float+0x36e>
    5aac:	e71e      	b.n	58ec <_printf_float+0x1ac>
    5aae:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5ab0:	3701      	adds	r7, #1
    5ab2:	9709      	str	r7, [sp, #36]	; 0x24
    5ab4:	9810      	ldr	r0, [sp, #64]	; 0x40
    5ab6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5ab8:	43f3      	mvns	r3, r6
    5aba:	17db      	asrs	r3, r3, #31
    5abc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5abe:	1a42      	subs	r2, r0, r1
    5ac0:	4033      	ands	r3, r6
    5ac2:	1ad3      	subs	r3, r2, r3
    5ac4:	429f      	cmp	r7, r3
    5ac6:	dbe8      	blt.n	5a9a <_printf_float+0x35a>
    5ac8:	e735      	b.n	5936 <_printf_float+0x1f6>
    5aca:	9810      	ldr	r0, [sp, #64]	; 0x40
    5acc:	2801      	cmp	r0, #1
    5ace:	dc02      	bgt.n	5ad6 <_printf_float+0x396>
    5ad0:	2301      	movs	r3, #1
    5ad2:	421a      	tst	r2, r3
    5ad4:	d03a      	beq.n	5b4c <_printf_float+0x40c>
    5ad6:	1c28      	adds	r0, r5, #0
    5ad8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ada:	1c32      	adds	r2, r6, #0
    5adc:	2301      	movs	r3, #1
    5ade:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5ae0:	47b8      	blx	r7
    5ae2:	3001      	adds	r0, #1
    5ae4:	d100      	bne.n	5ae8 <_printf_float+0x3a8>
    5ae6:	e701      	b.n	58ec <_printf_float+0x1ac>
    5ae8:	1c28      	adds	r0, r5, #0
    5aea:	990a      	ldr	r1, [sp, #40]	; 0x28
    5aec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5aee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5af0:	47b8      	blx	r7
    5af2:	3001      	adds	r0, #1
    5af4:	d100      	bne.n	5af8 <_printf_float+0x3b8>
    5af6:	e6f9      	b.n	58ec <_printf_float+0x1ac>
    5af8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5afa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5afc:	4b25      	ldr	r3, [pc, #148]	; (5b94 <_printf_float+0x454>)
    5afe:	4a24      	ldr	r2, [pc, #144]	; (5b90 <_printf_float+0x450>)
    5b00:	f002 fc56 	bl	83b0 <__aeabi_dcmpeq>
    5b04:	2800      	cmp	r0, #0
    5b06:	d001      	beq.n	5b0c <_printf_float+0x3cc>
    5b08:	2600      	movs	r6, #0
    5b0a:	e010      	b.n	5b2e <_printf_float+0x3ee>
    5b0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5b0e:	1c72      	adds	r2, r6, #1
    5b10:	3b01      	subs	r3, #1
    5b12:	1c28      	adds	r0, r5, #0
    5b14:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b16:	e01c      	b.n	5b52 <_printf_float+0x412>
    5b18:	1c22      	adds	r2, r4, #0
    5b1a:	1c28      	adds	r0, r5, #0
    5b1c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b1e:	321a      	adds	r2, #26
    5b20:	2301      	movs	r3, #1
    5b22:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b24:	47b8      	blx	r7
    5b26:	3001      	adds	r0, #1
    5b28:	d100      	bne.n	5b2c <_printf_float+0x3ec>
    5b2a:	e6df      	b.n	58ec <_printf_float+0x1ac>
    5b2c:	3601      	adds	r6, #1
    5b2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5b30:	3b01      	subs	r3, #1
    5b32:	429e      	cmp	r6, r3
    5b34:	dbf0      	blt.n	5b18 <_printf_float+0x3d8>
    5b36:	1c22      	adds	r2, r4, #0
    5b38:	1c28      	adds	r0, r5, #0
    5b3a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b3c:	3250      	adds	r2, #80	; 0x50
    5b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5b40:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b42:	47b8      	blx	r7
    5b44:	3001      	adds	r0, #1
    5b46:	d000      	beq.n	5b4a <_printf_float+0x40a>
    5b48:	e6f5      	b.n	5936 <_printf_float+0x1f6>
    5b4a:	e6cf      	b.n	58ec <_printf_float+0x1ac>
    5b4c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b4e:	1c28      	adds	r0, r5, #0
    5b50:	1c32      	adds	r2, r6, #0
    5b52:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5b54:	47b0      	blx	r6
    5b56:	3001      	adds	r0, #1
    5b58:	d1ed      	bne.n	5b36 <_printf_float+0x3f6>
    5b5a:	e6c7      	b.n	58ec <_printf_float+0x1ac>
    5b5c:	2600      	movs	r6, #0
    5b5e:	68e0      	ldr	r0, [r4, #12]
    5b60:	9911      	ldr	r1, [sp, #68]	; 0x44
    5b62:	1a43      	subs	r3, r0, r1
    5b64:	429e      	cmp	r6, r3
    5b66:	db05      	blt.n	5b74 <_printf_float+0x434>
    5b68:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5b6a:	68e0      	ldr	r0, [r4, #12]
    5b6c:	4298      	cmp	r0, r3
    5b6e:	da0d      	bge.n	5b8c <_printf_float+0x44c>
    5b70:	1c18      	adds	r0, r3, #0
    5b72:	e00b      	b.n	5b8c <_printf_float+0x44c>
    5b74:	1c22      	adds	r2, r4, #0
    5b76:	1c28      	adds	r0, r5, #0
    5b78:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b7a:	3219      	adds	r2, #25
    5b7c:	2301      	movs	r3, #1
    5b7e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b80:	47b8      	blx	r7
    5b82:	3001      	adds	r0, #1
    5b84:	d100      	bne.n	5b88 <_printf_float+0x448>
    5b86:	e6b1      	b.n	58ec <_printf_float+0x1ac>
    5b88:	3601      	adds	r6, #1
    5b8a:	e7e8      	b.n	5b5e <_printf_float+0x41e>
    5b8c:	b013      	add	sp, #76	; 0x4c
    5b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00005b98 <_printf_common>:
    5b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5b9a:	1c15      	adds	r5, r2, #0
    5b9c:	9301      	str	r3, [sp, #4]
    5b9e:	690a      	ldr	r2, [r1, #16]
    5ba0:	688b      	ldr	r3, [r1, #8]
    5ba2:	1c06      	adds	r6, r0, #0
    5ba4:	1c0c      	adds	r4, r1, #0
    5ba6:	4293      	cmp	r3, r2
    5ba8:	da00      	bge.n	5bac <_printf_common+0x14>
    5baa:	1c13      	adds	r3, r2, #0
    5bac:	1c22      	adds	r2, r4, #0
    5bae:	602b      	str	r3, [r5, #0]
    5bb0:	3243      	adds	r2, #67	; 0x43
    5bb2:	7812      	ldrb	r2, [r2, #0]
    5bb4:	2a00      	cmp	r2, #0
    5bb6:	d001      	beq.n	5bbc <_printf_common+0x24>
    5bb8:	3301      	adds	r3, #1
    5bba:	602b      	str	r3, [r5, #0]
    5bbc:	6820      	ldr	r0, [r4, #0]
    5bbe:	0680      	lsls	r0, r0, #26
    5bc0:	d502      	bpl.n	5bc8 <_printf_common+0x30>
    5bc2:	682b      	ldr	r3, [r5, #0]
    5bc4:	3302      	adds	r3, #2
    5bc6:	602b      	str	r3, [r5, #0]
    5bc8:	6821      	ldr	r1, [r4, #0]
    5bca:	2706      	movs	r7, #6
    5bcc:	400f      	ands	r7, r1
    5bce:	d01f      	beq.n	5c10 <_printf_common+0x78>
    5bd0:	1c23      	adds	r3, r4, #0
    5bd2:	3343      	adds	r3, #67	; 0x43
    5bd4:	781b      	ldrb	r3, [r3, #0]
    5bd6:	1e5a      	subs	r2, r3, #1
    5bd8:	4193      	sbcs	r3, r2
    5bda:	6822      	ldr	r2, [r4, #0]
    5bdc:	0692      	lsls	r2, r2, #26
    5bde:	d51f      	bpl.n	5c20 <_printf_common+0x88>
    5be0:	18e1      	adds	r1, r4, r3
    5be2:	3140      	adds	r1, #64	; 0x40
    5be4:	2030      	movs	r0, #48	; 0x30
    5be6:	70c8      	strb	r0, [r1, #3]
    5be8:	1c21      	adds	r1, r4, #0
    5bea:	1c5a      	adds	r2, r3, #1
    5bec:	3145      	adds	r1, #69	; 0x45
    5bee:	7809      	ldrb	r1, [r1, #0]
    5bf0:	18a2      	adds	r2, r4, r2
    5bf2:	3240      	adds	r2, #64	; 0x40
    5bf4:	3302      	adds	r3, #2
    5bf6:	70d1      	strb	r1, [r2, #3]
    5bf8:	e012      	b.n	5c20 <_printf_common+0x88>
    5bfa:	1c22      	adds	r2, r4, #0
    5bfc:	1c30      	adds	r0, r6, #0
    5bfe:	9901      	ldr	r1, [sp, #4]
    5c00:	3219      	adds	r2, #25
    5c02:	2301      	movs	r3, #1
    5c04:	9f08      	ldr	r7, [sp, #32]
    5c06:	47b8      	blx	r7
    5c08:	3001      	adds	r0, #1
    5c0a:	d011      	beq.n	5c30 <_printf_common+0x98>
    5c0c:	9f00      	ldr	r7, [sp, #0]
    5c0e:	3701      	adds	r7, #1
    5c10:	9700      	str	r7, [sp, #0]
    5c12:	68e0      	ldr	r0, [r4, #12]
    5c14:	6829      	ldr	r1, [r5, #0]
    5c16:	9f00      	ldr	r7, [sp, #0]
    5c18:	1a43      	subs	r3, r0, r1
    5c1a:	429f      	cmp	r7, r3
    5c1c:	dbed      	blt.n	5bfa <_printf_common+0x62>
    5c1e:	e7d7      	b.n	5bd0 <_printf_common+0x38>
    5c20:	1c22      	adds	r2, r4, #0
    5c22:	1c30      	adds	r0, r6, #0
    5c24:	9901      	ldr	r1, [sp, #4]
    5c26:	3243      	adds	r2, #67	; 0x43
    5c28:	9f08      	ldr	r7, [sp, #32]
    5c2a:	47b8      	blx	r7
    5c2c:	3001      	adds	r0, #1
    5c2e:	d102      	bne.n	5c36 <_printf_common+0x9e>
    5c30:	2001      	movs	r0, #1
    5c32:	4240      	negs	r0, r0
    5c34:	e023      	b.n	5c7e <_printf_common+0xe6>
    5c36:	6820      	ldr	r0, [r4, #0]
    5c38:	2106      	movs	r1, #6
    5c3a:	682b      	ldr	r3, [r5, #0]
    5c3c:	68e2      	ldr	r2, [r4, #12]
    5c3e:	4001      	ands	r1, r0
    5c40:	2500      	movs	r5, #0
    5c42:	2904      	cmp	r1, #4
    5c44:	d103      	bne.n	5c4e <_printf_common+0xb6>
    5c46:	1ad5      	subs	r5, r2, r3
    5c48:	43eb      	mvns	r3, r5
    5c4a:	17db      	asrs	r3, r3, #31
    5c4c:	401d      	ands	r5, r3
    5c4e:	68a2      	ldr	r2, [r4, #8]
    5c50:	6923      	ldr	r3, [r4, #16]
    5c52:	429a      	cmp	r2, r3
    5c54:	dd01      	ble.n	5c5a <_printf_common+0xc2>
    5c56:	1ad3      	subs	r3, r2, r3
    5c58:	18ed      	adds	r5, r5, r3
    5c5a:	2700      	movs	r7, #0
    5c5c:	9700      	str	r7, [sp, #0]
    5c5e:	9f00      	ldr	r7, [sp, #0]
    5c60:	42af      	cmp	r7, r5
    5c62:	da0b      	bge.n	5c7c <_printf_common+0xe4>
    5c64:	1c22      	adds	r2, r4, #0
    5c66:	1c30      	adds	r0, r6, #0
    5c68:	9901      	ldr	r1, [sp, #4]
    5c6a:	321a      	adds	r2, #26
    5c6c:	2301      	movs	r3, #1
    5c6e:	9f08      	ldr	r7, [sp, #32]
    5c70:	47b8      	blx	r7
    5c72:	3001      	adds	r0, #1
    5c74:	d0dc      	beq.n	5c30 <_printf_common+0x98>
    5c76:	9f00      	ldr	r7, [sp, #0]
    5c78:	3701      	adds	r7, #1
    5c7a:	e7ef      	b.n	5c5c <_printf_common+0xc4>
    5c7c:	2000      	movs	r0, #0
    5c7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005c80 <_printf_i>:
    5c80:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c82:	1c0d      	adds	r5, r1, #0
    5c84:	b08b      	sub	sp, #44	; 0x2c
    5c86:	3543      	adds	r5, #67	; 0x43
    5c88:	9206      	str	r2, [sp, #24]
    5c8a:	9005      	str	r0, [sp, #20]
    5c8c:	9307      	str	r3, [sp, #28]
    5c8e:	9504      	str	r5, [sp, #16]
    5c90:	7e0b      	ldrb	r3, [r1, #24]
    5c92:	1c0c      	adds	r4, r1, #0
    5c94:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5c96:	2b6e      	cmp	r3, #110	; 0x6e
    5c98:	d100      	bne.n	5c9c <_printf_i+0x1c>
    5c9a:	e0a7      	b.n	5dec <_printf_i+0x16c>
    5c9c:	d811      	bhi.n	5cc2 <_printf_i+0x42>
    5c9e:	2b63      	cmp	r3, #99	; 0x63
    5ca0:	d022      	beq.n	5ce8 <_printf_i+0x68>
    5ca2:	d809      	bhi.n	5cb8 <_printf_i+0x38>
    5ca4:	2b00      	cmp	r3, #0
    5ca6:	d100      	bne.n	5caa <_printf_i+0x2a>
    5ca8:	e0b0      	b.n	5e0c <_printf_i+0x18c>
    5caa:	2b58      	cmp	r3, #88	; 0x58
    5cac:	d000      	beq.n	5cb0 <_printf_i+0x30>
    5cae:	e0c0      	b.n	5e32 <_printf_i+0x1b2>
    5cb0:	3145      	adds	r1, #69	; 0x45
    5cb2:	700b      	strb	r3, [r1, #0]
    5cb4:	4d7b      	ldr	r5, [pc, #492]	; (5ea4 <_printf_i+0x224>)
    5cb6:	e04e      	b.n	5d56 <_printf_i+0xd6>
    5cb8:	2b64      	cmp	r3, #100	; 0x64
    5cba:	d01c      	beq.n	5cf6 <_printf_i+0x76>
    5cbc:	2b69      	cmp	r3, #105	; 0x69
    5cbe:	d01a      	beq.n	5cf6 <_printf_i+0x76>
    5cc0:	e0b7      	b.n	5e32 <_printf_i+0x1b2>
    5cc2:	2b73      	cmp	r3, #115	; 0x73
    5cc4:	d100      	bne.n	5cc8 <_printf_i+0x48>
    5cc6:	e0a5      	b.n	5e14 <_printf_i+0x194>
    5cc8:	d809      	bhi.n	5cde <_printf_i+0x5e>
    5cca:	2b6f      	cmp	r3, #111	; 0x6f
    5ccc:	d029      	beq.n	5d22 <_printf_i+0xa2>
    5cce:	2b70      	cmp	r3, #112	; 0x70
    5cd0:	d000      	beq.n	5cd4 <_printf_i+0x54>
    5cd2:	e0ae      	b.n	5e32 <_printf_i+0x1b2>
    5cd4:	680e      	ldr	r6, [r1, #0]
    5cd6:	2320      	movs	r3, #32
    5cd8:	4333      	orrs	r3, r6
    5cda:	600b      	str	r3, [r1, #0]
    5cdc:	e036      	b.n	5d4c <_printf_i+0xcc>
    5cde:	2b75      	cmp	r3, #117	; 0x75
    5ce0:	d01f      	beq.n	5d22 <_printf_i+0xa2>
    5ce2:	2b78      	cmp	r3, #120	; 0x78
    5ce4:	d032      	beq.n	5d4c <_printf_i+0xcc>
    5ce6:	e0a4      	b.n	5e32 <_printf_i+0x1b2>
    5ce8:	6813      	ldr	r3, [r2, #0]
    5cea:	1c0d      	adds	r5, r1, #0
    5cec:	1d19      	adds	r1, r3, #4
    5cee:	3542      	adds	r5, #66	; 0x42
    5cf0:	6011      	str	r1, [r2, #0]
    5cf2:	681b      	ldr	r3, [r3, #0]
    5cf4:	e09f      	b.n	5e36 <_printf_i+0x1b6>
    5cf6:	6821      	ldr	r1, [r4, #0]
    5cf8:	6813      	ldr	r3, [r2, #0]
    5cfa:	060e      	lsls	r6, r1, #24
    5cfc:	d503      	bpl.n	5d06 <_printf_i+0x86>
    5cfe:	1d19      	adds	r1, r3, #4
    5d00:	6011      	str	r1, [r2, #0]
    5d02:	681e      	ldr	r6, [r3, #0]
    5d04:	e005      	b.n	5d12 <_printf_i+0x92>
    5d06:	0648      	lsls	r0, r1, #25
    5d08:	d5f9      	bpl.n	5cfe <_printf_i+0x7e>
    5d0a:	1d19      	adds	r1, r3, #4
    5d0c:	6011      	str	r1, [r2, #0]
    5d0e:	2100      	movs	r1, #0
    5d10:	5e5e      	ldrsh	r6, [r3, r1]
    5d12:	4b64      	ldr	r3, [pc, #400]	; (5ea4 <_printf_i+0x224>)
    5d14:	2e00      	cmp	r6, #0
    5d16:	da3b      	bge.n	5d90 <_printf_i+0x110>
    5d18:	9d04      	ldr	r5, [sp, #16]
    5d1a:	222d      	movs	r2, #45	; 0x2d
    5d1c:	4276      	negs	r6, r6
    5d1e:	702a      	strb	r2, [r5, #0]
    5d20:	e036      	b.n	5d90 <_printf_i+0x110>
    5d22:	6821      	ldr	r1, [r4, #0]
    5d24:	6813      	ldr	r3, [r2, #0]
    5d26:	060e      	lsls	r6, r1, #24
    5d28:	d503      	bpl.n	5d32 <_printf_i+0xb2>
    5d2a:	1d19      	adds	r1, r3, #4
    5d2c:	6011      	str	r1, [r2, #0]
    5d2e:	681e      	ldr	r6, [r3, #0]
    5d30:	e004      	b.n	5d3c <_printf_i+0xbc>
    5d32:	0648      	lsls	r0, r1, #25
    5d34:	d5f9      	bpl.n	5d2a <_printf_i+0xaa>
    5d36:	1d19      	adds	r1, r3, #4
    5d38:	881e      	ldrh	r6, [r3, #0]
    5d3a:	6011      	str	r1, [r2, #0]
    5d3c:	4b59      	ldr	r3, [pc, #356]	; (5ea4 <_printf_i+0x224>)
    5d3e:	7e22      	ldrb	r2, [r4, #24]
    5d40:	9303      	str	r3, [sp, #12]
    5d42:	2708      	movs	r7, #8
    5d44:	2a6f      	cmp	r2, #111	; 0x6f
    5d46:	d01e      	beq.n	5d86 <_printf_i+0x106>
    5d48:	270a      	movs	r7, #10
    5d4a:	e01c      	b.n	5d86 <_printf_i+0x106>
    5d4c:	1c23      	adds	r3, r4, #0
    5d4e:	2178      	movs	r1, #120	; 0x78
    5d50:	3345      	adds	r3, #69	; 0x45
    5d52:	4d55      	ldr	r5, [pc, #340]	; (5ea8 <_printf_i+0x228>)
    5d54:	7019      	strb	r1, [r3, #0]
    5d56:	6811      	ldr	r1, [r2, #0]
    5d58:	6823      	ldr	r3, [r4, #0]
    5d5a:	1d08      	adds	r0, r1, #4
    5d5c:	9503      	str	r5, [sp, #12]
    5d5e:	6010      	str	r0, [r2, #0]
    5d60:	061e      	lsls	r6, r3, #24
    5d62:	d501      	bpl.n	5d68 <_printf_i+0xe8>
    5d64:	680e      	ldr	r6, [r1, #0]
    5d66:	e002      	b.n	5d6e <_printf_i+0xee>
    5d68:	0658      	lsls	r0, r3, #25
    5d6a:	d5fb      	bpl.n	5d64 <_printf_i+0xe4>
    5d6c:	880e      	ldrh	r6, [r1, #0]
    5d6e:	07d9      	lsls	r1, r3, #31
    5d70:	d502      	bpl.n	5d78 <_printf_i+0xf8>
    5d72:	2220      	movs	r2, #32
    5d74:	4313      	orrs	r3, r2
    5d76:	6023      	str	r3, [r4, #0]
    5d78:	2710      	movs	r7, #16
    5d7a:	2e00      	cmp	r6, #0
    5d7c:	d103      	bne.n	5d86 <_printf_i+0x106>
    5d7e:	6822      	ldr	r2, [r4, #0]
    5d80:	2320      	movs	r3, #32
    5d82:	439a      	bics	r2, r3
    5d84:	6022      	str	r2, [r4, #0]
    5d86:	1c23      	adds	r3, r4, #0
    5d88:	2200      	movs	r2, #0
    5d8a:	3343      	adds	r3, #67	; 0x43
    5d8c:	701a      	strb	r2, [r3, #0]
    5d8e:	e001      	b.n	5d94 <_printf_i+0x114>
    5d90:	9303      	str	r3, [sp, #12]
    5d92:	270a      	movs	r7, #10
    5d94:	6863      	ldr	r3, [r4, #4]
    5d96:	60a3      	str	r3, [r4, #8]
    5d98:	2b00      	cmp	r3, #0
    5d9a:	db03      	blt.n	5da4 <_printf_i+0x124>
    5d9c:	6825      	ldr	r5, [r4, #0]
    5d9e:	2204      	movs	r2, #4
    5da0:	4395      	bics	r5, r2
    5da2:	6025      	str	r5, [r4, #0]
    5da4:	2e00      	cmp	r6, #0
    5da6:	d102      	bne.n	5dae <_printf_i+0x12e>
    5da8:	9d04      	ldr	r5, [sp, #16]
    5daa:	2b00      	cmp	r3, #0
    5dac:	d00e      	beq.n	5dcc <_printf_i+0x14c>
    5dae:	9d04      	ldr	r5, [sp, #16]
    5db0:	1c30      	adds	r0, r6, #0
    5db2:	1c39      	adds	r1, r7, #0
    5db4:	f002 fa80 	bl	82b8 <__aeabi_uidivmod>
    5db8:	9803      	ldr	r0, [sp, #12]
    5dba:	3d01      	subs	r5, #1
    5dbc:	5c43      	ldrb	r3, [r0, r1]
    5dbe:	1c30      	adds	r0, r6, #0
    5dc0:	702b      	strb	r3, [r5, #0]
    5dc2:	1c39      	adds	r1, r7, #0
    5dc4:	f002 fa34 	bl	8230 <__aeabi_uidiv>
    5dc8:	1e06      	subs	r6, r0, #0
    5dca:	d1f1      	bne.n	5db0 <_printf_i+0x130>
    5dcc:	2f08      	cmp	r7, #8
    5dce:	d109      	bne.n	5de4 <_printf_i+0x164>
    5dd0:	6821      	ldr	r1, [r4, #0]
    5dd2:	07c9      	lsls	r1, r1, #31
    5dd4:	d506      	bpl.n	5de4 <_printf_i+0x164>
    5dd6:	6862      	ldr	r2, [r4, #4]
    5dd8:	6923      	ldr	r3, [r4, #16]
    5dda:	429a      	cmp	r2, r3
    5ddc:	dc02      	bgt.n	5de4 <_printf_i+0x164>
    5dde:	3d01      	subs	r5, #1
    5de0:	2330      	movs	r3, #48	; 0x30
    5de2:	702b      	strb	r3, [r5, #0]
    5de4:	9e04      	ldr	r6, [sp, #16]
    5de6:	1b73      	subs	r3, r6, r5
    5de8:	6123      	str	r3, [r4, #16]
    5dea:	e02a      	b.n	5e42 <_printf_i+0x1c2>
    5dec:	6808      	ldr	r0, [r1, #0]
    5dee:	6813      	ldr	r3, [r2, #0]
    5df0:	6949      	ldr	r1, [r1, #20]
    5df2:	0605      	lsls	r5, r0, #24
    5df4:	d504      	bpl.n	5e00 <_printf_i+0x180>
    5df6:	1d18      	adds	r0, r3, #4
    5df8:	6010      	str	r0, [r2, #0]
    5dfa:	681b      	ldr	r3, [r3, #0]
    5dfc:	6019      	str	r1, [r3, #0]
    5dfe:	e005      	b.n	5e0c <_printf_i+0x18c>
    5e00:	0646      	lsls	r6, r0, #25
    5e02:	d5f8      	bpl.n	5df6 <_printf_i+0x176>
    5e04:	1d18      	adds	r0, r3, #4
    5e06:	6010      	str	r0, [r2, #0]
    5e08:	681b      	ldr	r3, [r3, #0]
    5e0a:	8019      	strh	r1, [r3, #0]
    5e0c:	2300      	movs	r3, #0
    5e0e:	6123      	str	r3, [r4, #16]
    5e10:	9d04      	ldr	r5, [sp, #16]
    5e12:	e016      	b.n	5e42 <_printf_i+0x1c2>
    5e14:	6813      	ldr	r3, [r2, #0]
    5e16:	1d19      	adds	r1, r3, #4
    5e18:	6011      	str	r1, [r2, #0]
    5e1a:	681d      	ldr	r5, [r3, #0]
    5e1c:	1c28      	adds	r0, r5, #0
    5e1e:	f7fe fbad 	bl	457c <strlen>
    5e22:	6863      	ldr	r3, [r4, #4]
    5e24:	6120      	str	r0, [r4, #16]
    5e26:	4298      	cmp	r0, r3
    5e28:	d900      	bls.n	5e2c <_printf_i+0x1ac>
    5e2a:	6123      	str	r3, [r4, #16]
    5e2c:	6920      	ldr	r0, [r4, #16]
    5e2e:	6060      	str	r0, [r4, #4]
    5e30:	e004      	b.n	5e3c <_printf_i+0x1bc>
    5e32:	1c25      	adds	r5, r4, #0
    5e34:	3542      	adds	r5, #66	; 0x42
    5e36:	702b      	strb	r3, [r5, #0]
    5e38:	2301      	movs	r3, #1
    5e3a:	6123      	str	r3, [r4, #16]
    5e3c:	9e04      	ldr	r6, [sp, #16]
    5e3e:	2300      	movs	r3, #0
    5e40:	7033      	strb	r3, [r6, #0]
    5e42:	9e07      	ldr	r6, [sp, #28]
    5e44:	9805      	ldr	r0, [sp, #20]
    5e46:	9600      	str	r6, [sp, #0]
    5e48:	1c21      	adds	r1, r4, #0
    5e4a:	aa09      	add	r2, sp, #36	; 0x24
    5e4c:	9b06      	ldr	r3, [sp, #24]
    5e4e:	f7ff fea3 	bl	5b98 <_printf_common>
    5e52:	3001      	adds	r0, #1
    5e54:	d102      	bne.n	5e5c <_printf_i+0x1dc>
    5e56:	2001      	movs	r0, #1
    5e58:	4240      	negs	r0, r0
    5e5a:	e021      	b.n	5ea0 <_printf_i+0x220>
    5e5c:	1c2a      	adds	r2, r5, #0
    5e5e:	9805      	ldr	r0, [sp, #20]
    5e60:	9906      	ldr	r1, [sp, #24]
    5e62:	6923      	ldr	r3, [r4, #16]
    5e64:	9d07      	ldr	r5, [sp, #28]
    5e66:	47a8      	blx	r5
    5e68:	3001      	adds	r0, #1
    5e6a:	d0f4      	beq.n	5e56 <_printf_i+0x1d6>
    5e6c:	6826      	ldr	r6, [r4, #0]
    5e6e:	07b6      	lsls	r6, r6, #30
    5e70:	d405      	bmi.n	5e7e <_printf_i+0x1fe>
    5e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5e74:	68e0      	ldr	r0, [r4, #12]
    5e76:	4298      	cmp	r0, r3
    5e78:	da12      	bge.n	5ea0 <_printf_i+0x220>
    5e7a:	1c18      	adds	r0, r3, #0
    5e7c:	e010      	b.n	5ea0 <_printf_i+0x220>
    5e7e:	2500      	movs	r5, #0
    5e80:	68e0      	ldr	r0, [r4, #12]
    5e82:	9909      	ldr	r1, [sp, #36]	; 0x24
    5e84:	1a43      	subs	r3, r0, r1
    5e86:	429d      	cmp	r5, r3
    5e88:	daf3      	bge.n	5e72 <_printf_i+0x1f2>
    5e8a:	1c22      	adds	r2, r4, #0
    5e8c:	9805      	ldr	r0, [sp, #20]
    5e8e:	9906      	ldr	r1, [sp, #24]
    5e90:	3219      	adds	r2, #25
    5e92:	2301      	movs	r3, #1
    5e94:	9e07      	ldr	r6, [sp, #28]
    5e96:	47b0      	blx	r6
    5e98:	3001      	adds	r0, #1
    5e9a:	d0dc      	beq.n	5e56 <_printf_i+0x1d6>
    5e9c:	3501      	adds	r5, #1
    5e9e:	e7ef      	b.n	5e80 <_printf_i+0x200>
    5ea0:	b00b      	add	sp, #44	; 0x2c
    5ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5ea4:	0000b60b 	.word	0x0000b60b
    5ea8:	0000b61c 	.word	0x0000b61c

00005eac <__swbuf_r>:
    5eac:	b570      	push	{r4, r5, r6, lr}
    5eae:	1c05      	adds	r5, r0, #0
    5eb0:	1c0e      	adds	r6, r1, #0
    5eb2:	1c14      	adds	r4, r2, #0
    5eb4:	2800      	cmp	r0, #0
    5eb6:	d004      	beq.n	5ec2 <__swbuf_r+0x16>
    5eb8:	6982      	ldr	r2, [r0, #24]
    5eba:	2a00      	cmp	r2, #0
    5ebc:	d101      	bne.n	5ec2 <__swbuf_r+0x16>
    5ebe:	f001 f831 	bl	6f24 <__sinit>
    5ec2:	4b23      	ldr	r3, [pc, #140]	; (5f50 <__swbuf_r+0xa4>)
    5ec4:	429c      	cmp	r4, r3
    5ec6:	d101      	bne.n	5ecc <__swbuf_r+0x20>
    5ec8:	686c      	ldr	r4, [r5, #4]
    5eca:	e008      	b.n	5ede <__swbuf_r+0x32>
    5ecc:	4b21      	ldr	r3, [pc, #132]	; (5f54 <__swbuf_r+0xa8>)
    5ece:	429c      	cmp	r4, r3
    5ed0:	d101      	bne.n	5ed6 <__swbuf_r+0x2a>
    5ed2:	68ac      	ldr	r4, [r5, #8]
    5ed4:	e003      	b.n	5ede <__swbuf_r+0x32>
    5ed6:	4b20      	ldr	r3, [pc, #128]	; (5f58 <__swbuf_r+0xac>)
    5ed8:	429c      	cmp	r4, r3
    5eda:	d100      	bne.n	5ede <__swbuf_r+0x32>
    5edc:	68ec      	ldr	r4, [r5, #12]
    5ede:	69a3      	ldr	r3, [r4, #24]
    5ee0:	60a3      	str	r3, [r4, #8]
    5ee2:	89a3      	ldrh	r3, [r4, #12]
    5ee4:	071a      	lsls	r2, r3, #28
    5ee6:	d50a      	bpl.n	5efe <__swbuf_r+0x52>
    5ee8:	6923      	ldr	r3, [r4, #16]
    5eea:	2b00      	cmp	r3, #0
    5eec:	d007      	beq.n	5efe <__swbuf_r+0x52>
    5eee:	6822      	ldr	r2, [r4, #0]
    5ef0:	6923      	ldr	r3, [r4, #16]
    5ef2:	b2f6      	uxtb	r6, r6
    5ef4:	1ad0      	subs	r0, r2, r3
    5ef6:	6962      	ldr	r2, [r4, #20]
    5ef8:	4290      	cmp	r0, r2
    5efa:	db0f      	blt.n	5f1c <__swbuf_r+0x70>
    5efc:	e008      	b.n	5f10 <__swbuf_r+0x64>
    5efe:	1c28      	adds	r0, r5, #0
    5f00:	1c21      	adds	r1, r4, #0
    5f02:	f000 f82b 	bl	5f5c <__swsetup_r>
    5f06:	2800      	cmp	r0, #0
    5f08:	d0f1      	beq.n	5eee <__swbuf_r+0x42>
    5f0a:	2001      	movs	r0, #1
    5f0c:	4240      	negs	r0, r0
    5f0e:	e01d      	b.n	5f4c <__swbuf_r+0xa0>
    5f10:	1c28      	adds	r0, r5, #0
    5f12:	1c21      	adds	r1, r4, #0
    5f14:	f000 ff86 	bl	6e24 <_fflush_r>
    5f18:	2800      	cmp	r0, #0
    5f1a:	d1f6      	bne.n	5f0a <__swbuf_r+0x5e>
    5f1c:	68a3      	ldr	r3, [r4, #8]
    5f1e:	3001      	adds	r0, #1
    5f20:	3b01      	subs	r3, #1
    5f22:	60a3      	str	r3, [r4, #8]
    5f24:	6823      	ldr	r3, [r4, #0]
    5f26:	1c5a      	adds	r2, r3, #1
    5f28:	6022      	str	r2, [r4, #0]
    5f2a:	701e      	strb	r6, [r3, #0]
    5f2c:	6963      	ldr	r3, [r4, #20]
    5f2e:	4298      	cmp	r0, r3
    5f30:	d005      	beq.n	5f3e <__swbuf_r+0x92>
    5f32:	89a3      	ldrh	r3, [r4, #12]
    5f34:	1c30      	adds	r0, r6, #0
    5f36:	07da      	lsls	r2, r3, #31
    5f38:	d508      	bpl.n	5f4c <__swbuf_r+0xa0>
    5f3a:	2e0a      	cmp	r6, #10
    5f3c:	d106      	bne.n	5f4c <__swbuf_r+0xa0>
    5f3e:	1c28      	adds	r0, r5, #0
    5f40:	1c21      	adds	r1, r4, #0
    5f42:	f000 ff6f 	bl	6e24 <_fflush_r>
    5f46:	2800      	cmp	r0, #0
    5f48:	d1df      	bne.n	5f0a <__swbuf_r+0x5e>
    5f4a:	1c30      	adds	r0, r6, #0
    5f4c:	bd70      	pop	{r4, r5, r6, pc}
    5f4e:	46c0      	nop			; (mov r8, r8)
    5f50:	0000b73c 	.word	0x0000b73c
    5f54:	0000b75c 	.word	0x0000b75c
    5f58:	0000b77c 	.word	0x0000b77c

00005f5c <__swsetup_r>:
    5f5c:	4b34      	ldr	r3, [pc, #208]	; (6030 <__swsetup_r+0xd4>)
    5f5e:	b570      	push	{r4, r5, r6, lr}
    5f60:	681d      	ldr	r5, [r3, #0]
    5f62:	1c06      	adds	r6, r0, #0
    5f64:	1c0c      	adds	r4, r1, #0
    5f66:	2d00      	cmp	r5, #0
    5f68:	d005      	beq.n	5f76 <__swsetup_r+0x1a>
    5f6a:	69a9      	ldr	r1, [r5, #24]
    5f6c:	2900      	cmp	r1, #0
    5f6e:	d102      	bne.n	5f76 <__swsetup_r+0x1a>
    5f70:	1c28      	adds	r0, r5, #0
    5f72:	f000 ffd7 	bl	6f24 <__sinit>
    5f76:	4b2f      	ldr	r3, [pc, #188]	; (6034 <__swsetup_r+0xd8>)
    5f78:	429c      	cmp	r4, r3
    5f7a:	d101      	bne.n	5f80 <__swsetup_r+0x24>
    5f7c:	686c      	ldr	r4, [r5, #4]
    5f7e:	e008      	b.n	5f92 <__swsetup_r+0x36>
    5f80:	4b2d      	ldr	r3, [pc, #180]	; (6038 <__swsetup_r+0xdc>)
    5f82:	429c      	cmp	r4, r3
    5f84:	d101      	bne.n	5f8a <__swsetup_r+0x2e>
    5f86:	68ac      	ldr	r4, [r5, #8]
    5f88:	e003      	b.n	5f92 <__swsetup_r+0x36>
    5f8a:	4b2c      	ldr	r3, [pc, #176]	; (603c <__swsetup_r+0xe0>)
    5f8c:	429c      	cmp	r4, r3
    5f8e:	d100      	bne.n	5f92 <__swsetup_r+0x36>
    5f90:	68ec      	ldr	r4, [r5, #12]
    5f92:	89a2      	ldrh	r2, [r4, #12]
    5f94:	b293      	uxth	r3, r2
    5f96:	0719      	lsls	r1, r3, #28
    5f98:	d421      	bmi.n	5fde <__swsetup_r+0x82>
    5f9a:	06d9      	lsls	r1, r3, #27
    5f9c:	d405      	bmi.n	5faa <__swsetup_r+0x4e>
    5f9e:	2309      	movs	r3, #9
    5fa0:	6033      	str	r3, [r6, #0]
    5fa2:	2340      	movs	r3, #64	; 0x40
    5fa4:	431a      	orrs	r2, r3
    5fa6:	81a2      	strh	r2, [r4, #12]
    5fa8:	e03f      	b.n	602a <__swsetup_r+0xce>
    5faa:	075a      	lsls	r2, r3, #29
    5fac:	d513      	bpl.n	5fd6 <__swsetup_r+0x7a>
    5fae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5fb0:	2900      	cmp	r1, #0
    5fb2:	d008      	beq.n	5fc6 <__swsetup_r+0x6a>
    5fb4:	1c23      	adds	r3, r4, #0
    5fb6:	3344      	adds	r3, #68	; 0x44
    5fb8:	4299      	cmp	r1, r3
    5fba:	d002      	beq.n	5fc2 <__swsetup_r+0x66>
    5fbc:	1c30      	adds	r0, r6, #0
    5fbe:	f001 ffab 	bl	7f18 <_free_r>
    5fc2:	2300      	movs	r3, #0
    5fc4:	6363      	str	r3, [r4, #52]	; 0x34
    5fc6:	89a3      	ldrh	r3, [r4, #12]
    5fc8:	2224      	movs	r2, #36	; 0x24
    5fca:	4393      	bics	r3, r2
    5fcc:	81a3      	strh	r3, [r4, #12]
    5fce:	2300      	movs	r3, #0
    5fd0:	6063      	str	r3, [r4, #4]
    5fd2:	6923      	ldr	r3, [r4, #16]
    5fd4:	6023      	str	r3, [r4, #0]
    5fd6:	89a3      	ldrh	r3, [r4, #12]
    5fd8:	2208      	movs	r2, #8
    5fda:	4313      	orrs	r3, r2
    5fdc:	81a3      	strh	r3, [r4, #12]
    5fde:	6921      	ldr	r1, [r4, #16]
    5fe0:	2900      	cmp	r1, #0
    5fe2:	d10b      	bne.n	5ffc <__swsetup_r+0xa0>
    5fe4:	89a3      	ldrh	r3, [r4, #12]
    5fe6:	22a0      	movs	r2, #160	; 0xa0
    5fe8:	0092      	lsls	r2, r2, #2
    5fea:	401a      	ands	r2, r3
    5fec:	2380      	movs	r3, #128	; 0x80
    5fee:	009b      	lsls	r3, r3, #2
    5ff0:	429a      	cmp	r2, r3
    5ff2:	d003      	beq.n	5ffc <__swsetup_r+0xa0>
    5ff4:	1c30      	adds	r0, r6, #0
    5ff6:	1c21      	adds	r1, r4, #0
    5ff8:	f001 fb1c 	bl	7634 <__smakebuf_r>
    5ffc:	89a3      	ldrh	r3, [r4, #12]
    5ffe:	2201      	movs	r2, #1
    6000:	401a      	ands	r2, r3
    6002:	d005      	beq.n	6010 <__swsetup_r+0xb4>
    6004:	6961      	ldr	r1, [r4, #20]
    6006:	2200      	movs	r2, #0
    6008:	60a2      	str	r2, [r4, #8]
    600a:	424a      	negs	r2, r1
    600c:	61a2      	str	r2, [r4, #24]
    600e:	e003      	b.n	6018 <__swsetup_r+0xbc>
    6010:	0799      	lsls	r1, r3, #30
    6012:	d400      	bmi.n	6016 <__swsetup_r+0xba>
    6014:	6962      	ldr	r2, [r4, #20]
    6016:	60a2      	str	r2, [r4, #8]
    6018:	6922      	ldr	r2, [r4, #16]
    601a:	2000      	movs	r0, #0
    601c:	4282      	cmp	r2, r0
    601e:	d106      	bne.n	602e <__swsetup_r+0xd2>
    6020:	0619      	lsls	r1, r3, #24
    6022:	d504      	bpl.n	602e <__swsetup_r+0xd2>
    6024:	2240      	movs	r2, #64	; 0x40
    6026:	4313      	orrs	r3, r2
    6028:	81a3      	strh	r3, [r4, #12]
    602a:	2001      	movs	r0, #1
    602c:	4240      	negs	r0, r0
    602e:	bd70      	pop	{r4, r5, r6, pc}
    6030:	20000070 	.word	0x20000070
    6034:	0000b73c 	.word	0x0000b73c
    6038:	0000b75c 	.word	0x0000b75c
    603c:	0000b77c 	.word	0x0000b77c

00006040 <quorem>:
    6040:	b5f0      	push	{r4, r5, r6, r7, lr}
    6042:	b089      	sub	sp, #36	; 0x24
    6044:	9106      	str	r1, [sp, #24]
    6046:	690b      	ldr	r3, [r1, #16]
    6048:	6901      	ldr	r1, [r0, #16]
    604a:	1c05      	adds	r5, r0, #0
    604c:	2600      	movs	r6, #0
    604e:	4299      	cmp	r1, r3
    6050:	db7f      	blt.n	6152 <quorem+0x112>
    6052:	9c06      	ldr	r4, [sp, #24]
    6054:	1e5f      	subs	r7, r3, #1
    6056:	3414      	adds	r4, #20
    6058:	9404      	str	r4, [sp, #16]
    605a:	9904      	ldr	r1, [sp, #16]
    605c:	00bc      	lsls	r4, r7, #2
    605e:	1909      	adds	r1, r1, r4
    6060:	1c02      	adds	r2, r0, #0
    6062:	680b      	ldr	r3, [r1, #0]
    6064:	3214      	adds	r2, #20
    6066:	9105      	str	r1, [sp, #20]
    6068:	1914      	adds	r4, r2, r4
    606a:	1c19      	adds	r1, r3, #0
    606c:	3101      	adds	r1, #1
    606e:	6820      	ldr	r0, [r4, #0]
    6070:	9203      	str	r2, [sp, #12]
    6072:	f002 f8dd 	bl	8230 <__aeabi_uidiv>
    6076:	9002      	str	r0, [sp, #8]
    6078:	42b0      	cmp	r0, r6
    607a:	d038      	beq.n	60ee <quorem+0xae>
    607c:	9904      	ldr	r1, [sp, #16]
    607e:	9b03      	ldr	r3, [sp, #12]
    6080:	468c      	mov	ip, r1
    6082:	9601      	str	r6, [sp, #4]
    6084:	9607      	str	r6, [sp, #28]
    6086:	4662      	mov	r2, ip
    6088:	3204      	adds	r2, #4
    608a:	4694      	mov	ip, r2
    608c:	3a04      	subs	r2, #4
    608e:	ca40      	ldmia	r2!, {r6}
    6090:	9902      	ldr	r1, [sp, #8]
    6092:	b2b0      	uxth	r0, r6
    6094:	4348      	muls	r0, r1
    6096:	0c31      	lsrs	r1, r6, #16
    6098:	9e02      	ldr	r6, [sp, #8]
    609a:	9a01      	ldr	r2, [sp, #4]
    609c:	4371      	muls	r1, r6
    609e:	1810      	adds	r0, r2, r0
    60a0:	0c02      	lsrs	r2, r0, #16
    60a2:	1851      	adds	r1, r2, r1
    60a4:	0c0a      	lsrs	r2, r1, #16
    60a6:	9201      	str	r2, [sp, #4]
    60a8:	681a      	ldr	r2, [r3, #0]
    60aa:	b280      	uxth	r0, r0
    60ac:	b296      	uxth	r6, r2
    60ae:	9a07      	ldr	r2, [sp, #28]
    60b0:	b289      	uxth	r1, r1
    60b2:	18b6      	adds	r6, r6, r2
    60b4:	1a30      	subs	r0, r6, r0
    60b6:	681e      	ldr	r6, [r3, #0]
    60b8:	0c32      	lsrs	r2, r6, #16
    60ba:	1a52      	subs	r2, r2, r1
    60bc:	1406      	asrs	r6, r0, #16
    60be:	1992      	adds	r2, r2, r6
    60c0:	1411      	asrs	r1, r2, #16
    60c2:	b280      	uxth	r0, r0
    60c4:	0412      	lsls	r2, r2, #16
    60c6:	9e05      	ldr	r6, [sp, #20]
    60c8:	4310      	orrs	r0, r2
    60ca:	9107      	str	r1, [sp, #28]
    60cc:	c301      	stmia	r3!, {r0}
    60ce:	4566      	cmp	r6, ip
    60d0:	d2d9      	bcs.n	6086 <quorem+0x46>
    60d2:	6821      	ldr	r1, [r4, #0]
    60d4:	2900      	cmp	r1, #0
    60d6:	d10a      	bne.n	60ee <quorem+0xae>
    60d8:	9e03      	ldr	r6, [sp, #12]
    60da:	3c04      	subs	r4, #4
    60dc:	42b4      	cmp	r4, r6
    60de:	d801      	bhi.n	60e4 <quorem+0xa4>
    60e0:	612f      	str	r7, [r5, #16]
    60e2:	e004      	b.n	60ee <quorem+0xae>
    60e4:	6821      	ldr	r1, [r4, #0]
    60e6:	2900      	cmp	r1, #0
    60e8:	d1fa      	bne.n	60e0 <quorem+0xa0>
    60ea:	3f01      	subs	r7, #1
    60ec:	e7f4      	b.n	60d8 <quorem+0x98>
    60ee:	1c28      	adds	r0, r5, #0
    60f0:	9906      	ldr	r1, [sp, #24]
    60f2:	f001 fd59 	bl	7ba8 <__mcmp>
    60f6:	2800      	cmp	r0, #0
    60f8:	db2a      	blt.n	6150 <quorem+0x110>
    60fa:	9c02      	ldr	r4, [sp, #8]
    60fc:	9a03      	ldr	r2, [sp, #12]
    60fe:	3401      	adds	r4, #1
    6100:	9b04      	ldr	r3, [sp, #16]
    6102:	9402      	str	r4, [sp, #8]
    6104:	2400      	movs	r4, #0
    6106:	6811      	ldr	r1, [r2, #0]
    6108:	cb40      	ldmia	r3!, {r6}
    610a:	b288      	uxth	r0, r1
    610c:	1900      	adds	r0, r0, r4
    610e:	6814      	ldr	r4, [r2, #0]
    6110:	b2b1      	uxth	r1, r6
    6112:	1a40      	subs	r0, r0, r1
    6114:	0c36      	lsrs	r6, r6, #16
    6116:	0c21      	lsrs	r1, r4, #16
    6118:	1b89      	subs	r1, r1, r6
    611a:	1404      	asrs	r4, r0, #16
    611c:	1909      	adds	r1, r1, r4
    611e:	140c      	asrs	r4, r1, #16
    6120:	b280      	uxth	r0, r0
    6122:	0409      	lsls	r1, r1, #16
    6124:	9e05      	ldr	r6, [sp, #20]
    6126:	4301      	orrs	r1, r0
    6128:	c202      	stmia	r2!, {r1}
    612a:	429e      	cmp	r6, r3
    612c:	d2eb      	bcs.n	6106 <quorem+0xc6>
    612e:	9c03      	ldr	r4, [sp, #12]
    6130:	00bb      	lsls	r3, r7, #2
    6132:	18e3      	adds	r3, r4, r3
    6134:	681e      	ldr	r6, [r3, #0]
    6136:	2e00      	cmp	r6, #0
    6138:	d10a      	bne.n	6150 <quorem+0x110>
    613a:	9c03      	ldr	r4, [sp, #12]
    613c:	3b04      	subs	r3, #4
    613e:	42a3      	cmp	r3, r4
    6140:	d801      	bhi.n	6146 <quorem+0x106>
    6142:	612f      	str	r7, [r5, #16]
    6144:	e004      	b.n	6150 <quorem+0x110>
    6146:	681e      	ldr	r6, [r3, #0]
    6148:	2e00      	cmp	r6, #0
    614a:	d1fa      	bne.n	6142 <quorem+0x102>
    614c:	3f01      	subs	r7, #1
    614e:	e7f4      	b.n	613a <quorem+0xfa>
    6150:	9e02      	ldr	r6, [sp, #8]
    6152:	1c30      	adds	r0, r6, #0
    6154:	b009      	add	sp, #36	; 0x24
    6156:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006158 <_dtoa_r>:
    6158:	b5f0      	push	{r4, r5, r6, r7, lr}
    615a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    615c:	b09b      	sub	sp, #108	; 0x6c
    615e:	9007      	str	r0, [sp, #28]
    6160:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    6162:	9204      	str	r2, [sp, #16]
    6164:	9305      	str	r3, [sp, #20]
    6166:	2c00      	cmp	r4, #0
    6168:	d108      	bne.n	617c <_dtoa_r+0x24>
    616a:	2010      	movs	r0, #16
    616c:	f001 fab2 	bl	76d4 <malloc>
    6170:	9907      	ldr	r1, [sp, #28]
    6172:	6248      	str	r0, [r1, #36]	; 0x24
    6174:	6044      	str	r4, [r0, #4]
    6176:	6084      	str	r4, [r0, #8]
    6178:	6004      	str	r4, [r0, #0]
    617a:	60c4      	str	r4, [r0, #12]
    617c:	9c07      	ldr	r4, [sp, #28]
    617e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6180:	6819      	ldr	r1, [r3, #0]
    6182:	2900      	cmp	r1, #0
    6184:	d00a      	beq.n	619c <_dtoa_r+0x44>
    6186:	685b      	ldr	r3, [r3, #4]
    6188:	2201      	movs	r2, #1
    618a:	409a      	lsls	r2, r3
    618c:	604b      	str	r3, [r1, #4]
    618e:	608a      	str	r2, [r1, #8]
    6190:	1c20      	adds	r0, r4, #0
    6192:	f001 faec 	bl	776e <_Bfree>
    6196:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6198:	2200      	movs	r2, #0
    619a:	601a      	str	r2, [r3, #0]
    619c:	9805      	ldr	r0, [sp, #20]
    619e:	2800      	cmp	r0, #0
    61a0:	da05      	bge.n	61ae <_dtoa_r+0x56>
    61a2:	2301      	movs	r3, #1
    61a4:	602b      	str	r3, [r5, #0]
    61a6:	0043      	lsls	r3, r0, #1
    61a8:	085b      	lsrs	r3, r3, #1
    61aa:	9305      	str	r3, [sp, #20]
    61ac:	e001      	b.n	61b2 <_dtoa_r+0x5a>
    61ae:	2300      	movs	r3, #0
    61b0:	602b      	str	r3, [r5, #0]
    61b2:	9e05      	ldr	r6, [sp, #20]
    61b4:	4bbe      	ldr	r3, [pc, #760]	; (64b0 <_dtoa_r+0x358>)
    61b6:	1c32      	adds	r2, r6, #0
    61b8:	401a      	ands	r2, r3
    61ba:	429a      	cmp	r2, r3
    61bc:	d118      	bne.n	61f0 <_dtoa_r+0x98>
    61be:	4bbd      	ldr	r3, [pc, #756]	; (64b4 <_dtoa_r+0x35c>)
    61c0:	9c22      	ldr	r4, [sp, #136]	; 0x88
    61c2:	9d04      	ldr	r5, [sp, #16]
    61c4:	6023      	str	r3, [r4, #0]
    61c6:	2d00      	cmp	r5, #0
    61c8:	d101      	bne.n	61ce <_dtoa_r+0x76>
    61ca:	0336      	lsls	r6, r6, #12
    61cc:	d001      	beq.n	61d2 <_dtoa_r+0x7a>
    61ce:	48ba      	ldr	r0, [pc, #744]	; (64b8 <_dtoa_r+0x360>)
    61d0:	e000      	b.n	61d4 <_dtoa_r+0x7c>
    61d2:	48ba      	ldr	r0, [pc, #744]	; (64bc <_dtoa_r+0x364>)
    61d4:	9c24      	ldr	r4, [sp, #144]	; 0x90
    61d6:	2c00      	cmp	r4, #0
    61d8:	d101      	bne.n	61de <_dtoa_r+0x86>
    61da:	f000 fd93 	bl	6d04 <_dtoa_r+0xbac>
    61de:	78c2      	ldrb	r2, [r0, #3]
    61e0:	1cc3      	adds	r3, r0, #3
    61e2:	2a00      	cmp	r2, #0
    61e4:	d000      	beq.n	61e8 <_dtoa_r+0x90>
    61e6:	3305      	adds	r3, #5
    61e8:	9d24      	ldr	r5, [sp, #144]	; 0x90
    61ea:	602b      	str	r3, [r5, #0]
    61ec:	f000 fd8a 	bl	6d04 <_dtoa_r+0xbac>
    61f0:	9c04      	ldr	r4, [sp, #16]
    61f2:	9d05      	ldr	r5, [sp, #20]
    61f4:	4ba5      	ldr	r3, [pc, #660]	; (648c <_dtoa_r+0x334>)
    61f6:	4aa4      	ldr	r2, [pc, #656]	; (6488 <_dtoa_r+0x330>)
    61f8:	1c20      	adds	r0, r4, #0
    61fa:	1c29      	adds	r1, r5, #0
    61fc:	f002 f8d8 	bl	83b0 <__aeabi_dcmpeq>
    6200:	1e07      	subs	r7, r0, #0
    6202:	d00c      	beq.n	621e <_dtoa_r+0xc6>
    6204:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6206:	9d24      	ldr	r5, [sp, #144]	; 0x90
    6208:	2301      	movs	r3, #1
    620a:	6023      	str	r3, [r4, #0]
    620c:	2d00      	cmp	r5, #0
    620e:	d101      	bne.n	6214 <_dtoa_r+0xbc>
    6210:	f000 fd75 	bl	6cfe <_dtoa_r+0xba6>
    6214:	48aa      	ldr	r0, [pc, #680]	; (64c0 <_dtoa_r+0x368>)
    6216:	6028      	str	r0, [r5, #0]
    6218:	3801      	subs	r0, #1
    621a:	f000 fd73 	bl	6d04 <_dtoa_r+0xbac>
    621e:	ab19      	add	r3, sp, #100	; 0x64
    6220:	9300      	str	r3, [sp, #0]
    6222:	ab18      	add	r3, sp, #96	; 0x60
    6224:	9301      	str	r3, [sp, #4]
    6226:	9807      	ldr	r0, [sp, #28]
    6228:	1c2b      	adds	r3, r5, #0
    622a:	1c22      	adds	r2, r4, #0
    622c:	f001 fdb2 	bl	7d94 <__d2b>
    6230:	0073      	lsls	r3, r6, #1
    6232:	900a      	str	r0, [sp, #40]	; 0x28
    6234:	0d5b      	lsrs	r3, r3, #21
    6236:	d009      	beq.n	624c <_dtoa_r+0xf4>
    6238:	1c20      	adds	r0, r4, #0
    623a:	4ca2      	ldr	r4, [pc, #648]	; (64c4 <_dtoa_r+0x36c>)
    623c:	032a      	lsls	r2, r5, #12
    623e:	0b12      	lsrs	r2, r2, #12
    6240:	1c21      	adds	r1, r4, #0
    6242:	4311      	orrs	r1, r2
    6244:	4aa0      	ldr	r2, [pc, #640]	; (64c8 <_dtoa_r+0x370>)
    6246:	9716      	str	r7, [sp, #88]	; 0x58
    6248:	189e      	adds	r6, r3, r2
    624a:	e01b      	b.n	6284 <_dtoa_r+0x12c>
    624c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    624e:	9c19      	ldr	r4, [sp, #100]	; 0x64
    6250:	191d      	adds	r5, r3, r4
    6252:	4b9e      	ldr	r3, [pc, #632]	; (64cc <_dtoa_r+0x374>)
    6254:	429d      	cmp	r5, r3
    6256:	db09      	blt.n	626c <_dtoa_r+0x114>
    6258:	499d      	ldr	r1, [pc, #628]	; (64d0 <_dtoa_r+0x378>)
    625a:	9a04      	ldr	r2, [sp, #16]
    625c:	4b9d      	ldr	r3, [pc, #628]	; (64d4 <_dtoa_r+0x37c>)
    625e:	1868      	adds	r0, r5, r1
    6260:	40c2      	lsrs	r2, r0
    6262:	1b5b      	subs	r3, r3, r5
    6264:	1c10      	adds	r0, r2, #0
    6266:	409e      	lsls	r6, r3
    6268:	4330      	orrs	r0, r6
    626a:	e004      	b.n	6276 <_dtoa_r+0x11e>
    626c:	489a      	ldr	r0, [pc, #616]	; (64d8 <_dtoa_r+0x380>)
    626e:	9b04      	ldr	r3, [sp, #16]
    6270:	1b40      	subs	r0, r0, r5
    6272:	4083      	lsls	r3, r0
    6274:	1c18      	adds	r0, r3, #0
    6276:	f004 fddd 	bl	ae34 <__aeabi_ui2d>
    627a:	4c98      	ldr	r4, [pc, #608]	; (64dc <_dtoa_r+0x384>)
    627c:	1e6e      	subs	r6, r5, #1
    627e:	2501      	movs	r5, #1
    6280:	1909      	adds	r1, r1, r4
    6282:	9516      	str	r5, [sp, #88]	; 0x58
    6284:	4a82      	ldr	r2, [pc, #520]	; (6490 <_dtoa_r+0x338>)
    6286:	4b83      	ldr	r3, [pc, #524]	; (6494 <_dtoa_r+0x33c>)
    6288:	f004 fa2e 	bl	a6e8 <__aeabi_dsub>
    628c:	4a82      	ldr	r2, [pc, #520]	; (6498 <_dtoa_r+0x340>)
    628e:	4b83      	ldr	r3, [pc, #524]	; (649c <_dtoa_r+0x344>)
    6290:	f003 ff9a 	bl	a1c8 <__aeabi_dmul>
    6294:	4a82      	ldr	r2, [pc, #520]	; (64a0 <_dtoa_r+0x348>)
    6296:	4b83      	ldr	r3, [pc, #524]	; (64a4 <_dtoa_r+0x34c>)
    6298:	f003 f80a 	bl	92b0 <__aeabi_dadd>
    629c:	1c04      	adds	r4, r0, #0
    629e:	1c30      	adds	r0, r6, #0
    62a0:	1c0d      	adds	r5, r1, #0
    62a2:	f004 fd89 	bl	adb8 <__aeabi_i2d>
    62a6:	4a80      	ldr	r2, [pc, #512]	; (64a8 <_dtoa_r+0x350>)
    62a8:	4b80      	ldr	r3, [pc, #512]	; (64ac <_dtoa_r+0x354>)
    62aa:	f003 ff8d 	bl	a1c8 <__aeabi_dmul>
    62ae:	1c02      	adds	r2, r0, #0
    62b0:	1c0b      	adds	r3, r1, #0
    62b2:	1c20      	adds	r0, r4, #0
    62b4:	1c29      	adds	r1, r5, #0
    62b6:	f002 fffb 	bl	92b0 <__aeabi_dadd>
    62ba:	1c04      	adds	r4, r0, #0
    62bc:	1c0d      	adds	r5, r1, #0
    62be:	f004 fd47 	bl	ad50 <__aeabi_d2iz>
    62c2:	4b72      	ldr	r3, [pc, #456]	; (648c <_dtoa_r+0x334>)
    62c4:	4a70      	ldr	r2, [pc, #448]	; (6488 <_dtoa_r+0x330>)
    62c6:	9006      	str	r0, [sp, #24]
    62c8:	1c29      	adds	r1, r5, #0
    62ca:	1c20      	adds	r0, r4, #0
    62cc:	f002 f876 	bl	83bc <__aeabi_dcmplt>
    62d0:	2800      	cmp	r0, #0
    62d2:	d00d      	beq.n	62f0 <_dtoa_r+0x198>
    62d4:	9806      	ldr	r0, [sp, #24]
    62d6:	f004 fd6f 	bl	adb8 <__aeabi_i2d>
    62da:	1c0b      	adds	r3, r1, #0
    62dc:	1c02      	adds	r2, r0, #0
    62de:	1c29      	adds	r1, r5, #0
    62e0:	1c20      	adds	r0, r4, #0
    62e2:	f002 f865 	bl	83b0 <__aeabi_dcmpeq>
    62e6:	9c06      	ldr	r4, [sp, #24]
    62e8:	4243      	negs	r3, r0
    62ea:	4143      	adcs	r3, r0
    62ec:	1ae4      	subs	r4, r4, r3
    62ee:	9406      	str	r4, [sp, #24]
    62f0:	9c06      	ldr	r4, [sp, #24]
    62f2:	2501      	movs	r5, #1
    62f4:	9513      	str	r5, [sp, #76]	; 0x4c
    62f6:	2c16      	cmp	r4, #22
    62f8:	d810      	bhi.n	631c <_dtoa_r+0x1c4>
    62fa:	4a79      	ldr	r2, [pc, #484]	; (64e0 <_dtoa_r+0x388>)
    62fc:	00e3      	lsls	r3, r4, #3
    62fe:	18d3      	adds	r3, r2, r3
    6300:	6818      	ldr	r0, [r3, #0]
    6302:	6859      	ldr	r1, [r3, #4]
    6304:	9a04      	ldr	r2, [sp, #16]
    6306:	9b05      	ldr	r3, [sp, #20]
    6308:	f002 f86c 	bl	83e4 <__aeabi_dcmpgt>
    630c:	2800      	cmp	r0, #0
    630e:	d004      	beq.n	631a <_dtoa_r+0x1c2>
    6310:	3c01      	subs	r4, #1
    6312:	2500      	movs	r5, #0
    6314:	9406      	str	r4, [sp, #24]
    6316:	9513      	str	r5, [sp, #76]	; 0x4c
    6318:	e000      	b.n	631c <_dtoa_r+0x1c4>
    631a:	9013      	str	r0, [sp, #76]	; 0x4c
    631c:	9818      	ldr	r0, [sp, #96]	; 0x60
    631e:	2400      	movs	r4, #0
    6320:	1b86      	subs	r6, r0, r6
    6322:	1c35      	adds	r5, r6, #0
    6324:	9402      	str	r4, [sp, #8]
    6326:	3d01      	subs	r5, #1
    6328:	9509      	str	r5, [sp, #36]	; 0x24
    632a:	d504      	bpl.n	6336 <_dtoa_r+0x1de>
    632c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    632e:	2500      	movs	r5, #0
    6330:	4264      	negs	r4, r4
    6332:	9402      	str	r4, [sp, #8]
    6334:	9509      	str	r5, [sp, #36]	; 0x24
    6336:	9c06      	ldr	r4, [sp, #24]
    6338:	2c00      	cmp	r4, #0
    633a:	db06      	blt.n	634a <_dtoa_r+0x1f2>
    633c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    633e:	9412      	str	r4, [sp, #72]	; 0x48
    6340:	192d      	adds	r5, r5, r4
    6342:	2400      	movs	r4, #0
    6344:	9509      	str	r5, [sp, #36]	; 0x24
    6346:	940d      	str	r4, [sp, #52]	; 0x34
    6348:	e007      	b.n	635a <_dtoa_r+0x202>
    634a:	9c06      	ldr	r4, [sp, #24]
    634c:	9d02      	ldr	r5, [sp, #8]
    634e:	1b2d      	subs	r5, r5, r4
    6350:	9502      	str	r5, [sp, #8]
    6352:	4265      	negs	r5, r4
    6354:	2400      	movs	r4, #0
    6356:	950d      	str	r5, [sp, #52]	; 0x34
    6358:	9412      	str	r4, [sp, #72]	; 0x48
    635a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    635c:	2401      	movs	r4, #1
    635e:	2d09      	cmp	r5, #9
    6360:	d824      	bhi.n	63ac <_dtoa_r+0x254>
    6362:	2d05      	cmp	r5, #5
    6364:	dd02      	ble.n	636c <_dtoa_r+0x214>
    6366:	3d04      	subs	r5, #4
    6368:	9520      	str	r5, [sp, #128]	; 0x80
    636a:	2400      	movs	r4, #0
    636c:	9820      	ldr	r0, [sp, #128]	; 0x80
    636e:	3802      	subs	r0, #2
    6370:	2803      	cmp	r0, #3
    6372:	d823      	bhi.n	63bc <_dtoa_r+0x264>
    6374:	f001 ff52 	bl	821c <__gnu_thumb1_case_uqi>
    6378:	04020e06 	.word	0x04020e06
    637c:	2501      	movs	r5, #1
    637e:	e002      	b.n	6386 <_dtoa_r+0x22e>
    6380:	2501      	movs	r5, #1
    6382:	e008      	b.n	6396 <_dtoa_r+0x23e>
    6384:	2500      	movs	r5, #0
    6386:	9510      	str	r5, [sp, #64]	; 0x40
    6388:	9d21      	ldr	r5, [sp, #132]	; 0x84
    638a:	2d00      	cmp	r5, #0
    638c:	dd1f      	ble.n	63ce <_dtoa_r+0x276>
    638e:	950c      	str	r5, [sp, #48]	; 0x30
    6390:	9508      	str	r5, [sp, #32]
    6392:	e009      	b.n	63a8 <_dtoa_r+0x250>
    6394:	2500      	movs	r5, #0
    6396:	9510      	str	r5, [sp, #64]	; 0x40
    6398:	9806      	ldr	r0, [sp, #24]
    639a:	9d21      	ldr	r5, [sp, #132]	; 0x84
    639c:	182d      	adds	r5, r5, r0
    639e:	950c      	str	r5, [sp, #48]	; 0x30
    63a0:	3501      	adds	r5, #1
    63a2:	9508      	str	r5, [sp, #32]
    63a4:	2d00      	cmp	r5, #0
    63a6:	dd18      	ble.n	63da <_dtoa_r+0x282>
    63a8:	1c2b      	adds	r3, r5, #0
    63aa:	e017      	b.n	63dc <_dtoa_r+0x284>
    63ac:	4263      	negs	r3, r4
    63ae:	2500      	movs	r5, #0
    63b0:	930c      	str	r3, [sp, #48]	; 0x30
    63b2:	9308      	str	r3, [sp, #32]
    63b4:	9520      	str	r5, [sp, #128]	; 0x80
    63b6:	9410      	str	r4, [sp, #64]	; 0x40
    63b8:	2312      	movs	r3, #18
    63ba:	e006      	b.n	63ca <_dtoa_r+0x272>
    63bc:	2501      	movs	r5, #1
    63be:	426b      	negs	r3, r5
    63c0:	9510      	str	r5, [sp, #64]	; 0x40
    63c2:	930c      	str	r3, [sp, #48]	; 0x30
    63c4:	9308      	str	r3, [sp, #32]
    63c6:	2500      	movs	r5, #0
    63c8:	2312      	movs	r3, #18
    63ca:	9521      	str	r5, [sp, #132]	; 0x84
    63cc:	e006      	b.n	63dc <_dtoa_r+0x284>
    63ce:	2501      	movs	r5, #1
    63d0:	950c      	str	r5, [sp, #48]	; 0x30
    63d2:	9508      	str	r5, [sp, #32]
    63d4:	1c2b      	adds	r3, r5, #0
    63d6:	9521      	str	r5, [sp, #132]	; 0x84
    63d8:	e000      	b.n	63dc <_dtoa_r+0x284>
    63da:	2301      	movs	r3, #1
    63dc:	9807      	ldr	r0, [sp, #28]
    63de:	2200      	movs	r2, #0
    63e0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    63e2:	606a      	str	r2, [r5, #4]
    63e4:	2204      	movs	r2, #4
    63e6:	1c10      	adds	r0, r2, #0
    63e8:	3014      	adds	r0, #20
    63ea:	6869      	ldr	r1, [r5, #4]
    63ec:	4298      	cmp	r0, r3
    63ee:	d803      	bhi.n	63f8 <_dtoa_r+0x2a0>
    63f0:	3101      	adds	r1, #1
    63f2:	6069      	str	r1, [r5, #4]
    63f4:	0052      	lsls	r2, r2, #1
    63f6:	e7f6      	b.n	63e6 <_dtoa_r+0x28e>
    63f8:	9807      	ldr	r0, [sp, #28]
    63fa:	f001 f980 	bl	76fe <_Balloc>
    63fe:	6028      	str	r0, [r5, #0]
    6400:	9d07      	ldr	r5, [sp, #28]
    6402:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    6404:	9d08      	ldr	r5, [sp, #32]
    6406:	681b      	ldr	r3, [r3, #0]
    6408:	930b      	str	r3, [sp, #44]	; 0x2c
    640a:	2d0e      	cmp	r5, #14
    640c:	d900      	bls.n	6410 <_dtoa_r+0x2b8>
    640e:	e187      	b.n	6720 <_dtoa_r+0x5c8>
    6410:	2c00      	cmp	r4, #0
    6412:	d100      	bne.n	6416 <_dtoa_r+0x2be>
    6414:	e184      	b.n	6720 <_dtoa_r+0x5c8>
    6416:	9c04      	ldr	r4, [sp, #16]
    6418:	9d05      	ldr	r5, [sp, #20]
    641a:	9414      	str	r4, [sp, #80]	; 0x50
    641c:	9515      	str	r5, [sp, #84]	; 0x54
    641e:	9d06      	ldr	r5, [sp, #24]
    6420:	2d00      	cmp	r5, #0
    6422:	dd61      	ble.n	64e8 <_dtoa_r+0x390>
    6424:	1c2a      	adds	r2, r5, #0
    6426:	230f      	movs	r3, #15
    6428:	401a      	ands	r2, r3
    642a:	492d      	ldr	r1, [pc, #180]	; (64e0 <_dtoa_r+0x388>)
    642c:	00d2      	lsls	r2, r2, #3
    642e:	188a      	adds	r2, r1, r2
    6430:	6814      	ldr	r4, [r2, #0]
    6432:	6855      	ldr	r5, [r2, #4]
    6434:	940e      	str	r4, [sp, #56]	; 0x38
    6436:	950f      	str	r5, [sp, #60]	; 0x3c
    6438:	9d06      	ldr	r5, [sp, #24]
    643a:	4c2a      	ldr	r4, [pc, #168]	; (64e4 <_dtoa_r+0x38c>)
    643c:	112f      	asrs	r7, r5, #4
    643e:	2502      	movs	r5, #2
    6440:	06f8      	lsls	r0, r7, #27
    6442:	d517      	bpl.n	6474 <_dtoa_r+0x31c>
    6444:	401f      	ands	r7, r3
    6446:	9814      	ldr	r0, [sp, #80]	; 0x50
    6448:	9915      	ldr	r1, [sp, #84]	; 0x54
    644a:	6a22      	ldr	r2, [r4, #32]
    644c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    644e:	f003 fa51 	bl	98f4 <__aeabi_ddiv>
    6452:	2503      	movs	r5, #3
    6454:	9004      	str	r0, [sp, #16]
    6456:	9105      	str	r1, [sp, #20]
    6458:	e00c      	b.n	6474 <_dtoa_r+0x31c>
    645a:	07f9      	lsls	r1, r7, #31
    645c:	d508      	bpl.n	6470 <_dtoa_r+0x318>
    645e:	980e      	ldr	r0, [sp, #56]	; 0x38
    6460:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6462:	6822      	ldr	r2, [r4, #0]
    6464:	6863      	ldr	r3, [r4, #4]
    6466:	f003 feaf 	bl	a1c8 <__aeabi_dmul>
    646a:	900e      	str	r0, [sp, #56]	; 0x38
    646c:	910f      	str	r1, [sp, #60]	; 0x3c
    646e:	3501      	adds	r5, #1
    6470:	107f      	asrs	r7, r7, #1
    6472:	3408      	adds	r4, #8
    6474:	2f00      	cmp	r7, #0
    6476:	d1f0      	bne.n	645a <_dtoa_r+0x302>
    6478:	9804      	ldr	r0, [sp, #16]
    647a:	9905      	ldr	r1, [sp, #20]
    647c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    647e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6480:	f003 fa38 	bl	98f4 <__aeabi_ddiv>
    6484:	e04e      	b.n	6524 <_dtoa_r+0x3cc>
    6486:	46c0      	nop			; (mov r8, r8)
	...
    6494:	3ff80000 	.word	0x3ff80000
    6498:	636f4361 	.word	0x636f4361
    649c:	3fd287a7 	.word	0x3fd287a7
    64a0:	8b60c8b3 	.word	0x8b60c8b3
    64a4:	3fc68a28 	.word	0x3fc68a28
    64a8:	509f79fb 	.word	0x509f79fb
    64ac:	3fd34413 	.word	0x3fd34413
    64b0:	7ff00000 	.word	0x7ff00000
    64b4:	0000270f 	.word	0x0000270f
    64b8:	0000b737 	.word	0x0000b737
    64bc:	0000b72e 	.word	0x0000b72e
    64c0:	0000b60a 	.word	0x0000b60a
    64c4:	3ff00000 	.word	0x3ff00000
    64c8:	fffffc01 	.word	0xfffffc01
    64cc:	fffffbef 	.word	0xfffffbef
    64d0:	00000412 	.word	0x00000412
    64d4:	fffffc0e 	.word	0xfffffc0e
    64d8:	fffffbee 	.word	0xfffffbee
    64dc:	fe100000 	.word	0xfe100000
    64e0:	0000b7a8 	.word	0x0000b7a8
    64e4:	0000b870 	.word	0x0000b870
    64e8:	9c06      	ldr	r4, [sp, #24]
    64ea:	2502      	movs	r5, #2
    64ec:	4267      	negs	r7, r4
    64ee:	2f00      	cmp	r7, #0
    64f0:	d01a      	beq.n	6528 <_dtoa_r+0x3d0>
    64f2:	230f      	movs	r3, #15
    64f4:	403b      	ands	r3, r7
    64f6:	4acc      	ldr	r2, [pc, #816]	; (6828 <_dtoa_r+0x6d0>)
    64f8:	00db      	lsls	r3, r3, #3
    64fa:	18d3      	adds	r3, r2, r3
    64fc:	9814      	ldr	r0, [sp, #80]	; 0x50
    64fe:	9915      	ldr	r1, [sp, #84]	; 0x54
    6500:	681a      	ldr	r2, [r3, #0]
    6502:	685b      	ldr	r3, [r3, #4]
    6504:	f003 fe60 	bl	a1c8 <__aeabi_dmul>
    6508:	4ec8      	ldr	r6, [pc, #800]	; (682c <_dtoa_r+0x6d4>)
    650a:	113f      	asrs	r7, r7, #4
    650c:	2f00      	cmp	r7, #0
    650e:	d009      	beq.n	6524 <_dtoa_r+0x3cc>
    6510:	07fa      	lsls	r2, r7, #31
    6512:	d504      	bpl.n	651e <_dtoa_r+0x3c6>
    6514:	6832      	ldr	r2, [r6, #0]
    6516:	6873      	ldr	r3, [r6, #4]
    6518:	3501      	adds	r5, #1
    651a:	f003 fe55 	bl	a1c8 <__aeabi_dmul>
    651e:	107f      	asrs	r7, r7, #1
    6520:	3608      	adds	r6, #8
    6522:	e7f3      	b.n	650c <_dtoa_r+0x3b4>
    6524:	9004      	str	r0, [sp, #16]
    6526:	9105      	str	r1, [sp, #20]
    6528:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    652a:	2c00      	cmp	r4, #0
    652c:	d01e      	beq.n	656c <_dtoa_r+0x414>
    652e:	9e04      	ldr	r6, [sp, #16]
    6530:	9f05      	ldr	r7, [sp, #20]
    6532:	4bb4      	ldr	r3, [pc, #720]	; (6804 <_dtoa_r+0x6ac>)
    6534:	4ab2      	ldr	r2, [pc, #712]	; (6800 <_dtoa_r+0x6a8>)
    6536:	1c30      	adds	r0, r6, #0
    6538:	1c39      	adds	r1, r7, #0
    653a:	f001 ff3f 	bl	83bc <__aeabi_dcmplt>
    653e:	2800      	cmp	r0, #0
    6540:	d014      	beq.n	656c <_dtoa_r+0x414>
    6542:	9c08      	ldr	r4, [sp, #32]
    6544:	2c00      	cmp	r4, #0
    6546:	d011      	beq.n	656c <_dtoa_r+0x414>
    6548:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    654a:	2c00      	cmp	r4, #0
    654c:	dc00      	bgt.n	6550 <_dtoa_r+0x3f8>
    654e:	e0e3      	b.n	6718 <_dtoa_r+0x5c0>
    6550:	9c06      	ldr	r4, [sp, #24]
    6552:	1c30      	adds	r0, r6, #0
    6554:	3c01      	subs	r4, #1
    6556:	1c39      	adds	r1, r7, #0
    6558:	4aab      	ldr	r2, [pc, #684]	; (6808 <_dtoa_r+0x6b0>)
    655a:	4bac      	ldr	r3, [pc, #688]	; (680c <_dtoa_r+0x6b4>)
    655c:	9411      	str	r4, [sp, #68]	; 0x44
    655e:	f003 fe33 	bl	a1c8 <__aeabi_dmul>
    6562:	3501      	adds	r5, #1
    6564:	9004      	str	r0, [sp, #16]
    6566:	9105      	str	r1, [sp, #20]
    6568:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    656a:	e002      	b.n	6572 <_dtoa_r+0x41a>
    656c:	9c06      	ldr	r4, [sp, #24]
    656e:	9411      	str	r4, [sp, #68]	; 0x44
    6570:	9c08      	ldr	r4, [sp, #32]
    6572:	1c28      	adds	r0, r5, #0
    6574:	9e04      	ldr	r6, [sp, #16]
    6576:	9f05      	ldr	r7, [sp, #20]
    6578:	940e      	str	r4, [sp, #56]	; 0x38
    657a:	f004 fc1d 	bl	adb8 <__aeabi_i2d>
    657e:	1c32      	adds	r2, r6, #0
    6580:	1c3b      	adds	r3, r7, #0
    6582:	f003 fe21 	bl	a1c8 <__aeabi_dmul>
    6586:	4aa2      	ldr	r2, [pc, #648]	; (6810 <_dtoa_r+0x6b8>)
    6588:	4ba2      	ldr	r3, [pc, #648]	; (6814 <_dtoa_r+0x6bc>)
    658a:	f002 fe91 	bl	92b0 <__aeabi_dadd>
    658e:	1c04      	adds	r4, r0, #0
    6590:	48a7      	ldr	r0, [pc, #668]	; (6830 <_dtoa_r+0x6d8>)
    6592:	1808      	adds	r0, r1, r0
    6594:	990e      	ldr	r1, [sp, #56]	; 0x38
    6596:	9004      	str	r0, [sp, #16]
    6598:	1c05      	adds	r5, r0, #0
    659a:	2900      	cmp	r1, #0
    659c:	d11b      	bne.n	65d6 <_dtoa_r+0x47e>
    659e:	4a9e      	ldr	r2, [pc, #632]	; (6818 <_dtoa_r+0x6c0>)
    65a0:	4b9e      	ldr	r3, [pc, #632]	; (681c <_dtoa_r+0x6c4>)
    65a2:	1c30      	adds	r0, r6, #0
    65a4:	1c39      	adds	r1, r7, #0
    65a6:	f004 f89f 	bl	a6e8 <__aeabi_dsub>
    65aa:	1c22      	adds	r2, r4, #0
    65ac:	9b04      	ldr	r3, [sp, #16]
    65ae:	1c06      	adds	r6, r0, #0
    65b0:	1c0f      	adds	r7, r1, #0
    65b2:	f001 ff17 	bl	83e4 <__aeabi_dcmpgt>
    65b6:	2800      	cmp	r0, #0
    65b8:	d000      	beq.n	65bc <_dtoa_r+0x464>
    65ba:	e25c      	b.n	6a76 <_dtoa_r+0x91e>
    65bc:	1c22      	adds	r2, r4, #0
    65be:	2580      	movs	r5, #128	; 0x80
    65c0:	9c04      	ldr	r4, [sp, #16]
    65c2:	062d      	lsls	r5, r5, #24
    65c4:	1c30      	adds	r0, r6, #0
    65c6:	1c39      	adds	r1, r7, #0
    65c8:	1963      	adds	r3, r4, r5
    65ca:	f001 fef7 	bl	83bc <__aeabi_dcmplt>
    65ce:	2800      	cmp	r0, #0
    65d0:	d000      	beq.n	65d4 <_dtoa_r+0x47c>
    65d2:	e247      	b.n	6a64 <_dtoa_r+0x90c>
    65d4:	e0a0      	b.n	6718 <_dtoa_r+0x5c0>
    65d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    65d8:	4b93      	ldr	r3, [pc, #588]	; (6828 <_dtoa_r+0x6d0>)
    65da:	3a01      	subs	r2, #1
    65dc:	9810      	ldr	r0, [sp, #64]	; 0x40
    65de:	00d2      	lsls	r2, r2, #3
    65e0:	189b      	adds	r3, r3, r2
    65e2:	2800      	cmp	r0, #0
    65e4:	d049      	beq.n	667a <_dtoa_r+0x522>
    65e6:	681a      	ldr	r2, [r3, #0]
    65e8:	685b      	ldr	r3, [r3, #4]
    65ea:	488d      	ldr	r0, [pc, #564]	; (6820 <_dtoa_r+0x6c8>)
    65ec:	498d      	ldr	r1, [pc, #564]	; (6824 <_dtoa_r+0x6cc>)
    65ee:	f003 f981 	bl	98f4 <__aeabi_ddiv>
    65f2:	1c2b      	adds	r3, r5, #0
    65f4:	1c22      	adds	r2, r4, #0
    65f6:	f004 f877 	bl	a6e8 <__aeabi_dsub>
    65fa:	9004      	str	r0, [sp, #16]
    65fc:	9105      	str	r1, [sp, #20]
    65fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6600:	1c39      	adds	r1, r7, #0
    6602:	1c30      	adds	r0, r6, #0
    6604:	f004 fba4 	bl	ad50 <__aeabi_d2iz>
    6608:	1c04      	adds	r4, r0, #0
    660a:	f004 fbd5 	bl	adb8 <__aeabi_i2d>
    660e:	1c02      	adds	r2, r0, #0
    6610:	1c0b      	adds	r3, r1, #0
    6612:	1c30      	adds	r0, r6, #0
    6614:	1c39      	adds	r1, r7, #0
    6616:	f004 f867 	bl	a6e8 <__aeabi_dsub>
    661a:	3501      	adds	r5, #1
    661c:	1e6b      	subs	r3, r5, #1
    661e:	3430      	adds	r4, #48	; 0x30
    6620:	701c      	strb	r4, [r3, #0]
    6622:	9a04      	ldr	r2, [sp, #16]
    6624:	9b05      	ldr	r3, [sp, #20]
    6626:	1c06      	adds	r6, r0, #0
    6628:	1c0f      	adds	r7, r1, #0
    662a:	f001 fec7 	bl	83bc <__aeabi_dcmplt>
    662e:	2800      	cmp	r0, #0
    6630:	d000      	beq.n	6634 <_dtoa_r+0x4dc>
    6632:	e353      	b.n	6cdc <_dtoa_r+0xb84>
    6634:	1c32      	adds	r2, r6, #0
    6636:	1c3b      	adds	r3, r7, #0
    6638:	4972      	ldr	r1, [pc, #456]	; (6804 <_dtoa_r+0x6ac>)
    663a:	4871      	ldr	r0, [pc, #452]	; (6800 <_dtoa_r+0x6a8>)
    663c:	f004 f854 	bl	a6e8 <__aeabi_dsub>
    6640:	9a04      	ldr	r2, [sp, #16]
    6642:	9b05      	ldr	r3, [sp, #20]
    6644:	f001 feba 	bl	83bc <__aeabi_dcmplt>
    6648:	2800      	cmp	r0, #0
    664a:	d000      	beq.n	664e <_dtoa_r+0x4f6>
    664c:	e0cb      	b.n	67e6 <_dtoa_r+0x68e>
    664e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6650:	1b2b      	subs	r3, r5, r4
    6652:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    6654:	42a3      	cmp	r3, r4
    6656:	da5f      	bge.n	6718 <_dtoa_r+0x5c0>
    6658:	9804      	ldr	r0, [sp, #16]
    665a:	9905      	ldr	r1, [sp, #20]
    665c:	4a6a      	ldr	r2, [pc, #424]	; (6808 <_dtoa_r+0x6b0>)
    665e:	4b6b      	ldr	r3, [pc, #428]	; (680c <_dtoa_r+0x6b4>)
    6660:	f003 fdb2 	bl	a1c8 <__aeabi_dmul>
    6664:	4a68      	ldr	r2, [pc, #416]	; (6808 <_dtoa_r+0x6b0>)
    6666:	4b69      	ldr	r3, [pc, #420]	; (680c <_dtoa_r+0x6b4>)
    6668:	9004      	str	r0, [sp, #16]
    666a:	9105      	str	r1, [sp, #20]
    666c:	1c30      	adds	r0, r6, #0
    666e:	1c39      	adds	r1, r7, #0
    6670:	f003 fdaa 	bl	a1c8 <__aeabi_dmul>
    6674:	1c06      	adds	r6, r0, #0
    6676:	1c0f      	adds	r7, r1, #0
    6678:	e7c2      	b.n	6600 <_dtoa_r+0x4a8>
    667a:	6818      	ldr	r0, [r3, #0]
    667c:	6859      	ldr	r1, [r3, #4]
    667e:	1c22      	adds	r2, r4, #0
    6680:	1c2b      	adds	r3, r5, #0
    6682:	f003 fda1 	bl	a1c8 <__aeabi_dmul>
    6686:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6688:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    668a:	9004      	str	r0, [sp, #16]
    668c:	9105      	str	r1, [sp, #20]
    668e:	1965      	adds	r5, r4, r5
    6690:	9517      	str	r5, [sp, #92]	; 0x5c
    6692:	1c39      	adds	r1, r7, #0
    6694:	1c30      	adds	r0, r6, #0
    6696:	f004 fb5b 	bl	ad50 <__aeabi_d2iz>
    669a:	1c05      	adds	r5, r0, #0
    669c:	f004 fb8c 	bl	adb8 <__aeabi_i2d>
    66a0:	1c02      	adds	r2, r0, #0
    66a2:	1c0b      	adds	r3, r1, #0
    66a4:	1c30      	adds	r0, r6, #0
    66a6:	1c39      	adds	r1, r7, #0
    66a8:	f004 f81e 	bl	a6e8 <__aeabi_dsub>
    66ac:	3530      	adds	r5, #48	; 0x30
    66ae:	7025      	strb	r5, [r4, #0]
    66b0:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    66b2:	3401      	adds	r4, #1
    66b4:	1c06      	adds	r6, r0, #0
    66b6:	1c0f      	adds	r7, r1, #0
    66b8:	42ac      	cmp	r4, r5
    66ba:	d126      	bne.n	670a <_dtoa_r+0x5b2>
    66bc:	980e      	ldr	r0, [sp, #56]	; 0x38
    66be:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    66c0:	4a57      	ldr	r2, [pc, #348]	; (6820 <_dtoa_r+0x6c8>)
    66c2:	4b58      	ldr	r3, [pc, #352]	; (6824 <_dtoa_r+0x6cc>)
    66c4:	1825      	adds	r5, r4, r0
    66c6:	9804      	ldr	r0, [sp, #16]
    66c8:	9905      	ldr	r1, [sp, #20]
    66ca:	f002 fdf1 	bl	92b0 <__aeabi_dadd>
    66ce:	1c02      	adds	r2, r0, #0
    66d0:	1c0b      	adds	r3, r1, #0
    66d2:	1c30      	adds	r0, r6, #0
    66d4:	1c39      	adds	r1, r7, #0
    66d6:	f001 fe85 	bl	83e4 <__aeabi_dcmpgt>
    66da:	2800      	cmp	r0, #0
    66dc:	d000      	beq.n	66e0 <_dtoa_r+0x588>
    66de:	e082      	b.n	67e6 <_dtoa_r+0x68e>
    66e0:	9a04      	ldr	r2, [sp, #16]
    66e2:	9b05      	ldr	r3, [sp, #20]
    66e4:	484e      	ldr	r0, [pc, #312]	; (6820 <_dtoa_r+0x6c8>)
    66e6:	494f      	ldr	r1, [pc, #316]	; (6824 <_dtoa_r+0x6cc>)
    66e8:	f003 fffe 	bl	a6e8 <__aeabi_dsub>
    66ec:	1c02      	adds	r2, r0, #0
    66ee:	1c0b      	adds	r3, r1, #0
    66f0:	1c30      	adds	r0, r6, #0
    66f2:	1c39      	adds	r1, r7, #0
    66f4:	f001 fe62 	bl	83bc <__aeabi_dcmplt>
    66f8:	2800      	cmp	r0, #0
    66fa:	d00d      	beq.n	6718 <_dtoa_r+0x5c0>
    66fc:	1e6b      	subs	r3, r5, #1
    66fe:	781a      	ldrb	r2, [r3, #0]
    6700:	2a30      	cmp	r2, #48	; 0x30
    6702:	d000      	beq.n	6706 <_dtoa_r+0x5ae>
    6704:	e2ea      	b.n	6cdc <_dtoa_r+0xb84>
    6706:	1c1d      	adds	r5, r3, #0
    6708:	e7f8      	b.n	66fc <_dtoa_r+0x5a4>
    670a:	4a3f      	ldr	r2, [pc, #252]	; (6808 <_dtoa_r+0x6b0>)
    670c:	4b3f      	ldr	r3, [pc, #252]	; (680c <_dtoa_r+0x6b4>)
    670e:	f003 fd5b 	bl	a1c8 <__aeabi_dmul>
    6712:	1c06      	adds	r6, r0, #0
    6714:	1c0f      	adds	r7, r1, #0
    6716:	e7bc      	b.n	6692 <_dtoa_r+0x53a>
    6718:	9c14      	ldr	r4, [sp, #80]	; 0x50
    671a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    671c:	9404      	str	r4, [sp, #16]
    671e:	9505      	str	r5, [sp, #20]
    6720:	9b19      	ldr	r3, [sp, #100]	; 0x64
    6722:	2b00      	cmp	r3, #0
    6724:	da00      	bge.n	6728 <_dtoa_r+0x5d0>
    6726:	e09f      	b.n	6868 <_dtoa_r+0x710>
    6728:	9d06      	ldr	r5, [sp, #24]
    672a:	2d0e      	cmp	r5, #14
    672c:	dd00      	ble.n	6730 <_dtoa_r+0x5d8>
    672e:	e09b      	b.n	6868 <_dtoa_r+0x710>
    6730:	4a3d      	ldr	r2, [pc, #244]	; (6828 <_dtoa_r+0x6d0>)
    6732:	00eb      	lsls	r3, r5, #3
    6734:	18d3      	adds	r3, r2, r3
    6736:	681c      	ldr	r4, [r3, #0]
    6738:	685d      	ldr	r5, [r3, #4]
    673a:	9402      	str	r4, [sp, #8]
    673c:	9503      	str	r5, [sp, #12]
    673e:	9d21      	ldr	r5, [sp, #132]	; 0x84
    6740:	2d00      	cmp	r5, #0
    6742:	da14      	bge.n	676e <_dtoa_r+0x616>
    6744:	9c08      	ldr	r4, [sp, #32]
    6746:	2c00      	cmp	r4, #0
    6748:	dc11      	bgt.n	676e <_dtoa_r+0x616>
    674a:	d000      	beq.n	674e <_dtoa_r+0x5f6>
    674c:	e18c      	b.n	6a68 <_dtoa_r+0x910>
    674e:	4a32      	ldr	r2, [pc, #200]	; (6818 <_dtoa_r+0x6c0>)
    6750:	4b32      	ldr	r3, [pc, #200]	; (681c <_dtoa_r+0x6c4>)
    6752:	9802      	ldr	r0, [sp, #8]
    6754:	9903      	ldr	r1, [sp, #12]
    6756:	f003 fd37 	bl	a1c8 <__aeabi_dmul>
    675a:	9a04      	ldr	r2, [sp, #16]
    675c:	9b05      	ldr	r3, [sp, #20]
    675e:	f001 fe4b 	bl	83f8 <__aeabi_dcmpge>
    6762:	9f08      	ldr	r7, [sp, #32]
    6764:	1c3e      	adds	r6, r7, #0
    6766:	2800      	cmp	r0, #0
    6768:	d000      	beq.n	676c <_dtoa_r+0x614>
    676a:	e17f      	b.n	6a6c <_dtoa_r+0x914>
    676c:	e187      	b.n	6a7e <_dtoa_r+0x926>
    676e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6770:	9e04      	ldr	r6, [sp, #16]
    6772:	9f05      	ldr	r7, [sp, #20]
    6774:	9a02      	ldr	r2, [sp, #8]
    6776:	9b03      	ldr	r3, [sp, #12]
    6778:	1c30      	adds	r0, r6, #0
    677a:	1c39      	adds	r1, r7, #0
    677c:	f003 f8ba 	bl	98f4 <__aeabi_ddiv>
    6780:	f004 fae6 	bl	ad50 <__aeabi_d2iz>
    6784:	1c04      	adds	r4, r0, #0
    6786:	f004 fb17 	bl	adb8 <__aeabi_i2d>
    678a:	9a02      	ldr	r2, [sp, #8]
    678c:	9b03      	ldr	r3, [sp, #12]
    678e:	f003 fd1b 	bl	a1c8 <__aeabi_dmul>
    6792:	1c02      	adds	r2, r0, #0
    6794:	1c0b      	adds	r3, r1, #0
    6796:	1c30      	adds	r0, r6, #0
    6798:	1c39      	adds	r1, r7, #0
    679a:	f003 ffa5 	bl	a6e8 <__aeabi_dsub>
    679e:	3501      	adds	r5, #1
    67a0:	1c02      	adds	r2, r0, #0
    67a2:	1c20      	adds	r0, r4, #0
    67a4:	3030      	adds	r0, #48	; 0x30
    67a6:	1c0b      	adds	r3, r1, #0
    67a8:	1e69      	subs	r1, r5, #1
    67aa:	7008      	strb	r0, [r1, #0]
    67ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
    67ae:	1a29      	subs	r1, r5, r0
    67b0:	9808      	ldr	r0, [sp, #32]
    67b2:	4281      	cmp	r1, r0
    67b4:	d148      	bne.n	6848 <_dtoa_r+0x6f0>
    67b6:	1c10      	adds	r0, r2, #0
    67b8:	1c19      	adds	r1, r3, #0
    67ba:	f002 fd79 	bl	92b0 <__aeabi_dadd>
    67be:	9a02      	ldr	r2, [sp, #8]
    67c0:	9b03      	ldr	r3, [sp, #12]
    67c2:	1c06      	adds	r6, r0, #0
    67c4:	1c0f      	adds	r7, r1, #0
    67c6:	f001 fe0d 	bl	83e4 <__aeabi_dcmpgt>
    67ca:	2800      	cmp	r0, #0
    67cc:	d10d      	bne.n	67ea <_dtoa_r+0x692>
    67ce:	1c30      	adds	r0, r6, #0
    67d0:	1c39      	adds	r1, r7, #0
    67d2:	9a02      	ldr	r2, [sp, #8]
    67d4:	9b03      	ldr	r3, [sp, #12]
    67d6:	f001 fdeb 	bl	83b0 <__aeabi_dcmpeq>
    67da:	2800      	cmp	r0, #0
    67dc:	d100      	bne.n	67e0 <_dtoa_r+0x688>
    67de:	e27f      	b.n	6ce0 <_dtoa_r+0xb88>
    67e0:	07e1      	lsls	r1, r4, #31
    67e2:	d402      	bmi.n	67ea <_dtoa_r+0x692>
    67e4:	e27c      	b.n	6ce0 <_dtoa_r+0xb88>
    67e6:	9c11      	ldr	r4, [sp, #68]	; 0x44
    67e8:	9406      	str	r4, [sp, #24]
    67ea:	1e6b      	subs	r3, r5, #1
    67ec:	781a      	ldrb	r2, [r3, #0]
    67ee:	2a39      	cmp	r2, #57	; 0x39
    67f0:	d126      	bne.n	6840 <_dtoa_r+0x6e8>
    67f2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    67f4:	42a3      	cmp	r3, r4
    67f6:	d01d      	beq.n	6834 <_dtoa_r+0x6dc>
    67f8:	1c1d      	adds	r5, r3, #0
    67fa:	e7f6      	b.n	67ea <_dtoa_r+0x692>
    67fc:	46c0      	nop			; (mov r8, r8)
    67fe:	46c0      	nop			; (mov r8, r8)
    6800:	00000000 	.word	0x00000000
    6804:	3ff00000 	.word	0x3ff00000
    6808:	00000000 	.word	0x00000000
    680c:	40240000 	.word	0x40240000
    6810:	00000000 	.word	0x00000000
    6814:	401c0000 	.word	0x401c0000
    6818:	00000000 	.word	0x00000000
    681c:	40140000 	.word	0x40140000
    6820:	00000000 	.word	0x00000000
    6824:	3fe00000 	.word	0x3fe00000
    6828:	0000b7a8 	.word	0x0000b7a8
    682c:	0000b870 	.word	0x0000b870
    6830:	fcc00000 	.word	0xfcc00000
    6834:	9c06      	ldr	r4, [sp, #24]
    6836:	2230      	movs	r2, #48	; 0x30
    6838:	3401      	adds	r4, #1
    683a:	9406      	str	r4, [sp, #24]
    683c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    683e:	7022      	strb	r2, [r4, #0]
    6840:	781a      	ldrb	r2, [r3, #0]
    6842:	3201      	adds	r2, #1
    6844:	701a      	strb	r2, [r3, #0]
    6846:	e24b      	b.n	6ce0 <_dtoa_r+0xb88>
    6848:	1c10      	adds	r0, r2, #0
    684a:	1c19      	adds	r1, r3, #0
    684c:	4bc9      	ldr	r3, [pc, #804]	; (6b74 <_dtoa_r+0xa1c>)
    684e:	4ac8      	ldr	r2, [pc, #800]	; (6b70 <_dtoa_r+0xa18>)
    6850:	f003 fcba 	bl	a1c8 <__aeabi_dmul>
    6854:	4ac8      	ldr	r2, [pc, #800]	; (6b78 <_dtoa_r+0xa20>)
    6856:	4bc9      	ldr	r3, [pc, #804]	; (6b7c <_dtoa_r+0xa24>)
    6858:	1c06      	adds	r6, r0, #0
    685a:	1c0f      	adds	r7, r1, #0
    685c:	f001 fda8 	bl	83b0 <__aeabi_dcmpeq>
    6860:	2800      	cmp	r0, #0
    6862:	d100      	bne.n	6866 <_dtoa_r+0x70e>
    6864:	e786      	b.n	6774 <_dtoa_r+0x61c>
    6866:	e23b      	b.n	6ce0 <_dtoa_r+0xb88>
    6868:	9d10      	ldr	r5, [sp, #64]	; 0x40
    686a:	2d00      	cmp	r5, #0
    686c:	d031      	beq.n	68d2 <_dtoa_r+0x77a>
    686e:	9c20      	ldr	r4, [sp, #128]	; 0x80
    6870:	2c01      	cmp	r4, #1
    6872:	dc0b      	bgt.n	688c <_dtoa_r+0x734>
    6874:	9d16      	ldr	r5, [sp, #88]	; 0x58
    6876:	2d00      	cmp	r5, #0
    6878:	d002      	beq.n	6880 <_dtoa_r+0x728>
    687a:	48c1      	ldr	r0, [pc, #772]	; (6b80 <_dtoa_r+0xa28>)
    687c:	181b      	adds	r3, r3, r0
    687e:	e002      	b.n	6886 <_dtoa_r+0x72e>
    6880:	9918      	ldr	r1, [sp, #96]	; 0x60
    6882:	2336      	movs	r3, #54	; 0x36
    6884:	1a5b      	subs	r3, r3, r1
    6886:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6888:	9c02      	ldr	r4, [sp, #8]
    688a:	e016      	b.n	68ba <_dtoa_r+0x762>
    688c:	9d08      	ldr	r5, [sp, #32]
    688e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6890:	3d01      	subs	r5, #1
    6892:	42ac      	cmp	r4, r5
    6894:	db01      	blt.n	689a <_dtoa_r+0x742>
    6896:	1b65      	subs	r5, r4, r5
    6898:	e006      	b.n	68a8 <_dtoa_r+0x750>
    689a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    689c:	950d      	str	r5, [sp, #52]	; 0x34
    689e:	1b2b      	subs	r3, r5, r4
    68a0:	9c12      	ldr	r4, [sp, #72]	; 0x48
    68a2:	2500      	movs	r5, #0
    68a4:	18e4      	adds	r4, r4, r3
    68a6:	9412      	str	r4, [sp, #72]	; 0x48
    68a8:	9c08      	ldr	r4, [sp, #32]
    68aa:	2c00      	cmp	r4, #0
    68ac:	da03      	bge.n	68b6 <_dtoa_r+0x75e>
    68ae:	9802      	ldr	r0, [sp, #8]
    68b0:	2300      	movs	r3, #0
    68b2:	1b04      	subs	r4, r0, r4
    68b4:	e001      	b.n	68ba <_dtoa_r+0x762>
    68b6:	9c02      	ldr	r4, [sp, #8]
    68b8:	9b08      	ldr	r3, [sp, #32]
    68ba:	9902      	ldr	r1, [sp, #8]
    68bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    68be:	18c9      	adds	r1, r1, r3
    68c0:	9102      	str	r1, [sp, #8]
    68c2:	18d2      	adds	r2, r2, r3
    68c4:	9807      	ldr	r0, [sp, #28]
    68c6:	2101      	movs	r1, #1
    68c8:	9209      	str	r2, [sp, #36]	; 0x24
    68ca:	f001 f830 	bl	792e <__i2b>
    68ce:	1c06      	adds	r6, r0, #0
    68d0:	e002      	b.n	68d8 <_dtoa_r+0x780>
    68d2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    68d4:	9c02      	ldr	r4, [sp, #8]
    68d6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    68d8:	2c00      	cmp	r4, #0
    68da:	d00c      	beq.n	68f6 <_dtoa_r+0x79e>
    68dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    68de:	2b00      	cmp	r3, #0
    68e0:	dd09      	ble.n	68f6 <_dtoa_r+0x79e>
    68e2:	42a3      	cmp	r3, r4
    68e4:	dd00      	ble.n	68e8 <_dtoa_r+0x790>
    68e6:	1c23      	adds	r3, r4, #0
    68e8:	9802      	ldr	r0, [sp, #8]
    68ea:	9909      	ldr	r1, [sp, #36]	; 0x24
    68ec:	1ac0      	subs	r0, r0, r3
    68ee:	1ac9      	subs	r1, r1, r3
    68f0:	9002      	str	r0, [sp, #8]
    68f2:	1ae4      	subs	r4, r4, r3
    68f4:	9109      	str	r1, [sp, #36]	; 0x24
    68f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    68f8:	2a00      	cmp	r2, #0
    68fa:	dd21      	ble.n	6940 <_dtoa_r+0x7e8>
    68fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    68fe:	2b00      	cmp	r3, #0
    6900:	d018      	beq.n	6934 <_dtoa_r+0x7dc>
    6902:	2d00      	cmp	r5, #0
    6904:	dd10      	ble.n	6928 <_dtoa_r+0x7d0>
    6906:	1c31      	adds	r1, r6, #0
    6908:	1c2a      	adds	r2, r5, #0
    690a:	9807      	ldr	r0, [sp, #28]
    690c:	f001 f8a8 	bl	7a60 <__pow5mult>
    6910:	1c06      	adds	r6, r0, #0
    6912:	1c31      	adds	r1, r6, #0
    6914:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6916:	9807      	ldr	r0, [sp, #28]
    6918:	f001 f812 	bl	7940 <__multiply>
    691c:	990a      	ldr	r1, [sp, #40]	; 0x28
    691e:	1c07      	adds	r7, r0, #0
    6920:	9807      	ldr	r0, [sp, #28]
    6922:	f000 ff24 	bl	776e <_Bfree>
    6926:	970a      	str	r7, [sp, #40]	; 0x28
    6928:	980d      	ldr	r0, [sp, #52]	; 0x34
    692a:	1b42      	subs	r2, r0, r5
    692c:	d008      	beq.n	6940 <_dtoa_r+0x7e8>
    692e:	9807      	ldr	r0, [sp, #28]
    6930:	990a      	ldr	r1, [sp, #40]	; 0x28
    6932:	e002      	b.n	693a <_dtoa_r+0x7e2>
    6934:	9807      	ldr	r0, [sp, #28]
    6936:	990a      	ldr	r1, [sp, #40]	; 0x28
    6938:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    693a:	f001 f891 	bl	7a60 <__pow5mult>
    693e:	900a      	str	r0, [sp, #40]	; 0x28
    6940:	9807      	ldr	r0, [sp, #28]
    6942:	2101      	movs	r1, #1
    6944:	f000 fff3 	bl	792e <__i2b>
    6948:	9d12      	ldr	r5, [sp, #72]	; 0x48
    694a:	1c07      	adds	r7, r0, #0
    694c:	2d00      	cmp	r5, #0
    694e:	dd05      	ble.n	695c <_dtoa_r+0x804>
    6950:	1c39      	adds	r1, r7, #0
    6952:	9807      	ldr	r0, [sp, #28]
    6954:	1c2a      	adds	r2, r5, #0
    6956:	f001 f883 	bl	7a60 <__pow5mult>
    695a:	1c07      	adds	r7, r0, #0
    695c:	9820      	ldr	r0, [sp, #128]	; 0x80
    695e:	2500      	movs	r5, #0
    6960:	2801      	cmp	r0, #1
    6962:	dc10      	bgt.n	6986 <_dtoa_r+0x82e>
    6964:	9904      	ldr	r1, [sp, #16]
    6966:	42a9      	cmp	r1, r5
    6968:	d10d      	bne.n	6986 <_dtoa_r+0x82e>
    696a:	9a05      	ldr	r2, [sp, #20]
    696c:	0313      	lsls	r3, r2, #12
    696e:	42ab      	cmp	r3, r5
    6970:	d109      	bne.n	6986 <_dtoa_r+0x82e>
    6972:	4b84      	ldr	r3, [pc, #528]	; (6b84 <_dtoa_r+0xa2c>)
    6974:	4213      	tst	r3, r2
    6976:	d006      	beq.n	6986 <_dtoa_r+0x82e>
    6978:	9d02      	ldr	r5, [sp, #8]
    697a:	3501      	adds	r5, #1
    697c:	9502      	str	r5, [sp, #8]
    697e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6980:	3501      	adds	r5, #1
    6982:	9509      	str	r5, [sp, #36]	; 0x24
    6984:	2501      	movs	r5, #1
    6986:	9912      	ldr	r1, [sp, #72]	; 0x48
    6988:	2001      	movs	r0, #1
    698a:	2900      	cmp	r1, #0
    698c:	d008      	beq.n	69a0 <_dtoa_r+0x848>
    698e:	693b      	ldr	r3, [r7, #16]
    6990:	3303      	adds	r3, #3
    6992:	009b      	lsls	r3, r3, #2
    6994:	18fb      	adds	r3, r7, r3
    6996:	6858      	ldr	r0, [r3, #4]
    6998:	f000 ff80 	bl	789c <__hi0bits>
    699c:	2320      	movs	r3, #32
    699e:	1a18      	subs	r0, r3, r0
    69a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    69a2:	231f      	movs	r3, #31
    69a4:	1880      	adds	r0, r0, r2
    69a6:	4018      	ands	r0, r3
    69a8:	d00d      	beq.n	69c6 <_dtoa_r+0x86e>
    69aa:	2320      	movs	r3, #32
    69ac:	1a1b      	subs	r3, r3, r0
    69ae:	2b04      	cmp	r3, #4
    69b0:	dd06      	ble.n	69c0 <_dtoa_r+0x868>
    69b2:	231c      	movs	r3, #28
    69b4:	1a18      	subs	r0, r3, r0
    69b6:	9b02      	ldr	r3, [sp, #8]
    69b8:	1824      	adds	r4, r4, r0
    69ba:	181b      	adds	r3, r3, r0
    69bc:	9302      	str	r3, [sp, #8]
    69be:	e008      	b.n	69d2 <_dtoa_r+0x87a>
    69c0:	2b04      	cmp	r3, #4
    69c2:	d008      	beq.n	69d6 <_dtoa_r+0x87e>
    69c4:	1c18      	adds	r0, r3, #0
    69c6:	9902      	ldr	r1, [sp, #8]
    69c8:	301c      	adds	r0, #28
    69ca:	1809      	adds	r1, r1, r0
    69cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    69ce:	9102      	str	r1, [sp, #8]
    69d0:	1824      	adds	r4, r4, r0
    69d2:	1812      	adds	r2, r2, r0
    69d4:	9209      	str	r2, [sp, #36]	; 0x24
    69d6:	9b02      	ldr	r3, [sp, #8]
    69d8:	2b00      	cmp	r3, #0
    69da:	dd05      	ble.n	69e8 <_dtoa_r+0x890>
    69dc:	9807      	ldr	r0, [sp, #28]
    69de:	990a      	ldr	r1, [sp, #40]	; 0x28
    69e0:	1c1a      	adds	r2, r3, #0
    69e2:	f001 f88f 	bl	7b04 <__lshift>
    69e6:	900a      	str	r0, [sp, #40]	; 0x28
    69e8:	9809      	ldr	r0, [sp, #36]	; 0x24
    69ea:	2800      	cmp	r0, #0
    69ec:	dd05      	ble.n	69fa <_dtoa_r+0x8a2>
    69ee:	1c39      	adds	r1, r7, #0
    69f0:	9807      	ldr	r0, [sp, #28]
    69f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    69f4:	f001 f886 	bl	7b04 <__lshift>
    69f8:	1c07      	adds	r7, r0, #0
    69fa:	9913      	ldr	r1, [sp, #76]	; 0x4c
    69fc:	2900      	cmp	r1, #0
    69fe:	d01b      	beq.n	6a38 <_dtoa_r+0x8e0>
    6a00:	980a      	ldr	r0, [sp, #40]	; 0x28
    6a02:	1c39      	adds	r1, r7, #0
    6a04:	f001 f8d0 	bl	7ba8 <__mcmp>
    6a08:	2800      	cmp	r0, #0
    6a0a:	da15      	bge.n	6a38 <_dtoa_r+0x8e0>
    6a0c:	9a06      	ldr	r2, [sp, #24]
    6a0e:	2300      	movs	r3, #0
    6a10:	3a01      	subs	r2, #1
    6a12:	9206      	str	r2, [sp, #24]
    6a14:	9807      	ldr	r0, [sp, #28]
    6a16:	990a      	ldr	r1, [sp, #40]	; 0x28
    6a18:	220a      	movs	r2, #10
    6a1a:	f000 fec1 	bl	77a0 <__multadd>
    6a1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6a20:	900a      	str	r0, [sp, #40]	; 0x28
    6a22:	9810      	ldr	r0, [sp, #64]	; 0x40
    6a24:	9308      	str	r3, [sp, #32]
    6a26:	2800      	cmp	r0, #0
    6a28:	d006      	beq.n	6a38 <_dtoa_r+0x8e0>
    6a2a:	1c31      	adds	r1, r6, #0
    6a2c:	9807      	ldr	r0, [sp, #28]
    6a2e:	220a      	movs	r2, #10
    6a30:	2300      	movs	r3, #0
    6a32:	f000 feb5 	bl	77a0 <__multadd>
    6a36:	1c06      	adds	r6, r0, #0
    6a38:	9908      	ldr	r1, [sp, #32]
    6a3a:	2900      	cmp	r1, #0
    6a3c:	dc2a      	bgt.n	6a94 <_dtoa_r+0x93c>
    6a3e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    6a40:	2a02      	cmp	r2, #2
    6a42:	dd27      	ble.n	6a94 <_dtoa_r+0x93c>
    6a44:	2900      	cmp	r1, #0
    6a46:	d111      	bne.n	6a6c <_dtoa_r+0x914>
    6a48:	1c39      	adds	r1, r7, #0
    6a4a:	9807      	ldr	r0, [sp, #28]
    6a4c:	2205      	movs	r2, #5
    6a4e:	9b08      	ldr	r3, [sp, #32]
    6a50:	f000 fea6 	bl	77a0 <__multadd>
    6a54:	1c07      	adds	r7, r0, #0
    6a56:	1c39      	adds	r1, r7, #0
    6a58:	980a      	ldr	r0, [sp, #40]	; 0x28
    6a5a:	f001 f8a5 	bl	7ba8 <__mcmp>
    6a5e:	2800      	cmp	r0, #0
    6a60:	dc0d      	bgt.n	6a7e <_dtoa_r+0x926>
    6a62:	e003      	b.n	6a6c <_dtoa_r+0x914>
    6a64:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6a66:	e000      	b.n	6a6a <_dtoa_r+0x912>
    6a68:	2700      	movs	r7, #0
    6a6a:	1c3e      	adds	r6, r7, #0
    6a6c:	9c21      	ldr	r4, [sp, #132]	; 0x84
    6a6e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6a70:	43e4      	mvns	r4, r4
    6a72:	9406      	str	r4, [sp, #24]
    6a74:	e00b      	b.n	6a8e <_dtoa_r+0x936>
    6a76:	9d11      	ldr	r5, [sp, #68]	; 0x44
    6a78:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6a7a:	9506      	str	r5, [sp, #24]
    6a7c:	1c3e      	adds	r6, r7, #0
    6a7e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6a80:	2331      	movs	r3, #49	; 0x31
    6a82:	7023      	strb	r3, [r4, #0]
    6a84:	9c06      	ldr	r4, [sp, #24]
    6a86:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6a88:	3401      	adds	r4, #1
    6a8a:	3501      	adds	r5, #1
    6a8c:	9406      	str	r4, [sp, #24]
    6a8e:	9602      	str	r6, [sp, #8]
    6a90:	2600      	movs	r6, #0
    6a92:	e10f      	b.n	6cb4 <_dtoa_r+0xb5c>
    6a94:	9810      	ldr	r0, [sp, #64]	; 0x40
    6a96:	2800      	cmp	r0, #0
    6a98:	d100      	bne.n	6a9c <_dtoa_r+0x944>
    6a9a:	e0c5      	b.n	6c28 <_dtoa_r+0xad0>
    6a9c:	2c00      	cmp	r4, #0
    6a9e:	dd05      	ble.n	6aac <_dtoa_r+0x954>
    6aa0:	1c31      	adds	r1, r6, #0
    6aa2:	9807      	ldr	r0, [sp, #28]
    6aa4:	1c22      	adds	r2, r4, #0
    6aa6:	f001 f82d 	bl	7b04 <__lshift>
    6aaa:	1c06      	adds	r6, r0, #0
    6aac:	9602      	str	r6, [sp, #8]
    6aae:	2d00      	cmp	r5, #0
    6ab0:	d012      	beq.n	6ad8 <_dtoa_r+0x980>
    6ab2:	6871      	ldr	r1, [r6, #4]
    6ab4:	9807      	ldr	r0, [sp, #28]
    6ab6:	f000 fe22 	bl	76fe <_Balloc>
    6aba:	6932      	ldr	r2, [r6, #16]
    6abc:	1c31      	adds	r1, r6, #0
    6abe:	3202      	adds	r2, #2
    6ac0:	1c04      	adds	r4, r0, #0
    6ac2:	0092      	lsls	r2, r2, #2
    6ac4:	310c      	adds	r1, #12
    6ac6:	300c      	adds	r0, #12
    6ac8:	f7fd fc86 	bl	43d8 <memcpy>
    6acc:	9807      	ldr	r0, [sp, #28]
    6ace:	1c21      	adds	r1, r4, #0
    6ad0:	2201      	movs	r2, #1
    6ad2:	f001 f817 	bl	7b04 <__lshift>
    6ad6:	9002      	str	r0, [sp, #8]
    6ad8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6ada:	9d08      	ldr	r5, [sp, #32]
    6adc:	1c23      	adds	r3, r4, #0
    6ade:	3b01      	subs	r3, #1
    6ae0:	195b      	adds	r3, r3, r5
    6ae2:	9409      	str	r4, [sp, #36]	; 0x24
    6ae4:	9310      	str	r3, [sp, #64]	; 0x40
    6ae6:	1c39      	adds	r1, r7, #0
    6ae8:	980a      	ldr	r0, [sp, #40]	; 0x28
    6aea:	f7ff faa9 	bl	6040 <quorem>
    6aee:	1c31      	adds	r1, r6, #0
    6af0:	900d      	str	r0, [sp, #52]	; 0x34
    6af2:	1c04      	adds	r4, r0, #0
    6af4:	980a      	ldr	r0, [sp, #40]	; 0x28
    6af6:	f001 f857 	bl	7ba8 <__mcmp>
    6afa:	1c39      	adds	r1, r7, #0
    6afc:	900c      	str	r0, [sp, #48]	; 0x30
    6afe:	9a02      	ldr	r2, [sp, #8]
    6b00:	9807      	ldr	r0, [sp, #28]
    6b02:	f001 f86c 	bl	7bde <__mdiff>
    6b06:	1c05      	adds	r5, r0, #0
    6b08:	68c0      	ldr	r0, [r0, #12]
    6b0a:	3430      	adds	r4, #48	; 0x30
    6b0c:	2800      	cmp	r0, #0
    6b0e:	d105      	bne.n	6b1c <_dtoa_r+0x9c4>
    6b10:	980a      	ldr	r0, [sp, #40]	; 0x28
    6b12:	1c29      	adds	r1, r5, #0
    6b14:	f001 f848 	bl	7ba8 <__mcmp>
    6b18:	9008      	str	r0, [sp, #32]
    6b1a:	e001      	b.n	6b20 <_dtoa_r+0x9c8>
    6b1c:	2101      	movs	r1, #1
    6b1e:	9108      	str	r1, [sp, #32]
    6b20:	1c29      	adds	r1, r5, #0
    6b22:	9807      	ldr	r0, [sp, #28]
    6b24:	f000 fe23 	bl	776e <_Bfree>
    6b28:	9b08      	ldr	r3, [sp, #32]
    6b2a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6b2c:	432b      	orrs	r3, r5
    6b2e:	d10d      	bne.n	6b4c <_dtoa_r+0x9f4>
    6b30:	9804      	ldr	r0, [sp, #16]
    6b32:	2301      	movs	r3, #1
    6b34:	4203      	tst	r3, r0
    6b36:	d109      	bne.n	6b4c <_dtoa_r+0x9f4>
    6b38:	2c39      	cmp	r4, #57	; 0x39
    6b3a:	d044      	beq.n	6bc6 <_dtoa_r+0xa6e>
    6b3c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6b3e:	2d00      	cmp	r5, #0
    6b40:	dd01      	ble.n	6b46 <_dtoa_r+0x9ee>
    6b42:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6b44:	3431      	adds	r4, #49	; 0x31
    6b46:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6b48:	3501      	adds	r5, #1
    6b4a:	e044      	b.n	6bd6 <_dtoa_r+0xa7e>
    6b4c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6b4e:	2d00      	cmp	r5, #0
    6b50:	da03      	bge.n	6b5a <_dtoa_r+0xa02>
    6b52:	9d08      	ldr	r5, [sp, #32]
    6b54:	2d00      	cmp	r5, #0
    6b56:	dc17      	bgt.n	6b88 <_dtoa_r+0xa30>
    6b58:	e028      	b.n	6bac <_dtoa_r+0xa54>
    6b5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b5c:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6b5e:	432b      	orrs	r3, r5
    6b60:	d129      	bne.n	6bb6 <_dtoa_r+0xa5e>
    6b62:	9804      	ldr	r0, [sp, #16]
    6b64:	2301      	movs	r3, #1
    6b66:	4203      	tst	r3, r0
    6b68:	d125      	bne.n	6bb6 <_dtoa_r+0xa5e>
    6b6a:	e7f2      	b.n	6b52 <_dtoa_r+0x9fa>
    6b6c:	46c0      	nop			; (mov r8, r8)
    6b6e:	46c0      	nop			; (mov r8, r8)
    6b70:	00000000 	.word	0x00000000
    6b74:	40240000 	.word	0x40240000
	...
    6b80:	00000433 	.word	0x00000433
    6b84:	7ff00000 	.word	0x7ff00000
    6b88:	990a      	ldr	r1, [sp, #40]	; 0x28
    6b8a:	9807      	ldr	r0, [sp, #28]
    6b8c:	2201      	movs	r2, #1
    6b8e:	f000 ffb9 	bl	7b04 <__lshift>
    6b92:	1c39      	adds	r1, r7, #0
    6b94:	900a      	str	r0, [sp, #40]	; 0x28
    6b96:	f001 f807 	bl	7ba8 <__mcmp>
    6b9a:	2800      	cmp	r0, #0
    6b9c:	dc02      	bgt.n	6ba4 <_dtoa_r+0xa4c>
    6b9e:	d105      	bne.n	6bac <_dtoa_r+0xa54>
    6ba0:	07e1      	lsls	r1, r4, #31
    6ba2:	d503      	bpl.n	6bac <_dtoa_r+0xa54>
    6ba4:	2c39      	cmp	r4, #57	; 0x39
    6ba6:	d00e      	beq.n	6bc6 <_dtoa_r+0xa6e>
    6ba8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6baa:	3431      	adds	r4, #49	; 0x31
    6bac:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6bae:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6bb0:	3501      	adds	r5, #1
    6bb2:	7014      	strb	r4, [r2, #0]
    6bb4:	e07e      	b.n	6cb4 <_dtoa_r+0xb5c>
    6bb6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6bb8:	3501      	adds	r5, #1
    6bba:	950c      	str	r5, [sp, #48]	; 0x30
    6bbc:	9d08      	ldr	r5, [sp, #32]
    6bbe:	2d00      	cmp	r5, #0
    6bc0:	dd0c      	ble.n	6bdc <_dtoa_r+0xa84>
    6bc2:	2c39      	cmp	r4, #57	; 0x39
    6bc4:	d105      	bne.n	6bd2 <_dtoa_r+0xa7a>
    6bc6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6bc8:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6bca:	2339      	movs	r3, #57	; 0x39
    6bcc:	3501      	adds	r5, #1
    6bce:	7023      	strb	r3, [r4, #0]
    6bd0:	e05b      	b.n	6c8a <_dtoa_r+0xb32>
    6bd2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6bd4:	3401      	adds	r4, #1
    6bd6:	9809      	ldr	r0, [sp, #36]	; 0x24
    6bd8:	7004      	strb	r4, [r0, #0]
    6bda:	e06b      	b.n	6cb4 <_dtoa_r+0xb5c>
    6bdc:	9909      	ldr	r1, [sp, #36]	; 0x24
    6bde:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6be0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6be2:	700c      	strb	r4, [r1, #0]
    6be4:	4291      	cmp	r1, r2
    6be6:	d03d      	beq.n	6c64 <_dtoa_r+0xb0c>
    6be8:	990a      	ldr	r1, [sp, #40]	; 0x28
    6bea:	220a      	movs	r2, #10
    6bec:	2300      	movs	r3, #0
    6bee:	9807      	ldr	r0, [sp, #28]
    6bf0:	f000 fdd6 	bl	77a0 <__multadd>
    6bf4:	9c02      	ldr	r4, [sp, #8]
    6bf6:	900a      	str	r0, [sp, #40]	; 0x28
    6bf8:	1c31      	adds	r1, r6, #0
    6bfa:	9807      	ldr	r0, [sp, #28]
    6bfc:	220a      	movs	r2, #10
    6bfe:	2300      	movs	r3, #0
    6c00:	42a6      	cmp	r6, r4
    6c02:	d104      	bne.n	6c0e <_dtoa_r+0xab6>
    6c04:	f000 fdcc 	bl	77a0 <__multadd>
    6c08:	1c06      	adds	r6, r0, #0
    6c0a:	9002      	str	r0, [sp, #8]
    6c0c:	e009      	b.n	6c22 <_dtoa_r+0xaca>
    6c0e:	f000 fdc7 	bl	77a0 <__multadd>
    6c12:	9902      	ldr	r1, [sp, #8]
    6c14:	1c06      	adds	r6, r0, #0
    6c16:	220a      	movs	r2, #10
    6c18:	9807      	ldr	r0, [sp, #28]
    6c1a:	2300      	movs	r3, #0
    6c1c:	f000 fdc0 	bl	77a0 <__multadd>
    6c20:	9002      	str	r0, [sp, #8]
    6c22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6c24:	9509      	str	r5, [sp, #36]	; 0x24
    6c26:	e75e      	b.n	6ae6 <_dtoa_r+0x98e>
    6c28:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6c2a:	1c39      	adds	r1, r7, #0
    6c2c:	980a      	ldr	r0, [sp, #40]	; 0x28
    6c2e:	f7ff fa07 	bl	6040 <quorem>
    6c32:	1c04      	adds	r4, r0, #0
    6c34:	3430      	adds	r4, #48	; 0x30
    6c36:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6c38:	9908      	ldr	r1, [sp, #32]
    6c3a:	702c      	strb	r4, [r5, #0]
    6c3c:	3501      	adds	r5, #1
    6c3e:	1a2b      	subs	r3, r5, r0
    6c40:	428b      	cmp	r3, r1
    6c42:	db07      	blt.n	6c54 <_dtoa_r+0xafc>
    6c44:	1e0b      	subs	r3, r1, #0
    6c46:	dc00      	bgt.n	6c4a <_dtoa_r+0xaf2>
    6c48:	2301      	movs	r3, #1
    6c4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6c4c:	9602      	str	r6, [sp, #8]
    6c4e:	18d5      	adds	r5, r2, r3
    6c50:	2600      	movs	r6, #0
    6c52:	e007      	b.n	6c64 <_dtoa_r+0xb0c>
    6c54:	9807      	ldr	r0, [sp, #28]
    6c56:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c58:	220a      	movs	r2, #10
    6c5a:	2300      	movs	r3, #0
    6c5c:	f000 fda0 	bl	77a0 <__multadd>
    6c60:	900a      	str	r0, [sp, #40]	; 0x28
    6c62:	e7e2      	b.n	6c2a <_dtoa_r+0xad2>
    6c64:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c66:	9807      	ldr	r0, [sp, #28]
    6c68:	2201      	movs	r2, #1
    6c6a:	f000 ff4b 	bl	7b04 <__lshift>
    6c6e:	1c39      	adds	r1, r7, #0
    6c70:	900a      	str	r0, [sp, #40]	; 0x28
    6c72:	f000 ff99 	bl	7ba8 <__mcmp>
    6c76:	2800      	cmp	r0, #0
    6c78:	dc07      	bgt.n	6c8a <_dtoa_r+0xb32>
    6c7a:	d115      	bne.n	6ca8 <_dtoa_r+0xb50>
    6c7c:	07e3      	lsls	r3, r4, #31
    6c7e:	d404      	bmi.n	6c8a <_dtoa_r+0xb32>
    6c80:	e012      	b.n	6ca8 <_dtoa_r+0xb50>
    6c82:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6c84:	42a3      	cmp	r3, r4
    6c86:	d005      	beq.n	6c94 <_dtoa_r+0xb3c>
    6c88:	1c1d      	adds	r5, r3, #0
    6c8a:	1e6b      	subs	r3, r5, #1
    6c8c:	781a      	ldrb	r2, [r3, #0]
    6c8e:	2a39      	cmp	r2, #57	; 0x39
    6c90:	d0f7      	beq.n	6c82 <_dtoa_r+0xb2a>
    6c92:	e006      	b.n	6ca2 <_dtoa_r+0xb4a>
    6c94:	9c06      	ldr	r4, [sp, #24]
    6c96:	2331      	movs	r3, #49	; 0x31
    6c98:	3401      	adds	r4, #1
    6c9a:	9406      	str	r4, [sp, #24]
    6c9c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6c9e:	7023      	strb	r3, [r4, #0]
    6ca0:	e008      	b.n	6cb4 <_dtoa_r+0xb5c>
    6ca2:	3201      	adds	r2, #1
    6ca4:	701a      	strb	r2, [r3, #0]
    6ca6:	e005      	b.n	6cb4 <_dtoa_r+0xb5c>
    6ca8:	1e6b      	subs	r3, r5, #1
    6caa:	781a      	ldrb	r2, [r3, #0]
    6cac:	2a30      	cmp	r2, #48	; 0x30
    6cae:	d101      	bne.n	6cb4 <_dtoa_r+0xb5c>
    6cb0:	1c1d      	adds	r5, r3, #0
    6cb2:	e7f9      	b.n	6ca8 <_dtoa_r+0xb50>
    6cb4:	9807      	ldr	r0, [sp, #28]
    6cb6:	1c39      	adds	r1, r7, #0
    6cb8:	f000 fd59 	bl	776e <_Bfree>
    6cbc:	9c02      	ldr	r4, [sp, #8]
    6cbe:	2c00      	cmp	r4, #0
    6cc0:	d00e      	beq.n	6ce0 <_dtoa_r+0xb88>
    6cc2:	2e00      	cmp	r6, #0
    6cc4:	d005      	beq.n	6cd2 <_dtoa_r+0xb7a>
    6cc6:	42a6      	cmp	r6, r4
    6cc8:	d003      	beq.n	6cd2 <_dtoa_r+0xb7a>
    6cca:	9807      	ldr	r0, [sp, #28]
    6ccc:	1c31      	adds	r1, r6, #0
    6cce:	f000 fd4e 	bl	776e <_Bfree>
    6cd2:	9807      	ldr	r0, [sp, #28]
    6cd4:	9902      	ldr	r1, [sp, #8]
    6cd6:	f000 fd4a 	bl	776e <_Bfree>
    6cda:	e001      	b.n	6ce0 <_dtoa_r+0xb88>
    6cdc:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6cde:	9406      	str	r4, [sp, #24]
    6ce0:	9807      	ldr	r0, [sp, #28]
    6ce2:	990a      	ldr	r1, [sp, #40]	; 0x28
    6ce4:	f000 fd43 	bl	776e <_Bfree>
    6ce8:	2300      	movs	r3, #0
    6cea:	702b      	strb	r3, [r5, #0]
    6cec:	9b06      	ldr	r3, [sp, #24]
    6cee:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6cf0:	3301      	adds	r3, #1
    6cf2:	6023      	str	r3, [r4, #0]
    6cf4:	9c24      	ldr	r4, [sp, #144]	; 0x90
    6cf6:	2c00      	cmp	r4, #0
    6cf8:	d003      	beq.n	6d02 <_dtoa_r+0xbaa>
    6cfa:	6025      	str	r5, [r4, #0]
    6cfc:	e001      	b.n	6d02 <_dtoa_r+0xbaa>
    6cfe:	4802      	ldr	r0, [pc, #8]	; (6d08 <_dtoa_r+0xbb0>)
    6d00:	e000      	b.n	6d04 <_dtoa_r+0xbac>
    6d02:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6d04:	b01b      	add	sp, #108	; 0x6c
    6d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d08:	0000b609 	.word	0x0000b609
    6d0c:	46c0      	nop			; (mov r8, r8)
    6d0e:	46c0      	nop			; (mov r8, r8)

00006d10 <__sflush_r>:
    6d10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6d12:	898b      	ldrh	r3, [r1, #12]
    6d14:	1c05      	adds	r5, r0, #0
    6d16:	1c0c      	adds	r4, r1, #0
    6d18:	0719      	lsls	r1, r3, #28
    6d1a:	d45e      	bmi.n	6dda <__sflush_r+0xca>
    6d1c:	6862      	ldr	r2, [r4, #4]
    6d1e:	2a00      	cmp	r2, #0
    6d20:	dc02      	bgt.n	6d28 <__sflush_r+0x18>
    6d22:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6d24:	2f00      	cmp	r7, #0
    6d26:	dd1a      	ble.n	6d5e <__sflush_r+0x4e>
    6d28:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6d2a:	2f00      	cmp	r7, #0
    6d2c:	d017      	beq.n	6d5e <__sflush_r+0x4e>
    6d2e:	2200      	movs	r2, #0
    6d30:	682e      	ldr	r6, [r5, #0]
    6d32:	602a      	str	r2, [r5, #0]
    6d34:	2280      	movs	r2, #128	; 0x80
    6d36:	0152      	lsls	r2, r2, #5
    6d38:	401a      	ands	r2, r3
    6d3a:	d001      	beq.n	6d40 <__sflush_r+0x30>
    6d3c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    6d3e:	e015      	b.n	6d6c <__sflush_r+0x5c>
    6d40:	1c28      	adds	r0, r5, #0
    6d42:	6a21      	ldr	r1, [r4, #32]
    6d44:	2301      	movs	r3, #1
    6d46:	47b8      	blx	r7
    6d48:	1c02      	adds	r2, r0, #0
    6d4a:	1c41      	adds	r1, r0, #1
    6d4c:	d10e      	bne.n	6d6c <__sflush_r+0x5c>
    6d4e:	682b      	ldr	r3, [r5, #0]
    6d50:	2b00      	cmp	r3, #0
    6d52:	d00b      	beq.n	6d6c <__sflush_r+0x5c>
    6d54:	2b1d      	cmp	r3, #29
    6d56:	d001      	beq.n	6d5c <__sflush_r+0x4c>
    6d58:	2b16      	cmp	r3, #22
    6d5a:	d102      	bne.n	6d62 <__sflush_r+0x52>
    6d5c:	602e      	str	r6, [r5, #0]
    6d5e:	2000      	movs	r0, #0
    6d60:	e05e      	b.n	6e20 <__sflush_r+0x110>
    6d62:	89a3      	ldrh	r3, [r4, #12]
    6d64:	2140      	movs	r1, #64	; 0x40
    6d66:	430b      	orrs	r3, r1
    6d68:	81a3      	strh	r3, [r4, #12]
    6d6a:	e059      	b.n	6e20 <__sflush_r+0x110>
    6d6c:	89a3      	ldrh	r3, [r4, #12]
    6d6e:	075f      	lsls	r7, r3, #29
    6d70:	d506      	bpl.n	6d80 <__sflush_r+0x70>
    6d72:	6861      	ldr	r1, [r4, #4]
    6d74:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6d76:	1a52      	subs	r2, r2, r1
    6d78:	2b00      	cmp	r3, #0
    6d7a:	d001      	beq.n	6d80 <__sflush_r+0x70>
    6d7c:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6d7e:	1bd2      	subs	r2, r2, r7
    6d80:	1c28      	adds	r0, r5, #0
    6d82:	6a21      	ldr	r1, [r4, #32]
    6d84:	2300      	movs	r3, #0
    6d86:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6d88:	47b8      	blx	r7
    6d8a:	89a2      	ldrh	r2, [r4, #12]
    6d8c:	1c41      	adds	r1, r0, #1
    6d8e:	d106      	bne.n	6d9e <__sflush_r+0x8e>
    6d90:	682b      	ldr	r3, [r5, #0]
    6d92:	2b00      	cmp	r3, #0
    6d94:	d003      	beq.n	6d9e <__sflush_r+0x8e>
    6d96:	2b1d      	cmp	r3, #29
    6d98:	d001      	beq.n	6d9e <__sflush_r+0x8e>
    6d9a:	2b16      	cmp	r3, #22
    6d9c:	d119      	bne.n	6dd2 <__sflush_r+0xc2>
    6d9e:	2300      	movs	r3, #0
    6da0:	6063      	str	r3, [r4, #4]
    6da2:	6923      	ldr	r3, [r4, #16]
    6da4:	6023      	str	r3, [r4, #0]
    6da6:	04d7      	lsls	r7, r2, #19
    6da8:	d505      	bpl.n	6db6 <__sflush_r+0xa6>
    6daa:	1c41      	adds	r1, r0, #1
    6dac:	d102      	bne.n	6db4 <__sflush_r+0xa4>
    6dae:	682a      	ldr	r2, [r5, #0]
    6db0:	2a00      	cmp	r2, #0
    6db2:	d100      	bne.n	6db6 <__sflush_r+0xa6>
    6db4:	6560      	str	r0, [r4, #84]	; 0x54
    6db6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6db8:	602e      	str	r6, [r5, #0]
    6dba:	2900      	cmp	r1, #0
    6dbc:	d0cf      	beq.n	6d5e <__sflush_r+0x4e>
    6dbe:	1c23      	adds	r3, r4, #0
    6dc0:	3344      	adds	r3, #68	; 0x44
    6dc2:	4299      	cmp	r1, r3
    6dc4:	d002      	beq.n	6dcc <__sflush_r+0xbc>
    6dc6:	1c28      	adds	r0, r5, #0
    6dc8:	f001 f8a6 	bl	7f18 <_free_r>
    6dcc:	2000      	movs	r0, #0
    6dce:	6360      	str	r0, [r4, #52]	; 0x34
    6dd0:	e026      	b.n	6e20 <__sflush_r+0x110>
    6dd2:	2340      	movs	r3, #64	; 0x40
    6dd4:	431a      	orrs	r2, r3
    6dd6:	81a2      	strh	r2, [r4, #12]
    6dd8:	e022      	b.n	6e20 <__sflush_r+0x110>
    6dda:	6926      	ldr	r6, [r4, #16]
    6ddc:	2e00      	cmp	r6, #0
    6dde:	d0be      	beq.n	6d5e <__sflush_r+0x4e>
    6de0:	6827      	ldr	r7, [r4, #0]
    6de2:	2200      	movs	r2, #0
    6de4:	1bbf      	subs	r7, r7, r6
    6de6:	9701      	str	r7, [sp, #4]
    6de8:	6026      	str	r6, [r4, #0]
    6dea:	0799      	lsls	r1, r3, #30
    6dec:	d100      	bne.n	6df0 <__sflush_r+0xe0>
    6dee:	6962      	ldr	r2, [r4, #20]
    6df0:	60a2      	str	r2, [r4, #8]
    6df2:	9f01      	ldr	r7, [sp, #4]
    6df4:	2f00      	cmp	r7, #0
    6df6:	ddb2      	ble.n	6d5e <__sflush_r+0x4e>
    6df8:	1c28      	adds	r0, r5, #0
    6dfa:	6a21      	ldr	r1, [r4, #32]
    6dfc:	1c32      	adds	r2, r6, #0
    6dfe:	9b01      	ldr	r3, [sp, #4]
    6e00:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6e02:	47b8      	blx	r7
    6e04:	2800      	cmp	r0, #0
    6e06:	dc06      	bgt.n	6e16 <__sflush_r+0x106>
    6e08:	89a3      	ldrh	r3, [r4, #12]
    6e0a:	2240      	movs	r2, #64	; 0x40
    6e0c:	4313      	orrs	r3, r2
    6e0e:	2001      	movs	r0, #1
    6e10:	81a3      	strh	r3, [r4, #12]
    6e12:	4240      	negs	r0, r0
    6e14:	e004      	b.n	6e20 <__sflush_r+0x110>
    6e16:	9f01      	ldr	r7, [sp, #4]
    6e18:	1836      	adds	r6, r6, r0
    6e1a:	1a3f      	subs	r7, r7, r0
    6e1c:	9701      	str	r7, [sp, #4]
    6e1e:	e7e8      	b.n	6df2 <__sflush_r+0xe2>
    6e20:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00006e24 <_fflush_r>:
    6e24:	690a      	ldr	r2, [r1, #16]
    6e26:	b538      	push	{r3, r4, r5, lr}
    6e28:	1c05      	adds	r5, r0, #0
    6e2a:	1c0c      	adds	r4, r1, #0
    6e2c:	2a00      	cmp	r2, #0
    6e2e:	d101      	bne.n	6e34 <_fflush_r+0x10>
    6e30:	2000      	movs	r0, #0
    6e32:	e01c      	b.n	6e6e <_fflush_r+0x4a>
    6e34:	2800      	cmp	r0, #0
    6e36:	d004      	beq.n	6e42 <_fflush_r+0x1e>
    6e38:	6983      	ldr	r3, [r0, #24]
    6e3a:	2b00      	cmp	r3, #0
    6e3c:	d101      	bne.n	6e42 <_fflush_r+0x1e>
    6e3e:	f000 f871 	bl	6f24 <__sinit>
    6e42:	4b0b      	ldr	r3, [pc, #44]	; (6e70 <_fflush_r+0x4c>)
    6e44:	429c      	cmp	r4, r3
    6e46:	d101      	bne.n	6e4c <_fflush_r+0x28>
    6e48:	686c      	ldr	r4, [r5, #4]
    6e4a:	e008      	b.n	6e5e <_fflush_r+0x3a>
    6e4c:	4b09      	ldr	r3, [pc, #36]	; (6e74 <_fflush_r+0x50>)
    6e4e:	429c      	cmp	r4, r3
    6e50:	d101      	bne.n	6e56 <_fflush_r+0x32>
    6e52:	68ac      	ldr	r4, [r5, #8]
    6e54:	e003      	b.n	6e5e <_fflush_r+0x3a>
    6e56:	4b08      	ldr	r3, [pc, #32]	; (6e78 <_fflush_r+0x54>)
    6e58:	429c      	cmp	r4, r3
    6e5a:	d100      	bne.n	6e5e <_fflush_r+0x3a>
    6e5c:	68ec      	ldr	r4, [r5, #12]
    6e5e:	220c      	movs	r2, #12
    6e60:	5ea3      	ldrsh	r3, [r4, r2]
    6e62:	2b00      	cmp	r3, #0
    6e64:	d0e4      	beq.n	6e30 <_fflush_r+0xc>
    6e66:	1c28      	adds	r0, r5, #0
    6e68:	1c21      	adds	r1, r4, #0
    6e6a:	f7ff ff51 	bl	6d10 <__sflush_r>
    6e6e:	bd38      	pop	{r3, r4, r5, pc}
    6e70:	0000b73c 	.word	0x0000b73c
    6e74:	0000b75c 	.word	0x0000b75c
    6e78:	0000b77c 	.word	0x0000b77c

00006e7c <_cleanup_r>:
    6e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6e7e:	1c04      	adds	r4, r0, #0
    6e80:	1c07      	adds	r7, r0, #0
    6e82:	3448      	adds	r4, #72	; 0x48
    6e84:	2c00      	cmp	r4, #0
    6e86:	d012      	beq.n	6eae <_cleanup_r+0x32>
    6e88:	68a5      	ldr	r5, [r4, #8]
    6e8a:	6866      	ldr	r6, [r4, #4]
    6e8c:	3e01      	subs	r6, #1
    6e8e:	d40c      	bmi.n	6eaa <_cleanup_r+0x2e>
    6e90:	89ab      	ldrh	r3, [r5, #12]
    6e92:	2b01      	cmp	r3, #1
    6e94:	d907      	bls.n	6ea6 <_cleanup_r+0x2a>
    6e96:	220e      	movs	r2, #14
    6e98:	5eab      	ldrsh	r3, [r5, r2]
    6e9a:	3301      	adds	r3, #1
    6e9c:	d003      	beq.n	6ea6 <_cleanup_r+0x2a>
    6e9e:	1c38      	adds	r0, r7, #0
    6ea0:	1c29      	adds	r1, r5, #0
    6ea2:	f7ff ffbf 	bl	6e24 <_fflush_r>
    6ea6:	3568      	adds	r5, #104	; 0x68
    6ea8:	e7f0      	b.n	6e8c <_cleanup_r+0x10>
    6eaa:	6824      	ldr	r4, [r4, #0]
    6eac:	e7ea      	b.n	6e84 <_cleanup_r+0x8>
    6eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006eb0 <std.isra.0>:
    6eb0:	2300      	movs	r3, #0
    6eb2:	b510      	push	{r4, lr}
    6eb4:	1c04      	adds	r4, r0, #0
    6eb6:	6003      	str	r3, [r0, #0]
    6eb8:	6043      	str	r3, [r0, #4]
    6eba:	6083      	str	r3, [r0, #8]
    6ebc:	8181      	strh	r1, [r0, #12]
    6ebe:	6643      	str	r3, [r0, #100]	; 0x64
    6ec0:	81c2      	strh	r2, [r0, #14]
    6ec2:	6103      	str	r3, [r0, #16]
    6ec4:	6143      	str	r3, [r0, #20]
    6ec6:	6183      	str	r3, [r0, #24]
    6ec8:	1c19      	adds	r1, r3, #0
    6eca:	2208      	movs	r2, #8
    6ecc:	305c      	adds	r0, #92	; 0x5c
    6ece:	f7fd fa8c 	bl	43ea <memset>
    6ed2:	4b05      	ldr	r3, [pc, #20]	; (6ee8 <std.isra.0+0x38>)
    6ed4:	6224      	str	r4, [r4, #32]
    6ed6:	6263      	str	r3, [r4, #36]	; 0x24
    6ed8:	4b04      	ldr	r3, [pc, #16]	; (6eec <std.isra.0+0x3c>)
    6eda:	62a3      	str	r3, [r4, #40]	; 0x28
    6edc:	4b04      	ldr	r3, [pc, #16]	; (6ef0 <std.isra.0+0x40>)
    6ede:	62e3      	str	r3, [r4, #44]	; 0x2c
    6ee0:	4b04      	ldr	r3, [pc, #16]	; (6ef4 <std.isra.0+0x44>)
    6ee2:	6323      	str	r3, [r4, #48]	; 0x30
    6ee4:	bd10      	pop	{r4, pc}
    6ee6:	46c0      	nop			; (mov r8, r8)
    6ee8:	00008075 	.word	0x00008075
    6eec:	0000809d 	.word	0x0000809d
    6ef0:	000080d5 	.word	0x000080d5
    6ef4:	00008101 	.word	0x00008101

00006ef8 <__sfmoreglue>:
    6ef8:	b570      	push	{r4, r5, r6, lr}
    6efa:	1e4b      	subs	r3, r1, #1
    6efc:	2568      	movs	r5, #104	; 0x68
    6efe:	435d      	muls	r5, r3
    6f00:	1c0e      	adds	r6, r1, #0
    6f02:	1c29      	adds	r1, r5, #0
    6f04:	3174      	adds	r1, #116	; 0x74
    6f06:	f001 f84f 	bl	7fa8 <_malloc_r>
    6f0a:	1e04      	subs	r4, r0, #0
    6f0c:	d008      	beq.n	6f20 <__sfmoreglue+0x28>
    6f0e:	2100      	movs	r1, #0
    6f10:	6001      	str	r1, [r0, #0]
    6f12:	6046      	str	r6, [r0, #4]
    6f14:	1c2a      	adds	r2, r5, #0
    6f16:	300c      	adds	r0, #12
    6f18:	60a0      	str	r0, [r4, #8]
    6f1a:	3268      	adds	r2, #104	; 0x68
    6f1c:	f7fd fa65 	bl	43ea <memset>
    6f20:	1c20      	adds	r0, r4, #0
    6f22:	bd70      	pop	{r4, r5, r6, pc}

00006f24 <__sinit>:
    6f24:	6983      	ldr	r3, [r0, #24]
    6f26:	b513      	push	{r0, r1, r4, lr}
    6f28:	1c04      	adds	r4, r0, #0
    6f2a:	2b00      	cmp	r3, #0
    6f2c:	d127      	bne.n	6f7e <__sinit+0x5a>
    6f2e:	6483      	str	r3, [r0, #72]	; 0x48
    6f30:	64c3      	str	r3, [r0, #76]	; 0x4c
    6f32:	6503      	str	r3, [r0, #80]	; 0x50
    6f34:	4b12      	ldr	r3, [pc, #72]	; (6f80 <__sinit+0x5c>)
    6f36:	4a13      	ldr	r2, [pc, #76]	; (6f84 <__sinit+0x60>)
    6f38:	681b      	ldr	r3, [r3, #0]
    6f3a:	6282      	str	r2, [r0, #40]	; 0x28
    6f3c:	4298      	cmp	r0, r3
    6f3e:	d101      	bne.n	6f44 <__sinit+0x20>
    6f40:	2301      	movs	r3, #1
    6f42:	6183      	str	r3, [r0, #24]
    6f44:	1c20      	adds	r0, r4, #0
    6f46:	f000 f81f 	bl	6f88 <__sfp>
    6f4a:	6060      	str	r0, [r4, #4]
    6f4c:	1c20      	adds	r0, r4, #0
    6f4e:	f000 f81b 	bl	6f88 <__sfp>
    6f52:	60a0      	str	r0, [r4, #8]
    6f54:	1c20      	adds	r0, r4, #0
    6f56:	f000 f817 	bl	6f88 <__sfp>
    6f5a:	2104      	movs	r1, #4
    6f5c:	60e0      	str	r0, [r4, #12]
    6f5e:	2200      	movs	r2, #0
    6f60:	6860      	ldr	r0, [r4, #4]
    6f62:	f7ff ffa5 	bl	6eb0 <std.isra.0>
    6f66:	68a0      	ldr	r0, [r4, #8]
    6f68:	2109      	movs	r1, #9
    6f6a:	2201      	movs	r2, #1
    6f6c:	f7ff ffa0 	bl	6eb0 <std.isra.0>
    6f70:	68e0      	ldr	r0, [r4, #12]
    6f72:	2112      	movs	r1, #18
    6f74:	2202      	movs	r2, #2
    6f76:	f7ff ff9b 	bl	6eb0 <std.isra.0>
    6f7a:	2301      	movs	r3, #1
    6f7c:	61a3      	str	r3, [r4, #24]
    6f7e:	bd13      	pop	{r0, r1, r4, pc}
    6f80:	0000b594 	.word	0x0000b594
    6f84:	00006e7d 	.word	0x00006e7d

00006f88 <__sfp>:
    6f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6f8a:	4b1d      	ldr	r3, [pc, #116]	; (7000 <__sfp+0x78>)
    6f8c:	1c07      	adds	r7, r0, #0
    6f8e:	681e      	ldr	r6, [r3, #0]
    6f90:	69b2      	ldr	r2, [r6, #24]
    6f92:	2a00      	cmp	r2, #0
    6f94:	d102      	bne.n	6f9c <__sfp+0x14>
    6f96:	1c30      	adds	r0, r6, #0
    6f98:	f7ff ffc4 	bl	6f24 <__sinit>
    6f9c:	3648      	adds	r6, #72	; 0x48
    6f9e:	68b4      	ldr	r4, [r6, #8]
    6fa0:	6873      	ldr	r3, [r6, #4]
    6fa2:	3b01      	subs	r3, #1
    6fa4:	d405      	bmi.n	6fb2 <__sfp+0x2a>
    6fa6:	220c      	movs	r2, #12
    6fa8:	5ea5      	ldrsh	r5, [r4, r2]
    6faa:	2d00      	cmp	r5, #0
    6fac:	d010      	beq.n	6fd0 <__sfp+0x48>
    6fae:	3468      	adds	r4, #104	; 0x68
    6fb0:	e7f7      	b.n	6fa2 <__sfp+0x1a>
    6fb2:	6833      	ldr	r3, [r6, #0]
    6fb4:	2b00      	cmp	r3, #0
    6fb6:	d106      	bne.n	6fc6 <__sfp+0x3e>
    6fb8:	1c38      	adds	r0, r7, #0
    6fba:	2104      	movs	r1, #4
    6fbc:	f7ff ff9c 	bl	6ef8 <__sfmoreglue>
    6fc0:	6030      	str	r0, [r6, #0]
    6fc2:	2800      	cmp	r0, #0
    6fc4:	d001      	beq.n	6fca <__sfp+0x42>
    6fc6:	6836      	ldr	r6, [r6, #0]
    6fc8:	e7e9      	b.n	6f9e <__sfp+0x16>
    6fca:	230c      	movs	r3, #12
    6fcc:	603b      	str	r3, [r7, #0]
    6fce:	e016      	b.n	6ffe <__sfp+0x76>
    6fd0:	2301      	movs	r3, #1
    6fd2:	425b      	negs	r3, r3
    6fd4:	81e3      	strh	r3, [r4, #14]
    6fd6:	1c20      	adds	r0, r4, #0
    6fd8:	2301      	movs	r3, #1
    6fda:	81a3      	strh	r3, [r4, #12]
    6fdc:	6665      	str	r5, [r4, #100]	; 0x64
    6fde:	6025      	str	r5, [r4, #0]
    6fe0:	60a5      	str	r5, [r4, #8]
    6fe2:	6065      	str	r5, [r4, #4]
    6fe4:	6125      	str	r5, [r4, #16]
    6fe6:	6165      	str	r5, [r4, #20]
    6fe8:	61a5      	str	r5, [r4, #24]
    6fea:	305c      	adds	r0, #92	; 0x5c
    6fec:	1c29      	adds	r1, r5, #0
    6fee:	2208      	movs	r2, #8
    6ff0:	f7fd f9fb 	bl	43ea <memset>
    6ff4:	6365      	str	r5, [r4, #52]	; 0x34
    6ff6:	63a5      	str	r5, [r4, #56]	; 0x38
    6ff8:	64a5      	str	r5, [r4, #72]	; 0x48
    6ffa:	64e5      	str	r5, [r4, #76]	; 0x4c
    6ffc:	1c20      	adds	r0, r4, #0
    6ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7000:	0000b594 	.word	0x0000b594

00007004 <rshift>:
    7004:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7006:	1c03      	adds	r3, r0, #0
    7008:	6906      	ldr	r6, [r0, #16]
    700a:	3314      	adds	r3, #20
    700c:	114c      	asrs	r4, r1, #5
    700e:	1c1a      	adds	r2, r3, #0
    7010:	42b4      	cmp	r4, r6
    7012:	da27      	bge.n	7064 <rshift+0x60>
    7014:	00b6      	lsls	r6, r6, #2
    7016:	199e      	adds	r6, r3, r6
    7018:	00a4      	lsls	r4, r4, #2
    701a:	221f      	movs	r2, #31
    701c:	9601      	str	r6, [sp, #4]
    701e:	191c      	adds	r4, r3, r4
    7020:	4011      	ands	r1, r2
    7022:	d101      	bne.n	7028 <rshift+0x24>
    7024:	1c19      	adds	r1, r3, #0
    7026:	e016      	b.n	7056 <rshift+0x52>
    7028:	2220      	movs	r2, #32
    702a:	cc20      	ldmia	r4!, {r5}
    702c:	1a52      	subs	r2, r2, r1
    702e:	4694      	mov	ip, r2
    7030:	40cd      	lsrs	r5, r1
    7032:	1c1f      	adds	r7, r3, #0
    7034:	9e01      	ldr	r6, [sp, #4]
    7036:	1c3a      	adds	r2, r7, #0
    7038:	42b4      	cmp	r4, r6
    703a:	d207      	bcs.n	704c <rshift+0x48>
    703c:	6822      	ldr	r2, [r4, #0]
    703e:	4666      	mov	r6, ip
    7040:	40b2      	lsls	r2, r6
    7042:	4315      	orrs	r5, r2
    7044:	c720      	stmia	r7!, {r5}
    7046:	cc20      	ldmia	r4!, {r5}
    7048:	40cd      	lsrs	r5, r1
    704a:	e7f3      	b.n	7034 <rshift+0x30>
    704c:	603d      	str	r5, [r7, #0]
    704e:	2d00      	cmp	r5, #0
    7050:	d008      	beq.n	7064 <rshift+0x60>
    7052:	3204      	adds	r2, #4
    7054:	e006      	b.n	7064 <rshift+0x60>
    7056:	9d01      	ldr	r5, [sp, #4]
    7058:	1c0a      	adds	r2, r1, #0
    705a:	42ac      	cmp	r4, r5
    705c:	d202      	bcs.n	7064 <rshift+0x60>
    705e:	cc04      	ldmia	r4!, {r2}
    7060:	c104      	stmia	r1!, {r2}
    7062:	e7f8      	b.n	7056 <rshift+0x52>
    7064:	1ad3      	subs	r3, r2, r3
    7066:	109b      	asrs	r3, r3, #2
    7068:	6103      	str	r3, [r0, #16]
    706a:	d100      	bne.n	706e <rshift+0x6a>
    706c:	6143      	str	r3, [r0, #20]
    706e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00007070 <__hexdig_fun>:
    7070:	1c02      	adds	r2, r0, #0
    7072:	3a30      	subs	r2, #48	; 0x30
    7074:	1c03      	adds	r3, r0, #0
    7076:	2a09      	cmp	r2, #9
    7078:	d801      	bhi.n	707e <__hexdig_fun+0xe>
    707a:	3b20      	subs	r3, #32
    707c:	e00b      	b.n	7096 <__hexdig_fun+0x26>
    707e:	1c02      	adds	r2, r0, #0
    7080:	3a61      	subs	r2, #97	; 0x61
    7082:	2a05      	cmp	r2, #5
    7084:	d801      	bhi.n	708a <__hexdig_fun+0x1a>
    7086:	3b47      	subs	r3, #71	; 0x47
    7088:	e005      	b.n	7096 <__hexdig_fun+0x26>
    708a:	1c1a      	adds	r2, r3, #0
    708c:	3a41      	subs	r2, #65	; 0x41
    708e:	2000      	movs	r0, #0
    7090:	2a05      	cmp	r2, #5
    7092:	d801      	bhi.n	7098 <__hexdig_fun+0x28>
    7094:	3b27      	subs	r3, #39	; 0x27
    7096:	b2d8      	uxtb	r0, r3
    7098:	4770      	bx	lr

0000709a <__gethex>:
    709a:	b5f0      	push	{r4, r5, r6, r7, lr}
    709c:	b08f      	sub	sp, #60	; 0x3c
    709e:	9206      	str	r2, [sp, #24]
    70a0:	930c      	str	r3, [sp, #48]	; 0x30
    70a2:	910a      	str	r1, [sp, #40]	; 0x28
    70a4:	9008      	str	r0, [sp, #32]
    70a6:	f000 fac1 	bl	762c <_localeconv_r>
    70aa:	6800      	ldr	r0, [r0, #0]
    70ac:	900b      	str	r0, [sp, #44]	; 0x2c
    70ae:	f7fd fa65 	bl	457c <strlen>
    70b2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    70b4:	9007      	str	r0, [sp, #28]
    70b6:	182b      	adds	r3, r5, r0
    70b8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    70ba:	3b01      	subs	r3, #1
    70bc:	781b      	ldrb	r3, [r3, #0]
    70be:	682a      	ldr	r2, [r5, #0]
    70c0:	930d      	str	r3, [sp, #52]	; 0x34
    70c2:	1c93      	adds	r3, r2, #2
    70c4:	9305      	str	r3, [sp, #20]
    70c6:	9d05      	ldr	r5, [sp, #20]
    70c8:	1a99      	subs	r1, r3, r2
    70ca:	7828      	ldrb	r0, [r5, #0]
    70cc:	3902      	subs	r1, #2
    70ce:	9109      	str	r1, [sp, #36]	; 0x24
    70d0:	3301      	adds	r3, #1
    70d2:	2830      	cmp	r0, #48	; 0x30
    70d4:	d0f6      	beq.n	70c4 <__gethex+0x2a>
    70d6:	f7ff ffcb 	bl	7070 <__hexdig_fun>
    70da:	1e06      	subs	r6, r0, #0
    70dc:	d11f      	bne.n	711e <__gethex+0x84>
    70de:	9805      	ldr	r0, [sp, #20]
    70e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    70e2:	9a07      	ldr	r2, [sp, #28]
    70e4:	f001 f812 	bl	810c <strncmp>
    70e8:	2800      	cmp	r0, #0
    70ea:	d13b      	bne.n	7164 <__gethex+0xca>
    70ec:	9807      	ldr	r0, [sp, #28]
    70ee:	182f      	adds	r7, r5, r0
    70f0:	7838      	ldrb	r0, [r7, #0]
    70f2:	f7ff ffbd 	bl	7070 <__hexdig_fun>
    70f6:	2800      	cmp	r0, #0
    70f8:	d037      	beq.n	716a <__gethex+0xd0>
    70fa:	9705      	str	r7, [sp, #20]
    70fc:	9d05      	ldr	r5, [sp, #20]
    70fe:	7828      	ldrb	r0, [r5, #0]
    7100:	2830      	cmp	r0, #48	; 0x30
    7102:	d103      	bne.n	710c <__gethex+0x72>
    7104:	9d05      	ldr	r5, [sp, #20]
    7106:	3501      	adds	r5, #1
    7108:	9505      	str	r5, [sp, #20]
    710a:	e7f7      	b.n	70fc <__gethex+0x62>
    710c:	f7ff ffb0 	bl	7070 <__hexdig_fun>
    7110:	4245      	negs	r5, r0
    7112:	4145      	adcs	r5, r0
    7114:	9503      	str	r5, [sp, #12]
    7116:	2501      	movs	r5, #1
    7118:	1c3e      	adds	r6, r7, #0
    711a:	9509      	str	r5, [sp, #36]	; 0x24
    711c:	e002      	b.n	7124 <__gethex+0x8a>
    711e:	2500      	movs	r5, #0
    7120:	9503      	str	r5, [sp, #12]
    7122:	1c2e      	adds	r6, r5, #0
    7124:	9f05      	ldr	r7, [sp, #20]
    7126:	7838      	ldrb	r0, [r7, #0]
    7128:	f7ff ffa2 	bl	7070 <__hexdig_fun>
    712c:	2800      	cmp	r0, #0
    712e:	d001      	beq.n	7134 <__gethex+0x9a>
    7130:	3701      	adds	r7, #1
    7132:	e7f8      	b.n	7126 <__gethex+0x8c>
    7134:	1c38      	adds	r0, r7, #0
    7136:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7138:	9a07      	ldr	r2, [sp, #28]
    713a:	f000 ffe7 	bl	810c <strncmp>
    713e:	2800      	cmp	r0, #0
    7140:	d10b      	bne.n	715a <__gethex+0xc0>
    7142:	2e00      	cmp	r6, #0
    7144:	d10b      	bne.n	715e <__gethex+0xc4>
    7146:	9d07      	ldr	r5, [sp, #28]
    7148:	197f      	adds	r7, r7, r5
    714a:	1c3e      	adds	r6, r7, #0
    714c:	7838      	ldrb	r0, [r7, #0]
    714e:	f7ff ff8f 	bl	7070 <__hexdig_fun>
    7152:	2800      	cmp	r0, #0
    7154:	d001      	beq.n	715a <__gethex+0xc0>
    7156:	3701      	adds	r7, #1
    7158:	e7f8      	b.n	714c <__gethex+0xb2>
    715a:	2e00      	cmp	r6, #0
    715c:	d009      	beq.n	7172 <__gethex+0xd8>
    715e:	1bf6      	subs	r6, r6, r7
    7160:	00b6      	lsls	r6, r6, #2
    7162:	e006      	b.n	7172 <__gethex+0xd8>
    7164:	9f05      	ldr	r7, [sp, #20]
    7166:	9604      	str	r6, [sp, #16]
    7168:	e000      	b.n	716c <__gethex+0xd2>
    716a:	9004      	str	r0, [sp, #16]
    716c:	2501      	movs	r5, #1
    716e:	9503      	str	r5, [sp, #12]
    7170:	e000      	b.n	7174 <__gethex+0xda>
    7172:	9604      	str	r6, [sp, #16]
    7174:	783b      	ldrb	r3, [r7, #0]
    7176:	2b50      	cmp	r3, #80	; 0x50
    7178:	d001      	beq.n	717e <__gethex+0xe4>
    717a:	2b70      	cmp	r3, #112	; 0x70
    717c:	d127      	bne.n	71ce <__gethex+0x134>
    717e:	787b      	ldrb	r3, [r7, #1]
    7180:	2b2b      	cmp	r3, #43	; 0x2b
    7182:	d004      	beq.n	718e <__gethex+0xf4>
    7184:	2b2d      	cmp	r3, #45	; 0x2d
    7186:	d004      	beq.n	7192 <__gethex+0xf8>
    7188:	1c7c      	adds	r4, r7, #1
    718a:	2600      	movs	r6, #0
    718c:	e003      	b.n	7196 <__gethex+0xfc>
    718e:	2600      	movs	r6, #0
    7190:	e000      	b.n	7194 <__gethex+0xfa>
    7192:	2601      	movs	r6, #1
    7194:	1cbc      	adds	r4, r7, #2
    7196:	7820      	ldrb	r0, [r4, #0]
    7198:	f7ff ff6a 	bl	7070 <__hexdig_fun>
    719c:	1e43      	subs	r3, r0, #1
    719e:	b2db      	uxtb	r3, r3
    71a0:	1c05      	adds	r5, r0, #0
    71a2:	2b18      	cmp	r3, #24
    71a4:	d813      	bhi.n	71ce <__gethex+0x134>
    71a6:	3401      	adds	r4, #1
    71a8:	7820      	ldrb	r0, [r4, #0]
    71aa:	f7ff ff61 	bl	7070 <__hexdig_fun>
    71ae:	1e43      	subs	r3, r0, #1
    71b0:	b2db      	uxtb	r3, r3
    71b2:	3d10      	subs	r5, #16
    71b4:	2b18      	cmp	r3, #24
    71b6:	d803      	bhi.n	71c0 <__gethex+0x126>
    71b8:	230a      	movs	r3, #10
    71ba:	435d      	muls	r5, r3
    71bc:	182d      	adds	r5, r5, r0
    71be:	e7f2      	b.n	71a6 <__gethex+0x10c>
    71c0:	2e00      	cmp	r6, #0
    71c2:	d000      	beq.n	71c6 <__gethex+0x12c>
    71c4:	426d      	negs	r5, r5
    71c6:	9804      	ldr	r0, [sp, #16]
    71c8:	1940      	adds	r0, r0, r5
    71ca:	9004      	str	r0, [sp, #16]
    71cc:	e000      	b.n	71d0 <__gethex+0x136>
    71ce:	1c3c      	adds	r4, r7, #0
    71d0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    71d2:	602c      	str	r4, [r5, #0]
    71d4:	9d03      	ldr	r5, [sp, #12]
    71d6:	2d00      	cmp	r5, #0
    71d8:	d006      	beq.n	71e8 <__gethex+0x14e>
    71da:	9d09      	ldr	r5, [sp, #36]	; 0x24
    71dc:	2006      	movs	r0, #6
    71de:	426b      	negs	r3, r5
    71e0:	416b      	adcs	r3, r5
    71e2:	425b      	negs	r3, r3
    71e4:	4018      	ands	r0, r3
    71e6:	e174      	b.n	74d2 <__gethex+0x438>
    71e8:	9d05      	ldr	r5, [sp, #20]
    71ea:	9903      	ldr	r1, [sp, #12]
    71ec:	1b7b      	subs	r3, r7, r5
    71ee:	3b01      	subs	r3, #1
    71f0:	2b07      	cmp	r3, #7
    71f2:	dd02      	ble.n	71fa <__gethex+0x160>
    71f4:	3101      	adds	r1, #1
    71f6:	105b      	asrs	r3, r3, #1
    71f8:	e7fa      	b.n	71f0 <__gethex+0x156>
    71fa:	9808      	ldr	r0, [sp, #32]
    71fc:	f000 fa7f 	bl	76fe <_Balloc>
    7200:	1c05      	adds	r5, r0, #0
    7202:	3514      	adds	r5, #20
    7204:	9503      	str	r5, [sp, #12]
    7206:	9509      	str	r5, [sp, #36]	; 0x24
    7208:	2500      	movs	r5, #0
    720a:	1c04      	adds	r4, r0, #0
    720c:	1c2e      	adds	r6, r5, #0
    720e:	9a05      	ldr	r2, [sp, #20]
    7210:	4297      	cmp	r7, r2
    7212:	d927      	bls.n	7264 <__gethex+0x1ca>
    7214:	3f01      	subs	r7, #1
    7216:	783b      	ldrb	r3, [r7, #0]
    7218:	980d      	ldr	r0, [sp, #52]	; 0x34
    721a:	970a      	str	r7, [sp, #40]	; 0x28
    721c:	4283      	cmp	r3, r0
    721e:	d008      	beq.n	7232 <__gethex+0x198>
    7220:	2e20      	cmp	r6, #32
    7222:	d114      	bne.n	724e <__gethex+0x1b4>
    7224:	9809      	ldr	r0, [sp, #36]	; 0x24
    7226:	6005      	str	r5, [r0, #0]
    7228:	3004      	adds	r0, #4
    722a:	2500      	movs	r5, #0
    722c:	9009      	str	r0, [sp, #36]	; 0x24
    722e:	1c2e      	adds	r6, r5, #0
    7230:	e00d      	b.n	724e <__gethex+0x1b4>
    7232:	990a      	ldr	r1, [sp, #40]	; 0x28
    7234:	9a07      	ldr	r2, [sp, #28]
    7236:	9b05      	ldr	r3, [sp, #20]
    7238:	1a8f      	subs	r7, r1, r2
    723a:	3701      	adds	r7, #1
    723c:	429f      	cmp	r7, r3
    723e:	d3ef      	bcc.n	7220 <__gethex+0x186>
    7240:	1c38      	adds	r0, r7, #0
    7242:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7244:	f000 ff62 	bl	810c <strncmp>
    7248:	2800      	cmp	r0, #0
    724a:	d0e0      	beq.n	720e <__gethex+0x174>
    724c:	e7e8      	b.n	7220 <__gethex+0x186>
    724e:	990a      	ldr	r1, [sp, #40]	; 0x28
    7250:	7808      	ldrb	r0, [r1, #0]
    7252:	f7ff ff0d 	bl	7070 <__hexdig_fun>
    7256:	230f      	movs	r3, #15
    7258:	4018      	ands	r0, r3
    725a:	40b0      	lsls	r0, r6
    725c:	4305      	orrs	r5, r0
    725e:	3604      	adds	r6, #4
    7260:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    7262:	e7d4      	b.n	720e <__gethex+0x174>
    7264:	9e09      	ldr	r6, [sp, #36]	; 0x24
    7266:	9b03      	ldr	r3, [sp, #12]
    7268:	c620      	stmia	r6!, {r5}
    726a:	1af6      	subs	r6, r6, r3
    726c:	10b6      	asrs	r6, r6, #2
    726e:	6126      	str	r6, [r4, #16]
    7270:	1c28      	adds	r0, r5, #0
    7272:	f000 fb13 	bl	789c <__hi0bits>
    7276:	9d06      	ldr	r5, [sp, #24]
    7278:	0176      	lsls	r6, r6, #5
    727a:	682f      	ldr	r7, [r5, #0]
    727c:	1a36      	subs	r6, r6, r0
    727e:	42be      	cmp	r6, r7
    7280:	dd27      	ble.n	72d2 <__gethex+0x238>
    7282:	1bf6      	subs	r6, r6, r7
    7284:	1c20      	adds	r0, r4, #0
    7286:	1c31      	adds	r1, r6, #0
    7288:	f000 fe16 	bl	7eb8 <__any_on>
    728c:	2500      	movs	r5, #0
    728e:	42a8      	cmp	r0, r5
    7290:	d017      	beq.n	72c2 <__gethex+0x228>
    7292:	1e73      	subs	r3, r6, #1
    7294:	221f      	movs	r2, #31
    7296:	2501      	movs	r5, #1
    7298:	401a      	ands	r2, r3
    729a:	1c28      	adds	r0, r5, #0
    729c:	4090      	lsls	r0, r2
    729e:	1159      	asrs	r1, r3, #5
    72a0:	1c02      	adds	r2, r0, #0
    72a2:	9803      	ldr	r0, [sp, #12]
    72a4:	0089      	lsls	r1, r1, #2
    72a6:	5809      	ldr	r1, [r1, r0]
    72a8:	4211      	tst	r1, r2
    72aa:	d00a      	beq.n	72c2 <__gethex+0x228>
    72ac:	42ab      	cmp	r3, r5
    72ae:	dc01      	bgt.n	72b4 <__gethex+0x21a>
    72b0:	2502      	movs	r5, #2
    72b2:	e006      	b.n	72c2 <__gethex+0x228>
    72b4:	1eb1      	subs	r1, r6, #2
    72b6:	1c20      	adds	r0, r4, #0
    72b8:	f000 fdfe 	bl	7eb8 <__any_on>
    72bc:	2800      	cmp	r0, #0
    72be:	d0f7      	beq.n	72b0 <__gethex+0x216>
    72c0:	2503      	movs	r5, #3
    72c2:	1c31      	adds	r1, r6, #0
    72c4:	1c20      	adds	r0, r4, #0
    72c6:	f7ff fe9d 	bl	7004 <rshift>
    72ca:	9904      	ldr	r1, [sp, #16]
    72cc:	1989      	adds	r1, r1, r6
    72ce:	9104      	str	r1, [sp, #16]
    72d0:	e00f      	b.n	72f2 <__gethex+0x258>
    72d2:	2500      	movs	r5, #0
    72d4:	42be      	cmp	r6, r7
    72d6:	da0c      	bge.n	72f2 <__gethex+0x258>
    72d8:	1bbe      	subs	r6, r7, r6
    72da:	1c21      	adds	r1, r4, #0
    72dc:	1c32      	adds	r2, r6, #0
    72de:	9808      	ldr	r0, [sp, #32]
    72e0:	f000 fc10 	bl	7b04 <__lshift>
    72e4:	9a04      	ldr	r2, [sp, #16]
    72e6:	1c03      	adds	r3, r0, #0
    72e8:	1b92      	subs	r2, r2, r6
    72ea:	3314      	adds	r3, #20
    72ec:	1c04      	adds	r4, r0, #0
    72ee:	9204      	str	r2, [sp, #16]
    72f0:	9303      	str	r3, [sp, #12]
    72f2:	9806      	ldr	r0, [sp, #24]
    72f4:	9904      	ldr	r1, [sp, #16]
    72f6:	6880      	ldr	r0, [r0, #8]
    72f8:	4281      	cmp	r1, r0
    72fa:	dd08      	ble.n	730e <__gethex+0x274>
    72fc:	9808      	ldr	r0, [sp, #32]
    72fe:	1c21      	adds	r1, r4, #0
    7300:	f000 fa35 	bl	776e <_Bfree>
    7304:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7306:	2300      	movs	r3, #0
    7308:	602b      	str	r3, [r5, #0]
    730a:	20a3      	movs	r0, #163	; 0xa3
    730c:	e0e1      	b.n	74d2 <__gethex+0x438>
    730e:	9806      	ldr	r0, [sp, #24]
    7310:	9904      	ldr	r1, [sp, #16]
    7312:	6846      	ldr	r6, [r0, #4]
    7314:	42b1      	cmp	r1, r6
    7316:	da54      	bge.n	73c2 <__gethex+0x328>
    7318:	1a76      	subs	r6, r6, r1
    731a:	42be      	cmp	r6, r7
    731c:	db2d      	blt.n	737a <__gethex+0x2e0>
    731e:	68c3      	ldr	r3, [r0, #12]
    7320:	2b02      	cmp	r3, #2
    7322:	d01a      	beq.n	735a <__gethex+0x2c0>
    7324:	2b03      	cmp	r3, #3
    7326:	d01c      	beq.n	7362 <__gethex+0x2c8>
    7328:	2b01      	cmp	r3, #1
    732a:	d11d      	bne.n	7368 <__gethex+0x2ce>
    732c:	42be      	cmp	r6, r7
    732e:	d11b      	bne.n	7368 <__gethex+0x2ce>
    7330:	2f01      	cmp	r7, #1
    7332:	dc0b      	bgt.n	734c <__gethex+0x2b2>
    7334:	9a06      	ldr	r2, [sp, #24]
    7336:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    7338:	6852      	ldr	r2, [r2, #4]
    733a:	2301      	movs	r3, #1
    733c:	602a      	str	r2, [r5, #0]
    733e:	9d03      	ldr	r5, [sp, #12]
    7340:	6123      	str	r3, [r4, #16]
    7342:	602b      	str	r3, [r5, #0]
    7344:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7346:	2062      	movs	r0, #98	; 0x62
    7348:	602c      	str	r4, [r5, #0]
    734a:	e0c2      	b.n	74d2 <__gethex+0x438>
    734c:	1e79      	subs	r1, r7, #1
    734e:	1c20      	adds	r0, r4, #0
    7350:	f000 fdb2 	bl	7eb8 <__any_on>
    7354:	2800      	cmp	r0, #0
    7356:	d1ed      	bne.n	7334 <__gethex+0x29a>
    7358:	e006      	b.n	7368 <__gethex+0x2ce>
    735a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    735c:	2d00      	cmp	r5, #0
    735e:	d0e9      	beq.n	7334 <__gethex+0x29a>
    7360:	e002      	b.n	7368 <__gethex+0x2ce>
    7362:	9d15      	ldr	r5, [sp, #84]	; 0x54
    7364:	2d00      	cmp	r5, #0
    7366:	d1e5      	bne.n	7334 <__gethex+0x29a>
    7368:	9808      	ldr	r0, [sp, #32]
    736a:	1c21      	adds	r1, r4, #0
    736c:	f000 f9ff 	bl	776e <_Bfree>
    7370:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7372:	2300      	movs	r3, #0
    7374:	602b      	str	r3, [r5, #0]
    7376:	2050      	movs	r0, #80	; 0x50
    7378:	e0ab      	b.n	74d2 <__gethex+0x438>
    737a:	1e70      	subs	r0, r6, #1
    737c:	9004      	str	r0, [sp, #16]
    737e:	2d00      	cmp	r5, #0
    7380:	d107      	bne.n	7392 <__gethex+0x2f8>
    7382:	2800      	cmp	r0, #0
    7384:	dd06      	ble.n	7394 <__gethex+0x2fa>
    7386:	1c20      	adds	r0, r4, #0
    7388:	9904      	ldr	r1, [sp, #16]
    738a:	f000 fd95 	bl	7eb8 <__any_on>
    738e:	1c05      	adds	r5, r0, #0
    7390:	e000      	b.n	7394 <__gethex+0x2fa>
    7392:	2501      	movs	r5, #1
    7394:	9904      	ldr	r1, [sp, #16]
    7396:	9803      	ldr	r0, [sp, #12]
    7398:	114b      	asrs	r3, r1, #5
    739a:	221f      	movs	r2, #31
    739c:	009b      	lsls	r3, r3, #2
    739e:	4011      	ands	r1, r2
    73a0:	581b      	ldr	r3, [r3, r0]
    73a2:	2201      	movs	r2, #1
    73a4:	408a      	lsls	r2, r1
    73a6:	4213      	tst	r3, r2
    73a8:	d001      	beq.n	73ae <__gethex+0x314>
    73aa:	2302      	movs	r3, #2
    73ac:	431d      	orrs	r5, r3
    73ae:	1c31      	adds	r1, r6, #0
    73b0:	1c20      	adds	r0, r4, #0
    73b2:	f7ff fe27 	bl	7004 <rshift>
    73b6:	9906      	ldr	r1, [sp, #24]
    73b8:	1bbf      	subs	r7, r7, r6
    73ba:	6849      	ldr	r1, [r1, #4]
    73bc:	2602      	movs	r6, #2
    73be:	9104      	str	r1, [sp, #16]
    73c0:	e000      	b.n	73c4 <__gethex+0x32a>
    73c2:	2601      	movs	r6, #1
    73c4:	2d00      	cmp	r5, #0
    73c6:	d07e      	beq.n	74c6 <__gethex+0x42c>
    73c8:	9a06      	ldr	r2, [sp, #24]
    73ca:	68d3      	ldr	r3, [r2, #12]
    73cc:	2b02      	cmp	r3, #2
    73ce:	d00b      	beq.n	73e8 <__gethex+0x34e>
    73d0:	2b03      	cmp	r3, #3
    73d2:	d00d      	beq.n	73f0 <__gethex+0x356>
    73d4:	2b01      	cmp	r3, #1
    73d6:	d174      	bne.n	74c2 <__gethex+0x428>
    73d8:	07a8      	lsls	r0, r5, #30
    73da:	d572      	bpl.n	74c2 <__gethex+0x428>
    73dc:	9903      	ldr	r1, [sp, #12]
    73de:	680a      	ldr	r2, [r1, #0]
    73e0:	4315      	orrs	r5, r2
    73e2:	421d      	tst	r5, r3
    73e4:	d107      	bne.n	73f6 <__gethex+0x35c>
    73e6:	e06c      	b.n	74c2 <__gethex+0x428>
    73e8:	9d15      	ldr	r5, [sp, #84]	; 0x54
    73ea:	2301      	movs	r3, #1
    73ec:	1b5d      	subs	r5, r3, r5
    73ee:	9515      	str	r5, [sp, #84]	; 0x54
    73f0:	9d15      	ldr	r5, [sp, #84]	; 0x54
    73f2:	2d00      	cmp	r5, #0
    73f4:	d065      	beq.n	74c2 <__gethex+0x428>
    73f6:	6925      	ldr	r5, [r4, #16]
    73f8:	1c23      	adds	r3, r4, #0
    73fa:	00a8      	lsls	r0, r5, #2
    73fc:	3314      	adds	r3, #20
    73fe:	9005      	str	r0, [sp, #20]
    7400:	1819      	adds	r1, r3, r0
    7402:	681a      	ldr	r2, [r3, #0]
    7404:	1c50      	adds	r0, r2, #1
    7406:	d002      	beq.n	740e <__gethex+0x374>
    7408:	3201      	adds	r2, #1
    740a:	601a      	str	r2, [r3, #0]
    740c:	e021      	b.n	7452 <__gethex+0x3b8>
    740e:	2200      	movs	r2, #0
    7410:	c304      	stmia	r3!, {r2}
    7412:	4299      	cmp	r1, r3
    7414:	d8f5      	bhi.n	7402 <__gethex+0x368>
    7416:	68a1      	ldr	r1, [r4, #8]
    7418:	428d      	cmp	r5, r1
    741a:	db12      	blt.n	7442 <__gethex+0x3a8>
    741c:	6861      	ldr	r1, [r4, #4]
    741e:	9808      	ldr	r0, [sp, #32]
    7420:	3101      	adds	r1, #1
    7422:	f000 f96c 	bl	76fe <_Balloc>
    7426:	6922      	ldr	r2, [r4, #16]
    7428:	1c21      	adds	r1, r4, #0
    742a:	3202      	adds	r2, #2
    742c:	9003      	str	r0, [sp, #12]
    742e:	310c      	adds	r1, #12
    7430:	0092      	lsls	r2, r2, #2
    7432:	300c      	adds	r0, #12
    7434:	f7fc ffd0 	bl	43d8 <memcpy>
    7438:	1c21      	adds	r1, r4, #0
    743a:	9808      	ldr	r0, [sp, #32]
    743c:	f000 f997 	bl	776e <_Bfree>
    7440:	9c03      	ldr	r4, [sp, #12]
    7442:	6923      	ldr	r3, [r4, #16]
    7444:	1c5a      	adds	r2, r3, #1
    7446:	3304      	adds	r3, #4
    7448:	009b      	lsls	r3, r3, #2
    744a:	6122      	str	r2, [r4, #16]
    744c:	18e3      	adds	r3, r4, r3
    744e:	2201      	movs	r2, #1
    7450:	605a      	str	r2, [r3, #4]
    7452:	1c22      	adds	r2, r4, #0
    7454:	3214      	adds	r2, #20
    7456:	2e02      	cmp	r6, #2
    7458:	d110      	bne.n	747c <__gethex+0x3e2>
    745a:	9d06      	ldr	r5, [sp, #24]
    745c:	682b      	ldr	r3, [r5, #0]
    745e:	3b01      	subs	r3, #1
    7460:	429f      	cmp	r7, r3
    7462:	d12c      	bne.n	74be <__gethex+0x424>
    7464:	1178      	asrs	r0, r7, #5
    7466:	0080      	lsls	r0, r0, #2
    7468:	211f      	movs	r1, #31
    746a:	2301      	movs	r3, #1
    746c:	4039      	ands	r1, r7
    746e:	1c1d      	adds	r5, r3, #0
    7470:	5882      	ldr	r2, [r0, r2]
    7472:	408d      	lsls	r5, r1
    7474:	422a      	tst	r2, r5
    7476:	d022      	beq.n	74be <__gethex+0x424>
    7478:	1c1e      	adds	r6, r3, #0
    747a:	e020      	b.n	74be <__gethex+0x424>
    747c:	6920      	ldr	r0, [r4, #16]
    747e:	42a8      	cmp	r0, r5
    7480:	dd0e      	ble.n	74a0 <__gethex+0x406>
    7482:	1c20      	adds	r0, r4, #0
    7484:	2101      	movs	r1, #1
    7486:	f7ff fdbd 	bl	7004 <rshift>
    748a:	9d04      	ldr	r5, [sp, #16]
    748c:	2601      	movs	r6, #1
    748e:	3501      	adds	r5, #1
    7490:	9504      	str	r5, [sp, #16]
    7492:	9d06      	ldr	r5, [sp, #24]
    7494:	68ab      	ldr	r3, [r5, #8]
    7496:	9d04      	ldr	r5, [sp, #16]
    7498:	429d      	cmp	r5, r3
    749a:	dd00      	ble.n	749e <__gethex+0x404>
    749c:	e72e      	b.n	72fc <__gethex+0x262>
    749e:	e00e      	b.n	74be <__gethex+0x424>
    74a0:	251f      	movs	r5, #31
    74a2:	403d      	ands	r5, r7
    74a4:	2601      	movs	r6, #1
    74a6:	2d00      	cmp	r5, #0
    74a8:	d009      	beq.n	74be <__gethex+0x424>
    74aa:	9805      	ldr	r0, [sp, #20]
    74ac:	1812      	adds	r2, r2, r0
    74ae:	3a04      	subs	r2, #4
    74b0:	6810      	ldr	r0, [r2, #0]
    74b2:	f000 f9f3 	bl	789c <__hi0bits>
    74b6:	2320      	movs	r3, #32
    74b8:	1b5d      	subs	r5, r3, r5
    74ba:	42a8      	cmp	r0, r5
    74bc:	dbe1      	blt.n	7482 <__gethex+0x3e8>
    74be:	2320      	movs	r3, #32
    74c0:	e000      	b.n	74c4 <__gethex+0x42a>
    74c2:	2310      	movs	r3, #16
    74c4:	431e      	orrs	r6, r3
    74c6:	9d14      	ldr	r5, [sp, #80]	; 0x50
    74c8:	980c      	ldr	r0, [sp, #48]	; 0x30
    74ca:	602c      	str	r4, [r5, #0]
    74cc:	9d04      	ldr	r5, [sp, #16]
    74ce:	6005      	str	r5, [r0, #0]
    74d0:	1c30      	adds	r0, r6, #0
    74d2:	b00f      	add	sp, #60	; 0x3c
    74d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

000074d6 <L_shift>:
    74d6:	2308      	movs	r3, #8
    74d8:	1a9a      	subs	r2, r3, r2
    74da:	b570      	push	{r4, r5, r6, lr}
    74dc:	0092      	lsls	r2, r2, #2
    74de:	2520      	movs	r5, #32
    74e0:	1aad      	subs	r5, r5, r2
    74e2:	6843      	ldr	r3, [r0, #4]
    74e4:	6806      	ldr	r6, [r0, #0]
    74e6:	1c1c      	adds	r4, r3, #0
    74e8:	40ac      	lsls	r4, r5
    74ea:	4334      	orrs	r4, r6
    74ec:	40d3      	lsrs	r3, r2
    74ee:	6004      	str	r4, [r0, #0]
    74f0:	6043      	str	r3, [r0, #4]
    74f2:	3004      	adds	r0, #4
    74f4:	4288      	cmp	r0, r1
    74f6:	d3f4      	bcc.n	74e2 <L_shift+0xc>
    74f8:	bd70      	pop	{r4, r5, r6, pc}

000074fa <__hexnan>:
    74fa:	b5f0      	push	{r4, r5, r6, r7, lr}
    74fc:	680b      	ldr	r3, [r1, #0]
    74fe:	b089      	sub	sp, #36	; 0x24
    7500:	9201      	str	r2, [sp, #4]
    7502:	9901      	ldr	r1, [sp, #4]
    7504:	115a      	asrs	r2, r3, #5
    7506:	0092      	lsls	r2, r2, #2
    7508:	188a      	adds	r2, r1, r2
    750a:	9203      	str	r2, [sp, #12]
    750c:	221f      	movs	r2, #31
    750e:	4013      	ands	r3, r2
    7510:	9007      	str	r0, [sp, #28]
    7512:	9305      	str	r3, [sp, #20]
    7514:	d002      	beq.n	751c <__hexnan+0x22>
    7516:	9a03      	ldr	r2, [sp, #12]
    7518:	3204      	adds	r2, #4
    751a:	9203      	str	r2, [sp, #12]
    751c:	9b07      	ldr	r3, [sp, #28]
    751e:	9e03      	ldr	r6, [sp, #12]
    7520:	681b      	ldr	r3, [r3, #0]
    7522:	3e04      	subs	r6, #4
    7524:	2500      	movs	r5, #0
    7526:	6035      	str	r5, [r6, #0]
    7528:	9304      	str	r3, [sp, #16]
    752a:	1c37      	adds	r7, r6, #0
    752c:	1c34      	adds	r4, r6, #0
    752e:	9506      	str	r5, [sp, #24]
    7530:	9500      	str	r5, [sp, #0]
    7532:	9b04      	ldr	r3, [sp, #16]
    7534:	785b      	ldrb	r3, [r3, #1]
    7536:	9302      	str	r3, [sp, #8]
    7538:	2b00      	cmp	r3, #0
    753a:	d03e      	beq.n	75ba <__hexnan+0xc0>
    753c:	9802      	ldr	r0, [sp, #8]
    753e:	f7ff fd97 	bl	7070 <__hexdig_fun>
    7542:	2800      	cmp	r0, #0
    7544:	d122      	bne.n	758c <__hexnan+0x92>
    7546:	9902      	ldr	r1, [sp, #8]
    7548:	2920      	cmp	r1, #32
    754a:	d817      	bhi.n	757c <__hexnan+0x82>
    754c:	9a06      	ldr	r2, [sp, #24]
    754e:	9b00      	ldr	r3, [sp, #0]
    7550:	429a      	cmp	r2, r3
    7552:	da2e      	bge.n	75b2 <__hexnan+0xb8>
    7554:	42bc      	cmp	r4, r7
    7556:	d206      	bcs.n	7566 <__hexnan+0x6c>
    7558:	2d07      	cmp	r5, #7
    755a:	dc04      	bgt.n	7566 <__hexnan+0x6c>
    755c:	1c20      	adds	r0, r4, #0
    755e:	1c39      	adds	r1, r7, #0
    7560:	1c2a      	adds	r2, r5, #0
    7562:	f7ff ffb8 	bl	74d6 <L_shift>
    7566:	9901      	ldr	r1, [sp, #4]
    7568:	2508      	movs	r5, #8
    756a:	428c      	cmp	r4, r1
    756c:	d921      	bls.n	75b2 <__hexnan+0xb8>
    756e:	9a00      	ldr	r2, [sp, #0]
    7570:	1f27      	subs	r7, r4, #4
    7572:	2500      	movs	r5, #0
    7574:	603d      	str	r5, [r7, #0]
    7576:	9206      	str	r2, [sp, #24]
    7578:	1c3c      	adds	r4, r7, #0
    757a:	e01a      	b.n	75b2 <__hexnan+0xb8>
    757c:	9b02      	ldr	r3, [sp, #8]
    757e:	2b29      	cmp	r3, #41	; 0x29
    7580:	d14f      	bne.n	7622 <__hexnan+0x128>
    7582:	9b04      	ldr	r3, [sp, #16]
    7584:	9907      	ldr	r1, [sp, #28]
    7586:	3302      	adds	r3, #2
    7588:	600b      	str	r3, [r1, #0]
    758a:	e016      	b.n	75ba <__hexnan+0xc0>
    758c:	9a00      	ldr	r2, [sp, #0]
    758e:	3501      	adds	r5, #1
    7590:	3201      	adds	r2, #1
    7592:	9200      	str	r2, [sp, #0]
    7594:	2d08      	cmp	r5, #8
    7596:	dd06      	ble.n	75a6 <__hexnan+0xac>
    7598:	9b01      	ldr	r3, [sp, #4]
    759a:	429c      	cmp	r4, r3
    759c:	d909      	bls.n	75b2 <__hexnan+0xb8>
    759e:	3c04      	subs	r4, #4
    75a0:	2300      	movs	r3, #0
    75a2:	6023      	str	r3, [r4, #0]
    75a4:	2501      	movs	r5, #1
    75a6:	6821      	ldr	r1, [r4, #0]
    75a8:	220f      	movs	r2, #15
    75aa:	010b      	lsls	r3, r1, #4
    75ac:	4010      	ands	r0, r2
    75ae:	4318      	orrs	r0, r3
    75b0:	6020      	str	r0, [r4, #0]
    75b2:	9a04      	ldr	r2, [sp, #16]
    75b4:	3201      	adds	r2, #1
    75b6:	9204      	str	r2, [sp, #16]
    75b8:	e7bb      	b.n	7532 <__hexnan+0x38>
    75ba:	9900      	ldr	r1, [sp, #0]
    75bc:	2900      	cmp	r1, #0
    75be:	d030      	beq.n	7622 <__hexnan+0x128>
    75c0:	42bc      	cmp	r4, r7
    75c2:	d206      	bcs.n	75d2 <__hexnan+0xd8>
    75c4:	2d07      	cmp	r5, #7
    75c6:	dc04      	bgt.n	75d2 <__hexnan+0xd8>
    75c8:	1c20      	adds	r0, r4, #0
    75ca:	1c39      	adds	r1, r7, #0
    75cc:	1c2a      	adds	r2, r5, #0
    75ce:	f7ff ff82 	bl	74d6 <L_shift>
    75d2:	9a01      	ldr	r2, [sp, #4]
    75d4:	4294      	cmp	r4, r2
    75d6:	d90b      	bls.n	75f0 <__hexnan+0xf6>
    75d8:	1c13      	adds	r3, r2, #0
    75da:	3304      	adds	r3, #4
    75dc:	cc02      	ldmia	r4!, {r1}
    75de:	1f1a      	subs	r2, r3, #4
    75e0:	6011      	str	r1, [r2, #0]
    75e2:	42a6      	cmp	r6, r4
    75e4:	d2f9      	bcs.n	75da <__hexnan+0xe0>
    75e6:	2200      	movs	r2, #0
    75e8:	c304      	stmia	r3!, {r2}
    75ea:	429e      	cmp	r6, r3
    75ec:	d2fb      	bcs.n	75e6 <__hexnan+0xec>
    75ee:	e00d      	b.n	760c <__hexnan+0x112>
    75f0:	9b05      	ldr	r3, [sp, #20]
    75f2:	2b00      	cmp	r3, #0
    75f4:	d00a      	beq.n	760c <__hexnan+0x112>
    75f6:	9a05      	ldr	r2, [sp, #20]
    75f8:	9b03      	ldr	r3, [sp, #12]
    75fa:	2120      	movs	r1, #32
    75fc:	1a89      	subs	r1, r1, r2
    75fe:	2201      	movs	r2, #1
    7600:	3b04      	subs	r3, #4
    7602:	4252      	negs	r2, r2
    7604:	40ca      	lsrs	r2, r1
    7606:	6819      	ldr	r1, [r3, #0]
    7608:	400a      	ands	r2, r1
    760a:	601a      	str	r2, [r3, #0]
    760c:	6832      	ldr	r2, [r6, #0]
    760e:	2a00      	cmp	r2, #0
    7610:	d109      	bne.n	7626 <__hexnan+0x12c>
    7612:	9b01      	ldr	r3, [sp, #4]
    7614:	429e      	cmp	r6, r3
    7616:	d102      	bne.n	761e <__hexnan+0x124>
    7618:	2301      	movs	r3, #1
    761a:	6033      	str	r3, [r6, #0]
    761c:	e003      	b.n	7626 <__hexnan+0x12c>
    761e:	3e04      	subs	r6, #4
    7620:	e7f4      	b.n	760c <__hexnan+0x112>
    7622:	2004      	movs	r0, #4
    7624:	e000      	b.n	7628 <__hexnan+0x12e>
    7626:	2005      	movs	r0, #5
    7628:	b009      	add	sp, #36	; 0x24
    762a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000762c <_localeconv_r>:
    762c:	4800      	ldr	r0, [pc, #0]	; (7630 <_localeconv_r+0x4>)
    762e:	4770      	bx	lr
    7630:	20000078 	.word	0x20000078

00007634 <__smakebuf_r>:
    7634:	b5f0      	push	{r4, r5, r6, r7, lr}
    7636:	898b      	ldrh	r3, [r1, #12]
    7638:	b091      	sub	sp, #68	; 0x44
    763a:	1c05      	adds	r5, r0, #0
    763c:	1c0c      	adds	r4, r1, #0
    763e:	079a      	lsls	r2, r3, #30
    7640:	d425      	bmi.n	768e <__smakebuf_r+0x5a>
    7642:	230e      	movs	r3, #14
    7644:	5ec9      	ldrsh	r1, [r1, r3]
    7646:	2900      	cmp	r1, #0
    7648:	da06      	bge.n	7658 <__smakebuf_r+0x24>
    764a:	89a7      	ldrh	r7, [r4, #12]
    764c:	2380      	movs	r3, #128	; 0x80
    764e:	401f      	ands	r7, r3
    7650:	d00f      	beq.n	7672 <__smakebuf_r+0x3e>
    7652:	2700      	movs	r7, #0
    7654:	2640      	movs	r6, #64	; 0x40
    7656:	e00e      	b.n	7676 <__smakebuf_r+0x42>
    7658:	aa01      	add	r2, sp, #4
    765a:	f000 fd93 	bl	8184 <_fstat_r>
    765e:	2800      	cmp	r0, #0
    7660:	dbf3      	blt.n	764a <__smakebuf_r+0x16>
    7662:	9b02      	ldr	r3, [sp, #8]
    7664:	27f0      	movs	r7, #240	; 0xf0
    7666:	023f      	lsls	r7, r7, #8
    7668:	4a18      	ldr	r2, [pc, #96]	; (76cc <__smakebuf_r+0x98>)
    766a:	401f      	ands	r7, r3
    766c:	18bf      	adds	r7, r7, r2
    766e:	427b      	negs	r3, r7
    7670:	415f      	adcs	r7, r3
    7672:	2680      	movs	r6, #128	; 0x80
    7674:	00f6      	lsls	r6, r6, #3
    7676:	1c28      	adds	r0, r5, #0
    7678:	1c31      	adds	r1, r6, #0
    767a:	f000 fc95 	bl	7fa8 <_malloc_r>
    767e:	2800      	cmp	r0, #0
    7680:	d10c      	bne.n	769c <__smakebuf_r+0x68>
    7682:	89a3      	ldrh	r3, [r4, #12]
    7684:	059a      	lsls	r2, r3, #22
    7686:	d41f      	bmi.n	76c8 <__smakebuf_r+0x94>
    7688:	2202      	movs	r2, #2
    768a:	4313      	orrs	r3, r2
    768c:	81a3      	strh	r3, [r4, #12]
    768e:	1c23      	adds	r3, r4, #0
    7690:	3347      	adds	r3, #71	; 0x47
    7692:	6023      	str	r3, [r4, #0]
    7694:	6123      	str	r3, [r4, #16]
    7696:	2301      	movs	r3, #1
    7698:	6163      	str	r3, [r4, #20]
    769a:	e015      	b.n	76c8 <__smakebuf_r+0x94>
    769c:	4b0c      	ldr	r3, [pc, #48]	; (76d0 <__smakebuf_r+0x9c>)
    769e:	2280      	movs	r2, #128	; 0x80
    76a0:	62ab      	str	r3, [r5, #40]	; 0x28
    76a2:	89a3      	ldrh	r3, [r4, #12]
    76a4:	6020      	str	r0, [r4, #0]
    76a6:	4313      	orrs	r3, r2
    76a8:	81a3      	strh	r3, [r4, #12]
    76aa:	6120      	str	r0, [r4, #16]
    76ac:	6166      	str	r6, [r4, #20]
    76ae:	2f00      	cmp	r7, #0
    76b0:	d00a      	beq.n	76c8 <__smakebuf_r+0x94>
    76b2:	230e      	movs	r3, #14
    76b4:	5ee1      	ldrsh	r1, [r4, r3]
    76b6:	1c28      	adds	r0, r5, #0
    76b8:	f000 fd76 	bl	81a8 <_isatty_r>
    76bc:	2800      	cmp	r0, #0
    76be:	d003      	beq.n	76c8 <__smakebuf_r+0x94>
    76c0:	89a3      	ldrh	r3, [r4, #12]
    76c2:	2201      	movs	r2, #1
    76c4:	4313      	orrs	r3, r2
    76c6:	81a3      	strh	r3, [r4, #12]
    76c8:	b011      	add	sp, #68	; 0x44
    76ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    76cc:	ffffe000 	.word	0xffffe000
    76d0:	00006e7d 	.word	0x00006e7d

000076d4 <malloc>:
    76d4:	b508      	push	{r3, lr}
    76d6:	4b03      	ldr	r3, [pc, #12]	; (76e4 <malloc+0x10>)
    76d8:	1c01      	adds	r1, r0, #0
    76da:	6818      	ldr	r0, [r3, #0]
    76dc:	f000 fc64 	bl	7fa8 <_malloc_r>
    76e0:	bd08      	pop	{r3, pc}
    76e2:	46c0      	nop			; (mov r8, r8)
    76e4:	20000070 	.word	0x20000070

000076e8 <memchr>:
    76e8:	b2c9      	uxtb	r1, r1
    76ea:	1882      	adds	r2, r0, r2
    76ec:	4290      	cmp	r0, r2
    76ee:	d004      	beq.n	76fa <memchr+0x12>
    76f0:	7803      	ldrb	r3, [r0, #0]
    76f2:	428b      	cmp	r3, r1
    76f4:	d002      	beq.n	76fc <memchr+0x14>
    76f6:	3001      	adds	r0, #1
    76f8:	e7f8      	b.n	76ec <memchr+0x4>
    76fa:	2000      	movs	r0, #0
    76fc:	4770      	bx	lr

000076fe <_Balloc>:
    76fe:	b570      	push	{r4, r5, r6, lr}
    7700:	6a45      	ldr	r5, [r0, #36]	; 0x24
    7702:	1c04      	adds	r4, r0, #0
    7704:	1c0e      	adds	r6, r1, #0
    7706:	2d00      	cmp	r5, #0
    7708:	d107      	bne.n	771a <_Balloc+0x1c>
    770a:	2010      	movs	r0, #16
    770c:	f7ff ffe2 	bl	76d4 <malloc>
    7710:	6260      	str	r0, [r4, #36]	; 0x24
    7712:	6045      	str	r5, [r0, #4]
    7714:	6085      	str	r5, [r0, #8]
    7716:	6005      	str	r5, [r0, #0]
    7718:	60c5      	str	r5, [r0, #12]
    771a:	6a65      	ldr	r5, [r4, #36]	; 0x24
    771c:	68eb      	ldr	r3, [r5, #12]
    771e:	2b00      	cmp	r3, #0
    7720:	d009      	beq.n	7736 <_Balloc+0x38>
    7722:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7724:	00b2      	lsls	r2, r6, #2
    7726:	68db      	ldr	r3, [r3, #12]
    7728:	189a      	adds	r2, r3, r2
    772a:	6810      	ldr	r0, [r2, #0]
    772c:	2800      	cmp	r0, #0
    772e:	d00e      	beq.n	774e <_Balloc+0x50>
    7730:	6803      	ldr	r3, [r0, #0]
    7732:	6013      	str	r3, [r2, #0]
    7734:	e017      	b.n	7766 <_Balloc+0x68>
    7736:	1c20      	adds	r0, r4, #0
    7738:	2104      	movs	r1, #4
    773a:	2221      	movs	r2, #33	; 0x21
    773c:	f000 fbde 	bl	7efc <_calloc_r>
    7740:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7742:	60e8      	str	r0, [r5, #12]
    7744:	68db      	ldr	r3, [r3, #12]
    7746:	2b00      	cmp	r3, #0
    7748:	d1eb      	bne.n	7722 <_Balloc+0x24>
    774a:	2000      	movs	r0, #0
    774c:	e00e      	b.n	776c <_Balloc+0x6e>
    774e:	2101      	movs	r1, #1
    7750:	1c0d      	adds	r5, r1, #0
    7752:	40b5      	lsls	r5, r6
    7754:	1d6a      	adds	r2, r5, #5
    7756:	0092      	lsls	r2, r2, #2
    7758:	1c20      	adds	r0, r4, #0
    775a:	f000 fbcf 	bl	7efc <_calloc_r>
    775e:	2800      	cmp	r0, #0
    7760:	d0f3      	beq.n	774a <_Balloc+0x4c>
    7762:	6046      	str	r6, [r0, #4]
    7764:	6085      	str	r5, [r0, #8]
    7766:	2200      	movs	r2, #0
    7768:	6102      	str	r2, [r0, #16]
    776a:	60c2      	str	r2, [r0, #12]
    776c:	bd70      	pop	{r4, r5, r6, pc}

0000776e <_Bfree>:
    776e:	b570      	push	{r4, r5, r6, lr}
    7770:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7772:	1c06      	adds	r6, r0, #0
    7774:	1c0d      	adds	r5, r1, #0
    7776:	2c00      	cmp	r4, #0
    7778:	d107      	bne.n	778a <_Bfree+0x1c>
    777a:	2010      	movs	r0, #16
    777c:	f7ff ffaa 	bl	76d4 <malloc>
    7780:	6270      	str	r0, [r6, #36]	; 0x24
    7782:	6044      	str	r4, [r0, #4]
    7784:	6084      	str	r4, [r0, #8]
    7786:	6004      	str	r4, [r0, #0]
    7788:	60c4      	str	r4, [r0, #12]
    778a:	2d00      	cmp	r5, #0
    778c:	d007      	beq.n	779e <_Bfree+0x30>
    778e:	6a72      	ldr	r2, [r6, #36]	; 0x24
    7790:	6869      	ldr	r1, [r5, #4]
    7792:	68d2      	ldr	r2, [r2, #12]
    7794:	008b      	lsls	r3, r1, #2
    7796:	18d3      	adds	r3, r2, r3
    7798:	681a      	ldr	r2, [r3, #0]
    779a:	602a      	str	r2, [r5, #0]
    779c:	601d      	str	r5, [r3, #0]
    779e:	bd70      	pop	{r4, r5, r6, pc}

000077a0 <__multadd>:
    77a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    77a2:	1c0c      	adds	r4, r1, #0
    77a4:	1c1e      	adds	r6, r3, #0
    77a6:	690d      	ldr	r5, [r1, #16]
    77a8:	1c07      	adds	r7, r0, #0
    77aa:	3114      	adds	r1, #20
    77ac:	2300      	movs	r3, #0
    77ae:	6808      	ldr	r0, [r1, #0]
    77b0:	3301      	adds	r3, #1
    77b2:	b280      	uxth	r0, r0
    77b4:	4350      	muls	r0, r2
    77b6:	1980      	adds	r0, r0, r6
    77b8:	4684      	mov	ip, r0
    77ba:	0c06      	lsrs	r6, r0, #16
    77bc:	6808      	ldr	r0, [r1, #0]
    77be:	0c00      	lsrs	r0, r0, #16
    77c0:	4350      	muls	r0, r2
    77c2:	1830      	adds	r0, r6, r0
    77c4:	0c06      	lsrs	r6, r0, #16
    77c6:	0400      	lsls	r0, r0, #16
    77c8:	9001      	str	r0, [sp, #4]
    77ca:	4660      	mov	r0, ip
    77cc:	b280      	uxth	r0, r0
    77ce:	4684      	mov	ip, r0
    77d0:	9801      	ldr	r0, [sp, #4]
    77d2:	4484      	add	ip, r0
    77d4:	4660      	mov	r0, ip
    77d6:	c101      	stmia	r1!, {r0}
    77d8:	42ab      	cmp	r3, r5
    77da:	dbe8      	blt.n	77ae <__multadd+0xe>
    77dc:	2e00      	cmp	r6, #0
    77de:	d01b      	beq.n	7818 <__multadd+0x78>
    77e0:	68a3      	ldr	r3, [r4, #8]
    77e2:	429d      	cmp	r5, r3
    77e4:	db12      	blt.n	780c <__multadd+0x6c>
    77e6:	6861      	ldr	r1, [r4, #4]
    77e8:	1c38      	adds	r0, r7, #0
    77ea:	3101      	adds	r1, #1
    77ec:	f7ff ff87 	bl	76fe <_Balloc>
    77f0:	6922      	ldr	r2, [r4, #16]
    77f2:	1c21      	adds	r1, r4, #0
    77f4:	3202      	adds	r2, #2
    77f6:	9001      	str	r0, [sp, #4]
    77f8:	310c      	adds	r1, #12
    77fa:	0092      	lsls	r2, r2, #2
    77fc:	300c      	adds	r0, #12
    77fe:	f7fc fdeb 	bl	43d8 <memcpy>
    7802:	1c21      	adds	r1, r4, #0
    7804:	1c38      	adds	r0, r7, #0
    7806:	f7ff ffb2 	bl	776e <_Bfree>
    780a:	9c01      	ldr	r4, [sp, #4]
    780c:	1d2b      	adds	r3, r5, #4
    780e:	009b      	lsls	r3, r3, #2
    7810:	18e3      	adds	r3, r4, r3
    7812:	3501      	adds	r5, #1
    7814:	605e      	str	r6, [r3, #4]
    7816:	6125      	str	r5, [r4, #16]
    7818:	1c20      	adds	r0, r4, #0
    781a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000781c <__s2b>:
    781c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    781e:	1c06      	adds	r6, r0, #0
    7820:	1c18      	adds	r0, r3, #0
    7822:	1c0f      	adds	r7, r1, #0
    7824:	3008      	adds	r0, #8
    7826:	2109      	movs	r1, #9
    7828:	9301      	str	r3, [sp, #4]
    782a:	1c14      	adds	r4, r2, #0
    782c:	f000 fd4e 	bl	82cc <__aeabi_idiv>
    7830:	2301      	movs	r3, #1
    7832:	2100      	movs	r1, #0
    7834:	4298      	cmp	r0, r3
    7836:	dd02      	ble.n	783e <__s2b+0x22>
    7838:	005b      	lsls	r3, r3, #1
    783a:	3101      	adds	r1, #1
    783c:	e7fa      	b.n	7834 <__s2b+0x18>
    783e:	1c30      	adds	r0, r6, #0
    7840:	f7ff ff5d 	bl	76fe <_Balloc>
    7844:	9b08      	ldr	r3, [sp, #32]
    7846:	1c01      	adds	r1, r0, #0
    7848:	6143      	str	r3, [r0, #20]
    784a:	2301      	movs	r3, #1
    784c:	6103      	str	r3, [r0, #16]
    784e:	2c09      	cmp	r4, #9
    7850:	dd12      	ble.n	7878 <__s2b+0x5c>
    7852:	1c3b      	adds	r3, r7, #0
    7854:	3309      	adds	r3, #9
    7856:	9300      	str	r3, [sp, #0]
    7858:	1c1d      	adds	r5, r3, #0
    785a:	193f      	adds	r7, r7, r4
    785c:	782b      	ldrb	r3, [r5, #0]
    785e:	1c30      	adds	r0, r6, #0
    7860:	3b30      	subs	r3, #48	; 0x30
    7862:	220a      	movs	r2, #10
    7864:	f7ff ff9c 	bl	77a0 <__multadd>
    7868:	3501      	adds	r5, #1
    786a:	1c01      	adds	r1, r0, #0
    786c:	42bd      	cmp	r5, r7
    786e:	d1f5      	bne.n	785c <__s2b+0x40>
    7870:	9b00      	ldr	r3, [sp, #0]
    7872:	191f      	adds	r7, r3, r4
    7874:	3f08      	subs	r7, #8
    7876:	e001      	b.n	787c <__s2b+0x60>
    7878:	370a      	adds	r7, #10
    787a:	2409      	movs	r4, #9
    787c:	1c25      	adds	r5, r4, #0
    787e:	9b01      	ldr	r3, [sp, #4]
    7880:	429d      	cmp	r5, r3
    7882:	da09      	bge.n	7898 <__s2b+0x7c>
    7884:	1b3b      	subs	r3, r7, r4
    7886:	5d5b      	ldrb	r3, [r3, r5]
    7888:	1c30      	adds	r0, r6, #0
    788a:	3b30      	subs	r3, #48	; 0x30
    788c:	220a      	movs	r2, #10
    788e:	f7ff ff87 	bl	77a0 <__multadd>
    7892:	3501      	adds	r5, #1
    7894:	1c01      	adds	r1, r0, #0
    7896:	e7f2      	b.n	787e <__s2b+0x62>
    7898:	1c08      	adds	r0, r1, #0
    789a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000789c <__hi0bits>:
    789c:	2200      	movs	r2, #0
    789e:	1c03      	adds	r3, r0, #0
    78a0:	0c01      	lsrs	r1, r0, #16
    78a2:	4291      	cmp	r1, r2
    78a4:	d101      	bne.n	78aa <__hi0bits+0xe>
    78a6:	0403      	lsls	r3, r0, #16
    78a8:	2210      	movs	r2, #16
    78aa:	0e19      	lsrs	r1, r3, #24
    78ac:	d101      	bne.n	78b2 <__hi0bits+0x16>
    78ae:	3208      	adds	r2, #8
    78b0:	021b      	lsls	r3, r3, #8
    78b2:	0f19      	lsrs	r1, r3, #28
    78b4:	d101      	bne.n	78ba <__hi0bits+0x1e>
    78b6:	3204      	adds	r2, #4
    78b8:	011b      	lsls	r3, r3, #4
    78ba:	0f99      	lsrs	r1, r3, #30
    78bc:	d101      	bne.n	78c2 <__hi0bits+0x26>
    78be:	3202      	adds	r2, #2
    78c0:	009b      	lsls	r3, r3, #2
    78c2:	2b00      	cmp	r3, #0
    78c4:	db04      	blt.n	78d0 <__hi0bits+0x34>
    78c6:	2020      	movs	r0, #32
    78c8:	0059      	lsls	r1, r3, #1
    78ca:	d502      	bpl.n	78d2 <__hi0bits+0x36>
    78cc:	1c50      	adds	r0, r2, #1
    78ce:	e000      	b.n	78d2 <__hi0bits+0x36>
    78d0:	1c10      	adds	r0, r2, #0
    78d2:	4770      	bx	lr

000078d4 <__lo0bits>:
    78d4:	6803      	ldr	r3, [r0, #0]
    78d6:	2207      	movs	r2, #7
    78d8:	1c01      	adds	r1, r0, #0
    78da:	401a      	ands	r2, r3
    78dc:	d00b      	beq.n	78f6 <__lo0bits+0x22>
    78de:	2201      	movs	r2, #1
    78e0:	2000      	movs	r0, #0
    78e2:	4213      	tst	r3, r2
    78e4:	d122      	bne.n	792c <__lo0bits+0x58>
    78e6:	2002      	movs	r0, #2
    78e8:	4203      	tst	r3, r0
    78ea:	d001      	beq.n	78f0 <__lo0bits+0x1c>
    78ec:	40d3      	lsrs	r3, r2
    78ee:	e01b      	b.n	7928 <__lo0bits+0x54>
    78f0:	089b      	lsrs	r3, r3, #2
    78f2:	600b      	str	r3, [r1, #0]
    78f4:	e01a      	b.n	792c <__lo0bits+0x58>
    78f6:	b298      	uxth	r0, r3
    78f8:	2800      	cmp	r0, #0
    78fa:	d101      	bne.n	7900 <__lo0bits+0x2c>
    78fc:	0c1b      	lsrs	r3, r3, #16
    78fe:	2210      	movs	r2, #16
    7900:	b2d8      	uxtb	r0, r3
    7902:	2800      	cmp	r0, #0
    7904:	d101      	bne.n	790a <__lo0bits+0x36>
    7906:	3208      	adds	r2, #8
    7908:	0a1b      	lsrs	r3, r3, #8
    790a:	0718      	lsls	r0, r3, #28
    790c:	d101      	bne.n	7912 <__lo0bits+0x3e>
    790e:	3204      	adds	r2, #4
    7910:	091b      	lsrs	r3, r3, #4
    7912:	0798      	lsls	r0, r3, #30
    7914:	d101      	bne.n	791a <__lo0bits+0x46>
    7916:	3202      	adds	r2, #2
    7918:	089b      	lsrs	r3, r3, #2
    791a:	07d8      	lsls	r0, r3, #31
    791c:	d404      	bmi.n	7928 <__lo0bits+0x54>
    791e:	085b      	lsrs	r3, r3, #1
    7920:	2020      	movs	r0, #32
    7922:	2b00      	cmp	r3, #0
    7924:	d002      	beq.n	792c <__lo0bits+0x58>
    7926:	3201      	adds	r2, #1
    7928:	600b      	str	r3, [r1, #0]
    792a:	1c10      	adds	r0, r2, #0
    792c:	4770      	bx	lr

0000792e <__i2b>:
    792e:	b510      	push	{r4, lr}
    7930:	1c0c      	adds	r4, r1, #0
    7932:	2101      	movs	r1, #1
    7934:	f7ff fee3 	bl	76fe <_Balloc>
    7938:	2301      	movs	r3, #1
    793a:	6144      	str	r4, [r0, #20]
    793c:	6103      	str	r3, [r0, #16]
    793e:	bd10      	pop	{r4, pc}

00007940 <__multiply>:
    7940:	b5f0      	push	{r4, r5, r6, r7, lr}
    7942:	1c0c      	adds	r4, r1, #0
    7944:	1c15      	adds	r5, r2, #0
    7946:	6909      	ldr	r1, [r1, #16]
    7948:	6912      	ldr	r2, [r2, #16]
    794a:	b08b      	sub	sp, #44	; 0x2c
    794c:	4291      	cmp	r1, r2
    794e:	da02      	bge.n	7956 <__multiply+0x16>
    7950:	1c23      	adds	r3, r4, #0
    7952:	1c2c      	adds	r4, r5, #0
    7954:	1c1d      	adds	r5, r3, #0
    7956:	6927      	ldr	r7, [r4, #16]
    7958:	692e      	ldr	r6, [r5, #16]
    795a:	68a2      	ldr	r2, [r4, #8]
    795c:	19bb      	adds	r3, r7, r6
    795e:	6861      	ldr	r1, [r4, #4]
    7960:	9302      	str	r3, [sp, #8]
    7962:	4293      	cmp	r3, r2
    7964:	dd00      	ble.n	7968 <__multiply+0x28>
    7966:	3101      	adds	r1, #1
    7968:	f7ff fec9 	bl	76fe <_Balloc>
    796c:	1c03      	adds	r3, r0, #0
    796e:	9003      	str	r0, [sp, #12]
    7970:	9802      	ldr	r0, [sp, #8]
    7972:	3314      	adds	r3, #20
    7974:	0082      	lsls	r2, r0, #2
    7976:	189a      	adds	r2, r3, r2
    7978:	1c19      	adds	r1, r3, #0
    797a:	4291      	cmp	r1, r2
    797c:	d202      	bcs.n	7984 <__multiply+0x44>
    797e:	2000      	movs	r0, #0
    7980:	c101      	stmia	r1!, {r0}
    7982:	e7fa      	b.n	797a <__multiply+0x3a>
    7984:	3514      	adds	r5, #20
    7986:	3414      	adds	r4, #20
    7988:	00bf      	lsls	r7, r7, #2
    798a:	46ac      	mov	ip, r5
    798c:	00b6      	lsls	r6, r6, #2
    798e:	19e7      	adds	r7, r4, r7
    7990:	4466      	add	r6, ip
    7992:	9404      	str	r4, [sp, #16]
    7994:	9707      	str	r7, [sp, #28]
    7996:	9609      	str	r6, [sp, #36]	; 0x24
    7998:	9e09      	ldr	r6, [sp, #36]	; 0x24
    799a:	45b4      	cmp	ip, r6
    799c:	d256      	bcs.n	7a4c <__multiply+0x10c>
    799e:	4665      	mov	r5, ip
    79a0:	882d      	ldrh	r5, [r5, #0]
    79a2:	9505      	str	r5, [sp, #20]
    79a4:	2d00      	cmp	r5, #0
    79a6:	d01f      	beq.n	79e8 <__multiply+0xa8>
    79a8:	9c04      	ldr	r4, [sp, #16]
    79aa:	1c19      	adds	r1, r3, #0
    79ac:	2000      	movs	r0, #0
    79ae:	680f      	ldr	r7, [r1, #0]
    79b0:	cc40      	ldmia	r4!, {r6}
    79b2:	b2bf      	uxth	r7, r7
    79b4:	9d05      	ldr	r5, [sp, #20]
    79b6:	9706      	str	r7, [sp, #24]
    79b8:	b2b7      	uxth	r7, r6
    79ba:	436f      	muls	r7, r5
    79bc:	9d06      	ldr	r5, [sp, #24]
    79be:	0c36      	lsrs	r6, r6, #16
    79c0:	19ef      	adds	r7, r5, r7
    79c2:	183f      	adds	r7, r7, r0
    79c4:	6808      	ldr	r0, [r1, #0]
    79c6:	9108      	str	r1, [sp, #32]
    79c8:	0c05      	lsrs	r5, r0, #16
    79ca:	9805      	ldr	r0, [sp, #20]
    79cc:	4346      	muls	r6, r0
    79ce:	0c38      	lsrs	r0, r7, #16
    79d0:	19ad      	adds	r5, r5, r6
    79d2:	182d      	adds	r5, r5, r0
    79d4:	0c28      	lsrs	r0, r5, #16
    79d6:	b2bf      	uxth	r7, r7
    79d8:	042d      	lsls	r5, r5, #16
    79da:	433d      	orrs	r5, r7
    79dc:	c120      	stmia	r1!, {r5}
    79de:	9d07      	ldr	r5, [sp, #28]
    79e0:	42ac      	cmp	r4, r5
    79e2:	d3e4      	bcc.n	79ae <__multiply+0x6e>
    79e4:	9e08      	ldr	r6, [sp, #32]
    79e6:	6070      	str	r0, [r6, #4]
    79e8:	4667      	mov	r7, ip
    79ea:	887d      	ldrh	r5, [r7, #2]
    79ec:	2d00      	cmp	r5, #0
    79ee:	d022      	beq.n	7a36 <__multiply+0xf6>
    79f0:	2600      	movs	r6, #0
    79f2:	6818      	ldr	r0, [r3, #0]
    79f4:	9c04      	ldr	r4, [sp, #16]
    79f6:	1c19      	adds	r1, r3, #0
    79f8:	9601      	str	r6, [sp, #4]
    79fa:	8827      	ldrh	r7, [r4, #0]
    79fc:	b280      	uxth	r0, r0
    79fe:	436f      	muls	r7, r5
    7a00:	9706      	str	r7, [sp, #24]
    7a02:	9e06      	ldr	r6, [sp, #24]
    7a04:	884f      	ldrh	r7, [r1, #2]
    7a06:	9105      	str	r1, [sp, #20]
    7a08:	19f6      	adds	r6, r6, r7
    7a0a:	9f01      	ldr	r7, [sp, #4]
    7a0c:	19f7      	adds	r7, r6, r7
    7a0e:	9706      	str	r7, [sp, #24]
    7a10:	043f      	lsls	r7, r7, #16
    7a12:	4338      	orrs	r0, r7
    7a14:	6008      	str	r0, [r1, #0]
    7a16:	cc01      	ldmia	r4!, {r0}
    7a18:	888f      	ldrh	r7, [r1, #4]
    7a1a:	0c00      	lsrs	r0, r0, #16
    7a1c:	4368      	muls	r0, r5
    7a1e:	19c0      	adds	r0, r0, r7
    7a20:	9f06      	ldr	r7, [sp, #24]
    7a22:	3104      	adds	r1, #4
    7a24:	0c3e      	lsrs	r6, r7, #16
    7a26:	1980      	adds	r0, r0, r6
    7a28:	9f07      	ldr	r7, [sp, #28]
    7a2a:	0c06      	lsrs	r6, r0, #16
    7a2c:	9601      	str	r6, [sp, #4]
    7a2e:	42a7      	cmp	r7, r4
    7a30:	d8e3      	bhi.n	79fa <__multiply+0xba>
    7a32:	9905      	ldr	r1, [sp, #20]
    7a34:	6048      	str	r0, [r1, #4]
    7a36:	2504      	movs	r5, #4
    7a38:	44ac      	add	ip, r5
    7a3a:	195b      	adds	r3, r3, r5
    7a3c:	e7ac      	b.n	7998 <__multiply+0x58>
    7a3e:	3a04      	subs	r2, #4
    7a40:	6810      	ldr	r0, [r2, #0]
    7a42:	2800      	cmp	r0, #0
    7a44:	d105      	bne.n	7a52 <__multiply+0x112>
    7a46:	9f02      	ldr	r7, [sp, #8]
    7a48:	3f01      	subs	r7, #1
    7a4a:	9702      	str	r7, [sp, #8]
    7a4c:	9d02      	ldr	r5, [sp, #8]
    7a4e:	2d00      	cmp	r5, #0
    7a50:	dcf5      	bgt.n	7a3e <__multiply+0xfe>
    7a52:	9f03      	ldr	r7, [sp, #12]
    7a54:	9e02      	ldr	r6, [sp, #8]
    7a56:	1c38      	adds	r0, r7, #0
    7a58:	613e      	str	r6, [r7, #16]
    7a5a:	b00b      	add	sp, #44	; 0x2c
    7a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007a60 <__pow5mult>:
    7a60:	2303      	movs	r3, #3
    7a62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7a64:	4013      	ands	r3, r2
    7a66:	1c05      	adds	r5, r0, #0
    7a68:	1c0e      	adds	r6, r1, #0
    7a6a:	1c14      	adds	r4, r2, #0
    7a6c:	2b00      	cmp	r3, #0
    7a6e:	d007      	beq.n	7a80 <__pow5mult+0x20>
    7a70:	4a22      	ldr	r2, [pc, #136]	; (7afc <__pow5mult+0x9c>)
    7a72:	3b01      	subs	r3, #1
    7a74:	009b      	lsls	r3, r3, #2
    7a76:	589a      	ldr	r2, [r3, r2]
    7a78:	2300      	movs	r3, #0
    7a7a:	f7ff fe91 	bl	77a0 <__multadd>
    7a7e:	1c06      	adds	r6, r0, #0
    7a80:	10a4      	asrs	r4, r4, #2
    7a82:	9401      	str	r4, [sp, #4]
    7a84:	d037      	beq.n	7af6 <__pow5mult+0x96>
    7a86:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    7a88:	2c00      	cmp	r4, #0
    7a8a:	d107      	bne.n	7a9c <__pow5mult+0x3c>
    7a8c:	2010      	movs	r0, #16
    7a8e:	f7ff fe21 	bl	76d4 <malloc>
    7a92:	6268      	str	r0, [r5, #36]	; 0x24
    7a94:	6044      	str	r4, [r0, #4]
    7a96:	6084      	str	r4, [r0, #8]
    7a98:	6004      	str	r4, [r0, #0]
    7a9a:	60c4      	str	r4, [r0, #12]
    7a9c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7a9e:	68bc      	ldr	r4, [r7, #8]
    7aa0:	2c00      	cmp	r4, #0
    7aa2:	d110      	bne.n	7ac6 <__pow5mult+0x66>
    7aa4:	1c28      	adds	r0, r5, #0
    7aa6:	4916      	ldr	r1, [pc, #88]	; (7b00 <__pow5mult+0xa0>)
    7aa8:	f7ff ff41 	bl	792e <__i2b>
    7aac:	2300      	movs	r3, #0
    7aae:	60b8      	str	r0, [r7, #8]
    7ab0:	1c04      	adds	r4, r0, #0
    7ab2:	6003      	str	r3, [r0, #0]
    7ab4:	e007      	b.n	7ac6 <__pow5mult+0x66>
    7ab6:	9b01      	ldr	r3, [sp, #4]
    7ab8:	105b      	asrs	r3, r3, #1
    7aba:	9301      	str	r3, [sp, #4]
    7abc:	d01b      	beq.n	7af6 <__pow5mult+0x96>
    7abe:	6820      	ldr	r0, [r4, #0]
    7ac0:	2800      	cmp	r0, #0
    7ac2:	d00f      	beq.n	7ae4 <__pow5mult+0x84>
    7ac4:	1c04      	adds	r4, r0, #0
    7ac6:	9b01      	ldr	r3, [sp, #4]
    7ac8:	07db      	lsls	r3, r3, #31
    7aca:	d5f4      	bpl.n	7ab6 <__pow5mult+0x56>
    7acc:	1c31      	adds	r1, r6, #0
    7ace:	1c22      	adds	r2, r4, #0
    7ad0:	1c28      	adds	r0, r5, #0
    7ad2:	f7ff ff35 	bl	7940 <__multiply>
    7ad6:	1c31      	adds	r1, r6, #0
    7ad8:	1c07      	adds	r7, r0, #0
    7ada:	1c28      	adds	r0, r5, #0
    7adc:	f7ff fe47 	bl	776e <_Bfree>
    7ae0:	1c3e      	adds	r6, r7, #0
    7ae2:	e7e8      	b.n	7ab6 <__pow5mult+0x56>
    7ae4:	1c28      	adds	r0, r5, #0
    7ae6:	1c21      	adds	r1, r4, #0
    7ae8:	1c22      	adds	r2, r4, #0
    7aea:	f7ff ff29 	bl	7940 <__multiply>
    7aee:	2300      	movs	r3, #0
    7af0:	6020      	str	r0, [r4, #0]
    7af2:	6003      	str	r3, [r0, #0]
    7af4:	e7e6      	b.n	7ac4 <__pow5mult+0x64>
    7af6:	1c30      	adds	r0, r6, #0
    7af8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7afa:	46c0      	nop			; (mov r8, r8)
    7afc:	0000b898 	.word	0x0000b898
    7b00:	00000271 	.word	0x00000271

00007b04 <__lshift>:
    7b04:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b06:	1c0c      	adds	r4, r1, #0
    7b08:	b085      	sub	sp, #20
    7b0a:	9003      	str	r0, [sp, #12]
    7b0c:	6920      	ldr	r0, [r4, #16]
    7b0e:	1155      	asrs	r5, r2, #5
    7b10:	1828      	adds	r0, r5, r0
    7b12:	9002      	str	r0, [sp, #8]
    7b14:	6849      	ldr	r1, [r1, #4]
    7b16:	3001      	adds	r0, #1
    7b18:	68a3      	ldr	r3, [r4, #8]
    7b1a:	1c17      	adds	r7, r2, #0
    7b1c:	9000      	str	r0, [sp, #0]
    7b1e:	9a00      	ldr	r2, [sp, #0]
    7b20:	429a      	cmp	r2, r3
    7b22:	dd02      	ble.n	7b2a <__lshift+0x26>
    7b24:	3101      	adds	r1, #1
    7b26:	005b      	lsls	r3, r3, #1
    7b28:	e7f9      	b.n	7b1e <__lshift+0x1a>
    7b2a:	9803      	ldr	r0, [sp, #12]
    7b2c:	f7ff fde7 	bl	76fe <_Balloc>
    7b30:	1c02      	adds	r2, r0, #0
    7b32:	1c06      	adds	r6, r0, #0
    7b34:	3214      	adds	r2, #20
    7b36:	2300      	movs	r3, #0
    7b38:	42ab      	cmp	r3, r5
    7b3a:	da04      	bge.n	7b46 <__lshift+0x42>
    7b3c:	0099      	lsls	r1, r3, #2
    7b3e:	2000      	movs	r0, #0
    7b40:	5050      	str	r0, [r2, r1]
    7b42:	3301      	adds	r3, #1
    7b44:	e7f8      	b.n	7b38 <__lshift+0x34>
    7b46:	43eb      	mvns	r3, r5
    7b48:	17db      	asrs	r3, r3, #31
    7b4a:	401d      	ands	r5, r3
    7b4c:	00ad      	lsls	r5, r5, #2
    7b4e:	6920      	ldr	r0, [r4, #16]
    7b50:	1955      	adds	r5, r2, r5
    7b52:	1c22      	adds	r2, r4, #0
    7b54:	3214      	adds	r2, #20
    7b56:	0083      	lsls	r3, r0, #2
    7b58:	189b      	adds	r3, r3, r2
    7b5a:	469c      	mov	ip, r3
    7b5c:	231f      	movs	r3, #31
    7b5e:	401f      	ands	r7, r3
    7b60:	d014      	beq.n	7b8c <__lshift+0x88>
    7b62:	2320      	movs	r3, #32
    7b64:	1bdb      	subs	r3, r3, r7
    7b66:	9301      	str	r3, [sp, #4]
    7b68:	2300      	movs	r3, #0
    7b6a:	6810      	ldr	r0, [r2, #0]
    7b6c:	1c29      	adds	r1, r5, #0
    7b6e:	40b8      	lsls	r0, r7
    7b70:	4303      	orrs	r3, r0
    7b72:	c508      	stmia	r5!, {r3}
    7b74:	ca08      	ldmia	r2!, {r3}
    7b76:	9801      	ldr	r0, [sp, #4]
    7b78:	40c3      	lsrs	r3, r0
    7b7a:	4594      	cmp	ip, r2
    7b7c:	d8f5      	bhi.n	7b6a <__lshift+0x66>
    7b7e:	604b      	str	r3, [r1, #4]
    7b80:	2b00      	cmp	r3, #0
    7b82:	d007      	beq.n	7b94 <__lshift+0x90>
    7b84:	9902      	ldr	r1, [sp, #8]
    7b86:	3102      	adds	r1, #2
    7b88:	9100      	str	r1, [sp, #0]
    7b8a:	e003      	b.n	7b94 <__lshift+0x90>
    7b8c:	ca08      	ldmia	r2!, {r3}
    7b8e:	c508      	stmia	r5!, {r3}
    7b90:	4594      	cmp	ip, r2
    7b92:	d8fb      	bhi.n	7b8c <__lshift+0x88>
    7b94:	9b00      	ldr	r3, [sp, #0]
    7b96:	9803      	ldr	r0, [sp, #12]
    7b98:	3b01      	subs	r3, #1
    7b9a:	6133      	str	r3, [r6, #16]
    7b9c:	1c21      	adds	r1, r4, #0
    7b9e:	f7ff fde6 	bl	776e <_Bfree>
    7ba2:	1c30      	adds	r0, r6, #0
    7ba4:	b005      	add	sp, #20
    7ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007ba8 <__mcmp>:
    7ba8:	b510      	push	{r4, lr}
    7baa:	6902      	ldr	r2, [r0, #16]
    7bac:	690c      	ldr	r4, [r1, #16]
    7bae:	1c03      	adds	r3, r0, #0
    7bb0:	1b10      	subs	r0, r2, r4
    7bb2:	d113      	bne.n	7bdc <__mcmp+0x34>
    7bb4:	1c1a      	adds	r2, r3, #0
    7bb6:	00a0      	lsls	r0, r4, #2
    7bb8:	3214      	adds	r2, #20
    7bba:	3114      	adds	r1, #20
    7bbc:	1813      	adds	r3, r2, r0
    7bbe:	1809      	adds	r1, r1, r0
    7bc0:	3b04      	subs	r3, #4
    7bc2:	3904      	subs	r1, #4
    7bc4:	681c      	ldr	r4, [r3, #0]
    7bc6:	6808      	ldr	r0, [r1, #0]
    7bc8:	4284      	cmp	r4, r0
    7bca:	d004      	beq.n	7bd6 <__mcmp+0x2e>
    7bcc:	4284      	cmp	r4, r0
    7bce:	4180      	sbcs	r0, r0
    7bd0:	2301      	movs	r3, #1
    7bd2:	4318      	orrs	r0, r3
    7bd4:	e002      	b.n	7bdc <__mcmp+0x34>
    7bd6:	4293      	cmp	r3, r2
    7bd8:	d8f2      	bhi.n	7bc0 <__mcmp+0x18>
    7bda:	2000      	movs	r0, #0
    7bdc:	bd10      	pop	{r4, pc}

00007bde <__mdiff>:
    7bde:	b5f0      	push	{r4, r5, r6, r7, lr}
    7be0:	1c07      	adds	r7, r0, #0
    7be2:	b085      	sub	sp, #20
    7be4:	1c08      	adds	r0, r1, #0
    7be6:	1c0d      	adds	r5, r1, #0
    7be8:	1c11      	adds	r1, r2, #0
    7bea:	1c14      	adds	r4, r2, #0
    7bec:	f7ff ffdc 	bl	7ba8 <__mcmp>
    7bf0:	1e06      	subs	r6, r0, #0
    7bf2:	d107      	bne.n	7c04 <__mdiff+0x26>
    7bf4:	1c38      	adds	r0, r7, #0
    7bf6:	1c31      	adds	r1, r6, #0
    7bf8:	f7ff fd81 	bl	76fe <_Balloc>
    7bfc:	2301      	movs	r3, #1
    7bfe:	6103      	str	r3, [r0, #16]
    7c00:	6146      	str	r6, [r0, #20]
    7c02:	e050      	b.n	7ca6 <__mdiff+0xc8>
    7c04:	2800      	cmp	r0, #0
    7c06:	db01      	blt.n	7c0c <__mdiff+0x2e>
    7c08:	2600      	movs	r6, #0
    7c0a:	e003      	b.n	7c14 <__mdiff+0x36>
    7c0c:	1c2b      	adds	r3, r5, #0
    7c0e:	2601      	movs	r6, #1
    7c10:	1c25      	adds	r5, r4, #0
    7c12:	1c1c      	adds	r4, r3, #0
    7c14:	6869      	ldr	r1, [r5, #4]
    7c16:	1c38      	adds	r0, r7, #0
    7c18:	f7ff fd71 	bl	76fe <_Balloc>
    7c1c:	692a      	ldr	r2, [r5, #16]
    7c1e:	1c2b      	adds	r3, r5, #0
    7c20:	3314      	adds	r3, #20
    7c22:	0091      	lsls	r1, r2, #2
    7c24:	1859      	adds	r1, r3, r1
    7c26:	9102      	str	r1, [sp, #8]
    7c28:	6921      	ldr	r1, [r4, #16]
    7c2a:	1c25      	adds	r5, r4, #0
    7c2c:	3514      	adds	r5, #20
    7c2e:	0089      	lsls	r1, r1, #2
    7c30:	1869      	adds	r1, r5, r1
    7c32:	1c04      	adds	r4, r0, #0
    7c34:	9103      	str	r1, [sp, #12]
    7c36:	60c6      	str	r6, [r0, #12]
    7c38:	3414      	adds	r4, #20
    7c3a:	2100      	movs	r1, #0
    7c3c:	cb40      	ldmia	r3!, {r6}
    7c3e:	cd80      	ldmia	r5!, {r7}
    7c40:	46b4      	mov	ip, r6
    7c42:	b2b6      	uxth	r6, r6
    7c44:	1871      	adds	r1, r6, r1
    7c46:	b2be      	uxth	r6, r7
    7c48:	1b8e      	subs	r6, r1, r6
    7c4a:	4661      	mov	r1, ip
    7c4c:	9601      	str	r6, [sp, #4]
    7c4e:	0c3f      	lsrs	r7, r7, #16
    7c50:	0c0e      	lsrs	r6, r1, #16
    7c52:	1bf7      	subs	r7, r6, r7
    7c54:	9e01      	ldr	r6, [sp, #4]
    7c56:	3404      	adds	r4, #4
    7c58:	1431      	asrs	r1, r6, #16
    7c5a:	187f      	adds	r7, r7, r1
    7c5c:	1439      	asrs	r1, r7, #16
    7c5e:	043f      	lsls	r7, r7, #16
    7c60:	9700      	str	r7, [sp, #0]
    7c62:	9f01      	ldr	r7, [sp, #4]
    7c64:	1f26      	subs	r6, r4, #4
    7c66:	46b4      	mov	ip, r6
    7c68:	b2be      	uxth	r6, r7
    7c6a:	9f00      	ldr	r7, [sp, #0]
    7c6c:	4337      	orrs	r7, r6
    7c6e:	4666      	mov	r6, ip
    7c70:	6037      	str	r7, [r6, #0]
    7c72:	9f03      	ldr	r7, [sp, #12]
    7c74:	42bd      	cmp	r5, r7
    7c76:	d3e1      	bcc.n	7c3c <__mdiff+0x5e>
    7c78:	9e02      	ldr	r6, [sp, #8]
    7c7a:	1c25      	adds	r5, r4, #0
    7c7c:	42b3      	cmp	r3, r6
    7c7e:	d20b      	bcs.n	7c98 <__mdiff+0xba>
    7c80:	cb80      	ldmia	r3!, {r7}
    7c82:	b2bd      	uxth	r5, r7
    7c84:	186d      	adds	r5, r5, r1
    7c86:	142e      	asrs	r6, r5, #16
    7c88:	0c3f      	lsrs	r7, r7, #16
    7c8a:	19f6      	adds	r6, r6, r7
    7c8c:	1431      	asrs	r1, r6, #16
    7c8e:	b2ad      	uxth	r5, r5
    7c90:	0436      	lsls	r6, r6, #16
    7c92:	4335      	orrs	r5, r6
    7c94:	c420      	stmia	r4!, {r5}
    7c96:	e7ef      	b.n	7c78 <__mdiff+0x9a>
    7c98:	3d04      	subs	r5, #4
    7c9a:	682f      	ldr	r7, [r5, #0]
    7c9c:	2f00      	cmp	r7, #0
    7c9e:	d101      	bne.n	7ca4 <__mdiff+0xc6>
    7ca0:	3a01      	subs	r2, #1
    7ca2:	e7f9      	b.n	7c98 <__mdiff+0xba>
    7ca4:	6102      	str	r2, [r0, #16]
    7ca6:	b005      	add	sp, #20
    7ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007cac <__ulp>:
    7cac:	4b0e      	ldr	r3, [pc, #56]	; (7ce8 <__ulp+0x3c>)
    7cae:	4a0f      	ldr	r2, [pc, #60]	; (7cec <__ulp+0x40>)
    7cb0:	400b      	ands	r3, r1
    7cb2:	189b      	adds	r3, r3, r2
    7cb4:	b510      	push	{r4, lr}
    7cb6:	2b00      	cmp	r3, #0
    7cb8:	dd01      	ble.n	7cbe <__ulp+0x12>
    7cba:	1c19      	adds	r1, r3, #0
    7cbc:	e009      	b.n	7cd2 <__ulp+0x26>
    7cbe:	425b      	negs	r3, r3
    7cc0:	151b      	asrs	r3, r3, #20
    7cc2:	2000      	movs	r0, #0
    7cc4:	2100      	movs	r1, #0
    7cc6:	2b13      	cmp	r3, #19
    7cc8:	dc05      	bgt.n	7cd6 <__ulp+0x2a>
    7cca:	2280      	movs	r2, #128	; 0x80
    7ccc:	0312      	lsls	r2, r2, #12
    7cce:	1c11      	adds	r1, r2, #0
    7cd0:	4119      	asrs	r1, r3
    7cd2:	2000      	movs	r0, #0
    7cd4:	e006      	b.n	7ce4 <__ulp+0x38>
    7cd6:	2201      	movs	r2, #1
    7cd8:	2b32      	cmp	r3, #50	; 0x32
    7cda:	dc02      	bgt.n	7ce2 <__ulp+0x36>
    7cdc:	2433      	movs	r4, #51	; 0x33
    7cde:	1ae3      	subs	r3, r4, r3
    7ce0:	409a      	lsls	r2, r3
    7ce2:	1c10      	adds	r0, r2, #0
    7ce4:	bd10      	pop	{r4, pc}
    7ce6:	46c0      	nop			; (mov r8, r8)
    7ce8:	7ff00000 	.word	0x7ff00000
    7cec:	fcc00000 	.word	0xfcc00000

00007cf0 <__b2d>:
    7cf0:	6903      	ldr	r3, [r0, #16]
    7cf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7cf4:	1c06      	adds	r6, r0, #0
    7cf6:	3614      	adds	r6, #20
    7cf8:	009b      	lsls	r3, r3, #2
    7cfa:	18f3      	adds	r3, r6, r3
    7cfc:	1c1c      	adds	r4, r3, #0
    7cfe:	3c04      	subs	r4, #4
    7d00:	6825      	ldr	r5, [r4, #0]
    7d02:	1c0f      	adds	r7, r1, #0
    7d04:	1c28      	adds	r0, r5, #0
    7d06:	9301      	str	r3, [sp, #4]
    7d08:	f7ff fdc8 	bl	789c <__hi0bits>
    7d0c:	2320      	movs	r3, #32
    7d0e:	1a1b      	subs	r3, r3, r0
    7d10:	603b      	str	r3, [r7, #0]
    7d12:	491f      	ldr	r1, [pc, #124]	; (7d90 <__b2d+0xa0>)
    7d14:	280a      	cmp	r0, #10
    7d16:	dc13      	bgt.n	7d40 <__b2d+0x50>
    7d18:	230b      	movs	r3, #11
    7d1a:	1a1b      	subs	r3, r3, r0
    7d1c:	1c2f      	adds	r7, r5, #0
    7d1e:	40df      	lsrs	r7, r3
    7d20:	469c      	mov	ip, r3
    7d22:	1c0b      	adds	r3, r1, #0
    7d24:	433b      	orrs	r3, r7
    7d26:	2100      	movs	r1, #0
    7d28:	42b4      	cmp	r4, r6
    7d2a:	d902      	bls.n	7d32 <__b2d+0x42>
    7d2c:	9901      	ldr	r1, [sp, #4]
    7d2e:	3908      	subs	r1, #8
    7d30:	6809      	ldr	r1, [r1, #0]
    7d32:	4664      	mov	r4, ip
    7d34:	40e1      	lsrs	r1, r4
    7d36:	3015      	adds	r0, #21
    7d38:	4085      	lsls	r5, r0
    7d3a:	1c0a      	adds	r2, r1, #0
    7d3c:	432a      	orrs	r2, r5
    7d3e:	e022      	b.n	7d86 <__b2d+0x96>
    7d40:	2700      	movs	r7, #0
    7d42:	42b4      	cmp	r4, r6
    7d44:	d902      	bls.n	7d4c <__b2d+0x5c>
    7d46:	9c01      	ldr	r4, [sp, #4]
    7d48:	3c08      	subs	r4, #8
    7d4a:	6827      	ldr	r7, [r4, #0]
    7d4c:	230b      	movs	r3, #11
    7d4e:	425b      	negs	r3, r3
    7d50:	181b      	adds	r3, r3, r0
    7d52:	469c      	mov	ip, r3
    7d54:	2b00      	cmp	r3, #0
    7d56:	d013      	beq.n	7d80 <__b2d+0x90>
    7d58:	232b      	movs	r3, #43	; 0x2b
    7d5a:	1a18      	subs	r0, r3, r0
    7d5c:	4663      	mov	r3, ip
    7d5e:	409d      	lsls	r5, r3
    7d60:	4329      	orrs	r1, r5
    7d62:	1c3d      	adds	r5, r7, #0
    7d64:	1c0b      	adds	r3, r1, #0
    7d66:	40c5      	lsrs	r5, r0
    7d68:	432b      	orrs	r3, r5
    7d6a:	2100      	movs	r1, #0
    7d6c:	42b4      	cmp	r4, r6
    7d6e:	d901      	bls.n	7d74 <__b2d+0x84>
    7d70:	3c04      	subs	r4, #4
    7d72:	6821      	ldr	r1, [r4, #0]
    7d74:	40c1      	lsrs	r1, r0
    7d76:	4664      	mov	r4, ip
    7d78:	40a7      	lsls	r7, r4
    7d7a:	1c0a      	adds	r2, r1, #0
    7d7c:	433a      	orrs	r2, r7
    7d7e:	e002      	b.n	7d86 <__b2d+0x96>
    7d80:	1c0b      	adds	r3, r1, #0
    7d82:	432b      	orrs	r3, r5
    7d84:	1c3a      	adds	r2, r7, #0
    7d86:	1c10      	adds	r0, r2, #0
    7d88:	1c19      	adds	r1, r3, #0
    7d8a:	b003      	add	sp, #12
    7d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7d8e:	46c0      	nop			; (mov r8, r8)
    7d90:	3ff00000 	.word	0x3ff00000

00007d94 <__d2b>:
    7d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7d96:	2101      	movs	r1, #1
    7d98:	1c1d      	adds	r5, r3, #0
    7d9a:	1c14      	adds	r4, r2, #0
    7d9c:	f7ff fcaf 	bl	76fe <_Balloc>
    7da0:	006f      	lsls	r7, r5, #1
    7da2:	032b      	lsls	r3, r5, #12
    7da4:	1c06      	adds	r6, r0, #0
    7da6:	0b1b      	lsrs	r3, r3, #12
    7da8:	0d7f      	lsrs	r7, r7, #21
    7daa:	d002      	beq.n	7db2 <__d2b+0x1e>
    7dac:	2280      	movs	r2, #128	; 0x80
    7dae:	0352      	lsls	r2, r2, #13
    7db0:	4313      	orrs	r3, r2
    7db2:	9301      	str	r3, [sp, #4]
    7db4:	2c00      	cmp	r4, #0
    7db6:	d019      	beq.n	7dec <__d2b+0x58>
    7db8:	4668      	mov	r0, sp
    7dba:	9400      	str	r4, [sp, #0]
    7dbc:	f7ff fd8a 	bl	78d4 <__lo0bits>
    7dc0:	9a00      	ldr	r2, [sp, #0]
    7dc2:	2800      	cmp	r0, #0
    7dc4:	d009      	beq.n	7dda <__d2b+0x46>
    7dc6:	9b01      	ldr	r3, [sp, #4]
    7dc8:	2120      	movs	r1, #32
    7dca:	1c1c      	adds	r4, r3, #0
    7dcc:	1a09      	subs	r1, r1, r0
    7dce:	408c      	lsls	r4, r1
    7dd0:	4322      	orrs	r2, r4
    7dd2:	40c3      	lsrs	r3, r0
    7dd4:	6172      	str	r2, [r6, #20]
    7dd6:	9301      	str	r3, [sp, #4]
    7dd8:	e000      	b.n	7ddc <__d2b+0x48>
    7dda:	6172      	str	r2, [r6, #20]
    7ddc:	9c01      	ldr	r4, [sp, #4]
    7dde:	61b4      	str	r4, [r6, #24]
    7de0:	4263      	negs	r3, r4
    7de2:	4163      	adcs	r3, r4
    7de4:	2402      	movs	r4, #2
    7de6:	1ae4      	subs	r4, r4, r3
    7de8:	6134      	str	r4, [r6, #16]
    7dea:	e007      	b.n	7dfc <__d2b+0x68>
    7dec:	a801      	add	r0, sp, #4
    7dee:	f7ff fd71 	bl	78d4 <__lo0bits>
    7df2:	9901      	ldr	r1, [sp, #4]
    7df4:	2401      	movs	r4, #1
    7df6:	6171      	str	r1, [r6, #20]
    7df8:	6134      	str	r4, [r6, #16]
    7dfa:	3020      	adds	r0, #32
    7dfc:	2f00      	cmp	r7, #0
    7dfe:	d009      	beq.n	7e14 <__d2b+0x80>
    7e00:	4a0d      	ldr	r2, [pc, #52]	; (7e38 <__d2b+0xa4>)
    7e02:	9c08      	ldr	r4, [sp, #32]
    7e04:	18bf      	adds	r7, r7, r2
    7e06:	183f      	adds	r7, r7, r0
    7e08:	6027      	str	r7, [r4, #0]
    7e0a:	2335      	movs	r3, #53	; 0x35
    7e0c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    7e0e:	1a18      	subs	r0, r3, r0
    7e10:	6020      	str	r0, [r4, #0]
    7e12:	e00e      	b.n	7e32 <__d2b+0x9e>
    7e14:	4909      	ldr	r1, [pc, #36]	; (7e3c <__d2b+0xa8>)
    7e16:	9a08      	ldr	r2, [sp, #32]
    7e18:	1840      	adds	r0, r0, r1
    7e1a:	4909      	ldr	r1, [pc, #36]	; (7e40 <__d2b+0xac>)
    7e1c:	6010      	str	r0, [r2, #0]
    7e1e:	1863      	adds	r3, r4, r1
    7e20:	009b      	lsls	r3, r3, #2
    7e22:	18f3      	adds	r3, r6, r3
    7e24:	6958      	ldr	r0, [r3, #20]
    7e26:	f7ff fd39 	bl	789c <__hi0bits>
    7e2a:	0164      	lsls	r4, r4, #5
    7e2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7e2e:	1a24      	subs	r4, r4, r0
    7e30:	6014      	str	r4, [r2, #0]
    7e32:	1c30      	adds	r0, r6, #0
    7e34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7e36:	46c0      	nop			; (mov r8, r8)
    7e38:	fffffbcd 	.word	0xfffffbcd
    7e3c:	fffffbce 	.word	0xfffffbce
    7e40:	3fffffff 	.word	0x3fffffff

00007e44 <__ratio>:
    7e44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7e46:	1c0e      	adds	r6, r1, #0
    7e48:	4669      	mov	r1, sp
    7e4a:	1c07      	adds	r7, r0, #0
    7e4c:	f7ff ff50 	bl	7cf0 <__b2d>
    7e50:	1c04      	adds	r4, r0, #0
    7e52:	1c0d      	adds	r5, r1, #0
    7e54:	1c30      	adds	r0, r6, #0
    7e56:	a901      	add	r1, sp, #4
    7e58:	f7ff ff4a 	bl	7cf0 <__b2d>
    7e5c:	1c02      	adds	r2, r0, #0
    7e5e:	1c0b      	adds	r3, r1, #0
    7e60:	9800      	ldr	r0, [sp, #0]
    7e62:	9901      	ldr	r1, [sp, #4]
    7e64:	693f      	ldr	r7, [r7, #16]
    7e66:	1a40      	subs	r0, r0, r1
    7e68:	6931      	ldr	r1, [r6, #16]
    7e6a:	4684      	mov	ip, r0
    7e6c:	1a79      	subs	r1, r7, r1
    7e6e:	0149      	lsls	r1, r1, #5
    7e70:	4461      	add	r1, ip
    7e72:	2900      	cmp	r1, #0
    7e74:	dd02      	ble.n	7e7c <__ratio+0x38>
    7e76:	0509      	lsls	r1, r1, #20
    7e78:	194d      	adds	r5, r1, r5
    7e7a:	e001      	b.n	7e80 <__ratio+0x3c>
    7e7c:	0509      	lsls	r1, r1, #20
    7e7e:	1a5b      	subs	r3, r3, r1
    7e80:	1c20      	adds	r0, r4, #0
    7e82:	1c29      	adds	r1, r5, #0
    7e84:	f001 fd36 	bl	98f4 <__aeabi_ddiv>
    7e88:	b003      	add	sp, #12
    7e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007e8c <__copybits>:
    7e8c:	3901      	subs	r1, #1
    7e8e:	b510      	push	{r4, lr}
    7e90:	1c13      	adds	r3, r2, #0
    7e92:	1149      	asrs	r1, r1, #5
    7e94:	6912      	ldr	r2, [r2, #16]
    7e96:	3101      	adds	r1, #1
    7e98:	0089      	lsls	r1, r1, #2
    7e9a:	3314      	adds	r3, #20
    7e9c:	0092      	lsls	r2, r2, #2
    7e9e:	1841      	adds	r1, r0, r1
    7ea0:	189a      	adds	r2, r3, r2
    7ea2:	4293      	cmp	r3, r2
    7ea4:	d202      	bcs.n	7eac <__copybits+0x20>
    7ea6:	cb10      	ldmia	r3!, {r4}
    7ea8:	c010      	stmia	r0!, {r4}
    7eaa:	e7fa      	b.n	7ea2 <__copybits+0x16>
    7eac:	4288      	cmp	r0, r1
    7eae:	d202      	bcs.n	7eb6 <__copybits+0x2a>
    7eb0:	2300      	movs	r3, #0
    7eb2:	c008      	stmia	r0!, {r3}
    7eb4:	e7fa      	b.n	7eac <__copybits+0x20>
    7eb6:	bd10      	pop	{r4, pc}

00007eb8 <__any_on>:
    7eb8:	1c02      	adds	r2, r0, #0
    7eba:	6900      	ldr	r0, [r0, #16]
    7ebc:	b510      	push	{r4, lr}
    7ebe:	3214      	adds	r2, #20
    7ec0:	114b      	asrs	r3, r1, #5
    7ec2:	4283      	cmp	r3, r0
    7ec4:	dc0d      	bgt.n	7ee2 <__any_on+0x2a>
    7ec6:	da0d      	bge.n	7ee4 <__any_on+0x2c>
    7ec8:	201f      	movs	r0, #31
    7eca:	4001      	ands	r1, r0
    7ecc:	d00a      	beq.n	7ee4 <__any_on+0x2c>
    7ece:	0098      	lsls	r0, r3, #2
    7ed0:	5884      	ldr	r4, [r0, r2]
    7ed2:	1c20      	adds	r0, r4, #0
    7ed4:	40c8      	lsrs	r0, r1
    7ed6:	4088      	lsls	r0, r1
    7ed8:	1c01      	adds	r1, r0, #0
    7eda:	2001      	movs	r0, #1
    7edc:	42a1      	cmp	r1, r4
    7ede:	d10c      	bne.n	7efa <__any_on+0x42>
    7ee0:	e000      	b.n	7ee4 <__any_on+0x2c>
    7ee2:	1c03      	adds	r3, r0, #0
    7ee4:	009b      	lsls	r3, r3, #2
    7ee6:	18d3      	adds	r3, r2, r3
    7ee8:	4293      	cmp	r3, r2
    7eea:	d905      	bls.n	7ef8 <__any_on+0x40>
    7eec:	3b04      	subs	r3, #4
    7eee:	6819      	ldr	r1, [r3, #0]
    7ef0:	2900      	cmp	r1, #0
    7ef2:	d0f9      	beq.n	7ee8 <__any_on+0x30>
    7ef4:	2001      	movs	r0, #1
    7ef6:	e000      	b.n	7efa <__any_on+0x42>
    7ef8:	2000      	movs	r0, #0
    7efa:	bd10      	pop	{r4, pc}

00007efc <_calloc_r>:
    7efc:	b538      	push	{r3, r4, r5, lr}
    7efe:	1c15      	adds	r5, r2, #0
    7f00:	434d      	muls	r5, r1
    7f02:	1c29      	adds	r1, r5, #0
    7f04:	f000 f850 	bl	7fa8 <_malloc_r>
    7f08:	1e04      	subs	r4, r0, #0
    7f0a:	d003      	beq.n	7f14 <_calloc_r+0x18>
    7f0c:	2100      	movs	r1, #0
    7f0e:	1c2a      	adds	r2, r5, #0
    7f10:	f7fc fa6b 	bl	43ea <memset>
    7f14:	1c20      	adds	r0, r4, #0
    7f16:	bd38      	pop	{r3, r4, r5, pc}

00007f18 <_free_r>:
    7f18:	b530      	push	{r4, r5, lr}
    7f1a:	2900      	cmp	r1, #0
    7f1c:	d040      	beq.n	7fa0 <_free_r+0x88>
    7f1e:	3904      	subs	r1, #4
    7f20:	680b      	ldr	r3, [r1, #0]
    7f22:	2b00      	cmp	r3, #0
    7f24:	da00      	bge.n	7f28 <_free_r+0x10>
    7f26:	18c9      	adds	r1, r1, r3
    7f28:	4a1e      	ldr	r2, [pc, #120]	; (7fa4 <_free_r+0x8c>)
    7f2a:	6813      	ldr	r3, [r2, #0]
    7f2c:	1c14      	adds	r4, r2, #0
    7f2e:	2b00      	cmp	r3, #0
    7f30:	d102      	bne.n	7f38 <_free_r+0x20>
    7f32:	604b      	str	r3, [r1, #4]
    7f34:	6011      	str	r1, [r2, #0]
    7f36:	e033      	b.n	7fa0 <_free_r+0x88>
    7f38:	4299      	cmp	r1, r3
    7f3a:	d20f      	bcs.n	7f5c <_free_r+0x44>
    7f3c:	6808      	ldr	r0, [r1, #0]
    7f3e:	180a      	adds	r2, r1, r0
    7f40:	429a      	cmp	r2, r3
    7f42:	d105      	bne.n	7f50 <_free_r+0x38>
    7f44:	6813      	ldr	r3, [r2, #0]
    7f46:	6852      	ldr	r2, [r2, #4]
    7f48:	18c0      	adds	r0, r0, r3
    7f4a:	6008      	str	r0, [r1, #0]
    7f4c:	604a      	str	r2, [r1, #4]
    7f4e:	e000      	b.n	7f52 <_free_r+0x3a>
    7f50:	604b      	str	r3, [r1, #4]
    7f52:	6021      	str	r1, [r4, #0]
    7f54:	e024      	b.n	7fa0 <_free_r+0x88>
    7f56:	428a      	cmp	r2, r1
    7f58:	d803      	bhi.n	7f62 <_free_r+0x4a>
    7f5a:	1c13      	adds	r3, r2, #0
    7f5c:	685a      	ldr	r2, [r3, #4]
    7f5e:	2a00      	cmp	r2, #0
    7f60:	d1f9      	bne.n	7f56 <_free_r+0x3e>
    7f62:	681d      	ldr	r5, [r3, #0]
    7f64:	195c      	adds	r4, r3, r5
    7f66:	428c      	cmp	r4, r1
    7f68:	d10b      	bne.n	7f82 <_free_r+0x6a>
    7f6a:	6809      	ldr	r1, [r1, #0]
    7f6c:	1869      	adds	r1, r5, r1
    7f6e:	1858      	adds	r0, r3, r1
    7f70:	6019      	str	r1, [r3, #0]
    7f72:	4290      	cmp	r0, r2
    7f74:	d114      	bne.n	7fa0 <_free_r+0x88>
    7f76:	6814      	ldr	r4, [r2, #0]
    7f78:	6852      	ldr	r2, [r2, #4]
    7f7a:	1909      	adds	r1, r1, r4
    7f7c:	6019      	str	r1, [r3, #0]
    7f7e:	605a      	str	r2, [r3, #4]
    7f80:	e00e      	b.n	7fa0 <_free_r+0x88>
    7f82:	428c      	cmp	r4, r1
    7f84:	d902      	bls.n	7f8c <_free_r+0x74>
    7f86:	230c      	movs	r3, #12
    7f88:	6003      	str	r3, [r0, #0]
    7f8a:	e009      	b.n	7fa0 <_free_r+0x88>
    7f8c:	6808      	ldr	r0, [r1, #0]
    7f8e:	180c      	adds	r4, r1, r0
    7f90:	4294      	cmp	r4, r2
    7f92:	d103      	bne.n	7f9c <_free_r+0x84>
    7f94:	6814      	ldr	r4, [r2, #0]
    7f96:	6852      	ldr	r2, [r2, #4]
    7f98:	1900      	adds	r0, r0, r4
    7f9a:	6008      	str	r0, [r1, #0]
    7f9c:	604a      	str	r2, [r1, #4]
    7f9e:	6059      	str	r1, [r3, #4]
    7fa0:	bd30      	pop	{r4, r5, pc}
    7fa2:	46c0      	nop			; (mov r8, r8)
    7fa4:	200001f0 	.word	0x200001f0

00007fa8 <_malloc_r>:
    7fa8:	b570      	push	{r4, r5, r6, lr}
    7faa:	2303      	movs	r3, #3
    7fac:	1ccd      	adds	r5, r1, #3
    7fae:	439d      	bics	r5, r3
    7fb0:	3508      	adds	r5, #8
    7fb2:	1c06      	adds	r6, r0, #0
    7fb4:	2d0c      	cmp	r5, #12
    7fb6:	d201      	bcs.n	7fbc <_malloc_r+0x14>
    7fb8:	250c      	movs	r5, #12
    7fba:	e001      	b.n	7fc0 <_malloc_r+0x18>
    7fbc:	2d00      	cmp	r5, #0
    7fbe:	db3f      	blt.n	8040 <_malloc_r+0x98>
    7fc0:	428d      	cmp	r5, r1
    7fc2:	d33d      	bcc.n	8040 <_malloc_r+0x98>
    7fc4:	4b20      	ldr	r3, [pc, #128]	; (8048 <_malloc_r+0xa0>)
    7fc6:	681c      	ldr	r4, [r3, #0]
    7fc8:	1c1a      	adds	r2, r3, #0
    7fca:	1c21      	adds	r1, r4, #0
    7fcc:	2900      	cmp	r1, #0
    7fce:	d013      	beq.n	7ff8 <_malloc_r+0x50>
    7fd0:	6808      	ldr	r0, [r1, #0]
    7fd2:	1b43      	subs	r3, r0, r5
    7fd4:	d40d      	bmi.n	7ff2 <_malloc_r+0x4a>
    7fd6:	2b0b      	cmp	r3, #11
    7fd8:	d902      	bls.n	7fe0 <_malloc_r+0x38>
    7fda:	600b      	str	r3, [r1, #0]
    7fdc:	18cc      	adds	r4, r1, r3
    7fde:	e01e      	b.n	801e <_malloc_r+0x76>
    7fe0:	428c      	cmp	r4, r1
    7fe2:	d102      	bne.n	7fea <_malloc_r+0x42>
    7fe4:	6863      	ldr	r3, [r4, #4]
    7fe6:	6013      	str	r3, [r2, #0]
    7fe8:	e01a      	b.n	8020 <_malloc_r+0x78>
    7fea:	6848      	ldr	r0, [r1, #4]
    7fec:	6060      	str	r0, [r4, #4]
    7fee:	1c0c      	adds	r4, r1, #0
    7ff0:	e016      	b.n	8020 <_malloc_r+0x78>
    7ff2:	1c0c      	adds	r4, r1, #0
    7ff4:	6849      	ldr	r1, [r1, #4]
    7ff6:	e7e9      	b.n	7fcc <_malloc_r+0x24>
    7ff8:	4c14      	ldr	r4, [pc, #80]	; (804c <_malloc_r+0xa4>)
    7ffa:	6820      	ldr	r0, [r4, #0]
    7ffc:	2800      	cmp	r0, #0
    7ffe:	d103      	bne.n	8008 <_malloc_r+0x60>
    8000:	1c30      	adds	r0, r6, #0
    8002:	f000 f825 	bl	8050 <_sbrk_r>
    8006:	6020      	str	r0, [r4, #0]
    8008:	1c30      	adds	r0, r6, #0
    800a:	1c29      	adds	r1, r5, #0
    800c:	f000 f820 	bl	8050 <_sbrk_r>
    8010:	1c43      	adds	r3, r0, #1
    8012:	d015      	beq.n	8040 <_malloc_r+0x98>
    8014:	1cc4      	adds	r4, r0, #3
    8016:	2303      	movs	r3, #3
    8018:	439c      	bics	r4, r3
    801a:	4284      	cmp	r4, r0
    801c:	d10a      	bne.n	8034 <_malloc_r+0x8c>
    801e:	6025      	str	r5, [r4, #0]
    8020:	1c20      	adds	r0, r4, #0
    8022:	300b      	adds	r0, #11
    8024:	2207      	movs	r2, #7
    8026:	1d23      	adds	r3, r4, #4
    8028:	4390      	bics	r0, r2
    802a:	1ac3      	subs	r3, r0, r3
    802c:	d00b      	beq.n	8046 <_malloc_r+0x9e>
    802e:	425a      	negs	r2, r3
    8030:	50e2      	str	r2, [r4, r3]
    8032:	e008      	b.n	8046 <_malloc_r+0x9e>
    8034:	1a21      	subs	r1, r4, r0
    8036:	1c30      	adds	r0, r6, #0
    8038:	f000 f80a 	bl	8050 <_sbrk_r>
    803c:	3001      	adds	r0, #1
    803e:	d1ee      	bne.n	801e <_malloc_r+0x76>
    8040:	230c      	movs	r3, #12
    8042:	6033      	str	r3, [r6, #0]
    8044:	2000      	movs	r0, #0
    8046:	bd70      	pop	{r4, r5, r6, pc}
    8048:	200001f0 	.word	0x200001f0
    804c:	200001ec 	.word	0x200001ec

00008050 <_sbrk_r>:
    8050:	b538      	push	{r3, r4, r5, lr}
    8052:	4c07      	ldr	r4, [pc, #28]	; (8070 <_sbrk_r+0x20>)
    8054:	2300      	movs	r3, #0
    8056:	1c05      	adds	r5, r0, #0
    8058:	1c08      	adds	r0, r1, #0
    805a:	6023      	str	r3, [r4, #0]
    805c:	f7fb fdd8 	bl	3c10 <_sbrk>
    8060:	1c43      	adds	r3, r0, #1
    8062:	d103      	bne.n	806c <_sbrk_r+0x1c>
    8064:	6823      	ldr	r3, [r4, #0]
    8066:	2b00      	cmp	r3, #0
    8068:	d000      	beq.n	806c <_sbrk_r+0x1c>
    806a:	602b      	str	r3, [r5, #0]
    806c:	bd38      	pop	{r3, r4, r5, pc}
    806e:	46c0      	nop			; (mov r8, r8)
    8070:	200024c8 	.word	0x200024c8

00008074 <__sread>:
    8074:	b538      	push	{r3, r4, r5, lr}
    8076:	1c0c      	adds	r4, r1, #0
    8078:	250e      	movs	r5, #14
    807a:	5f49      	ldrsh	r1, [r1, r5]
    807c:	f000 f8ba 	bl	81f4 <_read_r>
    8080:	2800      	cmp	r0, #0
    8082:	db03      	blt.n	808c <__sread+0x18>
    8084:	6d62      	ldr	r2, [r4, #84]	; 0x54
    8086:	1813      	adds	r3, r2, r0
    8088:	6563      	str	r3, [r4, #84]	; 0x54
    808a:	e003      	b.n	8094 <__sread+0x20>
    808c:	89a2      	ldrh	r2, [r4, #12]
    808e:	4b02      	ldr	r3, [pc, #8]	; (8098 <__sread+0x24>)
    8090:	4013      	ands	r3, r2
    8092:	81a3      	strh	r3, [r4, #12]
    8094:	bd38      	pop	{r3, r4, r5, pc}
    8096:	46c0      	nop			; (mov r8, r8)
    8098:	ffffefff 	.word	0xffffefff

0000809c <__swrite>:
    809c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    809e:	1c1e      	adds	r6, r3, #0
    80a0:	898b      	ldrh	r3, [r1, #12]
    80a2:	1c05      	adds	r5, r0, #0
    80a4:	1c0c      	adds	r4, r1, #0
    80a6:	1c17      	adds	r7, r2, #0
    80a8:	05da      	lsls	r2, r3, #23
    80aa:	d505      	bpl.n	80b8 <__swrite+0x1c>
    80ac:	230e      	movs	r3, #14
    80ae:	5ec9      	ldrsh	r1, [r1, r3]
    80b0:	2200      	movs	r2, #0
    80b2:	2302      	movs	r3, #2
    80b4:	f000 f88a 	bl	81cc <_lseek_r>
    80b8:	89a2      	ldrh	r2, [r4, #12]
    80ba:	4b05      	ldr	r3, [pc, #20]	; (80d0 <__swrite+0x34>)
    80bc:	1c28      	adds	r0, r5, #0
    80be:	4013      	ands	r3, r2
    80c0:	81a3      	strh	r3, [r4, #12]
    80c2:	220e      	movs	r2, #14
    80c4:	5ea1      	ldrsh	r1, [r4, r2]
    80c6:	1c33      	adds	r3, r6, #0
    80c8:	1c3a      	adds	r2, r7, #0
    80ca:	f000 f835 	bl	8138 <_write_r>
    80ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    80d0:	ffffefff 	.word	0xffffefff

000080d4 <__sseek>:
    80d4:	b538      	push	{r3, r4, r5, lr}
    80d6:	1c0c      	adds	r4, r1, #0
    80d8:	250e      	movs	r5, #14
    80da:	5f49      	ldrsh	r1, [r1, r5]
    80dc:	f000 f876 	bl	81cc <_lseek_r>
    80e0:	89a3      	ldrh	r3, [r4, #12]
    80e2:	1c42      	adds	r2, r0, #1
    80e4:	d103      	bne.n	80ee <__sseek+0x1a>
    80e6:	4a05      	ldr	r2, [pc, #20]	; (80fc <__sseek+0x28>)
    80e8:	4013      	ands	r3, r2
    80ea:	81a3      	strh	r3, [r4, #12]
    80ec:	e004      	b.n	80f8 <__sseek+0x24>
    80ee:	2280      	movs	r2, #128	; 0x80
    80f0:	0152      	lsls	r2, r2, #5
    80f2:	4313      	orrs	r3, r2
    80f4:	81a3      	strh	r3, [r4, #12]
    80f6:	6560      	str	r0, [r4, #84]	; 0x54
    80f8:	bd38      	pop	{r3, r4, r5, pc}
    80fa:	46c0      	nop			; (mov r8, r8)
    80fc:	ffffefff 	.word	0xffffefff

00008100 <__sclose>:
    8100:	b508      	push	{r3, lr}
    8102:	230e      	movs	r3, #14
    8104:	5ec9      	ldrsh	r1, [r1, r3]
    8106:	f000 f82b 	bl	8160 <_close_r>
    810a:	bd08      	pop	{r3, pc}

0000810c <strncmp>:
    810c:	1c03      	adds	r3, r0, #0
    810e:	2000      	movs	r0, #0
    8110:	b510      	push	{r4, lr}
    8112:	4282      	cmp	r2, r0
    8114:	d00f      	beq.n	8136 <strncmp+0x2a>
    8116:	781c      	ldrb	r4, [r3, #0]
    8118:	7808      	ldrb	r0, [r1, #0]
    811a:	42a0      	cmp	r0, r4
    811c:	d101      	bne.n	8122 <strncmp+0x16>
    811e:	2a01      	cmp	r2, #1
    8120:	d103      	bne.n	812a <strncmp+0x1e>
    8122:	7818      	ldrb	r0, [r3, #0]
    8124:	780b      	ldrb	r3, [r1, #0]
    8126:	1ac0      	subs	r0, r0, r3
    8128:	e005      	b.n	8136 <strncmp+0x2a>
    812a:	3a01      	subs	r2, #1
    812c:	2800      	cmp	r0, #0
    812e:	d0f8      	beq.n	8122 <strncmp+0x16>
    8130:	3301      	adds	r3, #1
    8132:	3101      	adds	r1, #1
    8134:	e7ef      	b.n	8116 <strncmp+0xa>
    8136:	bd10      	pop	{r4, pc}

00008138 <_write_r>:
    8138:	b538      	push	{r3, r4, r5, lr}
    813a:	4c08      	ldr	r4, [pc, #32]	; (815c <_write_r+0x24>)
    813c:	1c05      	adds	r5, r0, #0
    813e:	2000      	movs	r0, #0
    8140:	6020      	str	r0, [r4, #0]
    8142:	1c08      	adds	r0, r1, #0
    8144:	1c11      	adds	r1, r2, #0
    8146:	1c1a      	adds	r2, r3, #0
    8148:	f7fb fd38 	bl	3bbc <_write>
    814c:	1c43      	adds	r3, r0, #1
    814e:	d103      	bne.n	8158 <_write_r+0x20>
    8150:	6823      	ldr	r3, [r4, #0]
    8152:	2b00      	cmp	r3, #0
    8154:	d000      	beq.n	8158 <_write_r+0x20>
    8156:	602b      	str	r3, [r5, #0]
    8158:	bd38      	pop	{r3, r4, r5, pc}
    815a:	46c0      	nop			; (mov r8, r8)
    815c:	200024c8 	.word	0x200024c8

00008160 <_close_r>:
    8160:	b538      	push	{r3, r4, r5, lr}
    8162:	4c07      	ldr	r4, [pc, #28]	; (8180 <_close_r+0x20>)
    8164:	2300      	movs	r3, #0
    8166:	1c05      	adds	r5, r0, #0
    8168:	1c08      	adds	r0, r1, #0
    816a:	6023      	str	r3, [r4, #0]
    816c:	f7fb fd62 	bl	3c34 <_close>
    8170:	1c43      	adds	r3, r0, #1
    8172:	d103      	bne.n	817c <_close_r+0x1c>
    8174:	6823      	ldr	r3, [r4, #0]
    8176:	2b00      	cmp	r3, #0
    8178:	d000      	beq.n	817c <_close_r+0x1c>
    817a:	602b      	str	r3, [r5, #0]
    817c:	bd38      	pop	{r3, r4, r5, pc}
    817e:	46c0      	nop			; (mov r8, r8)
    8180:	200024c8 	.word	0x200024c8

00008184 <_fstat_r>:
    8184:	b538      	push	{r3, r4, r5, lr}
    8186:	4c07      	ldr	r4, [pc, #28]	; (81a4 <_fstat_r+0x20>)
    8188:	2300      	movs	r3, #0
    818a:	1c05      	adds	r5, r0, #0
    818c:	1c08      	adds	r0, r1, #0
    818e:	1c11      	adds	r1, r2, #0
    8190:	6023      	str	r3, [r4, #0]
    8192:	f7fb fd53 	bl	3c3c <_fstat>
    8196:	1c43      	adds	r3, r0, #1
    8198:	d103      	bne.n	81a2 <_fstat_r+0x1e>
    819a:	6823      	ldr	r3, [r4, #0]
    819c:	2b00      	cmp	r3, #0
    819e:	d000      	beq.n	81a2 <_fstat_r+0x1e>
    81a0:	602b      	str	r3, [r5, #0]
    81a2:	bd38      	pop	{r3, r4, r5, pc}
    81a4:	200024c8 	.word	0x200024c8

000081a8 <_isatty_r>:
    81a8:	b538      	push	{r3, r4, r5, lr}
    81aa:	4c07      	ldr	r4, [pc, #28]	; (81c8 <_isatty_r+0x20>)
    81ac:	2300      	movs	r3, #0
    81ae:	1c05      	adds	r5, r0, #0
    81b0:	1c08      	adds	r0, r1, #0
    81b2:	6023      	str	r3, [r4, #0]
    81b4:	f7fb fd48 	bl	3c48 <_isatty>
    81b8:	1c43      	adds	r3, r0, #1
    81ba:	d103      	bne.n	81c4 <_isatty_r+0x1c>
    81bc:	6823      	ldr	r3, [r4, #0]
    81be:	2b00      	cmp	r3, #0
    81c0:	d000      	beq.n	81c4 <_isatty_r+0x1c>
    81c2:	602b      	str	r3, [r5, #0]
    81c4:	bd38      	pop	{r3, r4, r5, pc}
    81c6:	46c0      	nop			; (mov r8, r8)
    81c8:	200024c8 	.word	0x200024c8

000081cc <_lseek_r>:
    81cc:	b538      	push	{r3, r4, r5, lr}
    81ce:	4c08      	ldr	r4, [pc, #32]	; (81f0 <_lseek_r+0x24>)
    81d0:	1c05      	adds	r5, r0, #0
    81d2:	2000      	movs	r0, #0
    81d4:	6020      	str	r0, [r4, #0]
    81d6:	1c08      	adds	r0, r1, #0
    81d8:	1c11      	adds	r1, r2, #0
    81da:	1c1a      	adds	r2, r3, #0
    81dc:	f7fb fd36 	bl	3c4c <_lseek>
    81e0:	1c43      	adds	r3, r0, #1
    81e2:	d103      	bne.n	81ec <_lseek_r+0x20>
    81e4:	6823      	ldr	r3, [r4, #0]
    81e6:	2b00      	cmp	r3, #0
    81e8:	d000      	beq.n	81ec <_lseek_r+0x20>
    81ea:	602b      	str	r3, [r5, #0]
    81ec:	bd38      	pop	{r3, r4, r5, pc}
    81ee:	46c0      	nop			; (mov r8, r8)
    81f0:	200024c8 	.word	0x200024c8

000081f4 <_read_r>:
    81f4:	b538      	push	{r3, r4, r5, lr}
    81f6:	4c08      	ldr	r4, [pc, #32]	; (8218 <_read_r+0x24>)
    81f8:	1c05      	adds	r5, r0, #0
    81fa:	2000      	movs	r0, #0
    81fc:	6020      	str	r0, [r4, #0]
    81fe:	1c08      	adds	r0, r1, #0
    8200:	1c11      	adds	r1, r2, #0
    8202:	1c1a      	adds	r2, r3, #0
    8204:	f7fb fcb8 	bl	3b78 <_read>
    8208:	1c43      	adds	r3, r0, #1
    820a:	d103      	bne.n	8214 <_read_r+0x20>
    820c:	6823      	ldr	r3, [r4, #0]
    820e:	2b00      	cmp	r3, #0
    8210:	d000      	beq.n	8214 <_read_r+0x20>
    8212:	602b      	str	r3, [r5, #0]
    8214:	bd38      	pop	{r3, r4, r5, pc}
    8216:	46c0      	nop			; (mov r8, r8)
    8218:	200024c8 	.word	0x200024c8

0000821c <__gnu_thumb1_case_uqi>:
    821c:	b402      	push	{r1}
    821e:	4671      	mov	r1, lr
    8220:	0849      	lsrs	r1, r1, #1
    8222:	0049      	lsls	r1, r1, #1
    8224:	5c09      	ldrb	r1, [r1, r0]
    8226:	0049      	lsls	r1, r1, #1
    8228:	448e      	add	lr, r1
    822a:	bc02      	pop	{r1}
    822c:	4770      	bx	lr
    822e:	46c0      	nop			; (mov r8, r8)

00008230 <__aeabi_uidiv>:
    8230:	2900      	cmp	r1, #0
    8232:	d034      	beq.n	829e <.udivsi3_skip_div0_test+0x6a>

00008234 <.udivsi3_skip_div0_test>:
    8234:	2301      	movs	r3, #1
    8236:	2200      	movs	r2, #0
    8238:	b410      	push	{r4}
    823a:	4288      	cmp	r0, r1
    823c:	d32c      	bcc.n	8298 <.udivsi3_skip_div0_test+0x64>
    823e:	2401      	movs	r4, #1
    8240:	0724      	lsls	r4, r4, #28
    8242:	42a1      	cmp	r1, r4
    8244:	d204      	bcs.n	8250 <.udivsi3_skip_div0_test+0x1c>
    8246:	4281      	cmp	r1, r0
    8248:	d202      	bcs.n	8250 <.udivsi3_skip_div0_test+0x1c>
    824a:	0109      	lsls	r1, r1, #4
    824c:	011b      	lsls	r3, r3, #4
    824e:	e7f8      	b.n	8242 <.udivsi3_skip_div0_test+0xe>
    8250:	00e4      	lsls	r4, r4, #3
    8252:	42a1      	cmp	r1, r4
    8254:	d204      	bcs.n	8260 <.udivsi3_skip_div0_test+0x2c>
    8256:	4281      	cmp	r1, r0
    8258:	d202      	bcs.n	8260 <.udivsi3_skip_div0_test+0x2c>
    825a:	0049      	lsls	r1, r1, #1
    825c:	005b      	lsls	r3, r3, #1
    825e:	e7f8      	b.n	8252 <.udivsi3_skip_div0_test+0x1e>
    8260:	4288      	cmp	r0, r1
    8262:	d301      	bcc.n	8268 <.udivsi3_skip_div0_test+0x34>
    8264:	1a40      	subs	r0, r0, r1
    8266:	431a      	orrs	r2, r3
    8268:	084c      	lsrs	r4, r1, #1
    826a:	42a0      	cmp	r0, r4
    826c:	d302      	bcc.n	8274 <.udivsi3_skip_div0_test+0x40>
    826e:	1b00      	subs	r0, r0, r4
    8270:	085c      	lsrs	r4, r3, #1
    8272:	4322      	orrs	r2, r4
    8274:	088c      	lsrs	r4, r1, #2
    8276:	42a0      	cmp	r0, r4
    8278:	d302      	bcc.n	8280 <.udivsi3_skip_div0_test+0x4c>
    827a:	1b00      	subs	r0, r0, r4
    827c:	089c      	lsrs	r4, r3, #2
    827e:	4322      	orrs	r2, r4
    8280:	08cc      	lsrs	r4, r1, #3
    8282:	42a0      	cmp	r0, r4
    8284:	d302      	bcc.n	828c <.udivsi3_skip_div0_test+0x58>
    8286:	1b00      	subs	r0, r0, r4
    8288:	08dc      	lsrs	r4, r3, #3
    828a:	4322      	orrs	r2, r4
    828c:	2800      	cmp	r0, #0
    828e:	d003      	beq.n	8298 <.udivsi3_skip_div0_test+0x64>
    8290:	091b      	lsrs	r3, r3, #4
    8292:	d001      	beq.n	8298 <.udivsi3_skip_div0_test+0x64>
    8294:	0909      	lsrs	r1, r1, #4
    8296:	e7e3      	b.n	8260 <.udivsi3_skip_div0_test+0x2c>
    8298:	1c10      	adds	r0, r2, #0
    829a:	bc10      	pop	{r4}
    829c:	4770      	bx	lr
    829e:	2800      	cmp	r0, #0
    82a0:	d001      	beq.n	82a6 <.udivsi3_skip_div0_test+0x72>
    82a2:	2000      	movs	r0, #0
    82a4:	43c0      	mvns	r0, r0
    82a6:	b407      	push	{r0, r1, r2}
    82a8:	4802      	ldr	r0, [pc, #8]	; (82b4 <.udivsi3_skip_div0_test+0x80>)
    82aa:	a102      	add	r1, pc, #8	; (adr r1, 82b4 <.udivsi3_skip_div0_test+0x80>)
    82ac:	1840      	adds	r0, r0, r1
    82ae:	9002      	str	r0, [sp, #8]
    82b0:	bd03      	pop	{r0, r1, pc}
    82b2:	46c0      	nop			; (mov r8, r8)
    82b4:	000000d9 	.word	0x000000d9

000082b8 <__aeabi_uidivmod>:
    82b8:	2900      	cmp	r1, #0
    82ba:	d0f0      	beq.n	829e <.udivsi3_skip_div0_test+0x6a>
    82bc:	b503      	push	{r0, r1, lr}
    82be:	f7ff ffb9 	bl	8234 <.udivsi3_skip_div0_test>
    82c2:	bc0e      	pop	{r1, r2, r3}
    82c4:	4342      	muls	r2, r0
    82c6:	1a89      	subs	r1, r1, r2
    82c8:	4718      	bx	r3
    82ca:	46c0      	nop			; (mov r8, r8)

000082cc <__aeabi_idiv>:
    82cc:	2900      	cmp	r1, #0
    82ce:	d041      	beq.n	8354 <.divsi3_skip_div0_test+0x84>

000082d0 <.divsi3_skip_div0_test>:
    82d0:	b410      	push	{r4}
    82d2:	1c04      	adds	r4, r0, #0
    82d4:	404c      	eors	r4, r1
    82d6:	46a4      	mov	ip, r4
    82d8:	2301      	movs	r3, #1
    82da:	2200      	movs	r2, #0
    82dc:	2900      	cmp	r1, #0
    82de:	d500      	bpl.n	82e2 <.divsi3_skip_div0_test+0x12>
    82e0:	4249      	negs	r1, r1
    82e2:	2800      	cmp	r0, #0
    82e4:	d500      	bpl.n	82e8 <.divsi3_skip_div0_test+0x18>
    82e6:	4240      	negs	r0, r0
    82e8:	4288      	cmp	r0, r1
    82ea:	d32c      	bcc.n	8346 <.divsi3_skip_div0_test+0x76>
    82ec:	2401      	movs	r4, #1
    82ee:	0724      	lsls	r4, r4, #28
    82f0:	42a1      	cmp	r1, r4
    82f2:	d204      	bcs.n	82fe <.divsi3_skip_div0_test+0x2e>
    82f4:	4281      	cmp	r1, r0
    82f6:	d202      	bcs.n	82fe <.divsi3_skip_div0_test+0x2e>
    82f8:	0109      	lsls	r1, r1, #4
    82fa:	011b      	lsls	r3, r3, #4
    82fc:	e7f8      	b.n	82f0 <.divsi3_skip_div0_test+0x20>
    82fe:	00e4      	lsls	r4, r4, #3
    8300:	42a1      	cmp	r1, r4
    8302:	d204      	bcs.n	830e <.divsi3_skip_div0_test+0x3e>
    8304:	4281      	cmp	r1, r0
    8306:	d202      	bcs.n	830e <.divsi3_skip_div0_test+0x3e>
    8308:	0049      	lsls	r1, r1, #1
    830a:	005b      	lsls	r3, r3, #1
    830c:	e7f8      	b.n	8300 <.divsi3_skip_div0_test+0x30>
    830e:	4288      	cmp	r0, r1
    8310:	d301      	bcc.n	8316 <.divsi3_skip_div0_test+0x46>
    8312:	1a40      	subs	r0, r0, r1
    8314:	431a      	orrs	r2, r3
    8316:	084c      	lsrs	r4, r1, #1
    8318:	42a0      	cmp	r0, r4
    831a:	d302      	bcc.n	8322 <.divsi3_skip_div0_test+0x52>
    831c:	1b00      	subs	r0, r0, r4
    831e:	085c      	lsrs	r4, r3, #1
    8320:	4322      	orrs	r2, r4
    8322:	088c      	lsrs	r4, r1, #2
    8324:	42a0      	cmp	r0, r4
    8326:	d302      	bcc.n	832e <.divsi3_skip_div0_test+0x5e>
    8328:	1b00      	subs	r0, r0, r4
    832a:	089c      	lsrs	r4, r3, #2
    832c:	4322      	orrs	r2, r4
    832e:	08cc      	lsrs	r4, r1, #3
    8330:	42a0      	cmp	r0, r4
    8332:	d302      	bcc.n	833a <.divsi3_skip_div0_test+0x6a>
    8334:	1b00      	subs	r0, r0, r4
    8336:	08dc      	lsrs	r4, r3, #3
    8338:	4322      	orrs	r2, r4
    833a:	2800      	cmp	r0, #0
    833c:	d003      	beq.n	8346 <.divsi3_skip_div0_test+0x76>
    833e:	091b      	lsrs	r3, r3, #4
    8340:	d001      	beq.n	8346 <.divsi3_skip_div0_test+0x76>
    8342:	0909      	lsrs	r1, r1, #4
    8344:	e7e3      	b.n	830e <.divsi3_skip_div0_test+0x3e>
    8346:	1c10      	adds	r0, r2, #0
    8348:	4664      	mov	r4, ip
    834a:	2c00      	cmp	r4, #0
    834c:	d500      	bpl.n	8350 <.divsi3_skip_div0_test+0x80>
    834e:	4240      	negs	r0, r0
    8350:	bc10      	pop	{r4}
    8352:	4770      	bx	lr
    8354:	2800      	cmp	r0, #0
    8356:	d006      	beq.n	8366 <.divsi3_skip_div0_test+0x96>
    8358:	db03      	blt.n	8362 <.divsi3_skip_div0_test+0x92>
    835a:	2000      	movs	r0, #0
    835c:	43c0      	mvns	r0, r0
    835e:	0840      	lsrs	r0, r0, #1
    8360:	e001      	b.n	8366 <.divsi3_skip_div0_test+0x96>
    8362:	2080      	movs	r0, #128	; 0x80
    8364:	0600      	lsls	r0, r0, #24
    8366:	b407      	push	{r0, r1, r2}
    8368:	4802      	ldr	r0, [pc, #8]	; (8374 <.divsi3_skip_div0_test+0xa4>)
    836a:	a102      	add	r1, pc, #8	; (adr r1, 8374 <.divsi3_skip_div0_test+0xa4>)
    836c:	1840      	adds	r0, r0, r1
    836e:	9002      	str	r0, [sp, #8]
    8370:	bd03      	pop	{r0, r1, pc}
    8372:	46c0      	nop			; (mov r8, r8)
    8374:	00000019 	.word	0x00000019

00008378 <__aeabi_idivmod>:
    8378:	2900      	cmp	r1, #0
    837a:	d0eb      	beq.n	8354 <.divsi3_skip_div0_test+0x84>
    837c:	b503      	push	{r0, r1, lr}
    837e:	f7ff ffa7 	bl	82d0 <.divsi3_skip_div0_test>
    8382:	bc0e      	pop	{r1, r2, r3}
    8384:	4342      	muls	r2, r0
    8386:	1a89      	subs	r1, r1, r2
    8388:	4718      	bx	r3
    838a:	46c0      	nop			; (mov r8, r8)

0000838c <__aeabi_idiv0>:
    838c:	4770      	bx	lr
    838e:	46c0      	nop			; (mov r8, r8)

00008390 <__aeabi_cdrcmple>:
    8390:	4684      	mov	ip, r0
    8392:	1c10      	adds	r0, r2, #0
    8394:	4662      	mov	r2, ip
    8396:	468c      	mov	ip, r1
    8398:	1c19      	adds	r1, r3, #0
    839a:	4663      	mov	r3, ip
    839c:	e000      	b.n	83a0 <__aeabi_cdcmpeq>
    839e:	46c0      	nop			; (mov r8, r8)

000083a0 <__aeabi_cdcmpeq>:
    83a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    83a2:	f001 fe93 	bl	a0cc <__ledf2>
    83a6:	2800      	cmp	r0, #0
    83a8:	d401      	bmi.n	83ae <__aeabi_cdcmpeq+0xe>
    83aa:	2100      	movs	r1, #0
    83ac:	42c8      	cmn	r0, r1
    83ae:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000083b0 <__aeabi_dcmpeq>:
    83b0:	b510      	push	{r4, lr}
    83b2:	f001 fdc3 	bl	9f3c <__eqdf2>
    83b6:	4240      	negs	r0, r0
    83b8:	3001      	adds	r0, #1
    83ba:	bd10      	pop	{r4, pc}

000083bc <__aeabi_dcmplt>:
    83bc:	b510      	push	{r4, lr}
    83be:	f001 fe85 	bl	a0cc <__ledf2>
    83c2:	2800      	cmp	r0, #0
    83c4:	db01      	blt.n	83ca <__aeabi_dcmplt+0xe>
    83c6:	2000      	movs	r0, #0
    83c8:	bd10      	pop	{r4, pc}
    83ca:	2001      	movs	r0, #1
    83cc:	bd10      	pop	{r4, pc}
    83ce:	46c0      	nop			; (mov r8, r8)

000083d0 <__aeabi_dcmple>:
    83d0:	b510      	push	{r4, lr}
    83d2:	f001 fe7b 	bl	a0cc <__ledf2>
    83d6:	2800      	cmp	r0, #0
    83d8:	dd01      	ble.n	83de <__aeabi_dcmple+0xe>
    83da:	2000      	movs	r0, #0
    83dc:	bd10      	pop	{r4, pc}
    83de:	2001      	movs	r0, #1
    83e0:	bd10      	pop	{r4, pc}
    83e2:	46c0      	nop			; (mov r8, r8)

000083e4 <__aeabi_dcmpgt>:
    83e4:	b510      	push	{r4, lr}
    83e6:	f001 fdf3 	bl	9fd0 <__gedf2>
    83ea:	2800      	cmp	r0, #0
    83ec:	dc01      	bgt.n	83f2 <__aeabi_dcmpgt+0xe>
    83ee:	2000      	movs	r0, #0
    83f0:	bd10      	pop	{r4, pc}
    83f2:	2001      	movs	r0, #1
    83f4:	bd10      	pop	{r4, pc}
    83f6:	46c0      	nop			; (mov r8, r8)

000083f8 <__aeabi_dcmpge>:
    83f8:	b510      	push	{r4, lr}
    83fa:	f001 fde9 	bl	9fd0 <__gedf2>
    83fe:	2800      	cmp	r0, #0
    8400:	da01      	bge.n	8406 <__aeabi_dcmpge+0xe>
    8402:	2000      	movs	r0, #0
    8404:	bd10      	pop	{r4, pc}
    8406:	2001      	movs	r0, #1
    8408:	bd10      	pop	{r4, pc}
    840a:	46c0      	nop			; (mov r8, r8)

0000840c <__aeabi_cfrcmple>:
    840c:	4684      	mov	ip, r0
    840e:	1c08      	adds	r0, r1, #0
    8410:	4661      	mov	r1, ip
    8412:	e7ff      	b.n	8414 <__aeabi_cfcmpeq>

00008414 <__aeabi_cfcmpeq>:
    8414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    8416:	f000 fb93 	bl	8b40 <__lesf2>
    841a:	2800      	cmp	r0, #0
    841c:	d401      	bmi.n	8422 <__aeabi_cfcmpeq+0xe>
    841e:	2100      	movs	r1, #0
    8420:	42c8      	cmn	r0, r1
    8422:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008424 <__aeabi_fcmpeq>:
    8424:	b510      	push	{r4, lr}
    8426:	f000 fb19 	bl	8a5c <__eqsf2>
    842a:	4240      	negs	r0, r0
    842c:	3001      	adds	r0, #1
    842e:	bd10      	pop	{r4, pc}

00008430 <__aeabi_fcmplt>:
    8430:	b510      	push	{r4, lr}
    8432:	f000 fb85 	bl	8b40 <__lesf2>
    8436:	2800      	cmp	r0, #0
    8438:	db01      	blt.n	843e <__aeabi_fcmplt+0xe>
    843a:	2000      	movs	r0, #0
    843c:	bd10      	pop	{r4, pc}
    843e:	2001      	movs	r0, #1
    8440:	bd10      	pop	{r4, pc}
    8442:	46c0      	nop			; (mov r8, r8)

00008444 <__aeabi_fcmple>:
    8444:	b510      	push	{r4, lr}
    8446:	f000 fb7b 	bl	8b40 <__lesf2>
    844a:	2800      	cmp	r0, #0
    844c:	dd01      	ble.n	8452 <__aeabi_fcmple+0xe>
    844e:	2000      	movs	r0, #0
    8450:	bd10      	pop	{r4, pc}
    8452:	2001      	movs	r0, #1
    8454:	bd10      	pop	{r4, pc}
    8456:	46c0      	nop			; (mov r8, r8)

00008458 <__aeabi_fcmpgt>:
    8458:	b510      	push	{r4, lr}
    845a:	f000 fb29 	bl	8ab0 <__gesf2>
    845e:	2800      	cmp	r0, #0
    8460:	dc01      	bgt.n	8466 <__aeabi_fcmpgt+0xe>
    8462:	2000      	movs	r0, #0
    8464:	bd10      	pop	{r4, pc}
    8466:	2001      	movs	r0, #1
    8468:	bd10      	pop	{r4, pc}
    846a:	46c0      	nop			; (mov r8, r8)

0000846c <__aeabi_fcmpge>:
    846c:	b510      	push	{r4, lr}
    846e:	f000 fb1f 	bl	8ab0 <__gesf2>
    8472:	2800      	cmp	r0, #0
    8474:	da01      	bge.n	847a <__aeabi_fcmpge+0xe>
    8476:	2000      	movs	r0, #0
    8478:	bd10      	pop	{r4, pc}
    847a:	2001      	movs	r0, #1
    847c:	bd10      	pop	{r4, pc}
    847e:	46c0      	nop			; (mov r8, r8)

00008480 <__aeabi_lmul>:
    8480:	469c      	mov	ip, r3
    8482:	0403      	lsls	r3, r0, #16
    8484:	b5f0      	push	{r4, r5, r6, r7, lr}
    8486:	0c1b      	lsrs	r3, r3, #16
    8488:	0417      	lsls	r7, r2, #16
    848a:	0c3f      	lsrs	r7, r7, #16
    848c:	0c15      	lsrs	r5, r2, #16
    848e:	1c1e      	adds	r6, r3, #0
    8490:	1c04      	adds	r4, r0, #0
    8492:	0c00      	lsrs	r0, r0, #16
    8494:	437e      	muls	r6, r7
    8496:	436b      	muls	r3, r5
    8498:	4347      	muls	r7, r0
    849a:	4345      	muls	r5, r0
    849c:	18fb      	adds	r3, r7, r3
    849e:	0c30      	lsrs	r0, r6, #16
    84a0:	1818      	adds	r0, r3, r0
    84a2:	4287      	cmp	r7, r0
    84a4:	d902      	bls.n	84ac <__aeabi_lmul+0x2c>
    84a6:	2380      	movs	r3, #128	; 0x80
    84a8:	025b      	lsls	r3, r3, #9
    84aa:	18ed      	adds	r5, r5, r3
    84ac:	0c03      	lsrs	r3, r0, #16
    84ae:	18ed      	adds	r5, r5, r3
    84b0:	4663      	mov	r3, ip
    84b2:	435c      	muls	r4, r3
    84b4:	434a      	muls	r2, r1
    84b6:	0436      	lsls	r6, r6, #16
    84b8:	0c36      	lsrs	r6, r6, #16
    84ba:	18a1      	adds	r1, r4, r2
    84bc:	0400      	lsls	r0, r0, #16
    84be:	1980      	adds	r0, r0, r6
    84c0:	1949      	adds	r1, r1, r5
    84c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000084c4 <__aeabi_f2uiz>:
    84c4:	219e      	movs	r1, #158	; 0x9e
    84c6:	b510      	push	{r4, lr}
    84c8:	05c9      	lsls	r1, r1, #23
    84ca:	1c04      	adds	r4, r0, #0
    84cc:	f7ff ffce 	bl	846c <__aeabi_fcmpge>
    84d0:	2800      	cmp	r0, #0
    84d2:	d103      	bne.n	84dc <__aeabi_f2uiz+0x18>
    84d4:	1c20      	adds	r0, r4, #0
    84d6:	f000 fe1f 	bl	9118 <__aeabi_f2iz>
    84da:	bd10      	pop	{r4, pc}
    84dc:	219e      	movs	r1, #158	; 0x9e
    84de:	05c9      	lsls	r1, r1, #23
    84e0:	1c20      	adds	r0, r4, #0
    84e2:	f000 fca3 	bl	8e2c <__aeabi_fsub>
    84e6:	f000 fe17 	bl	9118 <__aeabi_f2iz>
    84ea:	2380      	movs	r3, #128	; 0x80
    84ec:	061b      	lsls	r3, r3, #24
    84ee:	18c0      	adds	r0, r0, r3
    84f0:	e7f3      	b.n	84da <__aeabi_f2uiz+0x16>
    84f2:	46c0      	nop			; (mov r8, r8)
    84f4:	0000      	movs	r0, r0
	...

000084f8 <__aeabi_d2uiz>:
    84f8:	b538      	push	{r3, r4, r5, lr}
    84fa:	4b0e      	ldr	r3, [pc, #56]	; (8534 <__aeabi_d2uiz+0x3c>)
    84fc:	4a0c      	ldr	r2, [pc, #48]	; (8530 <__aeabi_d2uiz+0x38>)
    84fe:	1c04      	adds	r4, r0, #0
    8500:	1c0d      	adds	r5, r1, #0
    8502:	f7ff ff79 	bl	83f8 <__aeabi_dcmpge>
    8506:	2800      	cmp	r0, #0
    8508:	d104      	bne.n	8514 <__aeabi_d2uiz+0x1c>
    850a:	1c20      	adds	r0, r4, #0
    850c:	1c29      	adds	r1, r5, #0
    850e:	f002 fc1f 	bl	ad50 <__aeabi_d2iz>
    8512:	bd38      	pop	{r3, r4, r5, pc}
    8514:	4b07      	ldr	r3, [pc, #28]	; (8534 <__aeabi_d2uiz+0x3c>)
    8516:	4a06      	ldr	r2, [pc, #24]	; (8530 <__aeabi_d2uiz+0x38>)
    8518:	1c20      	adds	r0, r4, #0
    851a:	1c29      	adds	r1, r5, #0
    851c:	f002 f8e4 	bl	a6e8 <__aeabi_dsub>
    8520:	f002 fc16 	bl	ad50 <__aeabi_d2iz>
    8524:	2380      	movs	r3, #128	; 0x80
    8526:	061b      	lsls	r3, r3, #24
    8528:	18c0      	adds	r0, r0, r3
    852a:	e7f2      	b.n	8512 <__aeabi_d2uiz+0x1a>
    852c:	46c0      	nop			; (mov r8, r8)
    852e:	46c0      	nop			; (mov r8, r8)
    8530:	00000000 	.word	0x00000000
    8534:	41e00000 	.word	0x41e00000

00008538 <__aeabi_fadd>:
    8538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    853a:	0243      	lsls	r3, r0, #9
    853c:	0044      	lsls	r4, r0, #1
    853e:	0fc5      	lsrs	r5, r0, #31
    8540:	024e      	lsls	r6, r1, #9
    8542:	0048      	lsls	r0, r1, #1
    8544:	0e24      	lsrs	r4, r4, #24
    8546:	1c2a      	adds	r2, r5, #0
    8548:	099b      	lsrs	r3, r3, #6
    854a:	0e00      	lsrs	r0, r0, #24
    854c:	0fc9      	lsrs	r1, r1, #31
    854e:	09b6      	lsrs	r6, r6, #6
    8550:	428d      	cmp	r5, r1
    8552:	d05b      	beq.n	860c <__aeabi_fadd+0xd4>
    8554:	1a22      	subs	r2, r4, r0
    8556:	2a00      	cmp	r2, #0
    8558:	dc00      	bgt.n	855c <__aeabi_fadd+0x24>
    855a:	e089      	b.n	8670 <__aeabi_fadd+0x138>
    855c:	2800      	cmp	r0, #0
    855e:	d11d      	bne.n	859c <__aeabi_fadd+0x64>
    8560:	2e00      	cmp	r6, #0
    8562:	d000      	beq.n	8566 <__aeabi_fadd+0x2e>
    8564:	e075      	b.n	8652 <__aeabi_fadd+0x11a>
    8566:	0758      	lsls	r0, r3, #29
    8568:	d004      	beq.n	8574 <__aeabi_fadd+0x3c>
    856a:	220f      	movs	r2, #15
    856c:	401a      	ands	r2, r3
    856e:	2a04      	cmp	r2, #4
    8570:	d000      	beq.n	8574 <__aeabi_fadd+0x3c>
    8572:	3304      	adds	r3, #4
    8574:	2180      	movs	r1, #128	; 0x80
    8576:	04c9      	lsls	r1, r1, #19
    8578:	4019      	ands	r1, r3
    857a:	1c2a      	adds	r2, r5, #0
    857c:	2900      	cmp	r1, #0
    857e:	d03a      	beq.n	85f6 <__aeabi_fadd+0xbe>
    8580:	3401      	adds	r4, #1
    8582:	2cff      	cmp	r4, #255	; 0xff
    8584:	d100      	bne.n	8588 <__aeabi_fadd+0x50>
    8586:	e07f      	b.n	8688 <__aeabi_fadd+0x150>
    8588:	019b      	lsls	r3, r3, #6
    858a:	0a5b      	lsrs	r3, r3, #9
    858c:	025b      	lsls	r3, r3, #9
    858e:	b2e4      	uxtb	r4, r4
    8590:	05e4      	lsls	r4, r4, #23
    8592:	0a58      	lsrs	r0, r3, #9
    8594:	07d2      	lsls	r2, r2, #31
    8596:	4320      	orrs	r0, r4
    8598:	4310      	orrs	r0, r2
    859a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    859c:	2cff      	cmp	r4, #255	; 0xff
    859e:	d0e2      	beq.n	8566 <__aeabi_fadd+0x2e>
    85a0:	2180      	movs	r1, #128	; 0x80
    85a2:	04c9      	lsls	r1, r1, #19
    85a4:	430e      	orrs	r6, r1
    85a6:	2a1b      	cmp	r2, #27
    85a8:	dd00      	ble.n	85ac <__aeabi_fadd+0x74>
    85aa:	e12d      	b.n	8808 <__aeabi_fadd+0x2d0>
    85ac:	1c31      	adds	r1, r6, #0
    85ae:	2020      	movs	r0, #32
    85b0:	40d1      	lsrs	r1, r2
    85b2:	1a82      	subs	r2, r0, r2
    85b4:	4096      	lsls	r6, r2
    85b6:	1e72      	subs	r2, r6, #1
    85b8:	4196      	sbcs	r6, r2
    85ba:	430e      	orrs	r6, r1
    85bc:	1b9b      	subs	r3, r3, r6
    85be:	0158      	lsls	r0, r3, #5
    85c0:	d5d1      	bpl.n	8566 <__aeabi_fadd+0x2e>
    85c2:	019b      	lsls	r3, r3, #6
    85c4:	099f      	lsrs	r7, r3, #6
    85c6:	1c38      	adds	r0, r7, #0
    85c8:	f002 fd46 	bl	b058 <__clzsi2>
    85cc:	1f42      	subs	r2, r0, #5
    85ce:	4097      	lsls	r7, r2
    85d0:	4294      	cmp	r4, r2
    85d2:	dc5b      	bgt.n	868c <__aeabi_fadd+0x154>
    85d4:	1b14      	subs	r4, r2, r4
    85d6:	231f      	movs	r3, #31
    85d8:	1b1b      	subs	r3, r3, r4
    85da:	1c3a      	adds	r2, r7, #0
    85dc:	409f      	lsls	r7, r3
    85de:	1c61      	adds	r1, r4, #1
    85e0:	1c3b      	adds	r3, r7, #0
    85e2:	40ca      	lsrs	r2, r1
    85e4:	1e5f      	subs	r7, r3, #1
    85e6:	41bb      	sbcs	r3, r7
    85e8:	4313      	orrs	r3, r2
    85ea:	2400      	movs	r4, #0
    85ec:	e7bb      	b.n	8566 <__aeabi_fadd+0x2e>
    85ee:	1e13      	subs	r3, r2, #0
    85f0:	d1b9      	bne.n	8566 <__aeabi_fadd+0x2e>
    85f2:	2300      	movs	r3, #0
    85f4:	2200      	movs	r2, #0
    85f6:	08db      	lsrs	r3, r3, #3
    85f8:	2cff      	cmp	r4, #255	; 0xff
    85fa:	d104      	bne.n	8606 <__aeabi_fadd+0xce>
    85fc:	2b00      	cmp	r3, #0
    85fe:	d043      	beq.n	8688 <__aeabi_fadd+0x150>
    8600:	2080      	movs	r0, #128	; 0x80
    8602:	03c0      	lsls	r0, r0, #15
    8604:	4303      	orrs	r3, r0
    8606:	025b      	lsls	r3, r3, #9
    8608:	0a5b      	lsrs	r3, r3, #9
    860a:	e7bf      	b.n	858c <__aeabi_fadd+0x54>
    860c:	1a21      	subs	r1, r4, r0
    860e:	2900      	cmp	r1, #0
    8610:	dd40      	ble.n	8694 <__aeabi_fadd+0x15c>
    8612:	2800      	cmp	r0, #0
    8614:	d023      	beq.n	865e <__aeabi_fadd+0x126>
    8616:	2cff      	cmp	r4, #255	; 0xff
    8618:	d0a5      	beq.n	8566 <__aeabi_fadd+0x2e>
    861a:	2080      	movs	r0, #128	; 0x80
    861c:	04c0      	lsls	r0, r0, #19
    861e:	4306      	orrs	r6, r0
    8620:	291b      	cmp	r1, #27
    8622:	dd00      	ble.n	8626 <__aeabi_fadd+0xee>
    8624:	e0ee      	b.n	8804 <__aeabi_fadd+0x2cc>
    8626:	1c30      	adds	r0, r6, #0
    8628:	2720      	movs	r7, #32
    862a:	40c8      	lsrs	r0, r1
    862c:	1a79      	subs	r1, r7, r1
    862e:	408e      	lsls	r6, r1
    8630:	1e71      	subs	r1, r6, #1
    8632:	418e      	sbcs	r6, r1
    8634:	4306      	orrs	r6, r0
    8636:	199b      	adds	r3, r3, r6
    8638:	0159      	lsls	r1, r3, #5
    863a:	d400      	bmi.n	863e <__aeabi_fadd+0x106>
    863c:	e793      	b.n	8566 <__aeabi_fadd+0x2e>
    863e:	3401      	adds	r4, #1
    8640:	2cff      	cmp	r4, #255	; 0xff
    8642:	d055      	beq.n	86f0 <__aeabi_fadd+0x1b8>
    8644:	4971      	ldr	r1, [pc, #452]	; (880c <__aeabi_fadd+0x2d4>)
    8646:	2201      	movs	r2, #1
    8648:	401a      	ands	r2, r3
    864a:	400b      	ands	r3, r1
    864c:	085b      	lsrs	r3, r3, #1
    864e:	4313      	orrs	r3, r2
    8650:	e789      	b.n	8566 <__aeabi_fadd+0x2e>
    8652:	3a01      	subs	r2, #1
    8654:	2a00      	cmp	r2, #0
    8656:	d0b1      	beq.n	85bc <__aeabi_fadd+0x84>
    8658:	2cff      	cmp	r4, #255	; 0xff
    865a:	d1a4      	bne.n	85a6 <__aeabi_fadd+0x6e>
    865c:	e783      	b.n	8566 <__aeabi_fadd+0x2e>
    865e:	2e00      	cmp	r6, #0
    8660:	d100      	bne.n	8664 <__aeabi_fadd+0x12c>
    8662:	e780      	b.n	8566 <__aeabi_fadd+0x2e>
    8664:	3901      	subs	r1, #1
    8666:	2900      	cmp	r1, #0
    8668:	d0e5      	beq.n	8636 <__aeabi_fadd+0xfe>
    866a:	2cff      	cmp	r4, #255	; 0xff
    866c:	d1d8      	bne.n	8620 <__aeabi_fadd+0xe8>
    866e:	e77a      	b.n	8566 <__aeabi_fadd+0x2e>
    8670:	2a00      	cmp	r2, #0
    8672:	d11b      	bne.n	86ac <__aeabi_fadd+0x174>
    8674:	1c62      	adds	r2, r4, #1
    8676:	b2d2      	uxtb	r2, r2
    8678:	2a01      	cmp	r2, #1
    867a:	dd4b      	ble.n	8714 <__aeabi_fadd+0x1dc>
    867c:	1b9f      	subs	r7, r3, r6
    867e:	017a      	lsls	r2, r7, #5
    8680:	d523      	bpl.n	86ca <__aeabi_fadd+0x192>
    8682:	1af7      	subs	r7, r6, r3
    8684:	1c0d      	adds	r5, r1, #0
    8686:	e79e      	b.n	85c6 <__aeabi_fadd+0x8e>
    8688:	2300      	movs	r3, #0
    868a:	e77f      	b.n	858c <__aeabi_fadd+0x54>
    868c:	4b5f      	ldr	r3, [pc, #380]	; (880c <__aeabi_fadd+0x2d4>)
    868e:	1aa4      	subs	r4, r4, r2
    8690:	403b      	ands	r3, r7
    8692:	e768      	b.n	8566 <__aeabi_fadd+0x2e>
    8694:	2900      	cmp	r1, #0
    8696:	d146      	bne.n	8726 <__aeabi_fadd+0x1ee>
    8698:	1c61      	adds	r1, r4, #1
    869a:	b2c8      	uxtb	r0, r1
    869c:	2801      	cmp	r0, #1
    869e:	dd29      	ble.n	86f4 <__aeabi_fadd+0x1bc>
    86a0:	29ff      	cmp	r1, #255	; 0xff
    86a2:	d024      	beq.n	86ee <__aeabi_fadd+0x1b6>
    86a4:	18f3      	adds	r3, r6, r3
    86a6:	085b      	lsrs	r3, r3, #1
    86a8:	1c0c      	adds	r4, r1, #0
    86aa:	e75c      	b.n	8566 <__aeabi_fadd+0x2e>
    86ac:	2c00      	cmp	r4, #0
    86ae:	d013      	beq.n	86d8 <__aeabi_fadd+0x1a0>
    86b0:	28ff      	cmp	r0, #255	; 0xff
    86b2:	d018      	beq.n	86e6 <__aeabi_fadd+0x1ae>
    86b4:	2480      	movs	r4, #128	; 0x80
    86b6:	04e4      	lsls	r4, r4, #19
    86b8:	4252      	negs	r2, r2
    86ba:	4323      	orrs	r3, r4
    86bc:	2a1b      	cmp	r2, #27
    86be:	dd4d      	ble.n	875c <__aeabi_fadd+0x224>
    86c0:	2301      	movs	r3, #1
    86c2:	1af3      	subs	r3, r6, r3
    86c4:	1c04      	adds	r4, r0, #0
    86c6:	1c0d      	adds	r5, r1, #0
    86c8:	e779      	b.n	85be <__aeabi_fadd+0x86>
    86ca:	2f00      	cmp	r7, #0
    86cc:	d000      	beq.n	86d0 <__aeabi_fadd+0x198>
    86ce:	e77a      	b.n	85c6 <__aeabi_fadd+0x8e>
    86d0:	2300      	movs	r3, #0
    86d2:	2200      	movs	r2, #0
    86d4:	2400      	movs	r4, #0
    86d6:	e78e      	b.n	85f6 <__aeabi_fadd+0xbe>
    86d8:	2b00      	cmp	r3, #0
    86da:	d03b      	beq.n	8754 <__aeabi_fadd+0x21c>
    86dc:	43d2      	mvns	r2, r2
    86de:	2a00      	cmp	r2, #0
    86e0:	d0ef      	beq.n	86c2 <__aeabi_fadd+0x18a>
    86e2:	28ff      	cmp	r0, #255	; 0xff
    86e4:	d1ea      	bne.n	86bc <__aeabi_fadd+0x184>
    86e6:	1c33      	adds	r3, r6, #0
    86e8:	24ff      	movs	r4, #255	; 0xff
    86ea:	1c0d      	adds	r5, r1, #0
    86ec:	e73b      	b.n	8566 <__aeabi_fadd+0x2e>
    86ee:	24ff      	movs	r4, #255	; 0xff
    86f0:	2300      	movs	r3, #0
    86f2:	e780      	b.n	85f6 <__aeabi_fadd+0xbe>
    86f4:	2c00      	cmp	r4, #0
    86f6:	d15c      	bne.n	87b2 <__aeabi_fadd+0x27a>
    86f8:	2b00      	cmp	r3, #0
    86fa:	d100      	bne.n	86fe <__aeabi_fadd+0x1c6>
    86fc:	e080      	b.n	8800 <__aeabi_fadd+0x2c8>
    86fe:	2e00      	cmp	r6, #0
    8700:	d100      	bne.n	8704 <__aeabi_fadd+0x1cc>
    8702:	e730      	b.n	8566 <__aeabi_fadd+0x2e>
    8704:	199b      	adds	r3, r3, r6
    8706:	0158      	lsls	r0, r3, #5
    8708:	d400      	bmi.n	870c <__aeabi_fadd+0x1d4>
    870a:	e72c      	b.n	8566 <__aeabi_fadd+0x2e>
    870c:	4a3f      	ldr	r2, [pc, #252]	; (880c <__aeabi_fadd+0x2d4>)
    870e:	2401      	movs	r4, #1
    8710:	4013      	ands	r3, r2
    8712:	e728      	b.n	8566 <__aeabi_fadd+0x2e>
    8714:	2c00      	cmp	r4, #0
    8716:	d115      	bne.n	8744 <__aeabi_fadd+0x20c>
    8718:	2b00      	cmp	r3, #0
    871a:	d140      	bne.n	879e <__aeabi_fadd+0x266>
    871c:	2e00      	cmp	r6, #0
    871e:	d063      	beq.n	87e8 <__aeabi_fadd+0x2b0>
    8720:	1c33      	adds	r3, r6, #0
    8722:	1c0d      	adds	r5, r1, #0
    8724:	e71f      	b.n	8566 <__aeabi_fadd+0x2e>
    8726:	2c00      	cmp	r4, #0
    8728:	d121      	bne.n	876e <__aeabi_fadd+0x236>
    872a:	2b00      	cmp	r3, #0
    872c:	d054      	beq.n	87d8 <__aeabi_fadd+0x2a0>
    872e:	43c9      	mvns	r1, r1
    8730:	2900      	cmp	r1, #0
    8732:	d004      	beq.n	873e <__aeabi_fadd+0x206>
    8734:	28ff      	cmp	r0, #255	; 0xff
    8736:	d04c      	beq.n	87d2 <__aeabi_fadd+0x29a>
    8738:	291b      	cmp	r1, #27
    873a:	dd58      	ble.n	87ee <__aeabi_fadd+0x2b6>
    873c:	2301      	movs	r3, #1
    873e:	199b      	adds	r3, r3, r6
    8740:	1c04      	adds	r4, r0, #0
    8742:	e779      	b.n	8638 <__aeabi_fadd+0x100>
    8744:	2b00      	cmp	r3, #0
    8746:	d119      	bne.n	877c <__aeabi_fadd+0x244>
    8748:	2e00      	cmp	r6, #0
    874a:	d048      	beq.n	87de <__aeabi_fadd+0x2a6>
    874c:	1c33      	adds	r3, r6, #0
    874e:	1c0d      	adds	r5, r1, #0
    8750:	24ff      	movs	r4, #255	; 0xff
    8752:	e708      	b.n	8566 <__aeabi_fadd+0x2e>
    8754:	1c33      	adds	r3, r6, #0
    8756:	1c04      	adds	r4, r0, #0
    8758:	1c0d      	adds	r5, r1, #0
    875a:	e704      	b.n	8566 <__aeabi_fadd+0x2e>
    875c:	1c1c      	adds	r4, r3, #0
    875e:	2520      	movs	r5, #32
    8760:	40d4      	lsrs	r4, r2
    8762:	1aaa      	subs	r2, r5, r2
    8764:	4093      	lsls	r3, r2
    8766:	1e5a      	subs	r2, r3, #1
    8768:	4193      	sbcs	r3, r2
    876a:	4323      	orrs	r3, r4
    876c:	e7a9      	b.n	86c2 <__aeabi_fadd+0x18a>
    876e:	28ff      	cmp	r0, #255	; 0xff
    8770:	d02f      	beq.n	87d2 <__aeabi_fadd+0x29a>
    8772:	2480      	movs	r4, #128	; 0x80
    8774:	04e4      	lsls	r4, r4, #19
    8776:	4249      	negs	r1, r1
    8778:	4323      	orrs	r3, r4
    877a:	e7dd      	b.n	8738 <__aeabi_fadd+0x200>
    877c:	24ff      	movs	r4, #255	; 0xff
    877e:	2e00      	cmp	r6, #0
    8780:	d100      	bne.n	8784 <__aeabi_fadd+0x24c>
    8782:	e6f0      	b.n	8566 <__aeabi_fadd+0x2e>
    8784:	2280      	movs	r2, #128	; 0x80
    8786:	08db      	lsrs	r3, r3, #3
    8788:	03d2      	lsls	r2, r2, #15
    878a:	4213      	tst	r3, r2
    878c:	d004      	beq.n	8798 <__aeabi_fadd+0x260>
    878e:	08f6      	lsrs	r6, r6, #3
    8790:	4216      	tst	r6, r2
    8792:	d101      	bne.n	8798 <__aeabi_fadd+0x260>
    8794:	1c33      	adds	r3, r6, #0
    8796:	1c0d      	adds	r5, r1, #0
    8798:	00db      	lsls	r3, r3, #3
    879a:	24ff      	movs	r4, #255	; 0xff
    879c:	e6e3      	b.n	8566 <__aeabi_fadd+0x2e>
    879e:	2e00      	cmp	r6, #0
    87a0:	d100      	bne.n	87a4 <__aeabi_fadd+0x26c>
    87a2:	e6e0      	b.n	8566 <__aeabi_fadd+0x2e>
    87a4:	1b9a      	subs	r2, r3, r6
    87a6:	0150      	lsls	r0, r2, #5
    87a8:	d400      	bmi.n	87ac <__aeabi_fadd+0x274>
    87aa:	e720      	b.n	85ee <__aeabi_fadd+0xb6>
    87ac:	1af3      	subs	r3, r6, r3
    87ae:	1c0d      	adds	r5, r1, #0
    87b0:	e6d9      	b.n	8566 <__aeabi_fadd+0x2e>
    87b2:	2b00      	cmp	r3, #0
    87b4:	d00d      	beq.n	87d2 <__aeabi_fadd+0x29a>
    87b6:	24ff      	movs	r4, #255	; 0xff
    87b8:	2e00      	cmp	r6, #0
    87ba:	d100      	bne.n	87be <__aeabi_fadd+0x286>
    87bc:	e6d3      	b.n	8566 <__aeabi_fadd+0x2e>
    87be:	2280      	movs	r2, #128	; 0x80
    87c0:	08db      	lsrs	r3, r3, #3
    87c2:	03d2      	lsls	r2, r2, #15
    87c4:	4213      	tst	r3, r2
    87c6:	d0e7      	beq.n	8798 <__aeabi_fadd+0x260>
    87c8:	08f6      	lsrs	r6, r6, #3
    87ca:	4216      	tst	r6, r2
    87cc:	d1e4      	bne.n	8798 <__aeabi_fadd+0x260>
    87ce:	1c33      	adds	r3, r6, #0
    87d0:	e7e2      	b.n	8798 <__aeabi_fadd+0x260>
    87d2:	1c33      	adds	r3, r6, #0
    87d4:	24ff      	movs	r4, #255	; 0xff
    87d6:	e6c6      	b.n	8566 <__aeabi_fadd+0x2e>
    87d8:	1c33      	adds	r3, r6, #0
    87da:	1c04      	adds	r4, r0, #0
    87dc:	e6c3      	b.n	8566 <__aeabi_fadd+0x2e>
    87de:	2380      	movs	r3, #128	; 0x80
    87e0:	2200      	movs	r2, #0
    87e2:	049b      	lsls	r3, r3, #18
    87e4:	24ff      	movs	r4, #255	; 0xff
    87e6:	e706      	b.n	85f6 <__aeabi_fadd+0xbe>
    87e8:	1c23      	adds	r3, r4, #0
    87ea:	2200      	movs	r2, #0
    87ec:	e703      	b.n	85f6 <__aeabi_fadd+0xbe>
    87ee:	1c1c      	adds	r4, r3, #0
    87f0:	2720      	movs	r7, #32
    87f2:	40cc      	lsrs	r4, r1
    87f4:	1a79      	subs	r1, r7, r1
    87f6:	408b      	lsls	r3, r1
    87f8:	1e59      	subs	r1, r3, #1
    87fa:	418b      	sbcs	r3, r1
    87fc:	4323      	orrs	r3, r4
    87fe:	e79e      	b.n	873e <__aeabi_fadd+0x206>
    8800:	1c33      	adds	r3, r6, #0
    8802:	e6b0      	b.n	8566 <__aeabi_fadd+0x2e>
    8804:	2601      	movs	r6, #1
    8806:	e716      	b.n	8636 <__aeabi_fadd+0xfe>
    8808:	2601      	movs	r6, #1
    880a:	e6d7      	b.n	85bc <__aeabi_fadd+0x84>
    880c:	fbffffff 	.word	0xfbffffff

00008810 <__aeabi_fdiv>:
    8810:	b5f0      	push	{r4, r5, r6, r7, lr}
    8812:	465f      	mov	r7, fp
    8814:	4656      	mov	r6, sl
    8816:	464d      	mov	r5, r9
    8818:	4644      	mov	r4, r8
    881a:	b4f0      	push	{r4, r5, r6, r7}
    881c:	0246      	lsls	r6, r0, #9
    881e:	0045      	lsls	r5, r0, #1
    8820:	0fc0      	lsrs	r0, r0, #31
    8822:	b085      	sub	sp, #20
    8824:	1c0f      	adds	r7, r1, #0
    8826:	0a76      	lsrs	r6, r6, #9
    8828:	0e2d      	lsrs	r5, r5, #24
    882a:	4680      	mov	r8, r0
    882c:	d041      	beq.n	88b2 <__aeabi_fdiv+0xa2>
    882e:	2dff      	cmp	r5, #255	; 0xff
    8830:	d026      	beq.n	8880 <__aeabi_fdiv+0x70>
    8832:	2480      	movs	r4, #128	; 0x80
    8834:	0424      	lsls	r4, r4, #16
    8836:	2100      	movs	r1, #0
    8838:	4326      	orrs	r6, r4
    883a:	00f6      	lsls	r6, r6, #3
    883c:	3d7f      	subs	r5, #127	; 0x7f
    883e:	4689      	mov	r9, r1
    8840:	468b      	mov	fp, r1
    8842:	0ff9      	lsrs	r1, r7, #31
    8844:	027c      	lsls	r4, r7, #9
    8846:	0078      	lsls	r0, r7, #1
    8848:	0a64      	lsrs	r4, r4, #9
    884a:	0e00      	lsrs	r0, r0, #24
    884c:	9100      	str	r1, [sp, #0]
    884e:	468a      	mov	sl, r1
    8850:	d03c      	beq.n	88cc <__aeabi_fdiv+0xbc>
    8852:	28ff      	cmp	r0, #255	; 0xff
    8854:	d034      	beq.n	88c0 <__aeabi_fdiv+0xb0>
    8856:	2380      	movs	r3, #128	; 0x80
    8858:	041b      	lsls	r3, r3, #16
    885a:	431c      	orrs	r4, r3
    885c:	2300      	movs	r3, #0
    885e:	00e4      	lsls	r4, r4, #3
    8860:	387f      	subs	r0, #127	; 0x7f
    8862:	9301      	str	r3, [sp, #4]
    8864:	9f00      	ldr	r7, [sp, #0]
    8866:	4643      	mov	r3, r8
    8868:	9a01      	ldr	r2, [sp, #4]
    886a:	407b      	eors	r3, r7
    886c:	4649      	mov	r1, r9
    886e:	469c      	mov	ip, r3
    8870:	4311      	orrs	r1, r2
    8872:	290f      	cmp	r1, #15
    8874:	d900      	bls.n	8878 <__aeabi_fdiv+0x68>
    8876:	e071      	b.n	895c <__aeabi_fdiv+0x14c>
    8878:	4f76      	ldr	r7, [pc, #472]	; (8a54 <__aeabi_fdiv+0x244>)
    887a:	0089      	lsls	r1, r1, #2
    887c:	587f      	ldr	r7, [r7, r1]
    887e:	46bf      	mov	pc, r7
    8880:	2e00      	cmp	r6, #0
    8882:	d13e      	bne.n	8902 <__aeabi_fdiv+0xf2>
    8884:	2208      	movs	r2, #8
    8886:	2302      	movs	r3, #2
    8888:	4691      	mov	r9, r2
    888a:	469b      	mov	fp, r3
    888c:	e7d9      	b.n	8842 <__aeabi_fdiv+0x32>
    888e:	465a      	mov	r2, fp
    8890:	1c34      	adds	r4, r6, #0
    8892:	46c2      	mov	sl, r8
    8894:	9201      	str	r2, [sp, #4]
    8896:	9901      	ldr	r1, [sp, #4]
    8898:	2902      	cmp	r1, #2
    889a:	d037      	beq.n	890c <__aeabi_fdiv+0xfc>
    889c:	2903      	cmp	r1, #3
    889e:	d100      	bne.n	88a2 <__aeabi_fdiv+0x92>
    88a0:	e0cf      	b.n	8a42 <__aeabi_fdiv+0x232>
    88a2:	2901      	cmp	r1, #1
    88a4:	d000      	beq.n	88a8 <__aeabi_fdiv+0x98>
    88a6:	e0ab      	b.n	8a00 <__aeabi_fdiv+0x1f0>
    88a8:	4653      	mov	r3, sl
    88aa:	400b      	ands	r3, r1
    88ac:	2200      	movs	r2, #0
    88ae:	2600      	movs	r6, #0
    88b0:	e032      	b.n	8918 <__aeabi_fdiv+0x108>
    88b2:	2e00      	cmp	r6, #0
    88b4:	d119      	bne.n	88ea <__aeabi_fdiv+0xda>
    88b6:	2104      	movs	r1, #4
    88b8:	2201      	movs	r2, #1
    88ba:	4689      	mov	r9, r1
    88bc:	4693      	mov	fp, r2
    88be:	e7c0      	b.n	8842 <__aeabi_fdiv+0x32>
    88c0:	1c22      	adds	r2, r4, #0
    88c2:	1e53      	subs	r3, r2, #1
    88c4:	419a      	sbcs	r2, r3
    88c6:	3202      	adds	r2, #2
    88c8:	9201      	str	r2, [sp, #4]
    88ca:	e7cb      	b.n	8864 <__aeabi_fdiv+0x54>
    88cc:	2701      	movs	r7, #1
    88ce:	9701      	str	r7, [sp, #4]
    88d0:	2c00      	cmp	r4, #0
    88d2:	d0c7      	beq.n	8864 <__aeabi_fdiv+0x54>
    88d4:	1c20      	adds	r0, r4, #0
    88d6:	f002 fbbf 	bl	b058 <__clzsi2>
    88da:	1f43      	subs	r3, r0, #5
    88dc:	409c      	lsls	r4, r3
    88de:	2376      	movs	r3, #118	; 0x76
    88e0:	425b      	negs	r3, r3
    88e2:	2100      	movs	r1, #0
    88e4:	1a18      	subs	r0, r3, r0
    88e6:	9101      	str	r1, [sp, #4]
    88e8:	e7bc      	b.n	8864 <__aeabi_fdiv+0x54>
    88ea:	1c30      	adds	r0, r6, #0
    88ec:	f002 fbb4 	bl	b058 <__clzsi2>
    88f0:	2576      	movs	r5, #118	; 0x76
    88f2:	1f43      	subs	r3, r0, #5
    88f4:	409e      	lsls	r6, r3
    88f6:	426d      	negs	r5, r5
    88f8:	2300      	movs	r3, #0
    88fa:	1a2d      	subs	r5, r5, r0
    88fc:	4699      	mov	r9, r3
    88fe:	469b      	mov	fp, r3
    8900:	e79f      	b.n	8842 <__aeabi_fdiv+0x32>
    8902:	230c      	movs	r3, #12
    8904:	2103      	movs	r1, #3
    8906:	4699      	mov	r9, r3
    8908:	468b      	mov	fp, r1
    890a:	e79a      	b.n	8842 <__aeabi_fdiv+0x32>
    890c:	46d4      	mov	ip, sl
    890e:	2301      	movs	r3, #1
    8910:	4667      	mov	r7, ip
    8912:	403b      	ands	r3, r7
    8914:	22ff      	movs	r2, #255	; 0xff
    8916:	2600      	movs	r6, #0
    8918:	0276      	lsls	r6, r6, #9
    891a:	05d2      	lsls	r2, r2, #23
    891c:	0a70      	lsrs	r0, r6, #9
    891e:	07db      	lsls	r3, r3, #31
    8920:	4310      	orrs	r0, r2
    8922:	4318      	orrs	r0, r3
    8924:	b005      	add	sp, #20
    8926:	bc3c      	pop	{r2, r3, r4, r5}
    8928:	4690      	mov	r8, r2
    892a:	4699      	mov	r9, r3
    892c:	46a2      	mov	sl, r4
    892e:	46ab      	mov	fp, r5
    8930:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8932:	2680      	movs	r6, #128	; 0x80
    8934:	2300      	movs	r3, #0
    8936:	03f6      	lsls	r6, r6, #15
    8938:	22ff      	movs	r2, #255	; 0xff
    893a:	e7ed      	b.n	8918 <__aeabi_fdiv+0x108>
    893c:	2200      	movs	r2, #0
    893e:	2600      	movs	r6, #0
    8940:	e7ea      	b.n	8918 <__aeabi_fdiv+0x108>
    8942:	2080      	movs	r0, #128	; 0x80
    8944:	03c0      	lsls	r0, r0, #15
    8946:	4206      	tst	r6, r0
    8948:	d03b      	beq.n	89c2 <__aeabi_fdiv+0x1b2>
    894a:	4204      	tst	r4, r0
    894c:	d139      	bne.n	89c2 <__aeabi_fdiv+0x1b2>
    894e:	1c06      	adds	r6, r0, #0
    8950:	4326      	orrs	r6, r4
    8952:	0276      	lsls	r6, r6, #9
    8954:	0a76      	lsrs	r6, r6, #9
    8956:	9b00      	ldr	r3, [sp, #0]
    8958:	22ff      	movs	r2, #255	; 0xff
    895a:	e7dd      	b.n	8918 <__aeabi_fdiv+0x108>
    895c:	1a28      	subs	r0, r5, r0
    895e:	9003      	str	r0, [sp, #12]
    8960:	0176      	lsls	r6, r6, #5
    8962:	0164      	lsls	r4, r4, #5
    8964:	42a6      	cmp	r6, r4
    8966:	d339      	bcc.n	89dc <__aeabi_fdiv+0x1cc>
    8968:	1b36      	subs	r6, r6, r4
    896a:	221a      	movs	r2, #26
    896c:	2301      	movs	r3, #1
    896e:	2001      	movs	r0, #1
    8970:	1c31      	adds	r1, r6, #0
    8972:	005b      	lsls	r3, r3, #1
    8974:	0076      	lsls	r6, r6, #1
    8976:	2900      	cmp	r1, #0
    8978:	db01      	blt.n	897e <__aeabi_fdiv+0x16e>
    897a:	42b4      	cmp	r4, r6
    897c:	d801      	bhi.n	8982 <__aeabi_fdiv+0x172>
    897e:	1b36      	subs	r6, r6, r4
    8980:	4303      	orrs	r3, r0
    8982:	3a01      	subs	r2, #1
    8984:	2a00      	cmp	r2, #0
    8986:	dcf3      	bgt.n	8970 <__aeabi_fdiv+0x160>
    8988:	1e74      	subs	r4, r6, #1
    898a:	41a6      	sbcs	r6, r4
    898c:	1c34      	adds	r4, r6, #0
    898e:	431c      	orrs	r4, r3
    8990:	9a03      	ldr	r2, [sp, #12]
    8992:	327f      	adds	r2, #127	; 0x7f
    8994:	2a00      	cmp	r2, #0
    8996:	dd27      	ble.n	89e8 <__aeabi_fdiv+0x1d8>
    8998:	0763      	lsls	r3, r4, #29
    899a:	d004      	beq.n	89a6 <__aeabi_fdiv+0x196>
    899c:	230f      	movs	r3, #15
    899e:	4023      	ands	r3, r4
    89a0:	2b04      	cmp	r3, #4
    89a2:	d000      	beq.n	89a6 <__aeabi_fdiv+0x196>
    89a4:	3404      	adds	r4, #4
    89a6:	0127      	lsls	r7, r4, #4
    89a8:	d503      	bpl.n	89b2 <__aeabi_fdiv+0x1a2>
    89aa:	4b2b      	ldr	r3, [pc, #172]	; (8a58 <__aeabi_fdiv+0x248>)
    89ac:	9a03      	ldr	r2, [sp, #12]
    89ae:	401c      	ands	r4, r3
    89b0:	3280      	adds	r2, #128	; 0x80
    89b2:	2afe      	cmp	r2, #254	; 0xfe
    89b4:	dd0b      	ble.n	89ce <__aeabi_fdiv+0x1be>
    89b6:	2301      	movs	r3, #1
    89b8:	4661      	mov	r1, ip
    89ba:	400b      	ands	r3, r1
    89bc:	22ff      	movs	r2, #255	; 0xff
    89be:	2600      	movs	r6, #0
    89c0:	e7aa      	b.n	8918 <__aeabi_fdiv+0x108>
    89c2:	4306      	orrs	r6, r0
    89c4:	0276      	lsls	r6, r6, #9
    89c6:	0a76      	lsrs	r6, r6, #9
    89c8:	4643      	mov	r3, r8
    89ca:	22ff      	movs	r2, #255	; 0xff
    89cc:	e7a4      	b.n	8918 <__aeabi_fdiv+0x108>
    89ce:	01a4      	lsls	r4, r4, #6
    89d0:	2301      	movs	r3, #1
    89d2:	4667      	mov	r7, ip
    89d4:	0a66      	lsrs	r6, r4, #9
    89d6:	b2d2      	uxtb	r2, r2
    89d8:	403b      	ands	r3, r7
    89da:	e79d      	b.n	8918 <__aeabi_fdiv+0x108>
    89dc:	9f03      	ldr	r7, [sp, #12]
    89de:	221b      	movs	r2, #27
    89e0:	3f01      	subs	r7, #1
    89e2:	9703      	str	r7, [sp, #12]
    89e4:	2300      	movs	r3, #0
    89e6:	e7c2      	b.n	896e <__aeabi_fdiv+0x15e>
    89e8:	237e      	movs	r3, #126	; 0x7e
    89ea:	9f03      	ldr	r7, [sp, #12]
    89ec:	425b      	negs	r3, r3
    89ee:	1bdb      	subs	r3, r3, r7
    89f0:	2b1b      	cmp	r3, #27
    89f2:	dd07      	ble.n	8a04 <__aeabi_fdiv+0x1f4>
    89f4:	2301      	movs	r3, #1
    89f6:	4661      	mov	r1, ip
    89f8:	400b      	ands	r3, r1
    89fa:	2200      	movs	r2, #0
    89fc:	2600      	movs	r6, #0
    89fe:	e78b      	b.n	8918 <__aeabi_fdiv+0x108>
    8a00:	46d4      	mov	ip, sl
    8a02:	e7c5      	b.n	8990 <__aeabi_fdiv+0x180>
    8a04:	1c22      	adds	r2, r4, #0
    8a06:	40da      	lsrs	r2, r3
    8a08:	9b03      	ldr	r3, [sp, #12]
    8a0a:	339e      	adds	r3, #158	; 0x9e
    8a0c:	409c      	lsls	r4, r3
    8a0e:	1c23      	adds	r3, r4, #0
    8a10:	1e5c      	subs	r4, r3, #1
    8a12:	41a3      	sbcs	r3, r4
    8a14:	4313      	orrs	r3, r2
    8a16:	075a      	lsls	r2, r3, #29
    8a18:	d004      	beq.n	8a24 <__aeabi_fdiv+0x214>
    8a1a:	220f      	movs	r2, #15
    8a1c:	401a      	ands	r2, r3
    8a1e:	2a04      	cmp	r2, #4
    8a20:	d000      	beq.n	8a24 <__aeabi_fdiv+0x214>
    8a22:	3304      	adds	r3, #4
    8a24:	015f      	lsls	r7, r3, #5
    8a26:	d505      	bpl.n	8a34 <__aeabi_fdiv+0x224>
    8a28:	2301      	movs	r3, #1
    8a2a:	4661      	mov	r1, ip
    8a2c:	400b      	ands	r3, r1
    8a2e:	2201      	movs	r2, #1
    8a30:	2600      	movs	r6, #0
    8a32:	e771      	b.n	8918 <__aeabi_fdiv+0x108>
    8a34:	019e      	lsls	r6, r3, #6
    8a36:	4662      	mov	r2, ip
    8a38:	2301      	movs	r3, #1
    8a3a:	4013      	ands	r3, r2
    8a3c:	0a76      	lsrs	r6, r6, #9
    8a3e:	2200      	movs	r2, #0
    8a40:	e76a      	b.n	8918 <__aeabi_fdiv+0x108>
    8a42:	2680      	movs	r6, #128	; 0x80
    8a44:	03f6      	lsls	r6, r6, #15
    8a46:	4326      	orrs	r6, r4
    8a48:	0276      	lsls	r6, r6, #9
    8a4a:	0a76      	lsrs	r6, r6, #9
    8a4c:	4653      	mov	r3, sl
    8a4e:	22ff      	movs	r2, #255	; 0xff
    8a50:	e762      	b.n	8918 <__aeabi_fdiv+0x108>
    8a52:	46c0      	nop			; (mov r8, r8)
    8a54:	0000b8a4 	.word	0x0000b8a4
    8a58:	f7ffffff 	.word	0xf7ffffff

00008a5c <__eqsf2>:
    8a5c:	024a      	lsls	r2, r1, #9
    8a5e:	0243      	lsls	r3, r0, #9
    8a60:	b570      	push	{r4, r5, r6, lr}
    8a62:	0a5c      	lsrs	r4, r3, #9
    8a64:	0a55      	lsrs	r5, r2, #9
    8a66:	0043      	lsls	r3, r0, #1
    8a68:	004a      	lsls	r2, r1, #1
    8a6a:	0e1b      	lsrs	r3, r3, #24
    8a6c:	0fc6      	lsrs	r6, r0, #31
    8a6e:	0e12      	lsrs	r2, r2, #24
    8a70:	0fc9      	lsrs	r1, r1, #31
    8a72:	2bff      	cmp	r3, #255	; 0xff
    8a74:	d005      	beq.n	8a82 <__eqsf2+0x26>
    8a76:	2aff      	cmp	r2, #255	; 0xff
    8a78:	d008      	beq.n	8a8c <__eqsf2+0x30>
    8a7a:	2001      	movs	r0, #1
    8a7c:	4293      	cmp	r3, r2
    8a7e:	d00b      	beq.n	8a98 <__eqsf2+0x3c>
    8a80:	bd70      	pop	{r4, r5, r6, pc}
    8a82:	2001      	movs	r0, #1
    8a84:	2c00      	cmp	r4, #0
    8a86:	d1fb      	bne.n	8a80 <__eqsf2+0x24>
    8a88:	2aff      	cmp	r2, #255	; 0xff
    8a8a:	d1f6      	bne.n	8a7a <__eqsf2+0x1e>
    8a8c:	2001      	movs	r0, #1
    8a8e:	2d00      	cmp	r5, #0
    8a90:	d1f6      	bne.n	8a80 <__eqsf2+0x24>
    8a92:	2001      	movs	r0, #1
    8a94:	4293      	cmp	r3, r2
    8a96:	d1f3      	bne.n	8a80 <__eqsf2+0x24>
    8a98:	42ac      	cmp	r4, r5
    8a9a:	d1f1      	bne.n	8a80 <__eqsf2+0x24>
    8a9c:	428e      	cmp	r6, r1
    8a9e:	d005      	beq.n	8aac <__eqsf2+0x50>
    8aa0:	2b00      	cmp	r3, #0
    8aa2:	d1ed      	bne.n	8a80 <__eqsf2+0x24>
    8aa4:	1c20      	adds	r0, r4, #0
    8aa6:	1e44      	subs	r4, r0, #1
    8aa8:	41a0      	sbcs	r0, r4
    8aaa:	e7e9      	b.n	8a80 <__eqsf2+0x24>
    8aac:	2000      	movs	r0, #0
    8aae:	e7e7      	b.n	8a80 <__eqsf2+0x24>

00008ab0 <__gesf2>:
    8ab0:	024a      	lsls	r2, r1, #9
    8ab2:	0243      	lsls	r3, r0, #9
    8ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
    8ab6:	0a5c      	lsrs	r4, r3, #9
    8ab8:	0a55      	lsrs	r5, r2, #9
    8aba:	0043      	lsls	r3, r0, #1
    8abc:	004a      	lsls	r2, r1, #1
    8abe:	0e1b      	lsrs	r3, r3, #24
    8ac0:	0fc6      	lsrs	r6, r0, #31
    8ac2:	0e12      	lsrs	r2, r2, #24
    8ac4:	0fc9      	lsrs	r1, r1, #31
    8ac6:	2bff      	cmp	r3, #255	; 0xff
    8ac8:	d031      	beq.n	8b2e <__gesf2+0x7e>
    8aca:	2aff      	cmp	r2, #255	; 0xff
    8acc:	d034      	beq.n	8b38 <__gesf2+0x88>
    8ace:	2b00      	cmp	r3, #0
    8ad0:	d116      	bne.n	8b00 <__gesf2+0x50>
    8ad2:	4260      	negs	r0, r4
    8ad4:	4160      	adcs	r0, r4
    8ad6:	4684      	mov	ip, r0
    8ad8:	2a00      	cmp	r2, #0
    8ada:	d014      	beq.n	8b06 <__gesf2+0x56>
    8adc:	2800      	cmp	r0, #0
    8ade:	d120      	bne.n	8b22 <__gesf2+0x72>
    8ae0:	428e      	cmp	r6, r1
    8ae2:	d117      	bne.n	8b14 <__gesf2+0x64>
    8ae4:	4293      	cmp	r3, r2
    8ae6:	dc15      	bgt.n	8b14 <__gesf2+0x64>
    8ae8:	db04      	blt.n	8af4 <__gesf2+0x44>
    8aea:	42ac      	cmp	r4, r5
    8aec:	d812      	bhi.n	8b14 <__gesf2+0x64>
    8aee:	2000      	movs	r0, #0
    8af0:	42ac      	cmp	r4, r5
    8af2:	d212      	bcs.n	8b1a <__gesf2+0x6a>
    8af4:	4270      	negs	r0, r6
    8af6:	4170      	adcs	r0, r6
    8af8:	4240      	negs	r0, r0
    8afa:	2301      	movs	r3, #1
    8afc:	4318      	orrs	r0, r3
    8afe:	e00c      	b.n	8b1a <__gesf2+0x6a>
    8b00:	2a00      	cmp	r2, #0
    8b02:	d1ed      	bne.n	8ae0 <__gesf2+0x30>
    8b04:	4694      	mov	ip, r2
    8b06:	426f      	negs	r7, r5
    8b08:	416f      	adcs	r7, r5
    8b0a:	4660      	mov	r0, ip
    8b0c:	2800      	cmp	r0, #0
    8b0e:	d105      	bne.n	8b1c <__gesf2+0x6c>
    8b10:	2f00      	cmp	r7, #0
    8b12:	d0e5      	beq.n	8ae0 <__gesf2+0x30>
    8b14:	4270      	negs	r0, r6
    8b16:	2301      	movs	r3, #1
    8b18:	4318      	orrs	r0, r3
    8b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b1c:	2000      	movs	r0, #0
    8b1e:	2f00      	cmp	r7, #0
    8b20:	d1fb      	bne.n	8b1a <__gesf2+0x6a>
    8b22:	4248      	negs	r0, r1
    8b24:	4148      	adcs	r0, r1
    8b26:	4240      	negs	r0, r0
    8b28:	2301      	movs	r3, #1
    8b2a:	4318      	orrs	r0, r3
    8b2c:	e7f5      	b.n	8b1a <__gesf2+0x6a>
    8b2e:	2c00      	cmp	r4, #0
    8b30:	d0cb      	beq.n	8aca <__gesf2+0x1a>
    8b32:	2002      	movs	r0, #2
    8b34:	4240      	negs	r0, r0
    8b36:	e7f0      	b.n	8b1a <__gesf2+0x6a>
    8b38:	2d00      	cmp	r5, #0
    8b3a:	d0c8      	beq.n	8ace <__gesf2+0x1e>
    8b3c:	e7f9      	b.n	8b32 <__gesf2+0x82>
    8b3e:	46c0      	nop			; (mov r8, r8)

00008b40 <__lesf2>:
    8b40:	024a      	lsls	r2, r1, #9
    8b42:	0243      	lsls	r3, r0, #9
    8b44:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b46:	0a5c      	lsrs	r4, r3, #9
    8b48:	0a55      	lsrs	r5, r2, #9
    8b4a:	0043      	lsls	r3, r0, #1
    8b4c:	004a      	lsls	r2, r1, #1
    8b4e:	0e1b      	lsrs	r3, r3, #24
    8b50:	0fc6      	lsrs	r6, r0, #31
    8b52:	0e12      	lsrs	r2, r2, #24
    8b54:	0fc9      	lsrs	r1, r1, #31
    8b56:	2bff      	cmp	r3, #255	; 0xff
    8b58:	d027      	beq.n	8baa <__lesf2+0x6a>
    8b5a:	2aff      	cmp	r2, #255	; 0xff
    8b5c:	d029      	beq.n	8bb2 <__lesf2+0x72>
    8b5e:	2b00      	cmp	r3, #0
    8b60:	d010      	beq.n	8b84 <__lesf2+0x44>
    8b62:	2a00      	cmp	r2, #0
    8b64:	d115      	bne.n	8b92 <__lesf2+0x52>
    8b66:	4694      	mov	ip, r2
    8b68:	426f      	negs	r7, r5
    8b6a:	416f      	adcs	r7, r5
    8b6c:	4660      	mov	r0, ip
    8b6e:	2800      	cmp	r0, #0
    8b70:	d015      	beq.n	8b9e <__lesf2+0x5e>
    8b72:	2000      	movs	r0, #0
    8b74:	2f00      	cmp	r7, #0
    8b76:	d104      	bne.n	8b82 <__lesf2+0x42>
    8b78:	4248      	negs	r0, r1
    8b7a:	4148      	adcs	r0, r1
    8b7c:	4240      	negs	r0, r0
    8b7e:	2301      	movs	r3, #1
    8b80:	4318      	orrs	r0, r3
    8b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b84:	4260      	negs	r0, r4
    8b86:	4160      	adcs	r0, r4
    8b88:	4684      	mov	ip, r0
    8b8a:	2a00      	cmp	r2, #0
    8b8c:	d0ec      	beq.n	8b68 <__lesf2+0x28>
    8b8e:	2800      	cmp	r0, #0
    8b90:	d1f2      	bne.n	8b78 <__lesf2+0x38>
    8b92:	428e      	cmp	r6, r1
    8b94:	d011      	beq.n	8bba <__lesf2+0x7a>
    8b96:	4270      	negs	r0, r6
    8b98:	2301      	movs	r3, #1
    8b9a:	4318      	orrs	r0, r3
    8b9c:	e7f1      	b.n	8b82 <__lesf2+0x42>
    8b9e:	2f00      	cmp	r7, #0
    8ba0:	d0f7      	beq.n	8b92 <__lesf2+0x52>
    8ba2:	4270      	negs	r0, r6
    8ba4:	2301      	movs	r3, #1
    8ba6:	4318      	orrs	r0, r3
    8ba8:	e7eb      	b.n	8b82 <__lesf2+0x42>
    8baa:	2002      	movs	r0, #2
    8bac:	2c00      	cmp	r4, #0
    8bae:	d1e8      	bne.n	8b82 <__lesf2+0x42>
    8bb0:	e7d3      	b.n	8b5a <__lesf2+0x1a>
    8bb2:	2002      	movs	r0, #2
    8bb4:	2d00      	cmp	r5, #0
    8bb6:	d1e4      	bne.n	8b82 <__lesf2+0x42>
    8bb8:	e7d1      	b.n	8b5e <__lesf2+0x1e>
    8bba:	4293      	cmp	r3, r2
    8bbc:	dceb      	bgt.n	8b96 <__lesf2+0x56>
    8bbe:	db04      	blt.n	8bca <__lesf2+0x8a>
    8bc0:	42ac      	cmp	r4, r5
    8bc2:	d8e8      	bhi.n	8b96 <__lesf2+0x56>
    8bc4:	2000      	movs	r0, #0
    8bc6:	42ac      	cmp	r4, r5
    8bc8:	d2db      	bcs.n	8b82 <__lesf2+0x42>
    8bca:	4270      	negs	r0, r6
    8bcc:	4170      	adcs	r0, r6
    8bce:	4240      	negs	r0, r0
    8bd0:	2301      	movs	r3, #1
    8bd2:	4318      	orrs	r0, r3
    8bd4:	e7d5      	b.n	8b82 <__lesf2+0x42>
    8bd6:	46c0      	nop			; (mov r8, r8)

00008bd8 <__aeabi_fmul>:
    8bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    8bda:	465f      	mov	r7, fp
    8bdc:	4656      	mov	r6, sl
    8bde:	464d      	mov	r5, r9
    8be0:	4644      	mov	r4, r8
    8be2:	b4f0      	push	{r4, r5, r6, r7}
    8be4:	0244      	lsls	r4, r0, #9
    8be6:	0046      	lsls	r6, r0, #1
    8be8:	b083      	sub	sp, #12
    8bea:	1c0f      	adds	r7, r1, #0
    8bec:	0a64      	lsrs	r4, r4, #9
    8bee:	0e36      	lsrs	r6, r6, #24
    8bf0:	0fc5      	lsrs	r5, r0, #31
    8bf2:	2e00      	cmp	r6, #0
    8bf4:	d041      	beq.n	8c7a <__aeabi_fmul+0xa2>
    8bf6:	2eff      	cmp	r6, #255	; 0xff
    8bf8:	d022      	beq.n	8c40 <__aeabi_fmul+0x68>
    8bfa:	2380      	movs	r3, #128	; 0x80
    8bfc:	041b      	lsls	r3, r3, #16
    8bfe:	2000      	movs	r0, #0
    8c00:	431c      	orrs	r4, r3
    8c02:	00e4      	lsls	r4, r4, #3
    8c04:	3e7f      	subs	r6, #127	; 0x7f
    8c06:	4682      	mov	sl, r0
    8c08:	4680      	mov	r8, r0
    8c0a:	1c39      	adds	r1, r7, #0
    8c0c:	004b      	lsls	r3, r1, #1
    8c0e:	027f      	lsls	r7, r7, #9
    8c10:	0fc9      	lsrs	r1, r1, #31
    8c12:	0a7f      	lsrs	r7, r7, #9
    8c14:	0e1b      	lsrs	r3, r3, #24
    8c16:	468b      	mov	fp, r1
    8c18:	d03b      	beq.n	8c92 <__aeabi_fmul+0xba>
    8c1a:	2bff      	cmp	r3, #255	; 0xff
    8c1c:	d034      	beq.n	8c88 <__aeabi_fmul+0xb0>
    8c1e:	2280      	movs	r2, #128	; 0x80
    8c20:	0412      	lsls	r2, r2, #16
    8c22:	4317      	orrs	r7, r2
    8c24:	00ff      	lsls	r7, r7, #3
    8c26:	3b7f      	subs	r3, #127	; 0x7f
    8c28:	2100      	movs	r1, #0
    8c2a:	465a      	mov	r2, fp
    8c2c:	406a      	eors	r2, r5
    8c2e:	9201      	str	r2, [sp, #4]
    8c30:	4652      	mov	r2, sl
    8c32:	430a      	orrs	r2, r1
    8c34:	2a0f      	cmp	r2, #15
    8c36:	d863      	bhi.n	8d00 <__aeabi_fmul+0x128>
    8c38:	487a      	ldr	r0, [pc, #488]	; (8e24 <__aeabi_fmul+0x24c>)
    8c3a:	0092      	lsls	r2, r2, #2
    8c3c:	5882      	ldr	r2, [r0, r2]
    8c3e:	4697      	mov	pc, r2
    8c40:	2c00      	cmp	r4, #0
    8c42:	d13f      	bne.n	8cc4 <__aeabi_fmul+0xec>
    8c44:	2208      	movs	r2, #8
    8c46:	2302      	movs	r3, #2
    8c48:	4692      	mov	sl, r2
    8c4a:	4698      	mov	r8, r3
    8c4c:	e7dd      	b.n	8c0a <__aeabi_fmul+0x32>
    8c4e:	9501      	str	r5, [sp, #4]
    8c50:	4640      	mov	r0, r8
    8c52:	2802      	cmp	r0, #2
    8c54:	d12a      	bne.n	8cac <__aeabi_fmul+0xd4>
    8c56:	9a01      	ldr	r2, [sp, #4]
    8c58:	2501      	movs	r5, #1
    8c5a:	4015      	ands	r5, r2
    8c5c:	23ff      	movs	r3, #255	; 0xff
    8c5e:	2400      	movs	r4, #0
    8c60:	0264      	lsls	r4, r4, #9
    8c62:	05db      	lsls	r3, r3, #23
    8c64:	0a60      	lsrs	r0, r4, #9
    8c66:	07ed      	lsls	r5, r5, #31
    8c68:	4318      	orrs	r0, r3
    8c6a:	4328      	orrs	r0, r5
    8c6c:	b003      	add	sp, #12
    8c6e:	bc3c      	pop	{r2, r3, r4, r5}
    8c70:	4690      	mov	r8, r2
    8c72:	4699      	mov	r9, r3
    8c74:	46a2      	mov	sl, r4
    8c76:	46ab      	mov	fp, r5
    8c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8c7a:	2c00      	cmp	r4, #0
    8c7c:	d127      	bne.n	8cce <__aeabi_fmul+0xf6>
    8c7e:	2004      	movs	r0, #4
    8c80:	2201      	movs	r2, #1
    8c82:	4682      	mov	sl, r0
    8c84:	4690      	mov	r8, r2
    8c86:	e7c0      	b.n	8c0a <__aeabi_fmul+0x32>
    8c88:	1c39      	adds	r1, r7, #0
    8c8a:	1e4a      	subs	r2, r1, #1
    8c8c:	4191      	sbcs	r1, r2
    8c8e:	3102      	adds	r1, #2
    8c90:	e7cb      	b.n	8c2a <__aeabi_fmul+0x52>
    8c92:	2101      	movs	r1, #1
    8c94:	2f00      	cmp	r7, #0
    8c96:	d0c8      	beq.n	8c2a <__aeabi_fmul+0x52>
    8c98:	1c38      	adds	r0, r7, #0
    8c9a:	f002 f9dd 	bl	b058 <__clzsi2>
    8c9e:	1f43      	subs	r3, r0, #5
    8ca0:	409f      	lsls	r7, r3
    8ca2:	2376      	movs	r3, #118	; 0x76
    8ca4:	425b      	negs	r3, r3
    8ca6:	1a1b      	subs	r3, r3, r0
    8ca8:	2100      	movs	r1, #0
    8caa:	e7be      	b.n	8c2a <__aeabi_fmul+0x52>
    8cac:	2803      	cmp	r0, #3
    8cae:	d100      	bne.n	8cb2 <__aeabi_fmul+0xda>
    8cb0:	e0ae      	b.n	8e10 <__aeabi_fmul+0x238>
    8cb2:	2801      	cmp	r0, #1
    8cb4:	d14f      	bne.n	8d56 <__aeabi_fmul+0x17e>
    8cb6:	9801      	ldr	r0, [sp, #4]
    8cb8:	4642      	mov	r2, r8
    8cba:	4010      	ands	r0, r2
    8cbc:	b2c5      	uxtb	r5, r0
    8cbe:	2300      	movs	r3, #0
    8cc0:	2400      	movs	r4, #0
    8cc2:	e7cd      	b.n	8c60 <__aeabi_fmul+0x88>
    8cc4:	230c      	movs	r3, #12
    8cc6:	2003      	movs	r0, #3
    8cc8:	469a      	mov	sl, r3
    8cca:	4680      	mov	r8, r0
    8ccc:	e79d      	b.n	8c0a <__aeabi_fmul+0x32>
    8cce:	1c20      	adds	r0, r4, #0
    8cd0:	f002 f9c2 	bl	b058 <__clzsi2>
    8cd4:	2676      	movs	r6, #118	; 0x76
    8cd6:	1f43      	subs	r3, r0, #5
    8cd8:	409c      	lsls	r4, r3
    8cda:	4276      	negs	r6, r6
    8cdc:	2300      	movs	r3, #0
    8cde:	1a36      	subs	r6, r6, r0
    8ce0:	469a      	mov	sl, r3
    8ce2:	4698      	mov	r8, r3
    8ce4:	e791      	b.n	8c0a <__aeabi_fmul+0x32>
    8ce6:	2480      	movs	r4, #128	; 0x80
    8ce8:	2500      	movs	r5, #0
    8cea:	03e4      	lsls	r4, r4, #15
    8cec:	23ff      	movs	r3, #255	; 0xff
    8cee:	e7b7      	b.n	8c60 <__aeabi_fmul+0x88>
    8cf0:	465b      	mov	r3, fp
    8cf2:	1c3c      	adds	r4, r7, #0
    8cf4:	9301      	str	r3, [sp, #4]
    8cf6:	4688      	mov	r8, r1
    8cf8:	e7aa      	b.n	8c50 <__aeabi_fmul+0x78>
    8cfa:	1c3c      	adds	r4, r7, #0
    8cfc:	4688      	mov	r8, r1
    8cfe:	e7a7      	b.n	8c50 <__aeabi_fmul+0x78>
    8d00:	0c25      	lsrs	r5, r4, #16
    8d02:	0424      	lsls	r4, r4, #16
    8d04:	0c3a      	lsrs	r2, r7, #16
    8d06:	0c24      	lsrs	r4, r4, #16
    8d08:	043f      	lsls	r7, r7, #16
    8d0a:	18f6      	adds	r6, r6, r3
    8d0c:	0c3f      	lsrs	r7, r7, #16
    8d0e:	1c21      	adds	r1, r4, #0
    8d10:	1c23      	adds	r3, r4, #0
    8d12:	4379      	muls	r1, r7
    8d14:	4353      	muls	r3, r2
    8d16:	436f      	muls	r7, r5
    8d18:	4355      	muls	r5, r2
    8d1a:	18fb      	adds	r3, r7, r3
    8d1c:	0c0a      	lsrs	r2, r1, #16
    8d1e:	189b      	adds	r3, r3, r2
    8d20:	46b1      	mov	r9, r6
    8d22:	429f      	cmp	r7, r3
    8d24:	d902      	bls.n	8d2c <__aeabi_fmul+0x154>
    8d26:	2280      	movs	r2, #128	; 0x80
    8d28:	0252      	lsls	r2, r2, #9
    8d2a:	18ad      	adds	r5, r5, r2
    8d2c:	0409      	lsls	r1, r1, #16
    8d2e:	041a      	lsls	r2, r3, #16
    8d30:	0c09      	lsrs	r1, r1, #16
    8d32:	1852      	adds	r2, r2, r1
    8d34:	0194      	lsls	r4, r2, #6
    8d36:	0c1b      	lsrs	r3, r3, #16
    8d38:	1e61      	subs	r1, r4, #1
    8d3a:	418c      	sbcs	r4, r1
    8d3c:	0e92      	lsrs	r2, r2, #26
    8d3e:	18ed      	adds	r5, r5, r3
    8d40:	4314      	orrs	r4, r2
    8d42:	01ad      	lsls	r5, r5, #6
    8d44:	432c      	orrs	r4, r5
    8d46:	0123      	lsls	r3, r4, #4
    8d48:	d505      	bpl.n	8d56 <__aeabi_fmul+0x17e>
    8d4a:	2201      	movs	r2, #1
    8d4c:	0863      	lsrs	r3, r4, #1
    8d4e:	2001      	movs	r0, #1
    8d50:	4014      	ands	r4, r2
    8d52:	4481      	add	r9, r0
    8d54:	431c      	orrs	r4, r3
    8d56:	464b      	mov	r3, r9
    8d58:	337f      	adds	r3, #127	; 0x7f
    8d5a:	2b00      	cmp	r3, #0
    8d5c:	dd2d      	ble.n	8dba <__aeabi_fmul+0x1e2>
    8d5e:	0760      	lsls	r0, r4, #29
    8d60:	d004      	beq.n	8d6c <__aeabi_fmul+0x194>
    8d62:	220f      	movs	r2, #15
    8d64:	4022      	ands	r2, r4
    8d66:	2a04      	cmp	r2, #4
    8d68:	d000      	beq.n	8d6c <__aeabi_fmul+0x194>
    8d6a:	3404      	adds	r4, #4
    8d6c:	0122      	lsls	r2, r4, #4
    8d6e:	d503      	bpl.n	8d78 <__aeabi_fmul+0x1a0>
    8d70:	4b2d      	ldr	r3, [pc, #180]	; (8e28 <__aeabi_fmul+0x250>)
    8d72:	401c      	ands	r4, r3
    8d74:	464b      	mov	r3, r9
    8d76:	3380      	adds	r3, #128	; 0x80
    8d78:	2bfe      	cmp	r3, #254	; 0xfe
    8d7a:	dd17      	ble.n	8dac <__aeabi_fmul+0x1d4>
    8d7c:	9b01      	ldr	r3, [sp, #4]
    8d7e:	2501      	movs	r5, #1
    8d80:	401d      	ands	r5, r3
    8d82:	2400      	movs	r4, #0
    8d84:	23ff      	movs	r3, #255	; 0xff
    8d86:	e76b      	b.n	8c60 <__aeabi_fmul+0x88>
    8d88:	2080      	movs	r0, #128	; 0x80
    8d8a:	03c0      	lsls	r0, r0, #15
    8d8c:	4204      	tst	r4, r0
    8d8e:	d008      	beq.n	8da2 <__aeabi_fmul+0x1ca>
    8d90:	4207      	tst	r7, r0
    8d92:	d106      	bne.n	8da2 <__aeabi_fmul+0x1ca>
    8d94:	1c04      	adds	r4, r0, #0
    8d96:	433c      	orrs	r4, r7
    8d98:	0264      	lsls	r4, r4, #9
    8d9a:	0a64      	lsrs	r4, r4, #9
    8d9c:	465d      	mov	r5, fp
    8d9e:	23ff      	movs	r3, #255	; 0xff
    8da0:	e75e      	b.n	8c60 <__aeabi_fmul+0x88>
    8da2:	4304      	orrs	r4, r0
    8da4:	0264      	lsls	r4, r4, #9
    8da6:	0a64      	lsrs	r4, r4, #9
    8da8:	23ff      	movs	r3, #255	; 0xff
    8daa:	e759      	b.n	8c60 <__aeabi_fmul+0x88>
    8dac:	9801      	ldr	r0, [sp, #4]
    8dae:	01a4      	lsls	r4, r4, #6
    8db0:	2501      	movs	r5, #1
    8db2:	0a64      	lsrs	r4, r4, #9
    8db4:	b2db      	uxtb	r3, r3
    8db6:	4005      	ands	r5, r0
    8db8:	e752      	b.n	8c60 <__aeabi_fmul+0x88>
    8dba:	237e      	movs	r3, #126	; 0x7e
    8dbc:	425b      	negs	r3, r3
    8dbe:	464a      	mov	r2, r9
    8dc0:	1a9b      	subs	r3, r3, r2
    8dc2:	2b1b      	cmp	r3, #27
    8dc4:	dd05      	ble.n	8dd2 <__aeabi_fmul+0x1fa>
    8dc6:	9b01      	ldr	r3, [sp, #4]
    8dc8:	2501      	movs	r5, #1
    8dca:	401d      	ands	r5, r3
    8dcc:	2400      	movs	r4, #0
    8dce:	2300      	movs	r3, #0
    8dd0:	e746      	b.n	8c60 <__aeabi_fmul+0x88>
    8dd2:	1c22      	adds	r2, r4, #0
    8dd4:	40da      	lsrs	r2, r3
    8dd6:	464b      	mov	r3, r9
    8dd8:	339e      	adds	r3, #158	; 0x9e
    8dda:	409c      	lsls	r4, r3
    8ddc:	1c23      	adds	r3, r4, #0
    8dde:	1e5c      	subs	r4, r3, #1
    8de0:	41a3      	sbcs	r3, r4
    8de2:	4313      	orrs	r3, r2
    8de4:	0758      	lsls	r0, r3, #29
    8de6:	d004      	beq.n	8df2 <__aeabi_fmul+0x21a>
    8de8:	220f      	movs	r2, #15
    8dea:	401a      	ands	r2, r3
    8dec:	2a04      	cmp	r2, #4
    8dee:	d000      	beq.n	8df2 <__aeabi_fmul+0x21a>
    8df0:	3304      	adds	r3, #4
    8df2:	015a      	lsls	r2, r3, #5
    8df4:	d505      	bpl.n	8e02 <__aeabi_fmul+0x22a>
    8df6:	9b01      	ldr	r3, [sp, #4]
    8df8:	2501      	movs	r5, #1
    8dfa:	401d      	ands	r5, r3
    8dfc:	2400      	movs	r4, #0
    8dfe:	2301      	movs	r3, #1
    8e00:	e72e      	b.n	8c60 <__aeabi_fmul+0x88>
    8e02:	9801      	ldr	r0, [sp, #4]
    8e04:	019c      	lsls	r4, r3, #6
    8e06:	2501      	movs	r5, #1
    8e08:	0a64      	lsrs	r4, r4, #9
    8e0a:	4005      	ands	r5, r0
    8e0c:	2300      	movs	r3, #0
    8e0e:	e727      	b.n	8c60 <__aeabi_fmul+0x88>
    8e10:	2780      	movs	r7, #128	; 0x80
    8e12:	03ff      	lsls	r7, r7, #15
    8e14:	9b01      	ldr	r3, [sp, #4]
    8e16:	433c      	orrs	r4, r7
    8e18:	0264      	lsls	r4, r4, #9
    8e1a:	2501      	movs	r5, #1
    8e1c:	401d      	ands	r5, r3
    8e1e:	0a64      	lsrs	r4, r4, #9
    8e20:	23ff      	movs	r3, #255	; 0xff
    8e22:	e71d      	b.n	8c60 <__aeabi_fmul+0x88>
    8e24:	0000b8e4 	.word	0x0000b8e4
    8e28:	f7ffffff 	.word	0xf7ffffff

00008e2c <__aeabi_fsub>:
    8e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8e2e:	0fc2      	lsrs	r2, r0, #31
    8e30:	0243      	lsls	r3, r0, #9
    8e32:	0044      	lsls	r4, r0, #1
    8e34:	024d      	lsls	r5, r1, #9
    8e36:	0048      	lsls	r0, r1, #1
    8e38:	0e24      	lsrs	r4, r4, #24
    8e3a:	1c16      	adds	r6, r2, #0
    8e3c:	099b      	lsrs	r3, r3, #6
    8e3e:	0e00      	lsrs	r0, r0, #24
    8e40:	0fc9      	lsrs	r1, r1, #31
    8e42:	09ad      	lsrs	r5, r5, #6
    8e44:	28ff      	cmp	r0, #255	; 0xff
    8e46:	d100      	bne.n	8e4a <__aeabi_fsub+0x1e>
    8e48:	e083      	b.n	8f52 <__aeabi_fsub+0x126>
    8e4a:	2701      	movs	r7, #1
    8e4c:	4079      	eors	r1, r7
    8e4e:	428a      	cmp	r2, r1
    8e50:	d05c      	beq.n	8f0c <__aeabi_fsub+0xe0>
    8e52:	1a22      	subs	r2, r4, r0
    8e54:	2a00      	cmp	r2, #0
    8e56:	dc00      	bgt.n	8e5a <__aeabi_fsub+0x2e>
    8e58:	e08e      	b.n	8f78 <__aeabi_fsub+0x14c>
    8e5a:	2800      	cmp	r0, #0
    8e5c:	d11e      	bne.n	8e9c <__aeabi_fsub+0x70>
    8e5e:	2d00      	cmp	r5, #0
    8e60:	d000      	beq.n	8e64 <__aeabi_fsub+0x38>
    8e62:	e07a      	b.n	8f5a <__aeabi_fsub+0x12e>
    8e64:	0758      	lsls	r0, r3, #29
    8e66:	d004      	beq.n	8e72 <__aeabi_fsub+0x46>
    8e68:	220f      	movs	r2, #15
    8e6a:	401a      	ands	r2, r3
    8e6c:	2a04      	cmp	r2, #4
    8e6e:	d000      	beq.n	8e72 <__aeabi_fsub+0x46>
    8e70:	3304      	adds	r3, #4
    8e72:	2180      	movs	r1, #128	; 0x80
    8e74:	04c9      	lsls	r1, r1, #19
    8e76:	2201      	movs	r2, #1
    8e78:	4019      	ands	r1, r3
    8e7a:	4032      	ands	r2, r6
    8e7c:	2900      	cmp	r1, #0
    8e7e:	d03a      	beq.n	8ef6 <__aeabi_fsub+0xca>
    8e80:	3401      	adds	r4, #1
    8e82:	2cff      	cmp	r4, #255	; 0xff
    8e84:	d100      	bne.n	8e88 <__aeabi_fsub+0x5c>
    8e86:	e083      	b.n	8f90 <__aeabi_fsub+0x164>
    8e88:	019b      	lsls	r3, r3, #6
    8e8a:	0a5b      	lsrs	r3, r3, #9
    8e8c:	025b      	lsls	r3, r3, #9
    8e8e:	b2e4      	uxtb	r4, r4
    8e90:	05e4      	lsls	r4, r4, #23
    8e92:	0a58      	lsrs	r0, r3, #9
    8e94:	07d2      	lsls	r2, r2, #31
    8e96:	4320      	orrs	r0, r4
    8e98:	4310      	orrs	r0, r2
    8e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8e9c:	2cff      	cmp	r4, #255	; 0xff
    8e9e:	d0e1      	beq.n	8e64 <__aeabi_fsub+0x38>
    8ea0:	2180      	movs	r1, #128	; 0x80
    8ea2:	04c9      	lsls	r1, r1, #19
    8ea4:	430d      	orrs	r5, r1
    8ea6:	2a1b      	cmp	r2, #27
    8ea8:	dd00      	ble.n	8eac <__aeabi_fsub+0x80>
    8eaa:	e131      	b.n	9110 <__aeabi_fsub+0x2e4>
    8eac:	1c29      	adds	r1, r5, #0
    8eae:	2020      	movs	r0, #32
    8eb0:	40d1      	lsrs	r1, r2
    8eb2:	1a82      	subs	r2, r0, r2
    8eb4:	4095      	lsls	r5, r2
    8eb6:	1e6a      	subs	r2, r5, #1
    8eb8:	4195      	sbcs	r5, r2
    8eba:	430d      	orrs	r5, r1
    8ebc:	1b5b      	subs	r3, r3, r5
    8ebe:	0158      	lsls	r0, r3, #5
    8ec0:	d5d0      	bpl.n	8e64 <__aeabi_fsub+0x38>
    8ec2:	019b      	lsls	r3, r3, #6
    8ec4:	099f      	lsrs	r7, r3, #6
    8ec6:	1c38      	adds	r0, r7, #0
    8ec8:	f002 f8c6 	bl	b058 <__clzsi2>
    8ecc:	1f42      	subs	r2, r0, #5
    8ece:	4097      	lsls	r7, r2
    8ed0:	4294      	cmp	r4, r2
    8ed2:	dc5f      	bgt.n	8f94 <__aeabi_fsub+0x168>
    8ed4:	1b14      	subs	r4, r2, r4
    8ed6:	231f      	movs	r3, #31
    8ed8:	1b1b      	subs	r3, r3, r4
    8eda:	1c3a      	adds	r2, r7, #0
    8edc:	409f      	lsls	r7, r3
    8ede:	1c61      	adds	r1, r4, #1
    8ee0:	1c3b      	adds	r3, r7, #0
    8ee2:	40ca      	lsrs	r2, r1
    8ee4:	1e5f      	subs	r7, r3, #1
    8ee6:	41bb      	sbcs	r3, r7
    8ee8:	4313      	orrs	r3, r2
    8eea:	2400      	movs	r4, #0
    8eec:	e7ba      	b.n	8e64 <__aeabi_fsub+0x38>
    8eee:	1e13      	subs	r3, r2, #0
    8ef0:	d1b8      	bne.n	8e64 <__aeabi_fsub+0x38>
    8ef2:	2300      	movs	r3, #0
    8ef4:	2200      	movs	r2, #0
    8ef6:	08db      	lsrs	r3, r3, #3
    8ef8:	2cff      	cmp	r4, #255	; 0xff
    8efa:	d104      	bne.n	8f06 <__aeabi_fsub+0xda>
    8efc:	2b00      	cmp	r3, #0
    8efe:	d047      	beq.n	8f90 <__aeabi_fsub+0x164>
    8f00:	2080      	movs	r0, #128	; 0x80
    8f02:	03c0      	lsls	r0, r0, #15
    8f04:	4303      	orrs	r3, r0
    8f06:	025b      	lsls	r3, r3, #9
    8f08:	0a5b      	lsrs	r3, r3, #9
    8f0a:	e7bf      	b.n	8e8c <__aeabi_fsub+0x60>
    8f0c:	1a21      	subs	r1, r4, r0
    8f0e:	2900      	cmp	r1, #0
    8f10:	dd44      	ble.n	8f9c <__aeabi_fsub+0x170>
    8f12:	2800      	cmp	r0, #0
    8f14:	d027      	beq.n	8f66 <__aeabi_fsub+0x13a>
    8f16:	2cff      	cmp	r4, #255	; 0xff
    8f18:	d0a4      	beq.n	8e64 <__aeabi_fsub+0x38>
    8f1a:	2080      	movs	r0, #128	; 0x80
    8f1c:	04c0      	lsls	r0, r0, #19
    8f1e:	4305      	orrs	r5, r0
    8f20:	291b      	cmp	r1, #27
    8f22:	dd00      	ble.n	8f26 <__aeabi_fsub+0xfa>
    8f24:	e0f2      	b.n	910c <__aeabi_fsub+0x2e0>
    8f26:	1c28      	adds	r0, r5, #0
    8f28:	2720      	movs	r7, #32
    8f2a:	40c8      	lsrs	r0, r1
    8f2c:	1a79      	subs	r1, r7, r1
    8f2e:	408d      	lsls	r5, r1
    8f30:	1e69      	subs	r1, r5, #1
    8f32:	418d      	sbcs	r5, r1
    8f34:	4305      	orrs	r5, r0
    8f36:	195b      	adds	r3, r3, r5
    8f38:	0159      	lsls	r1, r3, #5
    8f3a:	d400      	bmi.n	8f3e <__aeabi_fsub+0x112>
    8f3c:	e792      	b.n	8e64 <__aeabi_fsub+0x38>
    8f3e:	3401      	adds	r4, #1
    8f40:	2cff      	cmp	r4, #255	; 0xff
    8f42:	d059      	beq.n	8ff8 <__aeabi_fsub+0x1cc>
    8f44:	4973      	ldr	r1, [pc, #460]	; (9114 <__aeabi_fsub+0x2e8>)
    8f46:	2201      	movs	r2, #1
    8f48:	401a      	ands	r2, r3
    8f4a:	400b      	ands	r3, r1
    8f4c:	085b      	lsrs	r3, r3, #1
    8f4e:	4313      	orrs	r3, r2
    8f50:	e788      	b.n	8e64 <__aeabi_fsub+0x38>
    8f52:	2d00      	cmp	r5, #0
    8f54:	d000      	beq.n	8f58 <__aeabi_fsub+0x12c>
    8f56:	e77a      	b.n	8e4e <__aeabi_fsub+0x22>
    8f58:	e777      	b.n	8e4a <__aeabi_fsub+0x1e>
    8f5a:	3a01      	subs	r2, #1
    8f5c:	2a00      	cmp	r2, #0
    8f5e:	d0ad      	beq.n	8ebc <__aeabi_fsub+0x90>
    8f60:	2cff      	cmp	r4, #255	; 0xff
    8f62:	d1a0      	bne.n	8ea6 <__aeabi_fsub+0x7a>
    8f64:	e77e      	b.n	8e64 <__aeabi_fsub+0x38>
    8f66:	2d00      	cmp	r5, #0
    8f68:	d100      	bne.n	8f6c <__aeabi_fsub+0x140>
    8f6a:	e77b      	b.n	8e64 <__aeabi_fsub+0x38>
    8f6c:	3901      	subs	r1, #1
    8f6e:	2900      	cmp	r1, #0
    8f70:	d0e1      	beq.n	8f36 <__aeabi_fsub+0x10a>
    8f72:	2cff      	cmp	r4, #255	; 0xff
    8f74:	d1d4      	bne.n	8f20 <__aeabi_fsub+0xf4>
    8f76:	e775      	b.n	8e64 <__aeabi_fsub+0x38>
    8f78:	2a00      	cmp	r2, #0
    8f7a:	d11b      	bne.n	8fb4 <__aeabi_fsub+0x188>
    8f7c:	1c62      	adds	r2, r4, #1
    8f7e:	b2d2      	uxtb	r2, r2
    8f80:	2a01      	cmp	r2, #1
    8f82:	dd4b      	ble.n	901c <__aeabi_fsub+0x1f0>
    8f84:	1b5f      	subs	r7, r3, r5
    8f86:	017a      	lsls	r2, r7, #5
    8f88:	d523      	bpl.n	8fd2 <__aeabi_fsub+0x1a6>
    8f8a:	1aef      	subs	r7, r5, r3
    8f8c:	1c0e      	adds	r6, r1, #0
    8f8e:	e79a      	b.n	8ec6 <__aeabi_fsub+0x9a>
    8f90:	2300      	movs	r3, #0
    8f92:	e77b      	b.n	8e8c <__aeabi_fsub+0x60>
    8f94:	4b5f      	ldr	r3, [pc, #380]	; (9114 <__aeabi_fsub+0x2e8>)
    8f96:	1aa4      	subs	r4, r4, r2
    8f98:	403b      	ands	r3, r7
    8f9a:	e763      	b.n	8e64 <__aeabi_fsub+0x38>
    8f9c:	2900      	cmp	r1, #0
    8f9e:	d146      	bne.n	902e <__aeabi_fsub+0x202>
    8fa0:	1c61      	adds	r1, r4, #1
    8fa2:	b2c8      	uxtb	r0, r1
    8fa4:	2801      	cmp	r0, #1
    8fa6:	dd29      	ble.n	8ffc <__aeabi_fsub+0x1d0>
    8fa8:	29ff      	cmp	r1, #255	; 0xff
    8faa:	d024      	beq.n	8ff6 <__aeabi_fsub+0x1ca>
    8fac:	18eb      	adds	r3, r5, r3
    8fae:	085b      	lsrs	r3, r3, #1
    8fb0:	1c0c      	adds	r4, r1, #0
    8fb2:	e757      	b.n	8e64 <__aeabi_fsub+0x38>
    8fb4:	2c00      	cmp	r4, #0
    8fb6:	d013      	beq.n	8fe0 <__aeabi_fsub+0x1b4>
    8fb8:	28ff      	cmp	r0, #255	; 0xff
    8fba:	d018      	beq.n	8fee <__aeabi_fsub+0x1c2>
    8fbc:	2480      	movs	r4, #128	; 0x80
    8fbe:	04e4      	lsls	r4, r4, #19
    8fc0:	4252      	negs	r2, r2
    8fc2:	4323      	orrs	r3, r4
    8fc4:	2a1b      	cmp	r2, #27
    8fc6:	dd4d      	ble.n	9064 <__aeabi_fsub+0x238>
    8fc8:	2301      	movs	r3, #1
    8fca:	1aeb      	subs	r3, r5, r3
    8fcc:	1c04      	adds	r4, r0, #0
    8fce:	1c0e      	adds	r6, r1, #0
    8fd0:	e775      	b.n	8ebe <__aeabi_fsub+0x92>
    8fd2:	2f00      	cmp	r7, #0
    8fd4:	d000      	beq.n	8fd8 <__aeabi_fsub+0x1ac>
    8fd6:	e776      	b.n	8ec6 <__aeabi_fsub+0x9a>
    8fd8:	2300      	movs	r3, #0
    8fda:	2200      	movs	r2, #0
    8fdc:	2400      	movs	r4, #0
    8fde:	e78a      	b.n	8ef6 <__aeabi_fsub+0xca>
    8fe0:	2b00      	cmp	r3, #0
    8fe2:	d03b      	beq.n	905c <__aeabi_fsub+0x230>
    8fe4:	43d2      	mvns	r2, r2
    8fe6:	2a00      	cmp	r2, #0
    8fe8:	d0ef      	beq.n	8fca <__aeabi_fsub+0x19e>
    8fea:	28ff      	cmp	r0, #255	; 0xff
    8fec:	d1ea      	bne.n	8fc4 <__aeabi_fsub+0x198>
    8fee:	1c2b      	adds	r3, r5, #0
    8ff0:	24ff      	movs	r4, #255	; 0xff
    8ff2:	1c0e      	adds	r6, r1, #0
    8ff4:	e736      	b.n	8e64 <__aeabi_fsub+0x38>
    8ff6:	24ff      	movs	r4, #255	; 0xff
    8ff8:	2300      	movs	r3, #0
    8ffa:	e77c      	b.n	8ef6 <__aeabi_fsub+0xca>
    8ffc:	2c00      	cmp	r4, #0
    8ffe:	d15c      	bne.n	90ba <__aeabi_fsub+0x28e>
    9000:	2b00      	cmp	r3, #0
    9002:	d100      	bne.n	9006 <__aeabi_fsub+0x1da>
    9004:	e080      	b.n	9108 <__aeabi_fsub+0x2dc>
    9006:	2d00      	cmp	r5, #0
    9008:	d100      	bne.n	900c <__aeabi_fsub+0x1e0>
    900a:	e72b      	b.n	8e64 <__aeabi_fsub+0x38>
    900c:	195b      	adds	r3, r3, r5
    900e:	0158      	lsls	r0, r3, #5
    9010:	d400      	bmi.n	9014 <__aeabi_fsub+0x1e8>
    9012:	e727      	b.n	8e64 <__aeabi_fsub+0x38>
    9014:	4a3f      	ldr	r2, [pc, #252]	; (9114 <__aeabi_fsub+0x2e8>)
    9016:	2401      	movs	r4, #1
    9018:	4013      	ands	r3, r2
    901a:	e723      	b.n	8e64 <__aeabi_fsub+0x38>
    901c:	2c00      	cmp	r4, #0
    901e:	d115      	bne.n	904c <__aeabi_fsub+0x220>
    9020:	2b00      	cmp	r3, #0
    9022:	d140      	bne.n	90a6 <__aeabi_fsub+0x27a>
    9024:	2d00      	cmp	r5, #0
    9026:	d063      	beq.n	90f0 <__aeabi_fsub+0x2c4>
    9028:	1c2b      	adds	r3, r5, #0
    902a:	1c0e      	adds	r6, r1, #0
    902c:	e71a      	b.n	8e64 <__aeabi_fsub+0x38>
    902e:	2c00      	cmp	r4, #0
    9030:	d121      	bne.n	9076 <__aeabi_fsub+0x24a>
    9032:	2b00      	cmp	r3, #0
    9034:	d054      	beq.n	90e0 <__aeabi_fsub+0x2b4>
    9036:	43c9      	mvns	r1, r1
    9038:	2900      	cmp	r1, #0
    903a:	d004      	beq.n	9046 <__aeabi_fsub+0x21a>
    903c:	28ff      	cmp	r0, #255	; 0xff
    903e:	d04c      	beq.n	90da <__aeabi_fsub+0x2ae>
    9040:	291b      	cmp	r1, #27
    9042:	dd58      	ble.n	90f6 <__aeabi_fsub+0x2ca>
    9044:	2301      	movs	r3, #1
    9046:	195b      	adds	r3, r3, r5
    9048:	1c04      	adds	r4, r0, #0
    904a:	e775      	b.n	8f38 <__aeabi_fsub+0x10c>
    904c:	2b00      	cmp	r3, #0
    904e:	d119      	bne.n	9084 <__aeabi_fsub+0x258>
    9050:	2d00      	cmp	r5, #0
    9052:	d048      	beq.n	90e6 <__aeabi_fsub+0x2ba>
    9054:	1c2b      	adds	r3, r5, #0
    9056:	1c0e      	adds	r6, r1, #0
    9058:	24ff      	movs	r4, #255	; 0xff
    905a:	e703      	b.n	8e64 <__aeabi_fsub+0x38>
    905c:	1c2b      	adds	r3, r5, #0
    905e:	1c04      	adds	r4, r0, #0
    9060:	1c0e      	adds	r6, r1, #0
    9062:	e6ff      	b.n	8e64 <__aeabi_fsub+0x38>
    9064:	1c1c      	adds	r4, r3, #0
    9066:	2620      	movs	r6, #32
    9068:	40d4      	lsrs	r4, r2
    906a:	1ab2      	subs	r2, r6, r2
    906c:	4093      	lsls	r3, r2
    906e:	1e5a      	subs	r2, r3, #1
    9070:	4193      	sbcs	r3, r2
    9072:	4323      	orrs	r3, r4
    9074:	e7a9      	b.n	8fca <__aeabi_fsub+0x19e>
    9076:	28ff      	cmp	r0, #255	; 0xff
    9078:	d02f      	beq.n	90da <__aeabi_fsub+0x2ae>
    907a:	2480      	movs	r4, #128	; 0x80
    907c:	04e4      	lsls	r4, r4, #19
    907e:	4249      	negs	r1, r1
    9080:	4323      	orrs	r3, r4
    9082:	e7dd      	b.n	9040 <__aeabi_fsub+0x214>
    9084:	24ff      	movs	r4, #255	; 0xff
    9086:	2d00      	cmp	r5, #0
    9088:	d100      	bne.n	908c <__aeabi_fsub+0x260>
    908a:	e6eb      	b.n	8e64 <__aeabi_fsub+0x38>
    908c:	2280      	movs	r2, #128	; 0x80
    908e:	08db      	lsrs	r3, r3, #3
    9090:	03d2      	lsls	r2, r2, #15
    9092:	4213      	tst	r3, r2
    9094:	d004      	beq.n	90a0 <__aeabi_fsub+0x274>
    9096:	08ed      	lsrs	r5, r5, #3
    9098:	4215      	tst	r5, r2
    909a:	d101      	bne.n	90a0 <__aeabi_fsub+0x274>
    909c:	1c2b      	adds	r3, r5, #0
    909e:	1c0e      	adds	r6, r1, #0
    90a0:	00db      	lsls	r3, r3, #3
    90a2:	24ff      	movs	r4, #255	; 0xff
    90a4:	e6de      	b.n	8e64 <__aeabi_fsub+0x38>
    90a6:	2d00      	cmp	r5, #0
    90a8:	d100      	bne.n	90ac <__aeabi_fsub+0x280>
    90aa:	e6db      	b.n	8e64 <__aeabi_fsub+0x38>
    90ac:	1b5a      	subs	r2, r3, r5
    90ae:	0150      	lsls	r0, r2, #5
    90b0:	d400      	bmi.n	90b4 <__aeabi_fsub+0x288>
    90b2:	e71c      	b.n	8eee <__aeabi_fsub+0xc2>
    90b4:	1aeb      	subs	r3, r5, r3
    90b6:	1c0e      	adds	r6, r1, #0
    90b8:	e6d4      	b.n	8e64 <__aeabi_fsub+0x38>
    90ba:	2b00      	cmp	r3, #0
    90bc:	d00d      	beq.n	90da <__aeabi_fsub+0x2ae>
    90be:	24ff      	movs	r4, #255	; 0xff
    90c0:	2d00      	cmp	r5, #0
    90c2:	d100      	bne.n	90c6 <__aeabi_fsub+0x29a>
    90c4:	e6ce      	b.n	8e64 <__aeabi_fsub+0x38>
    90c6:	2280      	movs	r2, #128	; 0x80
    90c8:	08db      	lsrs	r3, r3, #3
    90ca:	03d2      	lsls	r2, r2, #15
    90cc:	4213      	tst	r3, r2
    90ce:	d0e7      	beq.n	90a0 <__aeabi_fsub+0x274>
    90d0:	08ed      	lsrs	r5, r5, #3
    90d2:	4215      	tst	r5, r2
    90d4:	d1e4      	bne.n	90a0 <__aeabi_fsub+0x274>
    90d6:	1c2b      	adds	r3, r5, #0
    90d8:	e7e2      	b.n	90a0 <__aeabi_fsub+0x274>
    90da:	1c2b      	adds	r3, r5, #0
    90dc:	24ff      	movs	r4, #255	; 0xff
    90de:	e6c1      	b.n	8e64 <__aeabi_fsub+0x38>
    90e0:	1c2b      	adds	r3, r5, #0
    90e2:	1c04      	adds	r4, r0, #0
    90e4:	e6be      	b.n	8e64 <__aeabi_fsub+0x38>
    90e6:	2380      	movs	r3, #128	; 0x80
    90e8:	2200      	movs	r2, #0
    90ea:	049b      	lsls	r3, r3, #18
    90ec:	24ff      	movs	r4, #255	; 0xff
    90ee:	e702      	b.n	8ef6 <__aeabi_fsub+0xca>
    90f0:	1c23      	adds	r3, r4, #0
    90f2:	2200      	movs	r2, #0
    90f4:	e6ff      	b.n	8ef6 <__aeabi_fsub+0xca>
    90f6:	1c1c      	adds	r4, r3, #0
    90f8:	2720      	movs	r7, #32
    90fa:	40cc      	lsrs	r4, r1
    90fc:	1a79      	subs	r1, r7, r1
    90fe:	408b      	lsls	r3, r1
    9100:	1e59      	subs	r1, r3, #1
    9102:	418b      	sbcs	r3, r1
    9104:	4323      	orrs	r3, r4
    9106:	e79e      	b.n	9046 <__aeabi_fsub+0x21a>
    9108:	1c2b      	adds	r3, r5, #0
    910a:	e6ab      	b.n	8e64 <__aeabi_fsub+0x38>
    910c:	2501      	movs	r5, #1
    910e:	e712      	b.n	8f36 <__aeabi_fsub+0x10a>
    9110:	2501      	movs	r5, #1
    9112:	e6d3      	b.n	8ebc <__aeabi_fsub+0x90>
    9114:	fbffffff 	.word	0xfbffffff

00009118 <__aeabi_f2iz>:
    9118:	0243      	lsls	r3, r0, #9
    911a:	0a59      	lsrs	r1, r3, #9
    911c:	0043      	lsls	r3, r0, #1
    911e:	0fc2      	lsrs	r2, r0, #31
    9120:	0e1b      	lsrs	r3, r3, #24
    9122:	2000      	movs	r0, #0
    9124:	2b7e      	cmp	r3, #126	; 0x7e
    9126:	dd0d      	ble.n	9144 <__aeabi_f2iz+0x2c>
    9128:	2b9d      	cmp	r3, #157	; 0x9d
    912a:	dc0c      	bgt.n	9146 <__aeabi_f2iz+0x2e>
    912c:	2080      	movs	r0, #128	; 0x80
    912e:	0400      	lsls	r0, r0, #16
    9130:	4301      	orrs	r1, r0
    9132:	2b95      	cmp	r3, #149	; 0x95
    9134:	dc0a      	bgt.n	914c <__aeabi_f2iz+0x34>
    9136:	2096      	movs	r0, #150	; 0x96
    9138:	1ac3      	subs	r3, r0, r3
    913a:	40d9      	lsrs	r1, r3
    913c:	4248      	negs	r0, r1
    913e:	2a00      	cmp	r2, #0
    9140:	d100      	bne.n	9144 <__aeabi_f2iz+0x2c>
    9142:	1c08      	adds	r0, r1, #0
    9144:	4770      	bx	lr
    9146:	4b03      	ldr	r3, [pc, #12]	; (9154 <__aeabi_f2iz+0x3c>)
    9148:	18d0      	adds	r0, r2, r3
    914a:	e7fb      	b.n	9144 <__aeabi_f2iz+0x2c>
    914c:	3b96      	subs	r3, #150	; 0x96
    914e:	4099      	lsls	r1, r3
    9150:	e7f4      	b.n	913c <__aeabi_f2iz+0x24>
    9152:	46c0      	nop			; (mov r8, r8)
    9154:	7fffffff 	.word	0x7fffffff

00009158 <__aeabi_i2f>:
    9158:	b570      	push	{r4, r5, r6, lr}
    915a:	1e04      	subs	r4, r0, #0
    915c:	d03c      	beq.n	91d8 <__aeabi_i2f+0x80>
    915e:	0fc6      	lsrs	r6, r0, #31
    9160:	d000      	beq.n	9164 <__aeabi_i2f+0xc>
    9162:	4244      	negs	r4, r0
    9164:	1c20      	adds	r0, r4, #0
    9166:	f001 ff77 	bl	b058 <__clzsi2>
    916a:	239e      	movs	r3, #158	; 0x9e
    916c:	1c25      	adds	r5, r4, #0
    916e:	1a1b      	subs	r3, r3, r0
    9170:	2b96      	cmp	r3, #150	; 0x96
    9172:	dc0c      	bgt.n	918e <__aeabi_i2f+0x36>
    9174:	3808      	subs	r0, #8
    9176:	4084      	lsls	r4, r0
    9178:	0264      	lsls	r4, r4, #9
    917a:	0a64      	lsrs	r4, r4, #9
    917c:	b2db      	uxtb	r3, r3
    917e:	1c32      	adds	r2, r6, #0
    9180:	0264      	lsls	r4, r4, #9
    9182:	05db      	lsls	r3, r3, #23
    9184:	0a60      	lsrs	r0, r4, #9
    9186:	07d2      	lsls	r2, r2, #31
    9188:	4318      	orrs	r0, r3
    918a:	4310      	orrs	r0, r2
    918c:	bd70      	pop	{r4, r5, r6, pc}
    918e:	2b99      	cmp	r3, #153	; 0x99
    9190:	dd0a      	ble.n	91a8 <__aeabi_i2f+0x50>
    9192:	2205      	movs	r2, #5
    9194:	1a12      	subs	r2, r2, r0
    9196:	1c21      	adds	r1, r4, #0
    9198:	40d1      	lsrs	r1, r2
    919a:	1c0a      	adds	r2, r1, #0
    919c:	1c01      	adds	r1, r0, #0
    919e:	311b      	adds	r1, #27
    91a0:	408d      	lsls	r5, r1
    91a2:	1e69      	subs	r1, r5, #1
    91a4:	418d      	sbcs	r5, r1
    91a6:	4315      	orrs	r5, r2
    91a8:	2805      	cmp	r0, #5
    91aa:	dd01      	ble.n	91b0 <__aeabi_i2f+0x58>
    91ac:	1f42      	subs	r2, r0, #5
    91ae:	4095      	lsls	r5, r2
    91b0:	4c16      	ldr	r4, [pc, #88]	; (920c <__aeabi_i2f+0xb4>)
    91b2:	402c      	ands	r4, r5
    91b4:	076a      	lsls	r2, r5, #29
    91b6:	d004      	beq.n	91c2 <__aeabi_i2f+0x6a>
    91b8:	220f      	movs	r2, #15
    91ba:	4015      	ands	r5, r2
    91bc:	2d04      	cmp	r5, #4
    91be:	d000      	beq.n	91c2 <__aeabi_i2f+0x6a>
    91c0:	3404      	adds	r4, #4
    91c2:	0161      	lsls	r1, r4, #5
    91c4:	d50c      	bpl.n	91e0 <__aeabi_i2f+0x88>
    91c6:	239f      	movs	r3, #159	; 0x9f
    91c8:	1a18      	subs	r0, r3, r0
    91ca:	28ff      	cmp	r0, #255	; 0xff
    91cc:	d01a      	beq.n	9204 <__aeabi_i2f+0xac>
    91ce:	01a4      	lsls	r4, r4, #6
    91d0:	0a64      	lsrs	r4, r4, #9
    91d2:	b2c3      	uxtb	r3, r0
    91d4:	1c32      	adds	r2, r6, #0
    91d6:	e7d3      	b.n	9180 <__aeabi_i2f+0x28>
    91d8:	2200      	movs	r2, #0
    91da:	2300      	movs	r3, #0
    91dc:	2400      	movs	r4, #0
    91de:	e7cf      	b.n	9180 <__aeabi_i2f+0x28>
    91e0:	08e4      	lsrs	r4, r4, #3
    91e2:	2bff      	cmp	r3, #255	; 0xff
    91e4:	d004      	beq.n	91f0 <__aeabi_i2f+0x98>
    91e6:	0264      	lsls	r4, r4, #9
    91e8:	0a64      	lsrs	r4, r4, #9
    91ea:	b2db      	uxtb	r3, r3
    91ec:	1c32      	adds	r2, r6, #0
    91ee:	e7c7      	b.n	9180 <__aeabi_i2f+0x28>
    91f0:	2c00      	cmp	r4, #0
    91f2:	d004      	beq.n	91fe <__aeabi_i2f+0xa6>
    91f4:	2080      	movs	r0, #128	; 0x80
    91f6:	03c0      	lsls	r0, r0, #15
    91f8:	4304      	orrs	r4, r0
    91fa:	0264      	lsls	r4, r4, #9
    91fc:	0a64      	lsrs	r4, r4, #9
    91fe:	1c32      	adds	r2, r6, #0
    9200:	23ff      	movs	r3, #255	; 0xff
    9202:	e7bd      	b.n	9180 <__aeabi_i2f+0x28>
    9204:	1c32      	adds	r2, r6, #0
    9206:	23ff      	movs	r3, #255	; 0xff
    9208:	2400      	movs	r4, #0
    920a:	e7b9      	b.n	9180 <__aeabi_i2f+0x28>
    920c:	fbffffff 	.word	0xfbffffff

00009210 <__aeabi_ui2f>:
    9210:	b510      	push	{r4, lr}
    9212:	1e04      	subs	r4, r0, #0
    9214:	d033      	beq.n	927e <__aeabi_ui2f+0x6e>
    9216:	f001 ff1f 	bl	b058 <__clzsi2>
    921a:	239e      	movs	r3, #158	; 0x9e
    921c:	1a1b      	subs	r3, r3, r0
    921e:	2b96      	cmp	r3, #150	; 0x96
    9220:	dc09      	bgt.n	9236 <__aeabi_ui2f+0x26>
    9222:	3808      	subs	r0, #8
    9224:	4084      	lsls	r4, r0
    9226:	0264      	lsls	r4, r4, #9
    9228:	0a64      	lsrs	r4, r4, #9
    922a:	b2db      	uxtb	r3, r3
    922c:	0264      	lsls	r4, r4, #9
    922e:	05db      	lsls	r3, r3, #23
    9230:	0a60      	lsrs	r0, r4, #9
    9232:	4318      	orrs	r0, r3
    9234:	bd10      	pop	{r4, pc}
    9236:	2b99      	cmp	r3, #153	; 0x99
    9238:	dd0a      	ble.n	9250 <__aeabi_ui2f+0x40>
    923a:	2205      	movs	r2, #5
    923c:	1a12      	subs	r2, r2, r0
    923e:	1c21      	adds	r1, r4, #0
    9240:	40d1      	lsrs	r1, r2
    9242:	1c0a      	adds	r2, r1, #0
    9244:	1c01      	adds	r1, r0, #0
    9246:	311b      	adds	r1, #27
    9248:	408c      	lsls	r4, r1
    924a:	1e61      	subs	r1, r4, #1
    924c:	418c      	sbcs	r4, r1
    924e:	4314      	orrs	r4, r2
    9250:	2805      	cmp	r0, #5
    9252:	dd01      	ble.n	9258 <__aeabi_ui2f+0x48>
    9254:	1f42      	subs	r2, r0, #5
    9256:	4094      	lsls	r4, r2
    9258:	4a14      	ldr	r2, [pc, #80]	; (92ac <__aeabi_ui2f+0x9c>)
    925a:	4022      	ands	r2, r4
    925c:	0761      	lsls	r1, r4, #29
    925e:	d004      	beq.n	926a <__aeabi_ui2f+0x5a>
    9260:	210f      	movs	r1, #15
    9262:	400c      	ands	r4, r1
    9264:	2c04      	cmp	r4, #4
    9266:	d000      	beq.n	926a <__aeabi_ui2f+0x5a>
    9268:	3204      	adds	r2, #4
    926a:	0151      	lsls	r1, r2, #5
    926c:	d50a      	bpl.n	9284 <__aeabi_ui2f+0x74>
    926e:	239f      	movs	r3, #159	; 0x9f
    9270:	1a18      	subs	r0, r3, r0
    9272:	28ff      	cmp	r0, #255	; 0xff
    9274:	d016      	beq.n	92a4 <__aeabi_ui2f+0x94>
    9276:	0194      	lsls	r4, r2, #6
    9278:	0a64      	lsrs	r4, r4, #9
    927a:	b2c3      	uxtb	r3, r0
    927c:	e7d6      	b.n	922c <__aeabi_ui2f+0x1c>
    927e:	2300      	movs	r3, #0
    9280:	2400      	movs	r4, #0
    9282:	e7d3      	b.n	922c <__aeabi_ui2f+0x1c>
    9284:	08d2      	lsrs	r2, r2, #3
    9286:	2bff      	cmp	r3, #255	; 0xff
    9288:	d003      	beq.n	9292 <__aeabi_ui2f+0x82>
    928a:	0254      	lsls	r4, r2, #9
    928c:	0a64      	lsrs	r4, r4, #9
    928e:	b2db      	uxtb	r3, r3
    9290:	e7cc      	b.n	922c <__aeabi_ui2f+0x1c>
    9292:	2a00      	cmp	r2, #0
    9294:	d006      	beq.n	92a4 <__aeabi_ui2f+0x94>
    9296:	2480      	movs	r4, #128	; 0x80
    9298:	03e4      	lsls	r4, r4, #15
    929a:	4314      	orrs	r4, r2
    929c:	0264      	lsls	r4, r4, #9
    929e:	0a64      	lsrs	r4, r4, #9
    92a0:	23ff      	movs	r3, #255	; 0xff
    92a2:	e7c3      	b.n	922c <__aeabi_ui2f+0x1c>
    92a4:	23ff      	movs	r3, #255	; 0xff
    92a6:	2400      	movs	r4, #0
    92a8:	e7c0      	b.n	922c <__aeabi_ui2f+0x1c>
    92aa:	46c0      	nop			; (mov r8, r8)
    92ac:	fbffffff 	.word	0xfbffffff

000092b0 <__aeabi_dadd>:
    92b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    92b2:	465f      	mov	r7, fp
    92b4:	4656      	mov	r6, sl
    92b6:	4644      	mov	r4, r8
    92b8:	464d      	mov	r5, r9
    92ba:	b4f0      	push	{r4, r5, r6, r7}
    92bc:	030c      	lsls	r4, r1, #12
    92be:	004d      	lsls	r5, r1, #1
    92c0:	0fce      	lsrs	r6, r1, #31
    92c2:	0a61      	lsrs	r1, r4, #9
    92c4:	0f44      	lsrs	r4, r0, #29
    92c6:	4321      	orrs	r1, r4
    92c8:	00c4      	lsls	r4, r0, #3
    92ca:	0318      	lsls	r0, r3, #12
    92cc:	4680      	mov	r8, r0
    92ce:	0058      	lsls	r0, r3, #1
    92d0:	0d40      	lsrs	r0, r0, #21
    92d2:	4682      	mov	sl, r0
    92d4:	0fd8      	lsrs	r0, r3, #31
    92d6:	4684      	mov	ip, r0
    92d8:	4640      	mov	r0, r8
    92da:	0a40      	lsrs	r0, r0, #9
    92dc:	0f53      	lsrs	r3, r2, #29
    92de:	4303      	orrs	r3, r0
    92e0:	00d0      	lsls	r0, r2, #3
    92e2:	0d6d      	lsrs	r5, r5, #21
    92e4:	1c37      	adds	r7, r6, #0
    92e6:	4683      	mov	fp, r0
    92e8:	4652      	mov	r2, sl
    92ea:	4566      	cmp	r6, ip
    92ec:	d100      	bne.n	92f0 <__aeabi_dadd+0x40>
    92ee:	e0a4      	b.n	943a <__aeabi_dadd+0x18a>
    92f0:	1aaf      	subs	r7, r5, r2
    92f2:	2f00      	cmp	r7, #0
    92f4:	dc00      	bgt.n	92f8 <__aeabi_dadd+0x48>
    92f6:	e109      	b.n	950c <__aeabi_dadd+0x25c>
    92f8:	2a00      	cmp	r2, #0
    92fa:	d13b      	bne.n	9374 <__aeabi_dadd+0xc4>
    92fc:	4318      	orrs	r0, r3
    92fe:	d000      	beq.n	9302 <__aeabi_dadd+0x52>
    9300:	e0ea      	b.n	94d8 <__aeabi_dadd+0x228>
    9302:	0763      	lsls	r3, r4, #29
    9304:	d100      	bne.n	9308 <__aeabi_dadd+0x58>
    9306:	e087      	b.n	9418 <__aeabi_dadd+0x168>
    9308:	230f      	movs	r3, #15
    930a:	4023      	ands	r3, r4
    930c:	2b04      	cmp	r3, #4
    930e:	d100      	bne.n	9312 <__aeabi_dadd+0x62>
    9310:	e082      	b.n	9418 <__aeabi_dadd+0x168>
    9312:	1d22      	adds	r2, r4, #4
    9314:	42a2      	cmp	r2, r4
    9316:	41a4      	sbcs	r4, r4
    9318:	4264      	negs	r4, r4
    931a:	2380      	movs	r3, #128	; 0x80
    931c:	1909      	adds	r1, r1, r4
    931e:	041b      	lsls	r3, r3, #16
    9320:	400b      	ands	r3, r1
    9322:	1c37      	adds	r7, r6, #0
    9324:	1c14      	adds	r4, r2, #0
    9326:	2b00      	cmp	r3, #0
    9328:	d100      	bne.n	932c <__aeabi_dadd+0x7c>
    932a:	e07c      	b.n	9426 <__aeabi_dadd+0x176>
    932c:	4bce      	ldr	r3, [pc, #824]	; (9668 <__aeabi_dadd+0x3b8>)
    932e:	3501      	adds	r5, #1
    9330:	429d      	cmp	r5, r3
    9332:	d100      	bne.n	9336 <__aeabi_dadd+0x86>
    9334:	e105      	b.n	9542 <__aeabi_dadd+0x292>
    9336:	4bcd      	ldr	r3, [pc, #820]	; (966c <__aeabi_dadd+0x3bc>)
    9338:	08e4      	lsrs	r4, r4, #3
    933a:	4019      	ands	r1, r3
    933c:	0748      	lsls	r0, r1, #29
    933e:	0249      	lsls	r1, r1, #9
    9340:	4304      	orrs	r4, r0
    9342:	0b0b      	lsrs	r3, r1, #12
    9344:	2000      	movs	r0, #0
    9346:	2100      	movs	r1, #0
    9348:	031b      	lsls	r3, r3, #12
    934a:	0b1a      	lsrs	r2, r3, #12
    934c:	0d0b      	lsrs	r3, r1, #20
    934e:	056d      	lsls	r5, r5, #21
    9350:	051b      	lsls	r3, r3, #20
    9352:	4313      	orrs	r3, r2
    9354:	086a      	lsrs	r2, r5, #1
    9356:	4dc6      	ldr	r5, [pc, #792]	; (9670 <__aeabi_dadd+0x3c0>)
    9358:	07ff      	lsls	r7, r7, #31
    935a:	401d      	ands	r5, r3
    935c:	4315      	orrs	r5, r2
    935e:	006d      	lsls	r5, r5, #1
    9360:	086d      	lsrs	r5, r5, #1
    9362:	1c29      	adds	r1, r5, #0
    9364:	4339      	orrs	r1, r7
    9366:	1c20      	adds	r0, r4, #0
    9368:	bc3c      	pop	{r2, r3, r4, r5}
    936a:	4690      	mov	r8, r2
    936c:	4699      	mov	r9, r3
    936e:	46a2      	mov	sl, r4
    9370:	46ab      	mov	fp, r5
    9372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9374:	48bc      	ldr	r0, [pc, #752]	; (9668 <__aeabi_dadd+0x3b8>)
    9376:	4285      	cmp	r5, r0
    9378:	d0c3      	beq.n	9302 <__aeabi_dadd+0x52>
    937a:	2080      	movs	r0, #128	; 0x80
    937c:	0400      	lsls	r0, r0, #16
    937e:	4303      	orrs	r3, r0
    9380:	2f38      	cmp	r7, #56	; 0x38
    9382:	dd00      	ble.n	9386 <__aeabi_dadd+0xd6>
    9384:	e0f0      	b.n	9568 <__aeabi_dadd+0x2b8>
    9386:	2f1f      	cmp	r7, #31
    9388:	dd00      	ble.n	938c <__aeabi_dadd+0xdc>
    938a:	e124      	b.n	95d6 <__aeabi_dadd+0x326>
    938c:	2020      	movs	r0, #32
    938e:	1bc0      	subs	r0, r0, r7
    9390:	1c1a      	adds	r2, r3, #0
    9392:	4681      	mov	r9, r0
    9394:	4082      	lsls	r2, r0
    9396:	4658      	mov	r0, fp
    9398:	40f8      	lsrs	r0, r7
    939a:	4302      	orrs	r2, r0
    939c:	4694      	mov	ip, r2
    939e:	4658      	mov	r0, fp
    93a0:	464a      	mov	r2, r9
    93a2:	4090      	lsls	r0, r2
    93a4:	1e42      	subs	r2, r0, #1
    93a6:	4190      	sbcs	r0, r2
    93a8:	40fb      	lsrs	r3, r7
    93aa:	4662      	mov	r2, ip
    93ac:	4302      	orrs	r2, r0
    93ae:	1c1f      	adds	r7, r3, #0
    93b0:	1aa2      	subs	r2, r4, r2
    93b2:	4294      	cmp	r4, r2
    93b4:	41a4      	sbcs	r4, r4
    93b6:	4264      	negs	r4, r4
    93b8:	1bc9      	subs	r1, r1, r7
    93ba:	1b09      	subs	r1, r1, r4
    93bc:	1c14      	adds	r4, r2, #0
    93be:	020b      	lsls	r3, r1, #8
    93c0:	d59f      	bpl.n	9302 <__aeabi_dadd+0x52>
    93c2:	0249      	lsls	r1, r1, #9
    93c4:	0a4f      	lsrs	r7, r1, #9
    93c6:	2f00      	cmp	r7, #0
    93c8:	d100      	bne.n	93cc <__aeabi_dadd+0x11c>
    93ca:	e0c8      	b.n	955e <__aeabi_dadd+0x2ae>
    93cc:	1c38      	adds	r0, r7, #0
    93ce:	f001 fe43 	bl	b058 <__clzsi2>
    93d2:	1c02      	adds	r2, r0, #0
    93d4:	3a08      	subs	r2, #8
    93d6:	2a1f      	cmp	r2, #31
    93d8:	dd00      	ble.n	93dc <__aeabi_dadd+0x12c>
    93da:	e0b5      	b.n	9548 <__aeabi_dadd+0x298>
    93dc:	2128      	movs	r1, #40	; 0x28
    93de:	1a09      	subs	r1, r1, r0
    93e0:	1c20      	adds	r0, r4, #0
    93e2:	4097      	lsls	r7, r2
    93e4:	40c8      	lsrs	r0, r1
    93e6:	4307      	orrs	r7, r0
    93e8:	4094      	lsls	r4, r2
    93ea:	4295      	cmp	r5, r2
    93ec:	dd00      	ble.n	93f0 <__aeabi_dadd+0x140>
    93ee:	e0b2      	b.n	9556 <__aeabi_dadd+0x2a6>
    93f0:	1b55      	subs	r5, r2, r5
    93f2:	1c69      	adds	r1, r5, #1
    93f4:	291f      	cmp	r1, #31
    93f6:	dd00      	ble.n	93fa <__aeabi_dadd+0x14a>
    93f8:	e0dc      	b.n	95b4 <__aeabi_dadd+0x304>
    93fa:	221f      	movs	r2, #31
    93fc:	1b55      	subs	r5, r2, r5
    93fe:	1c3b      	adds	r3, r7, #0
    9400:	1c22      	adds	r2, r4, #0
    9402:	40ab      	lsls	r3, r5
    9404:	40ca      	lsrs	r2, r1
    9406:	40ac      	lsls	r4, r5
    9408:	1e65      	subs	r5, r4, #1
    940a:	41ac      	sbcs	r4, r5
    940c:	4313      	orrs	r3, r2
    940e:	40cf      	lsrs	r7, r1
    9410:	431c      	orrs	r4, r3
    9412:	1c39      	adds	r1, r7, #0
    9414:	2500      	movs	r5, #0
    9416:	e774      	b.n	9302 <__aeabi_dadd+0x52>
    9418:	2380      	movs	r3, #128	; 0x80
    941a:	041b      	lsls	r3, r3, #16
    941c:	400b      	ands	r3, r1
    941e:	1c37      	adds	r7, r6, #0
    9420:	2b00      	cmp	r3, #0
    9422:	d000      	beq.n	9426 <__aeabi_dadd+0x176>
    9424:	e782      	b.n	932c <__aeabi_dadd+0x7c>
    9426:	4b90      	ldr	r3, [pc, #576]	; (9668 <__aeabi_dadd+0x3b8>)
    9428:	0748      	lsls	r0, r1, #29
    942a:	08e4      	lsrs	r4, r4, #3
    942c:	4304      	orrs	r4, r0
    942e:	08c9      	lsrs	r1, r1, #3
    9430:	429d      	cmp	r5, r3
    9432:	d048      	beq.n	94c6 <__aeabi_dadd+0x216>
    9434:	0309      	lsls	r1, r1, #12
    9436:	0b0b      	lsrs	r3, r1, #12
    9438:	e784      	b.n	9344 <__aeabi_dadd+0x94>
    943a:	1aaa      	subs	r2, r5, r2
    943c:	4694      	mov	ip, r2
    943e:	2a00      	cmp	r2, #0
    9440:	dc00      	bgt.n	9444 <__aeabi_dadd+0x194>
    9442:	e098      	b.n	9576 <__aeabi_dadd+0x2c6>
    9444:	4650      	mov	r0, sl
    9446:	2800      	cmp	r0, #0
    9448:	d052      	beq.n	94f0 <__aeabi_dadd+0x240>
    944a:	4887      	ldr	r0, [pc, #540]	; (9668 <__aeabi_dadd+0x3b8>)
    944c:	4285      	cmp	r5, r0
    944e:	d100      	bne.n	9452 <__aeabi_dadd+0x1a2>
    9450:	e757      	b.n	9302 <__aeabi_dadd+0x52>
    9452:	2080      	movs	r0, #128	; 0x80
    9454:	0400      	lsls	r0, r0, #16
    9456:	4303      	orrs	r3, r0
    9458:	4662      	mov	r2, ip
    945a:	2a38      	cmp	r2, #56	; 0x38
    945c:	dd00      	ble.n	9460 <__aeabi_dadd+0x1b0>
    945e:	e0fc      	b.n	965a <__aeabi_dadd+0x3aa>
    9460:	2a1f      	cmp	r2, #31
    9462:	dd00      	ble.n	9466 <__aeabi_dadd+0x1b6>
    9464:	e14a      	b.n	96fc <__aeabi_dadd+0x44c>
    9466:	2220      	movs	r2, #32
    9468:	4660      	mov	r0, ip
    946a:	1a10      	subs	r0, r2, r0
    946c:	1c1a      	adds	r2, r3, #0
    946e:	4082      	lsls	r2, r0
    9470:	4682      	mov	sl, r0
    9472:	4691      	mov	r9, r2
    9474:	4658      	mov	r0, fp
    9476:	4662      	mov	r2, ip
    9478:	40d0      	lsrs	r0, r2
    947a:	464a      	mov	r2, r9
    947c:	4302      	orrs	r2, r0
    947e:	4690      	mov	r8, r2
    9480:	4658      	mov	r0, fp
    9482:	4652      	mov	r2, sl
    9484:	4090      	lsls	r0, r2
    9486:	1e42      	subs	r2, r0, #1
    9488:	4190      	sbcs	r0, r2
    948a:	4642      	mov	r2, r8
    948c:	4302      	orrs	r2, r0
    948e:	4660      	mov	r0, ip
    9490:	40c3      	lsrs	r3, r0
    9492:	1912      	adds	r2, r2, r4
    9494:	42a2      	cmp	r2, r4
    9496:	41a4      	sbcs	r4, r4
    9498:	4264      	negs	r4, r4
    949a:	1859      	adds	r1, r3, r1
    949c:	1909      	adds	r1, r1, r4
    949e:	1c14      	adds	r4, r2, #0
    94a0:	0208      	lsls	r0, r1, #8
    94a2:	d400      	bmi.n	94a6 <__aeabi_dadd+0x1f6>
    94a4:	e72d      	b.n	9302 <__aeabi_dadd+0x52>
    94a6:	4b70      	ldr	r3, [pc, #448]	; (9668 <__aeabi_dadd+0x3b8>)
    94a8:	3501      	adds	r5, #1
    94aa:	429d      	cmp	r5, r3
    94ac:	d100      	bne.n	94b0 <__aeabi_dadd+0x200>
    94ae:	e122      	b.n	96f6 <__aeabi_dadd+0x446>
    94b0:	4b6e      	ldr	r3, [pc, #440]	; (966c <__aeabi_dadd+0x3bc>)
    94b2:	0860      	lsrs	r0, r4, #1
    94b4:	4019      	ands	r1, r3
    94b6:	2301      	movs	r3, #1
    94b8:	4023      	ands	r3, r4
    94ba:	1c1c      	adds	r4, r3, #0
    94bc:	4304      	orrs	r4, r0
    94be:	07cb      	lsls	r3, r1, #31
    94c0:	431c      	orrs	r4, r3
    94c2:	0849      	lsrs	r1, r1, #1
    94c4:	e71d      	b.n	9302 <__aeabi_dadd+0x52>
    94c6:	1c23      	adds	r3, r4, #0
    94c8:	430b      	orrs	r3, r1
    94ca:	d03a      	beq.n	9542 <__aeabi_dadd+0x292>
    94cc:	2380      	movs	r3, #128	; 0x80
    94ce:	031b      	lsls	r3, r3, #12
    94d0:	430b      	orrs	r3, r1
    94d2:	031b      	lsls	r3, r3, #12
    94d4:	0b1b      	lsrs	r3, r3, #12
    94d6:	e735      	b.n	9344 <__aeabi_dadd+0x94>
    94d8:	3f01      	subs	r7, #1
    94da:	2f00      	cmp	r7, #0
    94dc:	d165      	bne.n	95aa <__aeabi_dadd+0x2fa>
    94de:	4658      	mov	r0, fp
    94e0:	1a22      	subs	r2, r4, r0
    94e2:	4294      	cmp	r4, r2
    94e4:	41a4      	sbcs	r4, r4
    94e6:	4264      	negs	r4, r4
    94e8:	1ac9      	subs	r1, r1, r3
    94ea:	1b09      	subs	r1, r1, r4
    94ec:	1c14      	adds	r4, r2, #0
    94ee:	e766      	b.n	93be <__aeabi_dadd+0x10e>
    94f0:	4658      	mov	r0, fp
    94f2:	4318      	orrs	r0, r3
    94f4:	d100      	bne.n	94f8 <__aeabi_dadd+0x248>
    94f6:	e704      	b.n	9302 <__aeabi_dadd+0x52>
    94f8:	2201      	movs	r2, #1
    94fa:	4252      	negs	r2, r2
    94fc:	4494      	add	ip, r2
    94fe:	4660      	mov	r0, ip
    9500:	2800      	cmp	r0, #0
    9502:	d000      	beq.n	9506 <__aeabi_dadd+0x256>
    9504:	e0c5      	b.n	9692 <__aeabi_dadd+0x3e2>
    9506:	4658      	mov	r0, fp
    9508:	1902      	adds	r2, r0, r4
    950a:	e7c3      	b.n	9494 <__aeabi_dadd+0x1e4>
    950c:	2f00      	cmp	r7, #0
    950e:	d173      	bne.n	95f8 <__aeabi_dadd+0x348>
    9510:	1c68      	adds	r0, r5, #1
    9512:	0540      	lsls	r0, r0, #21
    9514:	0d40      	lsrs	r0, r0, #21
    9516:	2801      	cmp	r0, #1
    9518:	dc00      	bgt.n	951c <__aeabi_dadd+0x26c>
    951a:	e0de      	b.n	96da <__aeabi_dadd+0x42a>
    951c:	465a      	mov	r2, fp
    951e:	1aa2      	subs	r2, r4, r2
    9520:	4294      	cmp	r4, r2
    9522:	41bf      	sbcs	r7, r7
    9524:	1ac8      	subs	r0, r1, r3
    9526:	427f      	negs	r7, r7
    9528:	1bc7      	subs	r7, r0, r7
    952a:	0238      	lsls	r0, r7, #8
    952c:	d400      	bmi.n	9530 <__aeabi_dadd+0x280>
    952e:	e089      	b.n	9644 <__aeabi_dadd+0x394>
    9530:	465a      	mov	r2, fp
    9532:	1b14      	subs	r4, r2, r4
    9534:	45a3      	cmp	fp, r4
    9536:	4192      	sbcs	r2, r2
    9538:	1a59      	subs	r1, r3, r1
    953a:	4252      	negs	r2, r2
    953c:	1a8f      	subs	r7, r1, r2
    953e:	4666      	mov	r6, ip
    9540:	e741      	b.n	93c6 <__aeabi_dadd+0x116>
    9542:	2300      	movs	r3, #0
    9544:	2400      	movs	r4, #0
    9546:	e6fd      	b.n	9344 <__aeabi_dadd+0x94>
    9548:	1c27      	adds	r7, r4, #0
    954a:	3828      	subs	r0, #40	; 0x28
    954c:	4087      	lsls	r7, r0
    954e:	2400      	movs	r4, #0
    9550:	4295      	cmp	r5, r2
    9552:	dc00      	bgt.n	9556 <__aeabi_dadd+0x2a6>
    9554:	e74c      	b.n	93f0 <__aeabi_dadd+0x140>
    9556:	4945      	ldr	r1, [pc, #276]	; (966c <__aeabi_dadd+0x3bc>)
    9558:	1aad      	subs	r5, r5, r2
    955a:	4039      	ands	r1, r7
    955c:	e6d1      	b.n	9302 <__aeabi_dadd+0x52>
    955e:	1c20      	adds	r0, r4, #0
    9560:	f001 fd7a 	bl	b058 <__clzsi2>
    9564:	3020      	adds	r0, #32
    9566:	e734      	b.n	93d2 <__aeabi_dadd+0x122>
    9568:	465a      	mov	r2, fp
    956a:	431a      	orrs	r2, r3
    956c:	1e53      	subs	r3, r2, #1
    956e:	419a      	sbcs	r2, r3
    9570:	b2d2      	uxtb	r2, r2
    9572:	2700      	movs	r7, #0
    9574:	e71c      	b.n	93b0 <__aeabi_dadd+0x100>
    9576:	2a00      	cmp	r2, #0
    9578:	d000      	beq.n	957c <__aeabi_dadd+0x2cc>
    957a:	e0dc      	b.n	9736 <__aeabi_dadd+0x486>
    957c:	1c68      	adds	r0, r5, #1
    957e:	0542      	lsls	r2, r0, #21
    9580:	0d52      	lsrs	r2, r2, #21
    9582:	2a01      	cmp	r2, #1
    9584:	dc00      	bgt.n	9588 <__aeabi_dadd+0x2d8>
    9586:	e08d      	b.n	96a4 <__aeabi_dadd+0x3f4>
    9588:	4d37      	ldr	r5, [pc, #220]	; (9668 <__aeabi_dadd+0x3b8>)
    958a:	42a8      	cmp	r0, r5
    958c:	d100      	bne.n	9590 <__aeabi_dadd+0x2e0>
    958e:	e0f3      	b.n	9778 <__aeabi_dadd+0x4c8>
    9590:	465d      	mov	r5, fp
    9592:	192a      	adds	r2, r5, r4
    9594:	42a2      	cmp	r2, r4
    9596:	41a4      	sbcs	r4, r4
    9598:	4264      	negs	r4, r4
    959a:	1859      	adds	r1, r3, r1
    959c:	1909      	adds	r1, r1, r4
    959e:	07cc      	lsls	r4, r1, #31
    95a0:	0852      	lsrs	r2, r2, #1
    95a2:	4314      	orrs	r4, r2
    95a4:	0849      	lsrs	r1, r1, #1
    95a6:	1c05      	adds	r5, r0, #0
    95a8:	e6ab      	b.n	9302 <__aeabi_dadd+0x52>
    95aa:	482f      	ldr	r0, [pc, #188]	; (9668 <__aeabi_dadd+0x3b8>)
    95ac:	4285      	cmp	r5, r0
    95ae:	d000      	beq.n	95b2 <__aeabi_dadd+0x302>
    95b0:	e6e6      	b.n	9380 <__aeabi_dadd+0xd0>
    95b2:	e6a6      	b.n	9302 <__aeabi_dadd+0x52>
    95b4:	1c2b      	adds	r3, r5, #0
    95b6:	3b1f      	subs	r3, #31
    95b8:	1c3a      	adds	r2, r7, #0
    95ba:	40da      	lsrs	r2, r3
    95bc:	1c13      	adds	r3, r2, #0
    95be:	2920      	cmp	r1, #32
    95c0:	d06c      	beq.n	969c <__aeabi_dadd+0x3ec>
    95c2:	223f      	movs	r2, #63	; 0x3f
    95c4:	1b55      	subs	r5, r2, r5
    95c6:	40af      	lsls	r7, r5
    95c8:	433c      	orrs	r4, r7
    95ca:	1e60      	subs	r0, r4, #1
    95cc:	4184      	sbcs	r4, r0
    95ce:	431c      	orrs	r4, r3
    95d0:	2100      	movs	r1, #0
    95d2:	2500      	movs	r5, #0
    95d4:	e695      	b.n	9302 <__aeabi_dadd+0x52>
    95d6:	1c38      	adds	r0, r7, #0
    95d8:	3820      	subs	r0, #32
    95da:	1c1a      	adds	r2, r3, #0
    95dc:	40c2      	lsrs	r2, r0
    95de:	1c10      	adds	r0, r2, #0
    95e0:	2f20      	cmp	r7, #32
    95e2:	d05d      	beq.n	96a0 <__aeabi_dadd+0x3f0>
    95e4:	2240      	movs	r2, #64	; 0x40
    95e6:	1bd7      	subs	r7, r2, r7
    95e8:	40bb      	lsls	r3, r7
    95ea:	465a      	mov	r2, fp
    95ec:	431a      	orrs	r2, r3
    95ee:	1e53      	subs	r3, r2, #1
    95f0:	419a      	sbcs	r2, r3
    95f2:	4302      	orrs	r2, r0
    95f4:	2700      	movs	r7, #0
    95f6:	e6db      	b.n	93b0 <__aeabi_dadd+0x100>
    95f8:	2d00      	cmp	r5, #0
    95fa:	d03b      	beq.n	9674 <__aeabi_dadd+0x3c4>
    95fc:	4d1a      	ldr	r5, [pc, #104]	; (9668 <__aeabi_dadd+0x3b8>)
    95fe:	45aa      	cmp	sl, r5
    9600:	d100      	bne.n	9604 <__aeabi_dadd+0x354>
    9602:	e093      	b.n	972c <__aeabi_dadd+0x47c>
    9604:	2580      	movs	r5, #128	; 0x80
    9606:	042d      	lsls	r5, r5, #16
    9608:	427f      	negs	r7, r7
    960a:	4329      	orrs	r1, r5
    960c:	2f38      	cmp	r7, #56	; 0x38
    960e:	dd00      	ble.n	9612 <__aeabi_dadd+0x362>
    9610:	e0ac      	b.n	976c <__aeabi_dadd+0x4bc>
    9612:	2f1f      	cmp	r7, #31
    9614:	dd00      	ble.n	9618 <__aeabi_dadd+0x368>
    9616:	e129      	b.n	986c <__aeabi_dadd+0x5bc>
    9618:	2520      	movs	r5, #32
    961a:	1bed      	subs	r5, r5, r7
    961c:	1c08      	adds	r0, r1, #0
    961e:	1c26      	adds	r6, r4, #0
    9620:	40a8      	lsls	r0, r5
    9622:	40fe      	lsrs	r6, r7
    9624:	40ac      	lsls	r4, r5
    9626:	4306      	orrs	r6, r0
    9628:	1e65      	subs	r5, r4, #1
    962a:	41ac      	sbcs	r4, r5
    962c:	4334      	orrs	r4, r6
    962e:	40f9      	lsrs	r1, r7
    9630:	465d      	mov	r5, fp
    9632:	1b2c      	subs	r4, r5, r4
    9634:	45a3      	cmp	fp, r4
    9636:	4192      	sbcs	r2, r2
    9638:	1a5b      	subs	r3, r3, r1
    963a:	4252      	negs	r2, r2
    963c:	1a99      	subs	r1, r3, r2
    963e:	4655      	mov	r5, sl
    9640:	4666      	mov	r6, ip
    9642:	e6bc      	b.n	93be <__aeabi_dadd+0x10e>
    9644:	1c13      	adds	r3, r2, #0
    9646:	433b      	orrs	r3, r7
    9648:	1c14      	adds	r4, r2, #0
    964a:	2b00      	cmp	r3, #0
    964c:	d000      	beq.n	9650 <__aeabi_dadd+0x3a0>
    964e:	e6ba      	b.n	93c6 <__aeabi_dadd+0x116>
    9650:	2700      	movs	r7, #0
    9652:	2100      	movs	r1, #0
    9654:	2500      	movs	r5, #0
    9656:	2400      	movs	r4, #0
    9658:	e6e5      	b.n	9426 <__aeabi_dadd+0x176>
    965a:	465a      	mov	r2, fp
    965c:	431a      	orrs	r2, r3
    965e:	1e53      	subs	r3, r2, #1
    9660:	419a      	sbcs	r2, r3
    9662:	b2d2      	uxtb	r2, r2
    9664:	2300      	movs	r3, #0
    9666:	e714      	b.n	9492 <__aeabi_dadd+0x1e2>
    9668:	000007ff 	.word	0x000007ff
    966c:	ff7fffff 	.word	0xff7fffff
    9670:	800fffff 	.word	0x800fffff
    9674:	1c0d      	adds	r5, r1, #0
    9676:	4325      	orrs	r5, r4
    9678:	d058      	beq.n	972c <__aeabi_dadd+0x47c>
    967a:	43ff      	mvns	r7, r7
    967c:	2f00      	cmp	r7, #0
    967e:	d151      	bne.n	9724 <__aeabi_dadd+0x474>
    9680:	1b04      	subs	r4, r0, r4
    9682:	45a3      	cmp	fp, r4
    9684:	4192      	sbcs	r2, r2
    9686:	1a59      	subs	r1, r3, r1
    9688:	4252      	negs	r2, r2
    968a:	1a89      	subs	r1, r1, r2
    968c:	4655      	mov	r5, sl
    968e:	4666      	mov	r6, ip
    9690:	e695      	b.n	93be <__aeabi_dadd+0x10e>
    9692:	4896      	ldr	r0, [pc, #600]	; (98ec <__aeabi_dadd+0x63c>)
    9694:	4285      	cmp	r5, r0
    9696:	d000      	beq.n	969a <__aeabi_dadd+0x3ea>
    9698:	e6de      	b.n	9458 <__aeabi_dadd+0x1a8>
    969a:	e632      	b.n	9302 <__aeabi_dadd+0x52>
    969c:	2700      	movs	r7, #0
    969e:	e793      	b.n	95c8 <__aeabi_dadd+0x318>
    96a0:	2300      	movs	r3, #0
    96a2:	e7a2      	b.n	95ea <__aeabi_dadd+0x33a>
    96a4:	1c08      	adds	r0, r1, #0
    96a6:	4320      	orrs	r0, r4
    96a8:	2d00      	cmp	r5, #0
    96aa:	d000      	beq.n	96ae <__aeabi_dadd+0x3fe>
    96ac:	e0c4      	b.n	9838 <__aeabi_dadd+0x588>
    96ae:	2800      	cmp	r0, #0
    96b0:	d100      	bne.n	96b4 <__aeabi_dadd+0x404>
    96b2:	e0f7      	b.n	98a4 <__aeabi_dadd+0x5f4>
    96b4:	4658      	mov	r0, fp
    96b6:	4318      	orrs	r0, r3
    96b8:	d100      	bne.n	96bc <__aeabi_dadd+0x40c>
    96ba:	e622      	b.n	9302 <__aeabi_dadd+0x52>
    96bc:	4658      	mov	r0, fp
    96be:	1902      	adds	r2, r0, r4
    96c0:	42a2      	cmp	r2, r4
    96c2:	41a4      	sbcs	r4, r4
    96c4:	4264      	negs	r4, r4
    96c6:	1859      	adds	r1, r3, r1
    96c8:	1909      	adds	r1, r1, r4
    96ca:	1c14      	adds	r4, r2, #0
    96cc:	020a      	lsls	r2, r1, #8
    96ce:	d400      	bmi.n	96d2 <__aeabi_dadd+0x422>
    96d0:	e617      	b.n	9302 <__aeabi_dadd+0x52>
    96d2:	4b87      	ldr	r3, [pc, #540]	; (98f0 <__aeabi_dadd+0x640>)
    96d4:	2501      	movs	r5, #1
    96d6:	4019      	ands	r1, r3
    96d8:	e613      	b.n	9302 <__aeabi_dadd+0x52>
    96da:	1c08      	adds	r0, r1, #0
    96dc:	4320      	orrs	r0, r4
    96de:	2d00      	cmp	r5, #0
    96e0:	d139      	bne.n	9756 <__aeabi_dadd+0x4a6>
    96e2:	2800      	cmp	r0, #0
    96e4:	d171      	bne.n	97ca <__aeabi_dadd+0x51a>
    96e6:	4659      	mov	r1, fp
    96e8:	4319      	orrs	r1, r3
    96ea:	d003      	beq.n	96f4 <__aeabi_dadd+0x444>
    96ec:	1c19      	adds	r1, r3, #0
    96ee:	465c      	mov	r4, fp
    96f0:	4666      	mov	r6, ip
    96f2:	e606      	b.n	9302 <__aeabi_dadd+0x52>
    96f4:	2700      	movs	r7, #0
    96f6:	2100      	movs	r1, #0
    96f8:	2400      	movs	r4, #0
    96fa:	e694      	b.n	9426 <__aeabi_dadd+0x176>
    96fc:	4660      	mov	r0, ip
    96fe:	3820      	subs	r0, #32
    9700:	1c1a      	adds	r2, r3, #0
    9702:	40c2      	lsrs	r2, r0
    9704:	4660      	mov	r0, ip
    9706:	4691      	mov	r9, r2
    9708:	2820      	cmp	r0, #32
    970a:	d100      	bne.n	970e <__aeabi_dadd+0x45e>
    970c:	e0ac      	b.n	9868 <__aeabi_dadd+0x5b8>
    970e:	2240      	movs	r2, #64	; 0x40
    9710:	1a12      	subs	r2, r2, r0
    9712:	4093      	lsls	r3, r2
    9714:	465a      	mov	r2, fp
    9716:	431a      	orrs	r2, r3
    9718:	1e53      	subs	r3, r2, #1
    971a:	419a      	sbcs	r2, r3
    971c:	464b      	mov	r3, r9
    971e:	431a      	orrs	r2, r3
    9720:	2300      	movs	r3, #0
    9722:	e6b6      	b.n	9492 <__aeabi_dadd+0x1e2>
    9724:	4d71      	ldr	r5, [pc, #452]	; (98ec <__aeabi_dadd+0x63c>)
    9726:	45aa      	cmp	sl, r5
    9728:	d000      	beq.n	972c <__aeabi_dadd+0x47c>
    972a:	e76f      	b.n	960c <__aeabi_dadd+0x35c>
    972c:	1c19      	adds	r1, r3, #0
    972e:	465c      	mov	r4, fp
    9730:	4655      	mov	r5, sl
    9732:	4666      	mov	r6, ip
    9734:	e5e5      	b.n	9302 <__aeabi_dadd+0x52>
    9736:	2d00      	cmp	r5, #0
    9738:	d122      	bne.n	9780 <__aeabi_dadd+0x4d0>
    973a:	1c0d      	adds	r5, r1, #0
    973c:	4325      	orrs	r5, r4
    973e:	d077      	beq.n	9830 <__aeabi_dadd+0x580>
    9740:	43d5      	mvns	r5, r2
    9742:	2d00      	cmp	r5, #0
    9744:	d171      	bne.n	982a <__aeabi_dadd+0x57a>
    9746:	445c      	add	r4, fp
    9748:	455c      	cmp	r4, fp
    974a:	4192      	sbcs	r2, r2
    974c:	1859      	adds	r1, r3, r1
    974e:	4252      	negs	r2, r2
    9750:	1889      	adds	r1, r1, r2
    9752:	4655      	mov	r5, sl
    9754:	e6a4      	b.n	94a0 <__aeabi_dadd+0x1f0>
    9756:	2800      	cmp	r0, #0
    9758:	d14d      	bne.n	97f6 <__aeabi_dadd+0x546>
    975a:	4659      	mov	r1, fp
    975c:	4319      	orrs	r1, r3
    975e:	d100      	bne.n	9762 <__aeabi_dadd+0x4b2>
    9760:	e094      	b.n	988c <__aeabi_dadd+0x5dc>
    9762:	1c19      	adds	r1, r3, #0
    9764:	465c      	mov	r4, fp
    9766:	4666      	mov	r6, ip
    9768:	4d60      	ldr	r5, [pc, #384]	; (98ec <__aeabi_dadd+0x63c>)
    976a:	e5ca      	b.n	9302 <__aeabi_dadd+0x52>
    976c:	430c      	orrs	r4, r1
    976e:	1e61      	subs	r1, r4, #1
    9770:	418c      	sbcs	r4, r1
    9772:	b2e4      	uxtb	r4, r4
    9774:	2100      	movs	r1, #0
    9776:	e75b      	b.n	9630 <__aeabi_dadd+0x380>
    9778:	1c05      	adds	r5, r0, #0
    977a:	2100      	movs	r1, #0
    977c:	2400      	movs	r4, #0
    977e:	e652      	b.n	9426 <__aeabi_dadd+0x176>
    9780:	4d5a      	ldr	r5, [pc, #360]	; (98ec <__aeabi_dadd+0x63c>)
    9782:	45aa      	cmp	sl, r5
    9784:	d054      	beq.n	9830 <__aeabi_dadd+0x580>
    9786:	4255      	negs	r5, r2
    9788:	2280      	movs	r2, #128	; 0x80
    978a:	0410      	lsls	r0, r2, #16
    978c:	4301      	orrs	r1, r0
    978e:	2d38      	cmp	r5, #56	; 0x38
    9790:	dd00      	ble.n	9794 <__aeabi_dadd+0x4e4>
    9792:	e081      	b.n	9898 <__aeabi_dadd+0x5e8>
    9794:	2d1f      	cmp	r5, #31
    9796:	dd00      	ble.n	979a <__aeabi_dadd+0x4ea>
    9798:	e092      	b.n	98c0 <__aeabi_dadd+0x610>
    979a:	2220      	movs	r2, #32
    979c:	1b50      	subs	r0, r2, r5
    979e:	1c0a      	adds	r2, r1, #0
    97a0:	4684      	mov	ip, r0
    97a2:	4082      	lsls	r2, r0
    97a4:	1c20      	adds	r0, r4, #0
    97a6:	40e8      	lsrs	r0, r5
    97a8:	4302      	orrs	r2, r0
    97aa:	4690      	mov	r8, r2
    97ac:	4662      	mov	r2, ip
    97ae:	4094      	lsls	r4, r2
    97b0:	1e60      	subs	r0, r4, #1
    97b2:	4184      	sbcs	r4, r0
    97b4:	4642      	mov	r2, r8
    97b6:	4314      	orrs	r4, r2
    97b8:	40e9      	lsrs	r1, r5
    97ba:	445c      	add	r4, fp
    97bc:	455c      	cmp	r4, fp
    97be:	4192      	sbcs	r2, r2
    97c0:	18cb      	adds	r3, r1, r3
    97c2:	4252      	negs	r2, r2
    97c4:	1899      	adds	r1, r3, r2
    97c6:	4655      	mov	r5, sl
    97c8:	e66a      	b.n	94a0 <__aeabi_dadd+0x1f0>
    97ca:	4658      	mov	r0, fp
    97cc:	4318      	orrs	r0, r3
    97ce:	d100      	bne.n	97d2 <__aeabi_dadd+0x522>
    97d0:	e597      	b.n	9302 <__aeabi_dadd+0x52>
    97d2:	4658      	mov	r0, fp
    97d4:	1a27      	subs	r7, r4, r0
    97d6:	42bc      	cmp	r4, r7
    97d8:	4192      	sbcs	r2, r2
    97da:	1ac8      	subs	r0, r1, r3
    97dc:	4252      	negs	r2, r2
    97de:	1a80      	subs	r0, r0, r2
    97e0:	0202      	lsls	r2, r0, #8
    97e2:	d566      	bpl.n	98b2 <__aeabi_dadd+0x602>
    97e4:	4658      	mov	r0, fp
    97e6:	1b04      	subs	r4, r0, r4
    97e8:	45a3      	cmp	fp, r4
    97ea:	4192      	sbcs	r2, r2
    97ec:	1a59      	subs	r1, r3, r1
    97ee:	4252      	negs	r2, r2
    97f0:	1a89      	subs	r1, r1, r2
    97f2:	4666      	mov	r6, ip
    97f4:	e585      	b.n	9302 <__aeabi_dadd+0x52>
    97f6:	4658      	mov	r0, fp
    97f8:	4318      	orrs	r0, r3
    97fa:	d033      	beq.n	9864 <__aeabi_dadd+0x5b4>
    97fc:	0748      	lsls	r0, r1, #29
    97fe:	08e4      	lsrs	r4, r4, #3
    9800:	4304      	orrs	r4, r0
    9802:	2080      	movs	r0, #128	; 0x80
    9804:	08c9      	lsrs	r1, r1, #3
    9806:	0300      	lsls	r0, r0, #12
    9808:	4201      	tst	r1, r0
    980a:	d008      	beq.n	981e <__aeabi_dadd+0x56e>
    980c:	08dd      	lsrs	r5, r3, #3
    980e:	4205      	tst	r5, r0
    9810:	d105      	bne.n	981e <__aeabi_dadd+0x56e>
    9812:	4659      	mov	r1, fp
    9814:	08ca      	lsrs	r2, r1, #3
    9816:	075c      	lsls	r4, r3, #29
    9818:	4314      	orrs	r4, r2
    981a:	1c29      	adds	r1, r5, #0
    981c:	4666      	mov	r6, ip
    981e:	0f63      	lsrs	r3, r4, #29
    9820:	00c9      	lsls	r1, r1, #3
    9822:	4319      	orrs	r1, r3
    9824:	00e4      	lsls	r4, r4, #3
    9826:	4d31      	ldr	r5, [pc, #196]	; (98ec <__aeabi_dadd+0x63c>)
    9828:	e56b      	b.n	9302 <__aeabi_dadd+0x52>
    982a:	4a30      	ldr	r2, [pc, #192]	; (98ec <__aeabi_dadd+0x63c>)
    982c:	4592      	cmp	sl, r2
    982e:	d1ae      	bne.n	978e <__aeabi_dadd+0x4de>
    9830:	1c19      	adds	r1, r3, #0
    9832:	465c      	mov	r4, fp
    9834:	4655      	mov	r5, sl
    9836:	e564      	b.n	9302 <__aeabi_dadd+0x52>
    9838:	2800      	cmp	r0, #0
    983a:	d036      	beq.n	98aa <__aeabi_dadd+0x5fa>
    983c:	4658      	mov	r0, fp
    983e:	4318      	orrs	r0, r3
    9840:	d010      	beq.n	9864 <__aeabi_dadd+0x5b4>
    9842:	2580      	movs	r5, #128	; 0x80
    9844:	0748      	lsls	r0, r1, #29
    9846:	08e4      	lsrs	r4, r4, #3
    9848:	08c9      	lsrs	r1, r1, #3
    984a:	032d      	lsls	r5, r5, #12
    984c:	4304      	orrs	r4, r0
    984e:	4229      	tst	r1, r5
    9850:	d0e5      	beq.n	981e <__aeabi_dadd+0x56e>
    9852:	08d8      	lsrs	r0, r3, #3
    9854:	4228      	tst	r0, r5
    9856:	d1e2      	bne.n	981e <__aeabi_dadd+0x56e>
    9858:	465d      	mov	r5, fp
    985a:	08ea      	lsrs	r2, r5, #3
    985c:	075c      	lsls	r4, r3, #29
    985e:	4314      	orrs	r4, r2
    9860:	1c01      	adds	r1, r0, #0
    9862:	e7dc      	b.n	981e <__aeabi_dadd+0x56e>
    9864:	4d21      	ldr	r5, [pc, #132]	; (98ec <__aeabi_dadd+0x63c>)
    9866:	e54c      	b.n	9302 <__aeabi_dadd+0x52>
    9868:	2300      	movs	r3, #0
    986a:	e753      	b.n	9714 <__aeabi_dadd+0x464>
    986c:	1c3d      	adds	r5, r7, #0
    986e:	3d20      	subs	r5, #32
    9870:	1c0a      	adds	r2, r1, #0
    9872:	40ea      	lsrs	r2, r5
    9874:	1c15      	adds	r5, r2, #0
    9876:	2f20      	cmp	r7, #32
    9878:	d034      	beq.n	98e4 <__aeabi_dadd+0x634>
    987a:	2640      	movs	r6, #64	; 0x40
    987c:	1bf7      	subs	r7, r6, r7
    987e:	40b9      	lsls	r1, r7
    9880:	430c      	orrs	r4, r1
    9882:	1e61      	subs	r1, r4, #1
    9884:	418c      	sbcs	r4, r1
    9886:	432c      	orrs	r4, r5
    9888:	2100      	movs	r1, #0
    988a:	e6d1      	b.n	9630 <__aeabi_dadd+0x380>
    988c:	2180      	movs	r1, #128	; 0x80
    988e:	2700      	movs	r7, #0
    9890:	03c9      	lsls	r1, r1, #15
    9892:	4d16      	ldr	r5, [pc, #88]	; (98ec <__aeabi_dadd+0x63c>)
    9894:	2400      	movs	r4, #0
    9896:	e5c6      	b.n	9426 <__aeabi_dadd+0x176>
    9898:	430c      	orrs	r4, r1
    989a:	1e61      	subs	r1, r4, #1
    989c:	418c      	sbcs	r4, r1
    989e:	b2e4      	uxtb	r4, r4
    98a0:	2100      	movs	r1, #0
    98a2:	e78a      	b.n	97ba <__aeabi_dadd+0x50a>
    98a4:	1c19      	adds	r1, r3, #0
    98a6:	465c      	mov	r4, fp
    98a8:	e52b      	b.n	9302 <__aeabi_dadd+0x52>
    98aa:	1c19      	adds	r1, r3, #0
    98ac:	465c      	mov	r4, fp
    98ae:	4d0f      	ldr	r5, [pc, #60]	; (98ec <__aeabi_dadd+0x63c>)
    98b0:	e527      	b.n	9302 <__aeabi_dadd+0x52>
    98b2:	1c03      	adds	r3, r0, #0
    98b4:	433b      	orrs	r3, r7
    98b6:	d100      	bne.n	98ba <__aeabi_dadd+0x60a>
    98b8:	e71c      	b.n	96f4 <__aeabi_dadd+0x444>
    98ba:	1c01      	adds	r1, r0, #0
    98bc:	1c3c      	adds	r4, r7, #0
    98be:	e520      	b.n	9302 <__aeabi_dadd+0x52>
    98c0:	2020      	movs	r0, #32
    98c2:	4240      	negs	r0, r0
    98c4:	1940      	adds	r0, r0, r5
    98c6:	1c0a      	adds	r2, r1, #0
    98c8:	40c2      	lsrs	r2, r0
    98ca:	4690      	mov	r8, r2
    98cc:	2d20      	cmp	r5, #32
    98ce:	d00b      	beq.n	98e8 <__aeabi_dadd+0x638>
    98d0:	2040      	movs	r0, #64	; 0x40
    98d2:	1b45      	subs	r5, r0, r5
    98d4:	40a9      	lsls	r1, r5
    98d6:	430c      	orrs	r4, r1
    98d8:	1e61      	subs	r1, r4, #1
    98da:	418c      	sbcs	r4, r1
    98dc:	4645      	mov	r5, r8
    98de:	432c      	orrs	r4, r5
    98e0:	2100      	movs	r1, #0
    98e2:	e76a      	b.n	97ba <__aeabi_dadd+0x50a>
    98e4:	2100      	movs	r1, #0
    98e6:	e7cb      	b.n	9880 <__aeabi_dadd+0x5d0>
    98e8:	2100      	movs	r1, #0
    98ea:	e7f4      	b.n	98d6 <__aeabi_dadd+0x626>
    98ec:	000007ff 	.word	0x000007ff
    98f0:	ff7fffff 	.word	0xff7fffff

000098f4 <__aeabi_ddiv>:
    98f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    98f6:	4656      	mov	r6, sl
    98f8:	4644      	mov	r4, r8
    98fa:	465f      	mov	r7, fp
    98fc:	464d      	mov	r5, r9
    98fe:	b4f0      	push	{r4, r5, r6, r7}
    9900:	1c1f      	adds	r7, r3, #0
    9902:	030b      	lsls	r3, r1, #12
    9904:	0b1b      	lsrs	r3, r3, #12
    9906:	4698      	mov	r8, r3
    9908:	004b      	lsls	r3, r1, #1
    990a:	b087      	sub	sp, #28
    990c:	1c04      	adds	r4, r0, #0
    990e:	4681      	mov	r9, r0
    9910:	0d5b      	lsrs	r3, r3, #21
    9912:	0fc8      	lsrs	r0, r1, #31
    9914:	1c16      	adds	r6, r2, #0
    9916:	469a      	mov	sl, r3
    9918:	9000      	str	r0, [sp, #0]
    991a:	2b00      	cmp	r3, #0
    991c:	d051      	beq.n	99c2 <__aeabi_ddiv+0xce>
    991e:	4b6a      	ldr	r3, [pc, #424]	; (9ac8 <__aeabi_ddiv+0x1d4>)
    9920:	459a      	cmp	sl, r3
    9922:	d031      	beq.n	9988 <__aeabi_ddiv+0x94>
    9924:	2280      	movs	r2, #128	; 0x80
    9926:	4641      	mov	r1, r8
    9928:	0352      	lsls	r2, r2, #13
    992a:	430a      	orrs	r2, r1
    992c:	0f63      	lsrs	r3, r4, #29
    992e:	00d2      	lsls	r2, r2, #3
    9930:	431a      	orrs	r2, r3
    9932:	4b66      	ldr	r3, [pc, #408]	; (9acc <__aeabi_ddiv+0x1d8>)
    9934:	4690      	mov	r8, r2
    9936:	2500      	movs	r5, #0
    9938:	00e2      	lsls	r2, r4, #3
    993a:	4691      	mov	r9, r2
    993c:	449a      	add	sl, r3
    993e:	2400      	movs	r4, #0
    9940:	9502      	str	r5, [sp, #8]
    9942:	033b      	lsls	r3, r7, #12
    9944:	0b1b      	lsrs	r3, r3, #12
    9946:	469b      	mov	fp, r3
    9948:	0ffd      	lsrs	r5, r7, #31
    994a:	007b      	lsls	r3, r7, #1
    994c:	1c31      	adds	r1, r6, #0
    994e:	0d5b      	lsrs	r3, r3, #21
    9950:	9501      	str	r5, [sp, #4]
    9952:	d060      	beq.n	9a16 <__aeabi_ddiv+0x122>
    9954:	4a5c      	ldr	r2, [pc, #368]	; (9ac8 <__aeabi_ddiv+0x1d4>)
    9956:	4293      	cmp	r3, r2
    9958:	d054      	beq.n	9a04 <__aeabi_ddiv+0x110>
    995a:	2180      	movs	r1, #128	; 0x80
    995c:	4658      	mov	r0, fp
    995e:	0349      	lsls	r1, r1, #13
    9960:	4301      	orrs	r1, r0
    9962:	0f72      	lsrs	r2, r6, #29
    9964:	00c9      	lsls	r1, r1, #3
    9966:	4311      	orrs	r1, r2
    9968:	4a58      	ldr	r2, [pc, #352]	; (9acc <__aeabi_ddiv+0x1d8>)
    996a:	468b      	mov	fp, r1
    996c:	189b      	adds	r3, r3, r2
    996e:	00f1      	lsls	r1, r6, #3
    9970:	2000      	movs	r0, #0
    9972:	9a00      	ldr	r2, [sp, #0]
    9974:	4304      	orrs	r4, r0
    9976:	406a      	eors	r2, r5
    9978:	9203      	str	r2, [sp, #12]
    997a:	2c0f      	cmp	r4, #15
    997c:	d900      	bls.n	9980 <__aeabi_ddiv+0x8c>
    997e:	e0ad      	b.n	9adc <__aeabi_ddiv+0x1e8>
    9980:	4e53      	ldr	r6, [pc, #332]	; (9ad0 <__aeabi_ddiv+0x1dc>)
    9982:	00a4      	lsls	r4, r4, #2
    9984:	5934      	ldr	r4, [r6, r4]
    9986:	46a7      	mov	pc, r4
    9988:	4640      	mov	r0, r8
    998a:	4304      	orrs	r4, r0
    998c:	d16e      	bne.n	9a6c <__aeabi_ddiv+0x178>
    998e:	2100      	movs	r1, #0
    9990:	2502      	movs	r5, #2
    9992:	2408      	movs	r4, #8
    9994:	4688      	mov	r8, r1
    9996:	4689      	mov	r9, r1
    9998:	9502      	str	r5, [sp, #8]
    999a:	e7d2      	b.n	9942 <__aeabi_ddiv+0x4e>
    999c:	9c00      	ldr	r4, [sp, #0]
    999e:	9802      	ldr	r0, [sp, #8]
    99a0:	46c3      	mov	fp, r8
    99a2:	4649      	mov	r1, r9
    99a4:	9401      	str	r4, [sp, #4]
    99a6:	2802      	cmp	r0, #2
    99a8:	d064      	beq.n	9a74 <__aeabi_ddiv+0x180>
    99aa:	2803      	cmp	r0, #3
    99ac:	d100      	bne.n	99b0 <__aeabi_ddiv+0xbc>
    99ae:	e2ab      	b.n	9f08 <__aeabi_ddiv+0x614>
    99b0:	2801      	cmp	r0, #1
    99b2:	d000      	beq.n	99b6 <__aeabi_ddiv+0xc2>
    99b4:	e238      	b.n	9e28 <__aeabi_ddiv+0x534>
    99b6:	9a01      	ldr	r2, [sp, #4]
    99b8:	2400      	movs	r4, #0
    99ba:	4002      	ands	r2, r0
    99bc:	2500      	movs	r5, #0
    99be:	46a1      	mov	r9, r4
    99c0:	e060      	b.n	9a84 <__aeabi_ddiv+0x190>
    99c2:	4643      	mov	r3, r8
    99c4:	4323      	orrs	r3, r4
    99c6:	d04a      	beq.n	9a5e <__aeabi_ddiv+0x16a>
    99c8:	4640      	mov	r0, r8
    99ca:	2800      	cmp	r0, #0
    99cc:	d100      	bne.n	99d0 <__aeabi_ddiv+0xdc>
    99ce:	e1c0      	b.n	9d52 <__aeabi_ddiv+0x45e>
    99d0:	f001 fb42 	bl	b058 <__clzsi2>
    99d4:	1e03      	subs	r3, r0, #0
    99d6:	2b27      	cmp	r3, #39	; 0x27
    99d8:	dd00      	ble.n	99dc <__aeabi_ddiv+0xe8>
    99da:	e1b3      	b.n	9d44 <__aeabi_ddiv+0x450>
    99dc:	2128      	movs	r1, #40	; 0x28
    99de:	1a0d      	subs	r5, r1, r0
    99e0:	1c21      	adds	r1, r4, #0
    99e2:	3b08      	subs	r3, #8
    99e4:	4642      	mov	r2, r8
    99e6:	40e9      	lsrs	r1, r5
    99e8:	409a      	lsls	r2, r3
    99ea:	1c0d      	adds	r5, r1, #0
    99ec:	4315      	orrs	r5, r2
    99ee:	1c22      	adds	r2, r4, #0
    99f0:	409a      	lsls	r2, r3
    99f2:	46a8      	mov	r8, r5
    99f4:	4691      	mov	r9, r2
    99f6:	4b37      	ldr	r3, [pc, #220]	; (9ad4 <__aeabi_ddiv+0x1e0>)
    99f8:	2500      	movs	r5, #0
    99fa:	1a1b      	subs	r3, r3, r0
    99fc:	469a      	mov	sl, r3
    99fe:	2400      	movs	r4, #0
    9a00:	9502      	str	r5, [sp, #8]
    9a02:	e79e      	b.n	9942 <__aeabi_ddiv+0x4e>
    9a04:	465a      	mov	r2, fp
    9a06:	4316      	orrs	r6, r2
    9a08:	2003      	movs	r0, #3
    9a0a:	2e00      	cmp	r6, #0
    9a0c:	d1b1      	bne.n	9972 <__aeabi_ddiv+0x7e>
    9a0e:	46b3      	mov	fp, r6
    9a10:	2100      	movs	r1, #0
    9a12:	2002      	movs	r0, #2
    9a14:	e7ad      	b.n	9972 <__aeabi_ddiv+0x7e>
    9a16:	465a      	mov	r2, fp
    9a18:	4332      	orrs	r2, r6
    9a1a:	d01b      	beq.n	9a54 <__aeabi_ddiv+0x160>
    9a1c:	465b      	mov	r3, fp
    9a1e:	2b00      	cmp	r3, #0
    9a20:	d100      	bne.n	9a24 <__aeabi_ddiv+0x130>
    9a22:	e18a      	b.n	9d3a <__aeabi_ddiv+0x446>
    9a24:	4658      	mov	r0, fp
    9a26:	f001 fb17 	bl	b058 <__clzsi2>
    9a2a:	2827      	cmp	r0, #39	; 0x27
    9a2c:	dd00      	ble.n	9a30 <__aeabi_ddiv+0x13c>
    9a2e:	e17d      	b.n	9d2c <__aeabi_ddiv+0x438>
    9a30:	2228      	movs	r2, #40	; 0x28
    9a32:	1a17      	subs	r7, r2, r0
    9a34:	1c01      	adds	r1, r0, #0
    9a36:	1c32      	adds	r2, r6, #0
    9a38:	3908      	subs	r1, #8
    9a3a:	465b      	mov	r3, fp
    9a3c:	40fa      	lsrs	r2, r7
    9a3e:	408b      	lsls	r3, r1
    9a40:	1c17      	adds	r7, r2, #0
    9a42:	431f      	orrs	r7, r3
    9a44:	1c33      	adds	r3, r6, #0
    9a46:	408b      	lsls	r3, r1
    9a48:	46bb      	mov	fp, r7
    9a4a:	1c19      	adds	r1, r3, #0
    9a4c:	4b21      	ldr	r3, [pc, #132]	; (9ad4 <__aeabi_ddiv+0x1e0>)
    9a4e:	1a1b      	subs	r3, r3, r0
    9a50:	2000      	movs	r0, #0
    9a52:	e78e      	b.n	9972 <__aeabi_ddiv+0x7e>
    9a54:	2700      	movs	r7, #0
    9a56:	46bb      	mov	fp, r7
    9a58:	2100      	movs	r1, #0
    9a5a:	2001      	movs	r0, #1
    9a5c:	e789      	b.n	9972 <__aeabi_ddiv+0x7e>
    9a5e:	2000      	movs	r0, #0
    9a60:	2501      	movs	r5, #1
    9a62:	2404      	movs	r4, #4
    9a64:	4680      	mov	r8, r0
    9a66:	4681      	mov	r9, r0
    9a68:	9502      	str	r5, [sp, #8]
    9a6a:	e76a      	b.n	9942 <__aeabi_ddiv+0x4e>
    9a6c:	2503      	movs	r5, #3
    9a6e:	240c      	movs	r4, #12
    9a70:	9502      	str	r5, [sp, #8]
    9a72:	e766      	b.n	9942 <__aeabi_ddiv+0x4e>
    9a74:	9c01      	ldr	r4, [sp, #4]
    9a76:	9403      	str	r4, [sp, #12]
    9a78:	9d03      	ldr	r5, [sp, #12]
    9a7a:	2201      	movs	r2, #1
    9a7c:	402a      	ands	r2, r5
    9a7e:	2400      	movs	r4, #0
    9a80:	4d11      	ldr	r5, [pc, #68]	; (9ac8 <__aeabi_ddiv+0x1d4>)
    9a82:	46a1      	mov	r9, r4
    9a84:	2000      	movs	r0, #0
    9a86:	2100      	movs	r1, #0
    9a88:	0324      	lsls	r4, r4, #12
    9a8a:	0b26      	lsrs	r6, r4, #12
    9a8c:	0d0c      	lsrs	r4, r1, #20
    9a8e:	0524      	lsls	r4, r4, #20
    9a90:	4b11      	ldr	r3, [pc, #68]	; (9ad8 <__aeabi_ddiv+0x1e4>)
    9a92:	4334      	orrs	r4, r6
    9a94:	052d      	lsls	r5, r5, #20
    9a96:	4023      	ands	r3, r4
    9a98:	432b      	orrs	r3, r5
    9a9a:	005b      	lsls	r3, r3, #1
    9a9c:	085b      	lsrs	r3, r3, #1
    9a9e:	07d2      	lsls	r2, r2, #31
    9aa0:	1c19      	adds	r1, r3, #0
    9aa2:	4648      	mov	r0, r9
    9aa4:	4311      	orrs	r1, r2
    9aa6:	b007      	add	sp, #28
    9aa8:	bc3c      	pop	{r2, r3, r4, r5}
    9aaa:	4690      	mov	r8, r2
    9aac:	4699      	mov	r9, r3
    9aae:	46a2      	mov	sl, r4
    9ab0:	46ab      	mov	fp, r5
    9ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9ab4:	2200      	movs	r2, #0
    9ab6:	2480      	movs	r4, #128	; 0x80
    9ab8:	0324      	lsls	r4, r4, #12
    9aba:	4691      	mov	r9, r2
    9abc:	4d02      	ldr	r5, [pc, #8]	; (9ac8 <__aeabi_ddiv+0x1d4>)
    9abe:	e7e1      	b.n	9a84 <__aeabi_ddiv+0x190>
    9ac0:	2400      	movs	r4, #0
    9ac2:	2500      	movs	r5, #0
    9ac4:	46a1      	mov	r9, r4
    9ac6:	e7dd      	b.n	9a84 <__aeabi_ddiv+0x190>
    9ac8:	000007ff 	.word	0x000007ff
    9acc:	fffffc01 	.word	0xfffffc01
    9ad0:	0000b924 	.word	0x0000b924
    9ad4:	fffffc0d 	.word	0xfffffc0d
    9ad8:	800fffff 	.word	0x800fffff
    9adc:	4655      	mov	r5, sl
    9ade:	1aed      	subs	r5, r5, r3
    9ae0:	9504      	str	r5, [sp, #16]
    9ae2:	45d8      	cmp	r8, fp
    9ae4:	d900      	bls.n	9ae8 <__aeabi_ddiv+0x1f4>
    9ae6:	e153      	b.n	9d90 <__aeabi_ddiv+0x49c>
    9ae8:	d100      	bne.n	9aec <__aeabi_ddiv+0x1f8>
    9aea:	e14e      	b.n	9d8a <__aeabi_ddiv+0x496>
    9aec:	9c04      	ldr	r4, [sp, #16]
    9aee:	2500      	movs	r5, #0
    9af0:	3c01      	subs	r4, #1
    9af2:	464e      	mov	r6, r9
    9af4:	9404      	str	r4, [sp, #16]
    9af6:	4647      	mov	r7, r8
    9af8:	46a9      	mov	r9, r5
    9afa:	4658      	mov	r0, fp
    9afc:	0203      	lsls	r3, r0, #8
    9afe:	0e0c      	lsrs	r4, r1, #24
    9b00:	431c      	orrs	r4, r3
    9b02:	0209      	lsls	r1, r1, #8
    9b04:	0c25      	lsrs	r5, r4, #16
    9b06:	0423      	lsls	r3, r4, #16
    9b08:	0c1b      	lsrs	r3, r3, #16
    9b0a:	9100      	str	r1, [sp, #0]
    9b0c:	1c38      	adds	r0, r7, #0
    9b0e:	1c29      	adds	r1, r5, #0
    9b10:	9301      	str	r3, [sp, #4]
    9b12:	f7fe fb8d 	bl	8230 <__aeabi_uidiv>
    9b16:	9901      	ldr	r1, [sp, #4]
    9b18:	4683      	mov	fp, r0
    9b1a:	4341      	muls	r1, r0
    9b1c:	1c38      	adds	r0, r7, #0
    9b1e:	468a      	mov	sl, r1
    9b20:	1c29      	adds	r1, r5, #0
    9b22:	f7fe fbc9 	bl	82b8 <__aeabi_uidivmod>
    9b26:	0c33      	lsrs	r3, r6, #16
    9b28:	0409      	lsls	r1, r1, #16
    9b2a:	4319      	orrs	r1, r3
    9b2c:	458a      	cmp	sl, r1
    9b2e:	d90c      	bls.n	9b4a <__aeabi_ddiv+0x256>
    9b30:	465b      	mov	r3, fp
    9b32:	1909      	adds	r1, r1, r4
    9b34:	3b01      	subs	r3, #1
    9b36:	428c      	cmp	r4, r1
    9b38:	d900      	bls.n	9b3c <__aeabi_ddiv+0x248>
    9b3a:	e147      	b.n	9dcc <__aeabi_ddiv+0x4d8>
    9b3c:	458a      	cmp	sl, r1
    9b3e:	d800      	bhi.n	9b42 <__aeabi_ddiv+0x24e>
    9b40:	e144      	b.n	9dcc <__aeabi_ddiv+0x4d8>
    9b42:	2202      	movs	r2, #2
    9b44:	4252      	negs	r2, r2
    9b46:	4493      	add	fp, r2
    9b48:	1909      	adds	r1, r1, r4
    9b4a:	4653      	mov	r3, sl
    9b4c:	1acb      	subs	r3, r1, r3
    9b4e:	1c18      	adds	r0, r3, #0
    9b50:	1c29      	adds	r1, r5, #0
    9b52:	4698      	mov	r8, r3
    9b54:	f7fe fb6c 	bl	8230 <__aeabi_uidiv>
    9b58:	1c07      	adds	r7, r0, #0
    9b5a:	9801      	ldr	r0, [sp, #4]
    9b5c:	1c29      	adds	r1, r5, #0
    9b5e:	4378      	muls	r0, r7
    9b60:	4682      	mov	sl, r0
    9b62:	4640      	mov	r0, r8
    9b64:	f7fe fba8 	bl	82b8 <__aeabi_uidivmod>
    9b68:	0436      	lsls	r6, r6, #16
    9b6a:	040b      	lsls	r3, r1, #16
    9b6c:	0c36      	lsrs	r6, r6, #16
    9b6e:	4333      	orrs	r3, r6
    9b70:	459a      	cmp	sl, r3
    9b72:	d909      	bls.n	9b88 <__aeabi_ddiv+0x294>
    9b74:	191b      	adds	r3, r3, r4
    9b76:	1e7a      	subs	r2, r7, #1
    9b78:	429c      	cmp	r4, r3
    9b7a:	d900      	bls.n	9b7e <__aeabi_ddiv+0x28a>
    9b7c:	e124      	b.n	9dc8 <__aeabi_ddiv+0x4d4>
    9b7e:	459a      	cmp	sl, r3
    9b80:	d800      	bhi.n	9b84 <__aeabi_ddiv+0x290>
    9b82:	e121      	b.n	9dc8 <__aeabi_ddiv+0x4d4>
    9b84:	3f02      	subs	r7, #2
    9b86:	191b      	adds	r3, r3, r4
    9b88:	465e      	mov	r6, fp
    9b8a:	0432      	lsls	r2, r6, #16
    9b8c:	4317      	orrs	r7, r2
    9b8e:	0c38      	lsrs	r0, r7, #16
    9b90:	46bb      	mov	fp, r7
    9b92:	9e00      	ldr	r6, [sp, #0]
    9b94:	9f00      	ldr	r7, [sp, #0]
    9b96:	4651      	mov	r1, sl
    9b98:	0c3f      	lsrs	r7, r7, #16
    9b9a:	0432      	lsls	r2, r6, #16
    9b9c:	1a5b      	subs	r3, r3, r1
    9b9e:	4659      	mov	r1, fp
    9ba0:	46ba      	mov	sl, r7
    9ba2:	0c12      	lsrs	r2, r2, #16
    9ba4:	040f      	lsls	r7, r1, #16
    9ba6:	0c3f      	lsrs	r7, r7, #16
    9ba8:	4690      	mov	r8, r2
    9baa:	4651      	mov	r1, sl
    9bac:	437a      	muls	r2, r7
    9bae:	434f      	muls	r7, r1
    9bb0:	4641      	mov	r1, r8
    9bb2:	4341      	muls	r1, r0
    9bb4:	4656      	mov	r6, sl
    9bb6:	4370      	muls	r0, r6
    9bb8:	19cf      	adds	r7, r1, r7
    9bba:	0c16      	lsrs	r6, r2, #16
    9bbc:	19be      	adds	r6, r7, r6
    9bbe:	42b1      	cmp	r1, r6
    9bc0:	d902      	bls.n	9bc8 <__aeabi_ddiv+0x2d4>
    9bc2:	2780      	movs	r7, #128	; 0x80
    9bc4:	027f      	lsls	r7, r7, #9
    9bc6:	19c0      	adds	r0, r0, r7
    9bc8:	0c31      	lsrs	r1, r6, #16
    9bca:	0412      	lsls	r2, r2, #16
    9bcc:	0436      	lsls	r6, r6, #16
    9bce:	0c12      	lsrs	r2, r2, #16
    9bd0:	1840      	adds	r0, r0, r1
    9bd2:	18b6      	adds	r6, r6, r2
    9bd4:	4283      	cmp	r3, r0
    9bd6:	d200      	bcs.n	9bda <__aeabi_ddiv+0x2e6>
    9bd8:	e0c4      	b.n	9d64 <__aeabi_ddiv+0x470>
    9bda:	d100      	bne.n	9bde <__aeabi_ddiv+0x2ea>
    9bdc:	e0be      	b.n	9d5c <__aeabi_ddiv+0x468>
    9bde:	1a19      	subs	r1, r3, r0
    9be0:	4648      	mov	r0, r9
    9be2:	1b86      	subs	r6, r0, r6
    9be4:	45b1      	cmp	r9, r6
    9be6:	41bf      	sbcs	r7, r7
    9be8:	427f      	negs	r7, r7
    9bea:	1bcf      	subs	r7, r1, r7
    9bec:	42a7      	cmp	r7, r4
    9bee:	d100      	bne.n	9bf2 <__aeabi_ddiv+0x2fe>
    9bf0:	e113      	b.n	9e1a <__aeabi_ddiv+0x526>
    9bf2:	1c29      	adds	r1, r5, #0
    9bf4:	1c38      	adds	r0, r7, #0
    9bf6:	f7fe fb1b 	bl	8230 <__aeabi_uidiv>
    9bfa:	9901      	ldr	r1, [sp, #4]
    9bfc:	9002      	str	r0, [sp, #8]
    9bfe:	4341      	muls	r1, r0
    9c00:	1c38      	adds	r0, r7, #0
    9c02:	4689      	mov	r9, r1
    9c04:	1c29      	adds	r1, r5, #0
    9c06:	f7fe fb57 	bl	82b8 <__aeabi_uidivmod>
    9c0a:	0c33      	lsrs	r3, r6, #16
    9c0c:	0409      	lsls	r1, r1, #16
    9c0e:	4319      	orrs	r1, r3
    9c10:	4589      	cmp	r9, r1
    9c12:	d90c      	bls.n	9c2e <__aeabi_ddiv+0x33a>
    9c14:	9b02      	ldr	r3, [sp, #8]
    9c16:	1909      	adds	r1, r1, r4
    9c18:	3b01      	subs	r3, #1
    9c1a:	428c      	cmp	r4, r1
    9c1c:	d900      	bls.n	9c20 <__aeabi_ddiv+0x32c>
    9c1e:	e0ff      	b.n	9e20 <__aeabi_ddiv+0x52c>
    9c20:	4589      	cmp	r9, r1
    9c22:	d800      	bhi.n	9c26 <__aeabi_ddiv+0x332>
    9c24:	e0fc      	b.n	9e20 <__aeabi_ddiv+0x52c>
    9c26:	9f02      	ldr	r7, [sp, #8]
    9c28:	1909      	adds	r1, r1, r4
    9c2a:	3f02      	subs	r7, #2
    9c2c:	9702      	str	r7, [sp, #8]
    9c2e:	464f      	mov	r7, r9
    9c30:	1bcf      	subs	r7, r1, r7
    9c32:	1c38      	adds	r0, r7, #0
    9c34:	1c29      	adds	r1, r5, #0
    9c36:	9705      	str	r7, [sp, #20]
    9c38:	f7fe fafa 	bl	8230 <__aeabi_uidiv>
    9c3c:	1c07      	adds	r7, r0, #0
    9c3e:	9801      	ldr	r0, [sp, #4]
    9c40:	1c29      	adds	r1, r5, #0
    9c42:	4378      	muls	r0, r7
    9c44:	4681      	mov	r9, r0
    9c46:	9805      	ldr	r0, [sp, #20]
    9c48:	f7fe fb36 	bl	82b8 <__aeabi_uidivmod>
    9c4c:	0436      	lsls	r6, r6, #16
    9c4e:	0409      	lsls	r1, r1, #16
    9c50:	0c36      	lsrs	r6, r6, #16
    9c52:	430e      	orrs	r6, r1
    9c54:	45b1      	cmp	r9, r6
    9c56:	d909      	bls.n	9c6c <__aeabi_ddiv+0x378>
    9c58:	1936      	adds	r6, r6, r4
    9c5a:	1e7b      	subs	r3, r7, #1
    9c5c:	42b4      	cmp	r4, r6
    9c5e:	d900      	bls.n	9c62 <__aeabi_ddiv+0x36e>
    9c60:	e0e0      	b.n	9e24 <__aeabi_ddiv+0x530>
    9c62:	45b1      	cmp	r9, r6
    9c64:	d800      	bhi.n	9c68 <__aeabi_ddiv+0x374>
    9c66:	e0dd      	b.n	9e24 <__aeabi_ddiv+0x530>
    9c68:	3f02      	subs	r7, #2
    9c6a:	1936      	adds	r6, r6, r4
    9c6c:	9d02      	ldr	r5, [sp, #8]
    9c6e:	4649      	mov	r1, r9
    9c70:	1a76      	subs	r6, r6, r1
    9c72:	0429      	lsls	r1, r5, #16
    9c74:	4339      	orrs	r1, r7
    9c76:	040b      	lsls	r3, r1, #16
    9c78:	4657      	mov	r7, sl
    9c7a:	0c0a      	lsrs	r2, r1, #16
    9c7c:	0c1b      	lsrs	r3, r3, #16
    9c7e:	4640      	mov	r0, r8
    9c80:	4645      	mov	r5, r8
    9c82:	4358      	muls	r0, r3
    9c84:	4355      	muls	r5, r2
    9c86:	437b      	muls	r3, r7
    9c88:	437a      	muls	r2, r7
    9c8a:	18eb      	adds	r3, r5, r3
    9c8c:	0c07      	lsrs	r7, r0, #16
    9c8e:	19db      	adds	r3, r3, r7
    9c90:	429d      	cmp	r5, r3
    9c92:	d902      	bls.n	9c9a <__aeabi_ddiv+0x3a6>
    9c94:	2580      	movs	r5, #128	; 0x80
    9c96:	026d      	lsls	r5, r5, #9
    9c98:	1952      	adds	r2, r2, r5
    9c9a:	0c1d      	lsrs	r5, r3, #16
    9c9c:	0400      	lsls	r0, r0, #16
    9c9e:	041b      	lsls	r3, r3, #16
    9ca0:	0c00      	lsrs	r0, r0, #16
    9ca2:	1952      	adds	r2, r2, r5
    9ca4:	181b      	adds	r3, r3, r0
    9ca6:	4296      	cmp	r6, r2
    9ca8:	d335      	bcc.n	9d16 <__aeabi_ddiv+0x422>
    9caa:	d100      	bne.n	9cae <__aeabi_ddiv+0x3ba>
    9cac:	e0fc      	b.n	9ea8 <__aeabi_ddiv+0x5b4>
    9cae:	2301      	movs	r3, #1
    9cb0:	4319      	orrs	r1, r3
    9cb2:	9e04      	ldr	r6, [sp, #16]
    9cb4:	4f99      	ldr	r7, [pc, #612]	; (9f1c <__aeabi_ddiv+0x628>)
    9cb6:	19f5      	adds	r5, r6, r7
    9cb8:	2d00      	cmp	r5, #0
    9cba:	dc00      	bgt.n	9cbe <__aeabi_ddiv+0x3ca>
    9cbc:	e0a1      	b.n	9e02 <__aeabi_ddiv+0x50e>
    9cbe:	0748      	lsls	r0, r1, #29
    9cc0:	d009      	beq.n	9cd6 <__aeabi_ddiv+0x3e2>
    9cc2:	230f      	movs	r3, #15
    9cc4:	400b      	ands	r3, r1
    9cc6:	2b04      	cmp	r3, #4
    9cc8:	d005      	beq.n	9cd6 <__aeabi_ddiv+0x3e2>
    9cca:	1d0b      	adds	r3, r1, #4
    9ccc:	428b      	cmp	r3, r1
    9cce:	4189      	sbcs	r1, r1
    9cd0:	4249      	negs	r1, r1
    9cd2:	448b      	add	fp, r1
    9cd4:	1c19      	adds	r1, r3, #0
    9cd6:	465a      	mov	r2, fp
    9cd8:	01d2      	lsls	r2, r2, #7
    9cda:	d507      	bpl.n	9cec <__aeabi_ddiv+0x3f8>
    9cdc:	4b90      	ldr	r3, [pc, #576]	; (9f20 <__aeabi_ddiv+0x62c>)
    9cde:	465c      	mov	r4, fp
    9ce0:	9e04      	ldr	r6, [sp, #16]
    9ce2:	2780      	movs	r7, #128	; 0x80
    9ce4:	401c      	ands	r4, r3
    9ce6:	00ff      	lsls	r7, r7, #3
    9ce8:	46a3      	mov	fp, r4
    9cea:	19f5      	adds	r5, r6, r7
    9cec:	4b8d      	ldr	r3, [pc, #564]	; (9f24 <__aeabi_ddiv+0x630>)
    9cee:	429d      	cmp	r5, r3
    9cf0:	dd7a      	ble.n	9de8 <__aeabi_ddiv+0x4f4>
    9cf2:	9c03      	ldr	r4, [sp, #12]
    9cf4:	2201      	movs	r2, #1
    9cf6:	4022      	ands	r2, r4
    9cf8:	2400      	movs	r4, #0
    9cfa:	4d8b      	ldr	r5, [pc, #556]	; (9f28 <__aeabi_ddiv+0x634>)
    9cfc:	46a1      	mov	r9, r4
    9cfe:	e6c1      	b.n	9a84 <__aeabi_ddiv+0x190>
    9d00:	2480      	movs	r4, #128	; 0x80
    9d02:	0324      	lsls	r4, r4, #12
    9d04:	4647      	mov	r7, r8
    9d06:	4227      	tst	r7, r4
    9d08:	d14c      	bne.n	9da4 <__aeabi_ddiv+0x4b0>
    9d0a:	433c      	orrs	r4, r7
    9d0c:	0324      	lsls	r4, r4, #12
    9d0e:	0b24      	lsrs	r4, r4, #12
    9d10:	9a00      	ldr	r2, [sp, #0]
    9d12:	4d85      	ldr	r5, [pc, #532]	; (9f28 <__aeabi_ddiv+0x634>)
    9d14:	e6b6      	b.n	9a84 <__aeabi_ddiv+0x190>
    9d16:	1936      	adds	r6, r6, r4
    9d18:	1e48      	subs	r0, r1, #1
    9d1a:	42b4      	cmp	r4, r6
    9d1c:	d95e      	bls.n	9ddc <__aeabi_ddiv+0x4e8>
    9d1e:	1c01      	adds	r1, r0, #0
    9d20:	4296      	cmp	r6, r2
    9d22:	d1c4      	bne.n	9cae <__aeabi_ddiv+0x3ba>
    9d24:	9e00      	ldr	r6, [sp, #0]
    9d26:	429e      	cmp	r6, r3
    9d28:	d1c1      	bne.n	9cae <__aeabi_ddiv+0x3ba>
    9d2a:	e7c2      	b.n	9cb2 <__aeabi_ddiv+0x3be>
    9d2c:	1c03      	adds	r3, r0, #0
    9d2e:	3b28      	subs	r3, #40	; 0x28
    9d30:	1c31      	adds	r1, r6, #0
    9d32:	4099      	lsls	r1, r3
    9d34:	468b      	mov	fp, r1
    9d36:	2100      	movs	r1, #0
    9d38:	e688      	b.n	9a4c <__aeabi_ddiv+0x158>
    9d3a:	1c30      	adds	r0, r6, #0
    9d3c:	f001 f98c 	bl	b058 <__clzsi2>
    9d40:	3020      	adds	r0, #32
    9d42:	e672      	b.n	9a2a <__aeabi_ddiv+0x136>
    9d44:	3b28      	subs	r3, #40	; 0x28
    9d46:	1c21      	adds	r1, r4, #0
    9d48:	4099      	lsls	r1, r3
    9d4a:	2200      	movs	r2, #0
    9d4c:	4688      	mov	r8, r1
    9d4e:	4691      	mov	r9, r2
    9d50:	e651      	b.n	99f6 <__aeabi_ddiv+0x102>
    9d52:	1c20      	adds	r0, r4, #0
    9d54:	f001 f980 	bl	b058 <__clzsi2>
    9d58:	3020      	adds	r0, #32
    9d5a:	e63b      	b.n	99d4 <__aeabi_ddiv+0xe0>
    9d5c:	2100      	movs	r1, #0
    9d5e:	45b1      	cmp	r9, r6
    9d60:	d300      	bcc.n	9d64 <__aeabi_ddiv+0x470>
    9d62:	e73d      	b.n	9be0 <__aeabi_ddiv+0x2ec>
    9d64:	9f00      	ldr	r7, [sp, #0]
    9d66:	465a      	mov	r2, fp
    9d68:	44b9      	add	r9, r7
    9d6a:	45b9      	cmp	r9, r7
    9d6c:	41bf      	sbcs	r7, r7
    9d6e:	427f      	negs	r7, r7
    9d70:	193f      	adds	r7, r7, r4
    9d72:	18fb      	adds	r3, r7, r3
    9d74:	3a01      	subs	r2, #1
    9d76:	429c      	cmp	r4, r3
    9d78:	d21e      	bcs.n	9db8 <__aeabi_ddiv+0x4c4>
    9d7a:	4298      	cmp	r0, r3
    9d7c:	d900      	bls.n	9d80 <__aeabi_ddiv+0x48c>
    9d7e:	e07e      	b.n	9e7e <__aeabi_ddiv+0x58a>
    9d80:	d100      	bne.n	9d84 <__aeabi_ddiv+0x490>
    9d82:	e0b5      	b.n	9ef0 <__aeabi_ddiv+0x5fc>
    9d84:	1a19      	subs	r1, r3, r0
    9d86:	4693      	mov	fp, r2
    9d88:	e72a      	b.n	9be0 <__aeabi_ddiv+0x2ec>
    9d8a:	4589      	cmp	r9, r1
    9d8c:	d800      	bhi.n	9d90 <__aeabi_ddiv+0x49c>
    9d8e:	e6ad      	b.n	9aec <__aeabi_ddiv+0x1f8>
    9d90:	4648      	mov	r0, r9
    9d92:	4646      	mov	r6, r8
    9d94:	4642      	mov	r2, r8
    9d96:	0877      	lsrs	r7, r6, #1
    9d98:	07d3      	lsls	r3, r2, #31
    9d9a:	0846      	lsrs	r6, r0, #1
    9d9c:	07c0      	lsls	r0, r0, #31
    9d9e:	431e      	orrs	r6, r3
    9da0:	4681      	mov	r9, r0
    9da2:	e6aa      	b.n	9afa <__aeabi_ddiv+0x206>
    9da4:	4658      	mov	r0, fp
    9da6:	4220      	tst	r0, r4
    9da8:	d112      	bne.n	9dd0 <__aeabi_ddiv+0x4dc>
    9daa:	4304      	orrs	r4, r0
    9dac:	0324      	lsls	r4, r4, #12
    9dae:	1c2a      	adds	r2, r5, #0
    9db0:	0b24      	lsrs	r4, r4, #12
    9db2:	4689      	mov	r9, r1
    9db4:	4d5c      	ldr	r5, [pc, #368]	; (9f28 <__aeabi_ddiv+0x634>)
    9db6:	e665      	b.n	9a84 <__aeabi_ddiv+0x190>
    9db8:	42a3      	cmp	r3, r4
    9dba:	d1e3      	bne.n	9d84 <__aeabi_ddiv+0x490>
    9dbc:	9f00      	ldr	r7, [sp, #0]
    9dbe:	454f      	cmp	r7, r9
    9dc0:	d9db      	bls.n	9d7a <__aeabi_ddiv+0x486>
    9dc2:	1a21      	subs	r1, r4, r0
    9dc4:	4693      	mov	fp, r2
    9dc6:	e70b      	b.n	9be0 <__aeabi_ddiv+0x2ec>
    9dc8:	1c17      	adds	r7, r2, #0
    9dca:	e6dd      	b.n	9b88 <__aeabi_ddiv+0x294>
    9dcc:	469b      	mov	fp, r3
    9dce:	e6bc      	b.n	9b4a <__aeabi_ddiv+0x256>
    9dd0:	433c      	orrs	r4, r7
    9dd2:	0324      	lsls	r4, r4, #12
    9dd4:	0b24      	lsrs	r4, r4, #12
    9dd6:	9a00      	ldr	r2, [sp, #0]
    9dd8:	4d53      	ldr	r5, [pc, #332]	; (9f28 <__aeabi_ddiv+0x634>)
    9dda:	e653      	b.n	9a84 <__aeabi_ddiv+0x190>
    9ddc:	42b2      	cmp	r2, r6
    9dde:	d859      	bhi.n	9e94 <__aeabi_ddiv+0x5a0>
    9de0:	d100      	bne.n	9de4 <__aeabi_ddiv+0x4f0>
    9de2:	e08a      	b.n	9efa <__aeabi_ddiv+0x606>
    9de4:	1c01      	adds	r1, r0, #0
    9de6:	e762      	b.n	9cae <__aeabi_ddiv+0x3ba>
    9de8:	465f      	mov	r7, fp
    9dea:	08c9      	lsrs	r1, r1, #3
    9dec:	077b      	lsls	r3, r7, #29
    9dee:	9e03      	ldr	r6, [sp, #12]
    9df0:	430b      	orrs	r3, r1
    9df2:	027c      	lsls	r4, r7, #9
    9df4:	056d      	lsls	r5, r5, #21
    9df6:	2201      	movs	r2, #1
    9df8:	4699      	mov	r9, r3
    9dfa:	0b24      	lsrs	r4, r4, #12
    9dfc:	0d6d      	lsrs	r5, r5, #21
    9dfe:	4032      	ands	r2, r6
    9e00:	e640      	b.n	9a84 <__aeabi_ddiv+0x190>
    9e02:	4b4a      	ldr	r3, [pc, #296]	; (9f2c <__aeabi_ddiv+0x638>)
    9e04:	9f04      	ldr	r7, [sp, #16]
    9e06:	1bdb      	subs	r3, r3, r7
    9e08:	2b38      	cmp	r3, #56	; 0x38
    9e0a:	dd10      	ble.n	9e2e <__aeabi_ddiv+0x53a>
    9e0c:	9c03      	ldr	r4, [sp, #12]
    9e0e:	2201      	movs	r2, #1
    9e10:	4022      	ands	r2, r4
    9e12:	2400      	movs	r4, #0
    9e14:	2500      	movs	r5, #0
    9e16:	46a1      	mov	r9, r4
    9e18:	e634      	b.n	9a84 <__aeabi_ddiv+0x190>
    9e1a:	2101      	movs	r1, #1
    9e1c:	4249      	negs	r1, r1
    9e1e:	e748      	b.n	9cb2 <__aeabi_ddiv+0x3be>
    9e20:	9302      	str	r3, [sp, #8]
    9e22:	e704      	b.n	9c2e <__aeabi_ddiv+0x33a>
    9e24:	1c1f      	adds	r7, r3, #0
    9e26:	e721      	b.n	9c6c <__aeabi_ddiv+0x378>
    9e28:	9c01      	ldr	r4, [sp, #4]
    9e2a:	9403      	str	r4, [sp, #12]
    9e2c:	e741      	b.n	9cb2 <__aeabi_ddiv+0x3be>
    9e2e:	2b1f      	cmp	r3, #31
    9e30:	dc40      	bgt.n	9eb4 <__aeabi_ddiv+0x5c0>
    9e32:	483f      	ldr	r0, [pc, #252]	; (9f30 <__aeabi_ddiv+0x63c>)
    9e34:	9f04      	ldr	r7, [sp, #16]
    9e36:	1c0c      	adds	r4, r1, #0
    9e38:	183a      	adds	r2, r7, r0
    9e3a:	4658      	mov	r0, fp
    9e3c:	4091      	lsls	r1, r2
    9e3e:	40dc      	lsrs	r4, r3
    9e40:	4090      	lsls	r0, r2
    9e42:	4320      	orrs	r0, r4
    9e44:	1c0a      	adds	r2, r1, #0
    9e46:	1e51      	subs	r1, r2, #1
    9e48:	418a      	sbcs	r2, r1
    9e4a:	1c01      	adds	r1, r0, #0
    9e4c:	4311      	orrs	r1, r2
    9e4e:	465a      	mov	r2, fp
    9e50:	40da      	lsrs	r2, r3
    9e52:	1c13      	adds	r3, r2, #0
    9e54:	0748      	lsls	r0, r1, #29
    9e56:	d009      	beq.n	9e6c <__aeabi_ddiv+0x578>
    9e58:	220f      	movs	r2, #15
    9e5a:	400a      	ands	r2, r1
    9e5c:	2a04      	cmp	r2, #4
    9e5e:	d005      	beq.n	9e6c <__aeabi_ddiv+0x578>
    9e60:	1d0a      	adds	r2, r1, #4
    9e62:	428a      	cmp	r2, r1
    9e64:	4189      	sbcs	r1, r1
    9e66:	4249      	negs	r1, r1
    9e68:	185b      	adds	r3, r3, r1
    9e6a:	1c11      	adds	r1, r2, #0
    9e6c:	021a      	lsls	r2, r3, #8
    9e6e:	d534      	bpl.n	9eda <__aeabi_ddiv+0x5e6>
    9e70:	9c03      	ldr	r4, [sp, #12]
    9e72:	2201      	movs	r2, #1
    9e74:	4022      	ands	r2, r4
    9e76:	2400      	movs	r4, #0
    9e78:	2501      	movs	r5, #1
    9e7a:	46a1      	mov	r9, r4
    9e7c:	e602      	b.n	9a84 <__aeabi_ddiv+0x190>
    9e7e:	9f00      	ldr	r7, [sp, #0]
    9e80:	2102      	movs	r1, #2
    9e82:	4249      	negs	r1, r1
    9e84:	44b9      	add	r9, r7
    9e86:	448b      	add	fp, r1
    9e88:	45b9      	cmp	r9, r7
    9e8a:	4189      	sbcs	r1, r1
    9e8c:	4249      	negs	r1, r1
    9e8e:	1909      	adds	r1, r1, r4
    9e90:	18cb      	adds	r3, r1, r3
    9e92:	e6a4      	b.n	9bde <__aeabi_ddiv+0x2ea>
    9e94:	9d00      	ldr	r5, [sp, #0]
    9e96:	1e88      	subs	r0, r1, #2
    9e98:	0069      	lsls	r1, r5, #1
    9e9a:	42a9      	cmp	r1, r5
    9e9c:	41ad      	sbcs	r5, r5
    9e9e:	426d      	negs	r5, r5
    9ea0:	192c      	adds	r4, r5, r4
    9ea2:	1936      	adds	r6, r6, r4
    9ea4:	9100      	str	r1, [sp, #0]
    9ea6:	e73a      	b.n	9d1e <__aeabi_ddiv+0x42a>
    9ea8:	2b00      	cmp	r3, #0
    9eaa:	d000      	beq.n	9eae <__aeabi_ddiv+0x5ba>
    9eac:	e733      	b.n	9d16 <__aeabi_ddiv+0x422>
    9eae:	2400      	movs	r4, #0
    9eb0:	9400      	str	r4, [sp, #0]
    9eb2:	e737      	b.n	9d24 <__aeabi_ddiv+0x430>
    9eb4:	4a1f      	ldr	r2, [pc, #124]	; (9f34 <__aeabi_ddiv+0x640>)
    9eb6:	9c04      	ldr	r4, [sp, #16]
    9eb8:	465d      	mov	r5, fp
    9eba:	1b12      	subs	r2, r2, r4
    9ebc:	40d5      	lsrs	r5, r2
    9ebe:	1c2a      	adds	r2, r5, #0
    9ec0:	2b20      	cmp	r3, #32
    9ec2:	d01f      	beq.n	9f04 <__aeabi_ddiv+0x610>
    9ec4:	4e1c      	ldr	r6, [pc, #112]	; (9f38 <__aeabi_ddiv+0x644>)
    9ec6:	465f      	mov	r7, fp
    9ec8:	19a3      	adds	r3, r4, r6
    9eca:	409f      	lsls	r7, r3
    9ecc:	1c3b      	adds	r3, r7, #0
    9ece:	4319      	orrs	r1, r3
    9ed0:	1e4b      	subs	r3, r1, #1
    9ed2:	4199      	sbcs	r1, r3
    9ed4:	4311      	orrs	r1, r2
    9ed6:	2300      	movs	r3, #0
    9ed8:	e7bc      	b.n	9e54 <__aeabi_ddiv+0x560>
    9eda:	075a      	lsls	r2, r3, #29
    9edc:	08c9      	lsrs	r1, r1, #3
    9ede:	430a      	orrs	r2, r1
    9ee0:	9f03      	ldr	r7, [sp, #12]
    9ee2:	4691      	mov	r9, r2
    9ee4:	025b      	lsls	r3, r3, #9
    9ee6:	2201      	movs	r2, #1
    9ee8:	0b1c      	lsrs	r4, r3, #12
    9eea:	403a      	ands	r2, r7
    9eec:	2500      	movs	r5, #0
    9eee:	e5c9      	b.n	9a84 <__aeabi_ddiv+0x190>
    9ef0:	454e      	cmp	r6, r9
    9ef2:	d8c4      	bhi.n	9e7e <__aeabi_ddiv+0x58a>
    9ef4:	4693      	mov	fp, r2
    9ef6:	2100      	movs	r1, #0
    9ef8:	e672      	b.n	9be0 <__aeabi_ddiv+0x2ec>
    9efa:	9f00      	ldr	r7, [sp, #0]
    9efc:	429f      	cmp	r7, r3
    9efe:	d3c9      	bcc.n	9e94 <__aeabi_ddiv+0x5a0>
    9f00:	1c01      	adds	r1, r0, #0
    9f02:	e70f      	b.n	9d24 <__aeabi_ddiv+0x430>
    9f04:	2300      	movs	r3, #0
    9f06:	e7e2      	b.n	9ece <__aeabi_ddiv+0x5da>
    9f08:	2480      	movs	r4, #128	; 0x80
    9f0a:	0324      	lsls	r4, r4, #12
    9f0c:	465f      	mov	r7, fp
    9f0e:	433c      	orrs	r4, r7
    9f10:	0324      	lsls	r4, r4, #12
    9f12:	0b24      	lsrs	r4, r4, #12
    9f14:	9a01      	ldr	r2, [sp, #4]
    9f16:	4689      	mov	r9, r1
    9f18:	4d03      	ldr	r5, [pc, #12]	; (9f28 <__aeabi_ddiv+0x634>)
    9f1a:	e5b3      	b.n	9a84 <__aeabi_ddiv+0x190>
    9f1c:	000003ff 	.word	0x000003ff
    9f20:	feffffff 	.word	0xfeffffff
    9f24:	000007fe 	.word	0x000007fe
    9f28:	000007ff 	.word	0x000007ff
    9f2c:	fffffc02 	.word	0xfffffc02
    9f30:	0000041e 	.word	0x0000041e
    9f34:	fffffbe2 	.word	0xfffffbe2
    9f38:	0000043e 	.word	0x0000043e

00009f3c <__eqdf2>:
    9f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f3e:	465f      	mov	r7, fp
    9f40:	4656      	mov	r6, sl
    9f42:	464d      	mov	r5, r9
    9f44:	4644      	mov	r4, r8
    9f46:	b4f0      	push	{r4, r5, r6, r7}
    9f48:	1c0d      	adds	r5, r1, #0
    9f4a:	1c04      	adds	r4, r0, #0
    9f4c:	4680      	mov	r8, r0
    9f4e:	0fe8      	lsrs	r0, r5, #31
    9f50:	4681      	mov	r9, r0
    9f52:	0318      	lsls	r0, r3, #12
    9f54:	030f      	lsls	r7, r1, #12
    9f56:	0b00      	lsrs	r0, r0, #12
    9f58:	0b3f      	lsrs	r7, r7, #12
    9f5a:	b083      	sub	sp, #12
    9f5c:	4684      	mov	ip, r0
    9f5e:	481b      	ldr	r0, [pc, #108]	; (9fcc <__eqdf2+0x90>)
    9f60:	9700      	str	r7, [sp, #0]
    9f62:	0049      	lsls	r1, r1, #1
    9f64:	005e      	lsls	r6, r3, #1
    9f66:	0fdf      	lsrs	r7, r3, #31
    9f68:	0d49      	lsrs	r1, r1, #21
    9f6a:	4692      	mov	sl, r2
    9f6c:	0d76      	lsrs	r6, r6, #21
    9f6e:	46bb      	mov	fp, r7
    9f70:	4281      	cmp	r1, r0
    9f72:	d00c      	beq.n	9f8e <__eqdf2+0x52>
    9f74:	4815      	ldr	r0, [pc, #84]	; (9fcc <__eqdf2+0x90>)
    9f76:	4286      	cmp	r6, r0
    9f78:	d010      	beq.n	9f9c <__eqdf2+0x60>
    9f7a:	2001      	movs	r0, #1
    9f7c:	42b1      	cmp	r1, r6
    9f7e:	d015      	beq.n	9fac <__eqdf2+0x70>
    9f80:	b003      	add	sp, #12
    9f82:	bc3c      	pop	{r2, r3, r4, r5}
    9f84:	4690      	mov	r8, r2
    9f86:	4699      	mov	r9, r3
    9f88:	46a2      	mov	sl, r4
    9f8a:	46ab      	mov	fp, r5
    9f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9f8e:	9f00      	ldr	r7, [sp, #0]
    9f90:	2001      	movs	r0, #1
    9f92:	4327      	orrs	r7, r4
    9f94:	d1f4      	bne.n	9f80 <__eqdf2+0x44>
    9f96:	480d      	ldr	r0, [pc, #52]	; (9fcc <__eqdf2+0x90>)
    9f98:	4286      	cmp	r6, r0
    9f9a:	d1ee      	bne.n	9f7a <__eqdf2+0x3e>
    9f9c:	4660      	mov	r0, ip
    9f9e:	4302      	orrs	r2, r0
    9fa0:	2001      	movs	r0, #1
    9fa2:	2a00      	cmp	r2, #0
    9fa4:	d1ec      	bne.n	9f80 <__eqdf2+0x44>
    9fa6:	2001      	movs	r0, #1
    9fa8:	42b1      	cmp	r1, r6
    9faa:	d1e9      	bne.n	9f80 <__eqdf2+0x44>
    9fac:	9b00      	ldr	r3, [sp, #0]
    9fae:	4563      	cmp	r3, ip
    9fb0:	d1e6      	bne.n	9f80 <__eqdf2+0x44>
    9fb2:	45d0      	cmp	r8, sl
    9fb4:	d1e4      	bne.n	9f80 <__eqdf2+0x44>
    9fb6:	45d9      	cmp	r9, fp
    9fb8:	d006      	beq.n	9fc8 <__eqdf2+0x8c>
    9fba:	2900      	cmp	r1, #0
    9fbc:	d1e0      	bne.n	9f80 <__eqdf2+0x44>
    9fbe:	431c      	orrs	r4, r3
    9fc0:	1c20      	adds	r0, r4, #0
    9fc2:	1e44      	subs	r4, r0, #1
    9fc4:	41a0      	sbcs	r0, r4
    9fc6:	e7db      	b.n	9f80 <__eqdf2+0x44>
    9fc8:	2000      	movs	r0, #0
    9fca:	e7d9      	b.n	9f80 <__eqdf2+0x44>
    9fcc:	000007ff 	.word	0x000007ff

00009fd0 <__gedf2>:
    9fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9fd2:	465f      	mov	r7, fp
    9fd4:	4656      	mov	r6, sl
    9fd6:	464d      	mov	r5, r9
    9fd8:	4644      	mov	r4, r8
    9fda:	b4f0      	push	{r4, r5, r6, r7}
    9fdc:	0fcd      	lsrs	r5, r1, #31
    9fde:	0fde      	lsrs	r6, r3, #31
    9fe0:	46ac      	mov	ip, r5
    9fe2:	031d      	lsls	r5, r3, #12
    9fe4:	0b2d      	lsrs	r5, r5, #12
    9fe6:	46b1      	mov	r9, r6
    9fe8:	4e37      	ldr	r6, [pc, #220]	; (a0c8 <__gedf2+0xf8>)
    9fea:	030f      	lsls	r7, r1, #12
    9fec:	004c      	lsls	r4, r1, #1
    9fee:	46ab      	mov	fp, r5
    9ff0:	005d      	lsls	r5, r3, #1
    9ff2:	4680      	mov	r8, r0
    9ff4:	0b3f      	lsrs	r7, r7, #12
    9ff6:	0d64      	lsrs	r4, r4, #21
    9ff8:	4692      	mov	sl, r2
    9ffa:	0d6d      	lsrs	r5, r5, #21
    9ffc:	42b4      	cmp	r4, r6
    9ffe:	d032      	beq.n	a066 <__gedf2+0x96>
    a000:	4e31      	ldr	r6, [pc, #196]	; (a0c8 <__gedf2+0xf8>)
    a002:	42b5      	cmp	r5, r6
    a004:	d035      	beq.n	a072 <__gedf2+0xa2>
    a006:	2c00      	cmp	r4, #0
    a008:	d10e      	bne.n	a028 <__gedf2+0x58>
    a00a:	4338      	orrs	r0, r7
    a00c:	4241      	negs	r1, r0
    a00e:	4141      	adcs	r1, r0
    a010:	1c08      	adds	r0, r1, #0
    a012:	2d00      	cmp	r5, #0
    a014:	d00b      	beq.n	a02e <__gedf2+0x5e>
    a016:	2900      	cmp	r1, #0
    a018:	d119      	bne.n	a04e <__gedf2+0x7e>
    a01a:	45cc      	cmp	ip, r9
    a01c:	d02d      	beq.n	a07a <__gedf2+0xaa>
    a01e:	4665      	mov	r5, ip
    a020:	4268      	negs	r0, r5
    a022:	2301      	movs	r3, #1
    a024:	4318      	orrs	r0, r3
    a026:	e018      	b.n	a05a <__gedf2+0x8a>
    a028:	2d00      	cmp	r5, #0
    a02a:	d1f6      	bne.n	a01a <__gedf2+0x4a>
    a02c:	1c28      	adds	r0, r5, #0
    a02e:	4659      	mov	r1, fp
    a030:	430a      	orrs	r2, r1
    a032:	4253      	negs	r3, r2
    a034:	4153      	adcs	r3, r2
    a036:	2800      	cmp	r0, #0
    a038:	d106      	bne.n	a048 <__gedf2+0x78>
    a03a:	2b00      	cmp	r3, #0
    a03c:	d0ed      	beq.n	a01a <__gedf2+0x4a>
    a03e:	4663      	mov	r3, ip
    a040:	4258      	negs	r0, r3
    a042:	2301      	movs	r3, #1
    a044:	4318      	orrs	r0, r3
    a046:	e008      	b.n	a05a <__gedf2+0x8a>
    a048:	2000      	movs	r0, #0
    a04a:	2b00      	cmp	r3, #0
    a04c:	d105      	bne.n	a05a <__gedf2+0x8a>
    a04e:	464a      	mov	r2, r9
    a050:	4250      	negs	r0, r2
    a052:	4150      	adcs	r0, r2
    a054:	4240      	negs	r0, r0
    a056:	2301      	movs	r3, #1
    a058:	4318      	orrs	r0, r3
    a05a:	bc3c      	pop	{r2, r3, r4, r5}
    a05c:	4690      	mov	r8, r2
    a05e:	4699      	mov	r9, r3
    a060:	46a2      	mov	sl, r4
    a062:	46ab      	mov	fp, r5
    a064:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a066:	1c3e      	adds	r6, r7, #0
    a068:	4306      	orrs	r6, r0
    a06a:	d0c9      	beq.n	a000 <__gedf2+0x30>
    a06c:	2002      	movs	r0, #2
    a06e:	4240      	negs	r0, r0
    a070:	e7f3      	b.n	a05a <__gedf2+0x8a>
    a072:	465e      	mov	r6, fp
    a074:	4316      	orrs	r6, r2
    a076:	d0c6      	beq.n	a006 <__gedf2+0x36>
    a078:	e7f8      	b.n	a06c <__gedf2+0x9c>
    a07a:	42ac      	cmp	r4, r5
    a07c:	dc07      	bgt.n	a08e <__gedf2+0xbe>
    a07e:	da0b      	bge.n	a098 <__gedf2+0xc8>
    a080:	4661      	mov	r1, ip
    a082:	4248      	negs	r0, r1
    a084:	4148      	adcs	r0, r1
    a086:	4240      	negs	r0, r0
    a088:	2301      	movs	r3, #1
    a08a:	4318      	orrs	r0, r3
    a08c:	e7e5      	b.n	a05a <__gedf2+0x8a>
    a08e:	4666      	mov	r6, ip
    a090:	4270      	negs	r0, r6
    a092:	2301      	movs	r3, #1
    a094:	4318      	orrs	r0, r3
    a096:	e7e0      	b.n	a05a <__gedf2+0x8a>
    a098:	455f      	cmp	r7, fp
    a09a:	d80a      	bhi.n	a0b2 <__gedf2+0xe2>
    a09c:	d00e      	beq.n	a0bc <__gedf2+0xec>
    a09e:	2000      	movs	r0, #0
    a0a0:	455f      	cmp	r7, fp
    a0a2:	d2da      	bcs.n	a05a <__gedf2+0x8a>
    a0a4:	4665      	mov	r5, ip
    a0a6:	4268      	negs	r0, r5
    a0a8:	4168      	adcs	r0, r5
    a0aa:	4240      	negs	r0, r0
    a0ac:	2301      	movs	r3, #1
    a0ae:	4318      	orrs	r0, r3
    a0b0:	e7d3      	b.n	a05a <__gedf2+0x8a>
    a0b2:	4662      	mov	r2, ip
    a0b4:	4250      	negs	r0, r2
    a0b6:	2301      	movs	r3, #1
    a0b8:	4318      	orrs	r0, r3
    a0ba:	e7ce      	b.n	a05a <__gedf2+0x8a>
    a0bc:	45d0      	cmp	r8, sl
    a0be:	d8f8      	bhi.n	a0b2 <__gedf2+0xe2>
    a0c0:	2000      	movs	r0, #0
    a0c2:	45d0      	cmp	r8, sl
    a0c4:	d3ee      	bcc.n	a0a4 <__gedf2+0xd4>
    a0c6:	e7c8      	b.n	a05a <__gedf2+0x8a>
    a0c8:	000007ff 	.word	0x000007ff

0000a0cc <__ledf2>:
    a0cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    a0ce:	4656      	mov	r6, sl
    a0d0:	464d      	mov	r5, r9
    a0d2:	4644      	mov	r4, r8
    a0d4:	465f      	mov	r7, fp
    a0d6:	b4f0      	push	{r4, r5, r6, r7}
    a0d8:	1c0d      	adds	r5, r1, #0
    a0da:	b083      	sub	sp, #12
    a0dc:	1c04      	adds	r4, r0, #0
    a0de:	9001      	str	r0, [sp, #4]
    a0e0:	0fe8      	lsrs	r0, r5, #31
    a0e2:	4681      	mov	r9, r0
    a0e4:	0318      	lsls	r0, r3, #12
    a0e6:	030f      	lsls	r7, r1, #12
    a0e8:	0b00      	lsrs	r0, r0, #12
    a0ea:	0b3f      	lsrs	r7, r7, #12
    a0ec:	4684      	mov	ip, r0
    a0ee:	4835      	ldr	r0, [pc, #212]	; (a1c4 <__ledf2+0xf8>)
    a0f0:	9700      	str	r7, [sp, #0]
    a0f2:	0049      	lsls	r1, r1, #1
    a0f4:	005e      	lsls	r6, r3, #1
    a0f6:	0fdf      	lsrs	r7, r3, #31
    a0f8:	0d49      	lsrs	r1, r1, #21
    a0fa:	4692      	mov	sl, r2
    a0fc:	0d76      	lsrs	r6, r6, #21
    a0fe:	46b8      	mov	r8, r7
    a100:	4281      	cmp	r1, r0
    a102:	d034      	beq.n	a16e <__ledf2+0xa2>
    a104:	482f      	ldr	r0, [pc, #188]	; (a1c4 <__ledf2+0xf8>)
    a106:	4286      	cmp	r6, r0
    a108:	d036      	beq.n	a178 <__ledf2+0xac>
    a10a:	2900      	cmp	r1, #0
    a10c:	d018      	beq.n	a140 <__ledf2+0x74>
    a10e:	2e00      	cmp	r6, #0
    a110:	d11f      	bne.n	a152 <__ledf2+0x86>
    a112:	1c34      	adds	r4, r6, #0
    a114:	4667      	mov	r7, ip
    a116:	433a      	orrs	r2, r7
    a118:	4253      	negs	r3, r2
    a11a:	4153      	adcs	r3, r2
    a11c:	2c00      	cmp	r4, #0
    a11e:	d01f      	beq.n	a160 <__ledf2+0x94>
    a120:	2000      	movs	r0, #0
    a122:	2b00      	cmp	r3, #0
    a124:	d105      	bne.n	a132 <__ledf2+0x66>
    a126:	4642      	mov	r2, r8
    a128:	4250      	negs	r0, r2
    a12a:	4150      	adcs	r0, r2
    a12c:	4240      	negs	r0, r0
    a12e:	2301      	movs	r3, #1
    a130:	4318      	orrs	r0, r3
    a132:	b003      	add	sp, #12
    a134:	bc3c      	pop	{r2, r3, r4, r5}
    a136:	4690      	mov	r8, r2
    a138:	4699      	mov	r9, r3
    a13a:	46a2      	mov	sl, r4
    a13c:	46ab      	mov	fp, r5
    a13e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a140:	9800      	ldr	r0, [sp, #0]
    a142:	4304      	orrs	r4, r0
    a144:	4260      	negs	r0, r4
    a146:	4160      	adcs	r0, r4
    a148:	1c04      	adds	r4, r0, #0
    a14a:	2e00      	cmp	r6, #0
    a14c:	d0e2      	beq.n	a114 <__ledf2+0x48>
    a14e:	2800      	cmp	r0, #0
    a150:	d1e9      	bne.n	a126 <__ledf2+0x5a>
    a152:	45c1      	cmp	r9, r8
    a154:	d015      	beq.n	a182 <__ledf2+0xb6>
    a156:	464f      	mov	r7, r9
    a158:	4278      	negs	r0, r7
    a15a:	2301      	movs	r3, #1
    a15c:	4318      	orrs	r0, r3
    a15e:	e7e8      	b.n	a132 <__ledf2+0x66>
    a160:	2b00      	cmp	r3, #0
    a162:	d0f6      	beq.n	a152 <__ledf2+0x86>
    a164:	464b      	mov	r3, r9
    a166:	4258      	negs	r0, r3
    a168:	2301      	movs	r3, #1
    a16a:	4318      	orrs	r0, r3
    a16c:	e7e1      	b.n	a132 <__ledf2+0x66>
    a16e:	9f00      	ldr	r7, [sp, #0]
    a170:	2002      	movs	r0, #2
    a172:	4327      	orrs	r7, r4
    a174:	d1dd      	bne.n	a132 <__ledf2+0x66>
    a176:	e7c5      	b.n	a104 <__ledf2+0x38>
    a178:	4667      	mov	r7, ip
    a17a:	2002      	movs	r0, #2
    a17c:	4317      	orrs	r7, r2
    a17e:	d1d8      	bne.n	a132 <__ledf2+0x66>
    a180:	e7c3      	b.n	a10a <__ledf2+0x3e>
    a182:	42b1      	cmp	r1, r6
    a184:	dd04      	ble.n	a190 <__ledf2+0xc4>
    a186:	464a      	mov	r2, r9
    a188:	4250      	negs	r0, r2
    a18a:	2301      	movs	r3, #1
    a18c:	4318      	orrs	r0, r3
    a18e:	e7d0      	b.n	a132 <__ledf2+0x66>
    a190:	42b1      	cmp	r1, r6
    a192:	db07      	blt.n	a1a4 <__ledf2+0xd8>
    a194:	9800      	ldr	r0, [sp, #0]
    a196:	4560      	cmp	r0, ip
    a198:	d8e4      	bhi.n	a164 <__ledf2+0x98>
    a19a:	d00a      	beq.n	a1b2 <__ledf2+0xe6>
    a19c:	9f00      	ldr	r7, [sp, #0]
    a19e:	2000      	movs	r0, #0
    a1a0:	4567      	cmp	r7, ip
    a1a2:	d2c6      	bcs.n	a132 <__ledf2+0x66>
    a1a4:	464f      	mov	r7, r9
    a1a6:	4278      	negs	r0, r7
    a1a8:	4178      	adcs	r0, r7
    a1aa:	4240      	negs	r0, r0
    a1ac:	2301      	movs	r3, #1
    a1ae:	4318      	orrs	r0, r3
    a1b0:	e7bf      	b.n	a132 <__ledf2+0x66>
    a1b2:	9a01      	ldr	r2, [sp, #4]
    a1b4:	4552      	cmp	r2, sl
    a1b6:	d8d5      	bhi.n	a164 <__ledf2+0x98>
    a1b8:	9a01      	ldr	r2, [sp, #4]
    a1ba:	2000      	movs	r0, #0
    a1bc:	4552      	cmp	r2, sl
    a1be:	d3f1      	bcc.n	a1a4 <__ledf2+0xd8>
    a1c0:	e7b7      	b.n	a132 <__ledf2+0x66>
    a1c2:	46c0      	nop			; (mov r8, r8)
    a1c4:	000007ff 	.word	0x000007ff

0000a1c8 <__aeabi_dmul>:
    a1c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a1ca:	4656      	mov	r6, sl
    a1cc:	4644      	mov	r4, r8
    a1ce:	465f      	mov	r7, fp
    a1d0:	464d      	mov	r5, r9
    a1d2:	b4f0      	push	{r4, r5, r6, r7}
    a1d4:	1c1f      	adds	r7, r3, #0
    a1d6:	030b      	lsls	r3, r1, #12
    a1d8:	0b1b      	lsrs	r3, r3, #12
    a1da:	469a      	mov	sl, r3
    a1dc:	004b      	lsls	r3, r1, #1
    a1de:	b087      	sub	sp, #28
    a1e0:	1c04      	adds	r4, r0, #0
    a1e2:	4680      	mov	r8, r0
    a1e4:	0d5b      	lsrs	r3, r3, #21
    a1e6:	0fc8      	lsrs	r0, r1, #31
    a1e8:	1c16      	adds	r6, r2, #0
    a1ea:	9302      	str	r3, [sp, #8]
    a1ec:	4681      	mov	r9, r0
    a1ee:	2b00      	cmp	r3, #0
    a1f0:	d068      	beq.n	a2c4 <__aeabi_dmul+0xfc>
    a1f2:	4b69      	ldr	r3, [pc, #420]	; (a398 <__aeabi_dmul+0x1d0>)
    a1f4:	9902      	ldr	r1, [sp, #8]
    a1f6:	4299      	cmp	r1, r3
    a1f8:	d032      	beq.n	a260 <__aeabi_dmul+0x98>
    a1fa:	2280      	movs	r2, #128	; 0x80
    a1fc:	4653      	mov	r3, sl
    a1fe:	0352      	lsls	r2, r2, #13
    a200:	431a      	orrs	r2, r3
    a202:	00d2      	lsls	r2, r2, #3
    a204:	0f63      	lsrs	r3, r4, #29
    a206:	431a      	orrs	r2, r3
    a208:	4692      	mov	sl, r2
    a20a:	4a64      	ldr	r2, [pc, #400]	; (a39c <__aeabi_dmul+0x1d4>)
    a20c:	00e0      	lsls	r0, r4, #3
    a20e:	1889      	adds	r1, r1, r2
    a210:	4680      	mov	r8, r0
    a212:	9102      	str	r1, [sp, #8]
    a214:	2400      	movs	r4, #0
    a216:	2500      	movs	r5, #0
    a218:	033b      	lsls	r3, r7, #12
    a21a:	0b1b      	lsrs	r3, r3, #12
    a21c:	469b      	mov	fp, r3
    a21e:	0078      	lsls	r0, r7, #1
    a220:	0ffb      	lsrs	r3, r7, #31
    a222:	1c32      	adds	r2, r6, #0
    a224:	0d40      	lsrs	r0, r0, #21
    a226:	9303      	str	r3, [sp, #12]
    a228:	d100      	bne.n	a22c <__aeabi_dmul+0x64>
    a22a:	e075      	b.n	a318 <__aeabi_dmul+0x150>
    a22c:	4b5a      	ldr	r3, [pc, #360]	; (a398 <__aeabi_dmul+0x1d0>)
    a22e:	4298      	cmp	r0, r3
    a230:	d069      	beq.n	a306 <__aeabi_dmul+0x13e>
    a232:	2280      	movs	r2, #128	; 0x80
    a234:	4659      	mov	r1, fp
    a236:	0352      	lsls	r2, r2, #13
    a238:	430a      	orrs	r2, r1
    a23a:	0f73      	lsrs	r3, r6, #29
    a23c:	00d2      	lsls	r2, r2, #3
    a23e:	431a      	orrs	r2, r3
    a240:	4b56      	ldr	r3, [pc, #344]	; (a39c <__aeabi_dmul+0x1d4>)
    a242:	4693      	mov	fp, r2
    a244:	18c0      	adds	r0, r0, r3
    a246:	00f2      	lsls	r2, r6, #3
    a248:	2300      	movs	r3, #0
    a24a:	9903      	ldr	r1, [sp, #12]
    a24c:	464e      	mov	r6, r9
    a24e:	4071      	eors	r1, r6
    a250:	431c      	orrs	r4, r3
    a252:	2c0f      	cmp	r4, #15
    a254:	d900      	bls.n	a258 <__aeabi_dmul+0x90>
    a256:	e0a9      	b.n	a3ac <__aeabi_dmul+0x1e4>
    a258:	4e51      	ldr	r6, [pc, #324]	; (a3a0 <__aeabi_dmul+0x1d8>)
    a25a:	00a4      	lsls	r4, r4, #2
    a25c:	5934      	ldr	r4, [r6, r4]
    a25e:	46a7      	mov	pc, r4
    a260:	4653      	mov	r3, sl
    a262:	431c      	orrs	r4, r3
    a264:	d000      	beq.n	a268 <__aeabi_dmul+0xa0>
    a266:	e087      	b.n	a378 <__aeabi_dmul+0x1b0>
    a268:	2500      	movs	r5, #0
    a26a:	46aa      	mov	sl, r5
    a26c:	46a8      	mov	r8, r5
    a26e:	2408      	movs	r4, #8
    a270:	2502      	movs	r5, #2
    a272:	e7d1      	b.n	a218 <__aeabi_dmul+0x50>
    a274:	4649      	mov	r1, r9
    a276:	2d02      	cmp	r5, #2
    a278:	d06c      	beq.n	a354 <__aeabi_dmul+0x18c>
    a27a:	2d03      	cmp	r5, #3
    a27c:	d100      	bne.n	a280 <__aeabi_dmul+0xb8>
    a27e:	e217      	b.n	a6b0 <__aeabi_dmul+0x4e8>
    a280:	2d01      	cmp	r5, #1
    a282:	d000      	beq.n	a286 <__aeabi_dmul+0xbe>
    a284:	e158      	b.n	a538 <__aeabi_dmul+0x370>
    a286:	400d      	ands	r5, r1
    a288:	b2ed      	uxtb	r5, r5
    a28a:	2400      	movs	r4, #0
    a28c:	46a9      	mov	r9, r5
    a28e:	2300      	movs	r3, #0
    a290:	46a0      	mov	r8, r4
    a292:	2000      	movs	r0, #0
    a294:	2100      	movs	r1, #0
    a296:	0325      	lsls	r5, r4, #12
    a298:	0d0a      	lsrs	r2, r1, #20
    a29a:	051c      	lsls	r4, r3, #20
    a29c:	0b2d      	lsrs	r5, r5, #12
    a29e:	0512      	lsls	r2, r2, #20
    a2a0:	4b40      	ldr	r3, [pc, #256]	; (a3a4 <__aeabi_dmul+0x1dc>)
    a2a2:	432a      	orrs	r2, r5
    a2a4:	4013      	ands	r3, r2
    a2a6:	4323      	orrs	r3, r4
    a2a8:	005b      	lsls	r3, r3, #1
    a2aa:	464c      	mov	r4, r9
    a2ac:	085b      	lsrs	r3, r3, #1
    a2ae:	07e2      	lsls	r2, r4, #31
    a2b0:	1c19      	adds	r1, r3, #0
    a2b2:	4640      	mov	r0, r8
    a2b4:	4311      	orrs	r1, r2
    a2b6:	b007      	add	sp, #28
    a2b8:	bc3c      	pop	{r2, r3, r4, r5}
    a2ba:	4690      	mov	r8, r2
    a2bc:	4699      	mov	r9, r3
    a2be:	46a2      	mov	sl, r4
    a2c0:	46ab      	mov	fp, r5
    a2c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a2c4:	4653      	mov	r3, sl
    a2c6:	4323      	orrs	r3, r4
    a2c8:	d050      	beq.n	a36c <__aeabi_dmul+0x1a4>
    a2ca:	4653      	mov	r3, sl
    a2cc:	2b00      	cmp	r3, #0
    a2ce:	d100      	bne.n	a2d2 <__aeabi_dmul+0x10a>
    a2d0:	e184      	b.n	a5dc <__aeabi_dmul+0x414>
    a2d2:	4650      	mov	r0, sl
    a2d4:	f000 fec0 	bl	b058 <__clzsi2>
    a2d8:	1e03      	subs	r3, r0, #0
    a2da:	2b27      	cmp	r3, #39	; 0x27
    a2dc:	dd00      	ble.n	a2e0 <__aeabi_dmul+0x118>
    a2de:	e176      	b.n	a5ce <__aeabi_dmul+0x406>
    a2e0:	2128      	movs	r1, #40	; 0x28
    a2e2:	1a0d      	subs	r5, r1, r0
    a2e4:	1c21      	adds	r1, r4, #0
    a2e6:	3b08      	subs	r3, #8
    a2e8:	4652      	mov	r2, sl
    a2ea:	40e9      	lsrs	r1, r5
    a2ec:	409a      	lsls	r2, r3
    a2ee:	1c0d      	adds	r5, r1, #0
    a2f0:	4315      	orrs	r5, r2
    a2f2:	1c22      	adds	r2, r4, #0
    a2f4:	409a      	lsls	r2, r3
    a2f6:	46aa      	mov	sl, r5
    a2f8:	4690      	mov	r8, r2
    a2fa:	4b2b      	ldr	r3, [pc, #172]	; (a3a8 <__aeabi_dmul+0x1e0>)
    a2fc:	2400      	movs	r4, #0
    a2fe:	1a1b      	subs	r3, r3, r0
    a300:	9302      	str	r3, [sp, #8]
    a302:	2500      	movs	r5, #0
    a304:	e788      	b.n	a218 <__aeabi_dmul+0x50>
    a306:	465b      	mov	r3, fp
    a308:	431e      	orrs	r6, r3
    a30a:	2303      	movs	r3, #3
    a30c:	2e00      	cmp	r6, #0
    a30e:	d19c      	bne.n	a24a <__aeabi_dmul+0x82>
    a310:	46b3      	mov	fp, r6
    a312:	2200      	movs	r2, #0
    a314:	2302      	movs	r3, #2
    a316:	e798      	b.n	a24a <__aeabi_dmul+0x82>
    a318:	465b      	mov	r3, fp
    a31a:	4333      	orrs	r3, r6
    a31c:	d021      	beq.n	a362 <__aeabi_dmul+0x19a>
    a31e:	4658      	mov	r0, fp
    a320:	2800      	cmp	r0, #0
    a322:	d100      	bne.n	a326 <__aeabi_dmul+0x15e>
    a324:	e14e      	b.n	a5c4 <__aeabi_dmul+0x3fc>
    a326:	f000 fe97 	bl	b058 <__clzsi2>
    a32a:	2827      	cmp	r0, #39	; 0x27
    a32c:	dd00      	ble.n	a330 <__aeabi_dmul+0x168>
    a32e:	e142      	b.n	a5b6 <__aeabi_dmul+0x3ee>
    a330:	2128      	movs	r1, #40	; 0x28
    a332:	1a0f      	subs	r7, r1, r0
    a334:	1c02      	adds	r2, r0, #0
    a336:	1c31      	adds	r1, r6, #0
    a338:	3a08      	subs	r2, #8
    a33a:	465b      	mov	r3, fp
    a33c:	40f9      	lsrs	r1, r7
    a33e:	4093      	lsls	r3, r2
    a340:	1c0f      	adds	r7, r1, #0
    a342:	431f      	orrs	r7, r3
    a344:	1c33      	adds	r3, r6, #0
    a346:	4093      	lsls	r3, r2
    a348:	46bb      	mov	fp, r7
    a34a:	1c1a      	adds	r2, r3, #0
    a34c:	4b16      	ldr	r3, [pc, #88]	; (a3a8 <__aeabi_dmul+0x1e0>)
    a34e:	1a18      	subs	r0, r3, r0
    a350:	2300      	movs	r3, #0
    a352:	e77a      	b.n	a24a <__aeabi_dmul+0x82>
    a354:	2301      	movs	r3, #1
    a356:	400b      	ands	r3, r1
    a358:	2400      	movs	r4, #0
    a35a:	4699      	mov	r9, r3
    a35c:	46a0      	mov	r8, r4
    a35e:	4b0e      	ldr	r3, [pc, #56]	; (a398 <__aeabi_dmul+0x1d0>)
    a360:	e797      	b.n	a292 <__aeabi_dmul+0xca>
    a362:	2700      	movs	r7, #0
    a364:	46bb      	mov	fp, r7
    a366:	2200      	movs	r2, #0
    a368:	2301      	movs	r3, #1
    a36a:	e76e      	b.n	a24a <__aeabi_dmul+0x82>
    a36c:	2100      	movs	r1, #0
    a36e:	2404      	movs	r4, #4
    a370:	468a      	mov	sl, r1
    a372:	4688      	mov	r8, r1
    a374:	2501      	movs	r5, #1
    a376:	e74f      	b.n	a218 <__aeabi_dmul+0x50>
    a378:	240c      	movs	r4, #12
    a37a:	2503      	movs	r5, #3
    a37c:	e74c      	b.n	a218 <__aeabi_dmul+0x50>
    a37e:	2500      	movs	r5, #0
    a380:	2480      	movs	r4, #128	; 0x80
    a382:	46a9      	mov	r9, r5
    a384:	0324      	lsls	r4, r4, #12
    a386:	46a8      	mov	r8, r5
    a388:	4b03      	ldr	r3, [pc, #12]	; (a398 <__aeabi_dmul+0x1d0>)
    a38a:	e782      	b.n	a292 <__aeabi_dmul+0xca>
    a38c:	46da      	mov	sl, fp
    a38e:	4690      	mov	r8, r2
    a390:	9903      	ldr	r1, [sp, #12]
    a392:	1c1d      	adds	r5, r3, #0
    a394:	e76f      	b.n	a276 <__aeabi_dmul+0xae>
    a396:	46c0      	nop			; (mov r8, r8)
    a398:	000007ff 	.word	0x000007ff
    a39c:	fffffc01 	.word	0xfffffc01
    a3a0:	0000b964 	.word	0x0000b964
    a3a4:	800fffff 	.word	0x800fffff
    a3a8:	fffffc0d 	.word	0xfffffc0d
    a3ac:	9f02      	ldr	r7, [sp, #8]
    a3ae:	0c16      	lsrs	r6, r2, #16
    a3b0:	1838      	adds	r0, r7, r0
    a3b2:	9004      	str	r0, [sp, #16]
    a3b4:	4640      	mov	r0, r8
    a3b6:	0c07      	lsrs	r7, r0, #16
    a3b8:	0400      	lsls	r0, r0, #16
    a3ba:	0c00      	lsrs	r0, r0, #16
    a3bc:	0412      	lsls	r2, r2, #16
    a3be:	0c12      	lsrs	r2, r2, #16
    a3c0:	1c03      	adds	r3, r0, #0
    a3c2:	4353      	muls	r3, r2
    a3c4:	1c04      	adds	r4, r0, #0
    a3c6:	1c3d      	adds	r5, r7, #0
    a3c8:	4374      	muls	r4, r6
    a3ca:	4355      	muls	r5, r2
    a3cc:	4698      	mov	r8, r3
    a3ce:	1c3b      	adds	r3, r7, #0
    a3d0:	4373      	muls	r3, r6
    a3d2:	1964      	adds	r4, r4, r5
    a3d4:	46a4      	mov	ip, r4
    a3d6:	4644      	mov	r4, r8
    a3d8:	9302      	str	r3, [sp, #8]
    a3da:	0c23      	lsrs	r3, r4, #16
    a3dc:	4463      	add	r3, ip
    a3de:	429d      	cmp	r5, r3
    a3e0:	d904      	bls.n	a3ec <__aeabi_dmul+0x224>
    a3e2:	9d02      	ldr	r5, [sp, #8]
    a3e4:	2480      	movs	r4, #128	; 0x80
    a3e6:	0264      	lsls	r4, r4, #9
    a3e8:	192d      	adds	r5, r5, r4
    a3ea:	9502      	str	r5, [sp, #8]
    a3ec:	0c1d      	lsrs	r5, r3, #16
    a3ee:	9503      	str	r5, [sp, #12]
    a3f0:	4645      	mov	r5, r8
    a3f2:	042c      	lsls	r4, r5, #16
    a3f4:	041b      	lsls	r3, r3, #16
    a3f6:	0c24      	lsrs	r4, r4, #16
    a3f8:	191c      	adds	r4, r3, r4
    a3fa:	9405      	str	r4, [sp, #20]
    a3fc:	465c      	mov	r4, fp
    a3fe:	0c23      	lsrs	r3, r4, #16
    a400:	1c05      	adds	r5, r0, #0
    a402:	4358      	muls	r0, r3
    a404:	0424      	lsls	r4, r4, #16
    a406:	0c24      	lsrs	r4, r4, #16
    a408:	4684      	mov	ip, r0
    a40a:	1c38      	adds	r0, r7, #0
    a40c:	4360      	muls	r0, r4
    a40e:	4365      	muls	r5, r4
    a410:	435f      	muls	r7, r3
    a412:	4681      	mov	r9, r0
    a414:	44cc      	add	ip, r9
    a416:	0c28      	lsrs	r0, r5, #16
    a418:	4460      	add	r0, ip
    a41a:	46bb      	mov	fp, r7
    a41c:	4581      	cmp	r9, r0
    a41e:	d902      	bls.n	a426 <__aeabi_dmul+0x25e>
    a420:	2780      	movs	r7, #128	; 0x80
    a422:	027f      	lsls	r7, r7, #9
    a424:	44bb      	add	fp, r7
    a426:	042d      	lsls	r5, r5, #16
    a428:	0c07      	lsrs	r7, r0, #16
    a42a:	0c2d      	lsrs	r5, r5, #16
    a42c:	0400      	lsls	r0, r0, #16
    a42e:	1940      	adds	r0, r0, r5
    a430:	4655      	mov	r5, sl
    a432:	46bc      	mov	ip, r7
    a434:	042f      	lsls	r7, r5, #16
    a436:	44e3      	add	fp, ip
    a438:	4684      	mov	ip, r0
    a43a:	0c28      	lsrs	r0, r5, #16
    a43c:	0c3d      	lsrs	r5, r7, #16
    a43e:	1c2f      	adds	r7, r5, #0
    a440:	4357      	muls	r7, r2
    a442:	46b8      	mov	r8, r7
    a444:	1c2f      	adds	r7, r5, #0
    a446:	4377      	muls	r7, r6
    a448:	4342      	muls	r2, r0
    a44a:	46b9      	mov	r9, r7
    a44c:	4647      	mov	r7, r8
    a44e:	0c3f      	lsrs	r7, r7, #16
    a450:	4491      	add	r9, r2
    a452:	46ba      	mov	sl, r7
    a454:	44d1      	add	r9, sl
    a456:	4346      	muls	r6, r0
    a458:	454a      	cmp	r2, r9
    a45a:	d902      	bls.n	a462 <__aeabi_dmul+0x29a>
    a45c:	2280      	movs	r2, #128	; 0x80
    a45e:	0252      	lsls	r2, r2, #9
    a460:	18b6      	adds	r6, r6, r2
    a462:	464f      	mov	r7, r9
    a464:	0c3a      	lsrs	r2, r7, #16
    a466:	18b6      	adds	r6, r6, r2
    a468:	043a      	lsls	r2, r7, #16
    a46a:	4647      	mov	r7, r8
    a46c:	043f      	lsls	r7, r7, #16
    a46e:	0c3f      	lsrs	r7, r7, #16
    a470:	46b8      	mov	r8, r7
    a472:	1c2f      	adds	r7, r5, #0
    a474:	4367      	muls	r7, r4
    a476:	435d      	muls	r5, r3
    a478:	4344      	muls	r4, r0
    a47a:	4358      	muls	r0, r3
    a47c:	1965      	adds	r5, r4, r5
    a47e:	9001      	str	r0, [sp, #4]
    a480:	0c38      	lsrs	r0, r7, #16
    a482:	182d      	adds	r5, r5, r0
    a484:	4442      	add	r2, r8
    a486:	46b8      	mov	r8, r7
    a488:	42ac      	cmp	r4, r5
    a48a:	d904      	bls.n	a496 <__aeabi_dmul+0x2ce>
    a48c:	9801      	ldr	r0, [sp, #4]
    a48e:	2380      	movs	r3, #128	; 0x80
    a490:	025b      	lsls	r3, r3, #9
    a492:	18c0      	adds	r0, r0, r3
    a494:	9001      	str	r0, [sp, #4]
    a496:	9c03      	ldr	r4, [sp, #12]
    a498:	9f02      	ldr	r7, [sp, #8]
    a49a:	1c20      	adds	r0, r4, #0
    a49c:	4460      	add	r0, ip
    a49e:	19c0      	adds	r0, r0, r7
    a4a0:	4560      	cmp	r0, ip
    a4a2:	41a4      	sbcs	r4, r4
    a4a4:	4647      	mov	r7, r8
    a4a6:	4264      	negs	r4, r4
    a4a8:	46a4      	mov	ip, r4
    a4aa:	042b      	lsls	r3, r5, #16
    a4ac:	043c      	lsls	r4, r7, #16
    a4ae:	4699      	mov	r9, r3
    a4b0:	0c24      	lsrs	r4, r4, #16
    a4b2:	444c      	add	r4, r9
    a4b4:	46a0      	mov	r8, r4
    a4b6:	44d8      	add	r8, fp
    a4b8:	1880      	adds	r0, r0, r2
    a4ba:	46c2      	mov	sl, r8
    a4bc:	44e2      	add	sl, ip
    a4be:	4290      	cmp	r0, r2
    a4c0:	4192      	sbcs	r2, r2
    a4c2:	4657      	mov	r7, sl
    a4c4:	4252      	negs	r2, r2
    a4c6:	4691      	mov	r9, r2
    a4c8:	19f2      	adds	r2, r6, r7
    a4ca:	45e2      	cmp	sl, ip
    a4cc:	41bf      	sbcs	r7, r7
    a4ce:	427f      	negs	r7, r7
    a4d0:	464b      	mov	r3, r9
    a4d2:	46bc      	mov	ip, r7
    a4d4:	45d8      	cmp	r8, fp
    a4d6:	41bf      	sbcs	r7, r7
    a4d8:	18d4      	adds	r4, r2, r3
    a4da:	427f      	negs	r7, r7
    a4dc:	4663      	mov	r3, ip
    a4de:	431f      	orrs	r7, r3
    a4e0:	0c2d      	lsrs	r5, r5, #16
    a4e2:	197f      	adds	r7, r7, r5
    a4e4:	42b2      	cmp	r2, r6
    a4e6:	4192      	sbcs	r2, r2
    a4e8:	454c      	cmp	r4, r9
    a4ea:	41ad      	sbcs	r5, r5
    a4ec:	4252      	negs	r2, r2
    a4ee:	426d      	negs	r5, r5
    a4f0:	4315      	orrs	r5, r2
    a4f2:	9e01      	ldr	r6, [sp, #4]
    a4f4:	197d      	adds	r5, r7, r5
    a4f6:	19ab      	adds	r3, r5, r6
    a4f8:	0de2      	lsrs	r2, r4, #23
    a4fa:	025b      	lsls	r3, r3, #9
    a4fc:	9f05      	ldr	r7, [sp, #20]
    a4fe:	4313      	orrs	r3, r2
    a500:	0242      	lsls	r2, r0, #9
    a502:	433a      	orrs	r2, r7
    a504:	469a      	mov	sl, r3
    a506:	1e53      	subs	r3, r2, #1
    a508:	419a      	sbcs	r2, r3
    a50a:	0dc3      	lsrs	r3, r0, #23
    a50c:	1c10      	adds	r0, r2, #0
    a50e:	4318      	orrs	r0, r3
    a510:	0264      	lsls	r4, r4, #9
    a512:	4320      	orrs	r0, r4
    a514:	4680      	mov	r8, r0
    a516:	4650      	mov	r0, sl
    a518:	01c0      	lsls	r0, r0, #7
    a51a:	d50d      	bpl.n	a538 <__aeabi_dmul+0x370>
    a51c:	4645      	mov	r5, r8
    a51e:	2201      	movs	r2, #1
    a520:	4656      	mov	r6, sl
    a522:	9c04      	ldr	r4, [sp, #16]
    a524:	086b      	lsrs	r3, r5, #1
    a526:	402a      	ands	r2, r5
    a528:	431a      	orrs	r2, r3
    a52a:	07f3      	lsls	r3, r6, #31
    a52c:	3401      	adds	r4, #1
    a52e:	431a      	orrs	r2, r3
    a530:	0876      	lsrs	r6, r6, #1
    a532:	9404      	str	r4, [sp, #16]
    a534:	4690      	mov	r8, r2
    a536:	46b2      	mov	sl, r6
    a538:	9e04      	ldr	r6, [sp, #16]
    a53a:	4f63      	ldr	r7, [pc, #396]	; (a6c8 <__aeabi_dmul+0x500>)
    a53c:	19f3      	adds	r3, r6, r7
    a53e:	2b00      	cmp	r3, #0
    a540:	dd61      	ble.n	a606 <__aeabi_dmul+0x43e>
    a542:	4640      	mov	r0, r8
    a544:	0740      	lsls	r0, r0, #29
    a546:	d00b      	beq.n	a560 <__aeabi_dmul+0x398>
    a548:	220f      	movs	r2, #15
    a54a:	4644      	mov	r4, r8
    a54c:	4022      	ands	r2, r4
    a54e:	2a04      	cmp	r2, #4
    a550:	d006      	beq.n	a560 <__aeabi_dmul+0x398>
    a552:	4642      	mov	r2, r8
    a554:	3204      	adds	r2, #4
    a556:	4542      	cmp	r2, r8
    a558:	4180      	sbcs	r0, r0
    a55a:	4240      	negs	r0, r0
    a55c:	4482      	add	sl, r0
    a55e:	4690      	mov	r8, r2
    a560:	4655      	mov	r5, sl
    a562:	01ed      	lsls	r5, r5, #7
    a564:	d507      	bpl.n	a576 <__aeabi_dmul+0x3ae>
    a566:	4b59      	ldr	r3, [pc, #356]	; (a6cc <__aeabi_dmul+0x504>)
    a568:	4656      	mov	r6, sl
    a56a:	9f04      	ldr	r7, [sp, #16]
    a56c:	2080      	movs	r0, #128	; 0x80
    a56e:	401e      	ands	r6, r3
    a570:	00c0      	lsls	r0, r0, #3
    a572:	46b2      	mov	sl, r6
    a574:	183b      	adds	r3, r7, r0
    a576:	4a56      	ldr	r2, [pc, #344]	; (a6d0 <__aeabi_dmul+0x508>)
    a578:	4293      	cmp	r3, r2
    a57a:	dd00      	ble.n	a57e <__aeabi_dmul+0x3b6>
    a57c:	e6ea      	b.n	a354 <__aeabi_dmul+0x18c>
    a57e:	4644      	mov	r4, r8
    a580:	4655      	mov	r5, sl
    a582:	08e2      	lsrs	r2, r4, #3
    a584:	0768      	lsls	r0, r5, #29
    a586:	4310      	orrs	r0, r2
    a588:	2201      	movs	r2, #1
    a58a:	026c      	lsls	r4, r5, #9
    a58c:	055b      	lsls	r3, r3, #21
    a58e:	400a      	ands	r2, r1
    a590:	4680      	mov	r8, r0
    a592:	0b24      	lsrs	r4, r4, #12
    a594:	0d5b      	lsrs	r3, r3, #21
    a596:	4691      	mov	r9, r2
    a598:	e67b      	b.n	a292 <__aeabi_dmul+0xca>
    a59a:	46da      	mov	sl, fp
    a59c:	4690      	mov	r8, r2
    a59e:	1c1d      	adds	r5, r3, #0
    a5a0:	e669      	b.n	a276 <__aeabi_dmul+0xae>
    a5a2:	2480      	movs	r4, #128	; 0x80
    a5a4:	0324      	lsls	r4, r4, #12
    a5a6:	4657      	mov	r7, sl
    a5a8:	4227      	tst	r7, r4
    a5aa:	d11c      	bne.n	a5e6 <__aeabi_dmul+0x41e>
    a5ac:	433c      	orrs	r4, r7
    a5ae:	0324      	lsls	r4, r4, #12
    a5b0:	0b24      	lsrs	r4, r4, #12
    a5b2:	4b48      	ldr	r3, [pc, #288]	; (a6d4 <__aeabi_dmul+0x50c>)
    a5b4:	e66d      	b.n	a292 <__aeabi_dmul+0xca>
    a5b6:	1c03      	adds	r3, r0, #0
    a5b8:	3b28      	subs	r3, #40	; 0x28
    a5ba:	1c31      	adds	r1, r6, #0
    a5bc:	4099      	lsls	r1, r3
    a5be:	468b      	mov	fp, r1
    a5c0:	2200      	movs	r2, #0
    a5c2:	e6c3      	b.n	a34c <__aeabi_dmul+0x184>
    a5c4:	1c30      	adds	r0, r6, #0
    a5c6:	f000 fd47 	bl	b058 <__clzsi2>
    a5ca:	3020      	adds	r0, #32
    a5cc:	e6ad      	b.n	a32a <__aeabi_dmul+0x162>
    a5ce:	3b28      	subs	r3, #40	; 0x28
    a5d0:	1c21      	adds	r1, r4, #0
    a5d2:	4099      	lsls	r1, r3
    a5d4:	2200      	movs	r2, #0
    a5d6:	468a      	mov	sl, r1
    a5d8:	4690      	mov	r8, r2
    a5da:	e68e      	b.n	a2fa <__aeabi_dmul+0x132>
    a5dc:	1c20      	adds	r0, r4, #0
    a5de:	f000 fd3b 	bl	b058 <__clzsi2>
    a5e2:	3020      	adds	r0, #32
    a5e4:	e678      	b.n	a2d8 <__aeabi_dmul+0x110>
    a5e6:	4658      	mov	r0, fp
    a5e8:	4220      	tst	r0, r4
    a5ea:	d107      	bne.n	a5fc <__aeabi_dmul+0x434>
    a5ec:	4304      	orrs	r4, r0
    a5ee:	9903      	ldr	r1, [sp, #12]
    a5f0:	0324      	lsls	r4, r4, #12
    a5f2:	0b24      	lsrs	r4, r4, #12
    a5f4:	4689      	mov	r9, r1
    a5f6:	4690      	mov	r8, r2
    a5f8:	4b36      	ldr	r3, [pc, #216]	; (a6d4 <__aeabi_dmul+0x50c>)
    a5fa:	e64a      	b.n	a292 <__aeabi_dmul+0xca>
    a5fc:	433c      	orrs	r4, r7
    a5fe:	0324      	lsls	r4, r4, #12
    a600:	0b24      	lsrs	r4, r4, #12
    a602:	4b34      	ldr	r3, [pc, #208]	; (a6d4 <__aeabi_dmul+0x50c>)
    a604:	e645      	b.n	a292 <__aeabi_dmul+0xca>
    a606:	4b34      	ldr	r3, [pc, #208]	; (a6d8 <__aeabi_dmul+0x510>)
    a608:	9e04      	ldr	r6, [sp, #16]
    a60a:	1b9b      	subs	r3, r3, r6
    a60c:	2b38      	cmp	r3, #56	; 0x38
    a60e:	dd06      	ble.n	a61e <__aeabi_dmul+0x456>
    a610:	2301      	movs	r3, #1
    a612:	400b      	ands	r3, r1
    a614:	2400      	movs	r4, #0
    a616:	4699      	mov	r9, r3
    a618:	46a0      	mov	r8, r4
    a61a:	2300      	movs	r3, #0
    a61c:	e639      	b.n	a292 <__aeabi_dmul+0xca>
    a61e:	2b1f      	cmp	r3, #31
    a620:	dc25      	bgt.n	a66e <__aeabi_dmul+0x4a6>
    a622:	9c04      	ldr	r4, [sp, #16]
    a624:	4d2d      	ldr	r5, [pc, #180]	; (a6dc <__aeabi_dmul+0x514>)
    a626:	4646      	mov	r6, r8
    a628:	1960      	adds	r0, r4, r5
    a62a:	4652      	mov	r2, sl
    a62c:	4644      	mov	r4, r8
    a62e:	4086      	lsls	r6, r0
    a630:	40dc      	lsrs	r4, r3
    a632:	4082      	lsls	r2, r0
    a634:	4657      	mov	r7, sl
    a636:	1c30      	adds	r0, r6, #0
    a638:	4322      	orrs	r2, r4
    a63a:	40df      	lsrs	r7, r3
    a63c:	1e44      	subs	r4, r0, #1
    a63e:	41a0      	sbcs	r0, r4
    a640:	4302      	orrs	r2, r0
    a642:	1c3b      	adds	r3, r7, #0
    a644:	0754      	lsls	r4, r2, #29
    a646:	d009      	beq.n	a65c <__aeabi_dmul+0x494>
    a648:	200f      	movs	r0, #15
    a64a:	4010      	ands	r0, r2
    a64c:	2804      	cmp	r0, #4
    a64e:	d005      	beq.n	a65c <__aeabi_dmul+0x494>
    a650:	1d10      	adds	r0, r2, #4
    a652:	4290      	cmp	r0, r2
    a654:	4192      	sbcs	r2, r2
    a656:	4252      	negs	r2, r2
    a658:	189b      	adds	r3, r3, r2
    a65a:	1c02      	adds	r2, r0, #0
    a65c:	021d      	lsls	r5, r3, #8
    a65e:	d51a      	bpl.n	a696 <__aeabi_dmul+0x4ce>
    a660:	2301      	movs	r3, #1
    a662:	400b      	ands	r3, r1
    a664:	2400      	movs	r4, #0
    a666:	4699      	mov	r9, r3
    a668:	46a0      	mov	r8, r4
    a66a:	2301      	movs	r3, #1
    a66c:	e611      	b.n	a292 <__aeabi_dmul+0xca>
    a66e:	481c      	ldr	r0, [pc, #112]	; (a6e0 <__aeabi_dmul+0x518>)
    a670:	9c04      	ldr	r4, [sp, #16]
    a672:	4655      	mov	r5, sl
    a674:	1b00      	subs	r0, r0, r4
    a676:	40c5      	lsrs	r5, r0
    a678:	1c28      	adds	r0, r5, #0
    a67a:	2b20      	cmp	r3, #32
    a67c:	d016      	beq.n	a6ac <__aeabi_dmul+0x4e4>
    a67e:	4e19      	ldr	r6, [pc, #100]	; (a6e4 <__aeabi_dmul+0x51c>)
    a680:	4657      	mov	r7, sl
    a682:	19a2      	adds	r2, r4, r6
    a684:	4097      	lsls	r7, r2
    a686:	1c3a      	adds	r2, r7, #0
    a688:	4643      	mov	r3, r8
    a68a:	431a      	orrs	r2, r3
    a68c:	1e53      	subs	r3, r2, #1
    a68e:	419a      	sbcs	r2, r3
    a690:	4302      	orrs	r2, r0
    a692:	2300      	movs	r3, #0
    a694:	e7d6      	b.n	a644 <__aeabi_dmul+0x47c>
    a696:	0758      	lsls	r0, r3, #29
    a698:	025b      	lsls	r3, r3, #9
    a69a:	08d2      	lsrs	r2, r2, #3
    a69c:	0b1c      	lsrs	r4, r3, #12
    a69e:	2301      	movs	r3, #1
    a6a0:	400b      	ands	r3, r1
    a6a2:	4310      	orrs	r0, r2
    a6a4:	4699      	mov	r9, r3
    a6a6:	4680      	mov	r8, r0
    a6a8:	2300      	movs	r3, #0
    a6aa:	e5f2      	b.n	a292 <__aeabi_dmul+0xca>
    a6ac:	2200      	movs	r2, #0
    a6ae:	e7eb      	b.n	a688 <__aeabi_dmul+0x4c0>
    a6b0:	2480      	movs	r4, #128	; 0x80
    a6b2:	0324      	lsls	r4, r4, #12
    a6b4:	4650      	mov	r0, sl
    a6b6:	2301      	movs	r3, #1
    a6b8:	4304      	orrs	r4, r0
    a6ba:	4019      	ands	r1, r3
    a6bc:	0324      	lsls	r4, r4, #12
    a6be:	0b24      	lsrs	r4, r4, #12
    a6c0:	4689      	mov	r9, r1
    a6c2:	4b04      	ldr	r3, [pc, #16]	; (a6d4 <__aeabi_dmul+0x50c>)
    a6c4:	e5e5      	b.n	a292 <__aeabi_dmul+0xca>
    a6c6:	46c0      	nop			; (mov r8, r8)
    a6c8:	000003ff 	.word	0x000003ff
    a6cc:	feffffff 	.word	0xfeffffff
    a6d0:	000007fe 	.word	0x000007fe
    a6d4:	000007ff 	.word	0x000007ff
    a6d8:	fffffc02 	.word	0xfffffc02
    a6dc:	0000041e 	.word	0x0000041e
    a6e0:	fffffbe2 	.word	0xfffffbe2
    a6e4:	0000043e 	.word	0x0000043e

0000a6e8 <__aeabi_dsub>:
    a6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a6ea:	465f      	mov	r7, fp
    a6ec:	4656      	mov	r6, sl
    a6ee:	4644      	mov	r4, r8
    a6f0:	464d      	mov	r5, r9
    a6f2:	b4f0      	push	{r4, r5, r6, r7}
    a6f4:	030c      	lsls	r4, r1, #12
    a6f6:	004d      	lsls	r5, r1, #1
    a6f8:	0fcf      	lsrs	r7, r1, #31
    a6fa:	0a61      	lsrs	r1, r4, #9
    a6fc:	0f44      	lsrs	r4, r0, #29
    a6fe:	4321      	orrs	r1, r4
    a700:	00c4      	lsls	r4, r0, #3
    a702:	0318      	lsls	r0, r3, #12
    a704:	0fde      	lsrs	r6, r3, #31
    a706:	4680      	mov	r8, r0
    a708:	46b4      	mov	ip, r6
    a70a:	4646      	mov	r6, r8
    a70c:	0058      	lsls	r0, r3, #1
    a70e:	0a76      	lsrs	r6, r6, #9
    a710:	0f53      	lsrs	r3, r2, #29
    a712:	4333      	orrs	r3, r6
    a714:	00d6      	lsls	r6, r2, #3
    a716:	4ad1      	ldr	r2, [pc, #836]	; (aa5c <__aeabi_dsub+0x374>)
    a718:	0d6d      	lsrs	r5, r5, #21
    a71a:	46ba      	mov	sl, r7
    a71c:	0d40      	lsrs	r0, r0, #21
    a71e:	46b3      	mov	fp, r6
    a720:	4290      	cmp	r0, r2
    a722:	d100      	bne.n	a726 <__aeabi_dsub+0x3e>
    a724:	e0f5      	b.n	a912 <__aeabi_dsub+0x22a>
    a726:	4662      	mov	r2, ip
    a728:	2601      	movs	r6, #1
    a72a:	4072      	eors	r2, r6
    a72c:	4694      	mov	ip, r2
    a72e:	4567      	cmp	r7, ip
    a730:	d100      	bne.n	a734 <__aeabi_dsub+0x4c>
    a732:	e0ab      	b.n	a88c <__aeabi_dsub+0x1a4>
    a734:	1a2f      	subs	r7, r5, r0
    a736:	2f00      	cmp	r7, #0
    a738:	dc00      	bgt.n	a73c <__aeabi_dsub+0x54>
    a73a:	e111      	b.n	a960 <__aeabi_dsub+0x278>
    a73c:	2800      	cmp	r0, #0
    a73e:	d13e      	bne.n	a7be <__aeabi_dsub+0xd6>
    a740:	4658      	mov	r0, fp
    a742:	4318      	orrs	r0, r3
    a744:	d000      	beq.n	a748 <__aeabi_dsub+0x60>
    a746:	e0f1      	b.n	a92c <__aeabi_dsub+0x244>
    a748:	0760      	lsls	r0, r4, #29
    a74a:	d100      	bne.n	a74e <__aeabi_dsub+0x66>
    a74c:	e097      	b.n	a87e <__aeabi_dsub+0x196>
    a74e:	230f      	movs	r3, #15
    a750:	4023      	ands	r3, r4
    a752:	2b04      	cmp	r3, #4
    a754:	d100      	bne.n	a758 <__aeabi_dsub+0x70>
    a756:	e122      	b.n	a99e <__aeabi_dsub+0x2b6>
    a758:	1d22      	adds	r2, r4, #4
    a75a:	42a2      	cmp	r2, r4
    a75c:	41a4      	sbcs	r4, r4
    a75e:	4264      	negs	r4, r4
    a760:	2380      	movs	r3, #128	; 0x80
    a762:	1909      	adds	r1, r1, r4
    a764:	041b      	lsls	r3, r3, #16
    a766:	2701      	movs	r7, #1
    a768:	4650      	mov	r0, sl
    a76a:	400b      	ands	r3, r1
    a76c:	4007      	ands	r7, r0
    a76e:	1c14      	adds	r4, r2, #0
    a770:	2b00      	cmp	r3, #0
    a772:	d100      	bne.n	a776 <__aeabi_dsub+0x8e>
    a774:	e079      	b.n	a86a <__aeabi_dsub+0x182>
    a776:	4bb9      	ldr	r3, [pc, #740]	; (aa5c <__aeabi_dsub+0x374>)
    a778:	3501      	adds	r5, #1
    a77a:	429d      	cmp	r5, r3
    a77c:	d100      	bne.n	a780 <__aeabi_dsub+0x98>
    a77e:	e10b      	b.n	a998 <__aeabi_dsub+0x2b0>
    a780:	4bb7      	ldr	r3, [pc, #732]	; (aa60 <__aeabi_dsub+0x378>)
    a782:	08e4      	lsrs	r4, r4, #3
    a784:	4019      	ands	r1, r3
    a786:	0748      	lsls	r0, r1, #29
    a788:	0249      	lsls	r1, r1, #9
    a78a:	4304      	orrs	r4, r0
    a78c:	0b0b      	lsrs	r3, r1, #12
    a78e:	2000      	movs	r0, #0
    a790:	2100      	movs	r1, #0
    a792:	031b      	lsls	r3, r3, #12
    a794:	0b1a      	lsrs	r2, r3, #12
    a796:	0d0b      	lsrs	r3, r1, #20
    a798:	056d      	lsls	r5, r5, #21
    a79a:	051b      	lsls	r3, r3, #20
    a79c:	4313      	orrs	r3, r2
    a79e:	086a      	lsrs	r2, r5, #1
    a7a0:	4db0      	ldr	r5, [pc, #704]	; (aa64 <__aeabi_dsub+0x37c>)
    a7a2:	07ff      	lsls	r7, r7, #31
    a7a4:	401d      	ands	r5, r3
    a7a6:	4315      	orrs	r5, r2
    a7a8:	006d      	lsls	r5, r5, #1
    a7aa:	086d      	lsrs	r5, r5, #1
    a7ac:	1c29      	adds	r1, r5, #0
    a7ae:	4339      	orrs	r1, r7
    a7b0:	1c20      	adds	r0, r4, #0
    a7b2:	bc3c      	pop	{r2, r3, r4, r5}
    a7b4:	4690      	mov	r8, r2
    a7b6:	4699      	mov	r9, r3
    a7b8:	46a2      	mov	sl, r4
    a7ba:	46ab      	mov	fp, r5
    a7bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a7be:	48a7      	ldr	r0, [pc, #668]	; (aa5c <__aeabi_dsub+0x374>)
    a7c0:	4285      	cmp	r5, r0
    a7c2:	d0c1      	beq.n	a748 <__aeabi_dsub+0x60>
    a7c4:	2080      	movs	r0, #128	; 0x80
    a7c6:	0400      	lsls	r0, r0, #16
    a7c8:	4303      	orrs	r3, r0
    a7ca:	2f38      	cmp	r7, #56	; 0x38
    a7cc:	dd00      	ble.n	a7d0 <__aeabi_dsub+0xe8>
    a7ce:	e0fd      	b.n	a9cc <__aeabi_dsub+0x2e4>
    a7d0:	2f1f      	cmp	r7, #31
    a7d2:	dd00      	ble.n	a7d6 <__aeabi_dsub+0xee>
    a7d4:	e131      	b.n	aa3a <__aeabi_dsub+0x352>
    a7d6:	2020      	movs	r0, #32
    a7d8:	1bc0      	subs	r0, r0, r7
    a7da:	1c1a      	adds	r2, r3, #0
    a7dc:	465e      	mov	r6, fp
    a7de:	4082      	lsls	r2, r0
    a7e0:	40fe      	lsrs	r6, r7
    a7e2:	4332      	orrs	r2, r6
    a7e4:	4694      	mov	ip, r2
    a7e6:	465a      	mov	r2, fp
    a7e8:	4082      	lsls	r2, r0
    a7ea:	1c10      	adds	r0, r2, #0
    a7ec:	1e42      	subs	r2, r0, #1
    a7ee:	4190      	sbcs	r0, r2
    a7f0:	40fb      	lsrs	r3, r7
    a7f2:	4662      	mov	r2, ip
    a7f4:	4302      	orrs	r2, r0
    a7f6:	1c1f      	adds	r7, r3, #0
    a7f8:	1aa2      	subs	r2, r4, r2
    a7fa:	4294      	cmp	r4, r2
    a7fc:	41a4      	sbcs	r4, r4
    a7fe:	4264      	negs	r4, r4
    a800:	1bc9      	subs	r1, r1, r7
    a802:	1b09      	subs	r1, r1, r4
    a804:	1c14      	adds	r4, r2, #0
    a806:	020a      	lsls	r2, r1, #8
    a808:	d59e      	bpl.n	a748 <__aeabi_dsub+0x60>
    a80a:	0249      	lsls	r1, r1, #9
    a80c:	0a4f      	lsrs	r7, r1, #9
    a80e:	2f00      	cmp	r7, #0
    a810:	d100      	bne.n	a814 <__aeabi_dsub+0x12c>
    a812:	e0d6      	b.n	a9c2 <__aeabi_dsub+0x2da>
    a814:	1c38      	adds	r0, r7, #0
    a816:	f000 fc1f 	bl	b058 <__clzsi2>
    a81a:	1c02      	adds	r2, r0, #0
    a81c:	3a08      	subs	r2, #8
    a81e:	2a1f      	cmp	r2, #31
    a820:	dd00      	ble.n	a824 <__aeabi_dsub+0x13c>
    a822:	e0c3      	b.n	a9ac <__aeabi_dsub+0x2c4>
    a824:	2128      	movs	r1, #40	; 0x28
    a826:	1c23      	adds	r3, r4, #0
    a828:	1a09      	subs	r1, r1, r0
    a82a:	4097      	lsls	r7, r2
    a82c:	40cb      	lsrs	r3, r1
    a82e:	431f      	orrs	r7, r3
    a830:	4094      	lsls	r4, r2
    a832:	4295      	cmp	r5, r2
    a834:	dd00      	ble.n	a838 <__aeabi_dsub+0x150>
    a836:	e0c0      	b.n	a9ba <__aeabi_dsub+0x2d2>
    a838:	1b55      	subs	r5, r2, r5
    a83a:	1c69      	adds	r1, r5, #1
    a83c:	291f      	cmp	r1, #31
    a83e:	dd00      	ble.n	a842 <__aeabi_dsub+0x15a>
    a840:	e0ea      	b.n	aa18 <__aeabi_dsub+0x330>
    a842:	221f      	movs	r2, #31
    a844:	1b55      	subs	r5, r2, r5
    a846:	1c3b      	adds	r3, r7, #0
    a848:	1c22      	adds	r2, r4, #0
    a84a:	40ab      	lsls	r3, r5
    a84c:	40ca      	lsrs	r2, r1
    a84e:	40ac      	lsls	r4, r5
    a850:	1e65      	subs	r5, r4, #1
    a852:	41ac      	sbcs	r4, r5
    a854:	4313      	orrs	r3, r2
    a856:	40cf      	lsrs	r7, r1
    a858:	431c      	orrs	r4, r3
    a85a:	1c39      	adds	r1, r7, #0
    a85c:	2500      	movs	r5, #0
    a85e:	e773      	b.n	a748 <__aeabi_dsub+0x60>
    a860:	2180      	movs	r1, #128	; 0x80
    a862:	4d7e      	ldr	r5, [pc, #504]	; (aa5c <__aeabi_dsub+0x374>)
    a864:	2700      	movs	r7, #0
    a866:	03c9      	lsls	r1, r1, #15
    a868:	2400      	movs	r4, #0
    a86a:	4b7c      	ldr	r3, [pc, #496]	; (aa5c <__aeabi_dsub+0x374>)
    a86c:	0748      	lsls	r0, r1, #29
    a86e:	08e4      	lsrs	r4, r4, #3
    a870:	4304      	orrs	r4, r0
    a872:	08c9      	lsrs	r1, r1, #3
    a874:	429d      	cmp	r5, r3
    a876:	d050      	beq.n	a91a <__aeabi_dsub+0x232>
    a878:	0309      	lsls	r1, r1, #12
    a87a:	0b0b      	lsrs	r3, r1, #12
    a87c:	e787      	b.n	a78e <__aeabi_dsub+0xa6>
    a87e:	2380      	movs	r3, #128	; 0x80
    a880:	041b      	lsls	r3, r3, #16
    a882:	2701      	movs	r7, #1
    a884:	4652      	mov	r2, sl
    a886:	400b      	ands	r3, r1
    a888:	4017      	ands	r7, r2
    a88a:	e771      	b.n	a770 <__aeabi_dsub+0x88>
    a88c:	1a2a      	subs	r2, r5, r0
    a88e:	4694      	mov	ip, r2
    a890:	2a00      	cmp	r2, #0
    a892:	dc00      	bgt.n	a896 <__aeabi_dsub+0x1ae>
    a894:	e0a1      	b.n	a9da <__aeabi_dsub+0x2f2>
    a896:	2800      	cmp	r0, #0
    a898:	d054      	beq.n	a944 <__aeabi_dsub+0x25c>
    a89a:	4870      	ldr	r0, [pc, #448]	; (aa5c <__aeabi_dsub+0x374>)
    a89c:	4285      	cmp	r5, r0
    a89e:	d100      	bne.n	a8a2 <__aeabi_dsub+0x1ba>
    a8a0:	e752      	b.n	a748 <__aeabi_dsub+0x60>
    a8a2:	2080      	movs	r0, #128	; 0x80
    a8a4:	0400      	lsls	r0, r0, #16
    a8a6:	4303      	orrs	r3, r0
    a8a8:	4660      	mov	r0, ip
    a8aa:	2838      	cmp	r0, #56	; 0x38
    a8ac:	dd00      	ble.n	a8b0 <__aeabi_dsub+0x1c8>
    a8ae:	e10e      	b.n	aace <__aeabi_dsub+0x3e6>
    a8b0:	281f      	cmp	r0, #31
    a8b2:	dd00      	ble.n	a8b6 <__aeabi_dsub+0x1ce>
    a8b4:	e157      	b.n	ab66 <__aeabi_dsub+0x47e>
    a8b6:	4662      	mov	r2, ip
    a8b8:	2020      	movs	r0, #32
    a8ba:	1a80      	subs	r0, r0, r2
    a8bc:	1c1e      	adds	r6, r3, #0
    a8be:	4086      	lsls	r6, r0
    a8c0:	46b1      	mov	r9, r6
    a8c2:	465e      	mov	r6, fp
    a8c4:	40d6      	lsrs	r6, r2
    a8c6:	464a      	mov	r2, r9
    a8c8:	4332      	orrs	r2, r6
    a8ca:	465e      	mov	r6, fp
    a8cc:	4086      	lsls	r6, r0
    a8ce:	4690      	mov	r8, r2
    a8d0:	1c30      	adds	r0, r6, #0
    a8d2:	1e42      	subs	r2, r0, #1
    a8d4:	4190      	sbcs	r0, r2
    a8d6:	4642      	mov	r2, r8
    a8d8:	4302      	orrs	r2, r0
    a8da:	4660      	mov	r0, ip
    a8dc:	40c3      	lsrs	r3, r0
    a8de:	1912      	adds	r2, r2, r4
    a8e0:	42a2      	cmp	r2, r4
    a8e2:	41a4      	sbcs	r4, r4
    a8e4:	4264      	negs	r4, r4
    a8e6:	1859      	adds	r1, r3, r1
    a8e8:	1909      	adds	r1, r1, r4
    a8ea:	1c14      	adds	r4, r2, #0
    a8ec:	0208      	lsls	r0, r1, #8
    a8ee:	d400      	bmi.n	a8f2 <__aeabi_dsub+0x20a>
    a8f0:	e72a      	b.n	a748 <__aeabi_dsub+0x60>
    a8f2:	4b5a      	ldr	r3, [pc, #360]	; (aa5c <__aeabi_dsub+0x374>)
    a8f4:	3501      	adds	r5, #1
    a8f6:	429d      	cmp	r5, r3
    a8f8:	d100      	bne.n	a8fc <__aeabi_dsub+0x214>
    a8fa:	e131      	b.n	ab60 <__aeabi_dsub+0x478>
    a8fc:	4b58      	ldr	r3, [pc, #352]	; (aa60 <__aeabi_dsub+0x378>)
    a8fe:	0860      	lsrs	r0, r4, #1
    a900:	4019      	ands	r1, r3
    a902:	2301      	movs	r3, #1
    a904:	4023      	ands	r3, r4
    a906:	1c1c      	adds	r4, r3, #0
    a908:	4304      	orrs	r4, r0
    a90a:	07cb      	lsls	r3, r1, #31
    a90c:	431c      	orrs	r4, r3
    a90e:	0849      	lsrs	r1, r1, #1
    a910:	e71a      	b.n	a748 <__aeabi_dsub+0x60>
    a912:	431e      	orrs	r6, r3
    a914:	d000      	beq.n	a918 <__aeabi_dsub+0x230>
    a916:	e70a      	b.n	a72e <__aeabi_dsub+0x46>
    a918:	e705      	b.n	a726 <__aeabi_dsub+0x3e>
    a91a:	1c23      	adds	r3, r4, #0
    a91c:	430b      	orrs	r3, r1
    a91e:	d03b      	beq.n	a998 <__aeabi_dsub+0x2b0>
    a920:	2380      	movs	r3, #128	; 0x80
    a922:	031b      	lsls	r3, r3, #12
    a924:	430b      	orrs	r3, r1
    a926:	031b      	lsls	r3, r3, #12
    a928:	0b1b      	lsrs	r3, r3, #12
    a92a:	e730      	b.n	a78e <__aeabi_dsub+0xa6>
    a92c:	3f01      	subs	r7, #1
    a92e:	2f00      	cmp	r7, #0
    a930:	d16d      	bne.n	aa0e <__aeabi_dsub+0x326>
    a932:	465e      	mov	r6, fp
    a934:	1ba2      	subs	r2, r4, r6
    a936:	4294      	cmp	r4, r2
    a938:	41a4      	sbcs	r4, r4
    a93a:	4264      	negs	r4, r4
    a93c:	1ac9      	subs	r1, r1, r3
    a93e:	1b09      	subs	r1, r1, r4
    a940:	1c14      	adds	r4, r2, #0
    a942:	e760      	b.n	a806 <__aeabi_dsub+0x11e>
    a944:	4658      	mov	r0, fp
    a946:	4318      	orrs	r0, r3
    a948:	d100      	bne.n	a94c <__aeabi_dsub+0x264>
    a94a:	e6fd      	b.n	a748 <__aeabi_dsub+0x60>
    a94c:	2601      	movs	r6, #1
    a94e:	4276      	negs	r6, r6
    a950:	44b4      	add	ip, r6
    a952:	4660      	mov	r0, ip
    a954:	2800      	cmp	r0, #0
    a956:	d000      	beq.n	a95a <__aeabi_dsub+0x272>
    a958:	e0d0      	b.n	aafc <__aeabi_dsub+0x414>
    a95a:	465e      	mov	r6, fp
    a95c:	1932      	adds	r2, r6, r4
    a95e:	e7bf      	b.n	a8e0 <__aeabi_dsub+0x1f8>
    a960:	2f00      	cmp	r7, #0
    a962:	d000      	beq.n	a966 <__aeabi_dsub+0x27e>
    a964:	e080      	b.n	aa68 <__aeabi_dsub+0x380>
    a966:	1c68      	adds	r0, r5, #1
    a968:	0540      	lsls	r0, r0, #21
    a96a:	0d40      	lsrs	r0, r0, #21
    a96c:	2801      	cmp	r0, #1
    a96e:	dc00      	bgt.n	a972 <__aeabi_dsub+0x28a>
    a970:	e0e8      	b.n	ab44 <__aeabi_dsub+0x45c>
    a972:	465a      	mov	r2, fp
    a974:	1aa2      	subs	r2, r4, r2
    a976:	4294      	cmp	r4, r2
    a978:	41bf      	sbcs	r7, r7
    a97a:	1ac8      	subs	r0, r1, r3
    a97c:	427f      	negs	r7, r7
    a97e:	1bc7      	subs	r7, r0, r7
    a980:	023e      	lsls	r6, r7, #8
    a982:	d400      	bmi.n	a986 <__aeabi_dsub+0x29e>
    a984:	e098      	b.n	aab8 <__aeabi_dsub+0x3d0>
    a986:	4658      	mov	r0, fp
    a988:	1b04      	subs	r4, r0, r4
    a98a:	45a3      	cmp	fp, r4
    a98c:	4192      	sbcs	r2, r2
    a98e:	1a59      	subs	r1, r3, r1
    a990:	4252      	negs	r2, r2
    a992:	1a8f      	subs	r7, r1, r2
    a994:	46e2      	mov	sl, ip
    a996:	e73a      	b.n	a80e <__aeabi_dsub+0x126>
    a998:	2300      	movs	r3, #0
    a99a:	2400      	movs	r4, #0
    a99c:	e6f7      	b.n	a78e <__aeabi_dsub+0xa6>
    a99e:	2380      	movs	r3, #128	; 0x80
    a9a0:	041b      	lsls	r3, r3, #16
    a9a2:	2701      	movs	r7, #1
    a9a4:	4656      	mov	r6, sl
    a9a6:	400b      	ands	r3, r1
    a9a8:	4037      	ands	r7, r6
    a9aa:	e6e1      	b.n	a770 <__aeabi_dsub+0x88>
    a9ac:	1c27      	adds	r7, r4, #0
    a9ae:	3828      	subs	r0, #40	; 0x28
    a9b0:	4087      	lsls	r7, r0
    a9b2:	2400      	movs	r4, #0
    a9b4:	4295      	cmp	r5, r2
    a9b6:	dc00      	bgt.n	a9ba <__aeabi_dsub+0x2d2>
    a9b8:	e73e      	b.n	a838 <__aeabi_dsub+0x150>
    a9ba:	4929      	ldr	r1, [pc, #164]	; (aa60 <__aeabi_dsub+0x378>)
    a9bc:	1aad      	subs	r5, r5, r2
    a9be:	4039      	ands	r1, r7
    a9c0:	e6c2      	b.n	a748 <__aeabi_dsub+0x60>
    a9c2:	1c20      	adds	r0, r4, #0
    a9c4:	f000 fb48 	bl	b058 <__clzsi2>
    a9c8:	3020      	adds	r0, #32
    a9ca:	e726      	b.n	a81a <__aeabi_dsub+0x132>
    a9cc:	465a      	mov	r2, fp
    a9ce:	431a      	orrs	r2, r3
    a9d0:	1e53      	subs	r3, r2, #1
    a9d2:	419a      	sbcs	r2, r3
    a9d4:	b2d2      	uxtb	r2, r2
    a9d6:	2700      	movs	r7, #0
    a9d8:	e70e      	b.n	a7f8 <__aeabi_dsub+0x110>
    a9da:	2a00      	cmp	r2, #0
    a9dc:	d000      	beq.n	a9e0 <__aeabi_dsub+0x2f8>
    a9de:	e0de      	b.n	ab9e <__aeabi_dsub+0x4b6>
    a9e0:	1c68      	adds	r0, r5, #1
    a9e2:	0546      	lsls	r6, r0, #21
    a9e4:	0d76      	lsrs	r6, r6, #21
    a9e6:	2e01      	cmp	r6, #1
    a9e8:	dc00      	bgt.n	a9ec <__aeabi_dsub+0x304>
    a9ea:	e090      	b.n	ab0e <__aeabi_dsub+0x426>
    a9ec:	4d1b      	ldr	r5, [pc, #108]	; (aa5c <__aeabi_dsub+0x374>)
    a9ee:	42a8      	cmp	r0, r5
    a9f0:	d100      	bne.n	a9f4 <__aeabi_dsub+0x30c>
    a9f2:	e0f5      	b.n	abe0 <__aeabi_dsub+0x4f8>
    a9f4:	465e      	mov	r6, fp
    a9f6:	1932      	adds	r2, r6, r4
    a9f8:	42a2      	cmp	r2, r4
    a9fa:	41a4      	sbcs	r4, r4
    a9fc:	4264      	negs	r4, r4
    a9fe:	1859      	adds	r1, r3, r1
    aa00:	1909      	adds	r1, r1, r4
    aa02:	07cc      	lsls	r4, r1, #31
    aa04:	0852      	lsrs	r2, r2, #1
    aa06:	4314      	orrs	r4, r2
    aa08:	0849      	lsrs	r1, r1, #1
    aa0a:	1c05      	adds	r5, r0, #0
    aa0c:	e69c      	b.n	a748 <__aeabi_dsub+0x60>
    aa0e:	4813      	ldr	r0, [pc, #76]	; (aa5c <__aeabi_dsub+0x374>)
    aa10:	4285      	cmp	r5, r0
    aa12:	d000      	beq.n	aa16 <__aeabi_dsub+0x32e>
    aa14:	e6d9      	b.n	a7ca <__aeabi_dsub+0xe2>
    aa16:	e697      	b.n	a748 <__aeabi_dsub+0x60>
    aa18:	1c2b      	adds	r3, r5, #0
    aa1a:	3b1f      	subs	r3, #31
    aa1c:	1c3e      	adds	r6, r7, #0
    aa1e:	40de      	lsrs	r6, r3
    aa20:	1c33      	adds	r3, r6, #0
    aa22:	2920      	cmp	r1, #32
    aa24:	d06f      	beq.n	ab06 <__aeabi_dsub+0x41e>
    aa26:	223f      	movs	r2, #63	; 0x3f
    aa28:	1b55      	subs	r5, r2, r5
    aa2a:	40af      	lsls	r7, r5
    aa2c:	433c      	orrs	r4, r7
    aa2e:	1e60      	subs	r0, r4, #1
    aa30:	4184      	sbcs	r4, r0
    aa32:	431c      	orrs	r4, r3
    aa34:	2100      	movs	r1, #0
    aa36:	2500      	movs	r5, #0
    aa38:	e686      	b.n	a748 <__aeabi_dsub+0x60>
    aa3a:	1c38      	adds	r0, r7, #0
    aa3c:	3820      	subs	r0, #32
    aa3e:	1c1e      	adds	r6, r3, #0
    aa40:	40c6      	lsrs	r6, r0
    aa42:	1c30      	adds	r0, r6, #0
    aa44:	2f20      	cmp	r7, #32
    aa46:	d060      	beq.n	ab0a <__aeabi_dsub+0x422>
    aa48:	2240      	movs	r2, #64	; 0x40
    aa4a:	1bd7      	subs	r7, r2, r7
    aa4c:	40bb      	lsls	r3, r7
    aa4e:	465a      	mov	r2, fp
    aa50:	431a      	orrs	r2, r3
    aa52:	1e53      	subs	r3, r2, #1
    aa54:	419a      	sbcs	r2, r3
    aa56:	4302      	orrs	r2, r0
    aa58:	2700      	movs	r7, #0
    aa5a:	e6cd      	b.n	a7f8 <__aeabi_dsub+0x110>
    aa5c:	000007ff 	.word	0x000007ff
    aa60:	ff7fffff 	.word	0xff7fffff
    aa64:	800fffff 	.word	0x800fffff
    aa68:	2d00      	cmp	r5, #0
    aa6a:	d037      	beq.n	aadc <__aeabi_dsub+0x3f4>
    aa6c:	4db6      	ldr	r5, [pc, #728]	; (ad48 <__aeabi_dsub+0x660>)
    aa6e:	42a8      	cmp	r0, r5
    aa70:	d100      	bne.n	aa74 <__aeabi_dsub+0x38c>
    aa72:	e08f      	b.n	ab94 <__aeabi_dsub+0x4ac>
    aa74:	2580      	movs	r5, #128	; 0x80
    aa76:	042d      	lsls	r5, r5, #16
    aa78:	427f      	negs	r7, r7
    aa7a:	4329      	orrs	r1, r5
    aa7c:	2f38      	cmp	r7, #56	; 0x38
    aa7e:	dd00      	ble.n	aa82 <__aeabi_dsub+0x39a>
    aa80:	e0a8      	b.n	abd4 <__aeabi_dsub+0x4ec>
    aa82:	2f1f      	cmp	r7, #31
    aa84:	dd00      	ble.n	aa88 <__aeabi_dsub+0x3a0>
    aa86:	e124      	b.n	acd2 <__aeabi_dsub+0x5ea>
    aa88:	2520      	movs	r5, #32
    aa8a:	1bed      	subs	r5, r5, r7
    aa8c:	1c0e      	adds	r6, r1, #0
    aa8e:	40ae      	lsls	r6, r5
    aa90:	46b0      	mov	r8, r6
    aa92:	1c26      	adds	r6, r4, #0
    aa94:	40fe      	lsrs	r6, r7
    aa96:	4642      	mov	r2, r8
    aa98:	40ac      	lsls	r4, r5
    aa9a:	4316      	orrs	r6, r2
    aa9c:	1e65      	subs	r5, r4, #1
    aa9e:	41ac      	sbcs	r4, r5
    aaa0:	4334      	orrs	r4, r6
    aaa2:	40f9      	lsrs	r1, r7
    aaa4:	465a      	mov	r2, fp
    aaa6:	1b14      	subs	r4, r2, r4
    aaa8:	45a3      	cmp	fp, r4
    aaaa:	4192      	sbcs	r2, r2
    aaac:	1a5b      	subs	r3, r3, r1
    aaae:	4252      	negs	r2, r2
    aab0:	1a99      	subs	r1, r3, r2
    aab2:	1c05      	adds	r5, r0, #0
    aab4:	46e2      	mov	sl, ip
    aab6:	e6a6      	b.n	a806 <__aeabi_dsub+0x11e>
    aab8:	1c13      	adds	r3, r2, #0
    aaba:	433b      	orrs	r3, r7
    aabc:	1c14      	adds	r4, r2, #0
    aabe:	2b00      	cmp	r3, #0
    aac0:	d000      	beq.n	aac4 <__aeabi_dsub+0x3dc>
    aac2:	e6a4      	b.n	a80e <__aeabi_dsub+0x126>
    aac4:	2700      	movs	r7, #0
    aac6:	2100      	movs	r1, #0
    aac8:	2500      	movs	r5, #0
    aaca:	2400      	movs	r4, #0
    aacc:	e6cd      	b.n	a86a <__aeabi_dsub+0x182>
    aace:	465a      	mov	r2, fp
    aad0:	431a      	orrs	r2, r3
    aad2:	1e53      	subs	r3, r2, #1
    aad4:	419a      	sbcs	r2, r3
    aad6:	b2d2      	uxtb	r2, r2
    aad8:	2300      	movs	r3, #0
    aada:	e700      	b.n	a8de <__aeabi_dsub+0x1f6>
    aadc:	1c0d      	adds	r5, r1, #0
    aade:	4325      	orrs	r5, r4
    aae0:	d058      	beq.n	ab94 <__aeabi_dsub+0x4ac>
    aae2:	43ff      	mvns	r7, r7
    aae4:	2f00      	cmp	r7, #0
    aae6:	d151      	bne.n	ab8c <__aeabi_dsub+0x4a4>
    aae8:	465a      	mov	r2, fp
    aaea:	1b14      	subs	r4, r2, r4
    aaec:	45a3      	cmp	fp, r4
    aaee:	4192      	sbcs	r2, r2
    aaf0:	1a59      	subs	r1, r3, r1
    aaf2:	4252      	negs	r2, r2
    aaf4:	1a89      	subs	r1, r1, r2
    aaf6:	1c05      	adds	r5, r0, #0
    aaf8:	46e2      	mov	sl, ip
    aafa:	e684      	b.n	a806 <__aeabi_dsub+0x11e>
    aafc:	4892      	ldr	r0, [pc, #584]	; (ad48 <__aeabi_dsub+0x660>)
    aafe:	4285      	cmp	r5, r0
    ab00:	d000      	beq.n	ab04 <__aeabi_dsub+0x41c>
    ab02:	e6d1      	b.n	a8a8 <__aeabi_dsub+0x1c0>
    ab04:	e620      	b.n	a748 <__aeabi_dsub+0x60>
    ab06:	2700      	movs	r7, #0
    ab08:	e790      	b.n	aa2c <__aeabi_dsub+0x344>
    ab0a:	2300      	movs	r3, #0
    ab0c:	e79f      	b.n	aa4e <__aeabi_dsub+0x366>
    ab0e:	1c08      	adds	r0, r1, #0
    ab10:	4320      	orrs	r0, r4
    ab12:	2d00      	cmp	r5, #0
    ab14:	d000      	beq.n	ab18 <__aeabi_dsub+0x430>
    ab16:	e0c2      	b.n	ac9e <__aeabi_dsub+0x5b6>
    ab18:	2800      	cmp	r0, #0
    ab1a:	d100      	bne.n	ab1e <__aeabi_dsub+0x436>
    ab1c:	e0ef      	b.n	acfe <__aeabi_dsub+0x616>
    ab1e:	4658      	mov	r0, fp
    ab20:	4318      	orrs	r0, r3
    ab22:	d100      	bne.n	ab26 <__aeabi_dsub+0x43e>
    ab24:	e610      	b.n	a748 <__aeabi_dsub+0x60>
    ab26:	4658      	mov	r0, fp
    ab28:	1902      	adds	r2, r0, r4
    ab2a:	42a2      	cmp	r2, r4
    ab2c:	41a4      	sbcs	r4, r4
    ab2e:	4264      	negs	r4, r4
    ab30:	1859      	adds	r1, r3, r1
    ab32:	1909      	adds	r1, r1, r4
    ab34:	1c14      	adds	r4, r2, #0
    ab36:	020a      	lsls	r2, r1, #8
    ab38:	d400      	bmi.n	ab3c <__aeabi_dsub+0x454>
    ab3a:	e605      	b.n	a748 <__aeabi_dsub+0x60>
    ab3c:	4b83      	ldr	r3, [pc, #524]	; (ad4c <__aeabi_dsub+0x664>)
    ab3e:	2501      	movs	r5, #1
    ab40:	4019      	ands	r1, r3
    ab42:	e601      	b.n	a748 <__aeabi_dsub+0x60>
    ab44:	1c08      	adds	r0, r1, #0
    ab46:	4320      	orrs	r0, r4
    ab48:	2d00      	cmp	r5, #0
    ab4a:	d138      	bne.n	abbe <__aeabi_dsub+0x4d6>
    ab4c:	2800      	cmp	r0, #0
    ab4e:	d16f      	bne.n	ac30 <__aeabi_dsub+0x548>
    ab50:	4659      	mov	r1, fp
    ab52:	4319      	orrs	r1, r3
    ab54:	d003      	beq.n	ab5e <__aeabi_dsub+0x476>
    ab56:	1c19      	adds	r1, r3, #0
    ab58:	465c      	mov	r4, fp
    ab5a:	46e2      	mov	sl, ip
    ab5c:	e5f4      	b.n	a748 <__aeabi_dsub+0x60>
    ab5e:	2700      	movs	r7, #0
    ab60:	2100      	movs	r1, #0
    ab62:	2400      	movs	r4, #0
    ab64:	e681      	b.n	a86a <__aeabi_dsub+0x182>
    ab66:	4660      	mov	r0, ip
    ab68:	3820      	subs	r0, #32
    ab6a:	1c1a      	adds	r2, r3, #0
    ab6c:	40c2      	lsrs	r2, r0
    ab6e:	4666      	mov	r6, ip
    ab70:	1c10      	adds	r0, r2, #0
    ab72:	2e20      	cmp	r6, #32
    ab74:	d100      	bne.n	ab78 <__aeabi_dsub+0x490>
    ab76:	e0aa      	b.n	acce <__aeabi_dsub+0x5e6>
    ab78:	2240      	movs	r2, #64	; 0x40
    ab7a:	1b92      	subs	r2, r2, r6
    ab7c:	4093      	lsls	r3, r2
    ab7e:	465a      	mov	r2, fp
    ab80:	431a      	orrs	r2, r3
    ab82:	1e53      	subs	r3, r2, #1
    ab84:	419a      	sbcs	r2, r3
    ab86:	4302      	orrs	r2, r0
    ab88:	2300      	movs	r3, #0
    ab8a:	e6a8      	b.n	a8de <__aeabi_dsub+0x1f6>
    ab8c:	4d6e      	ldr	r5, [pc, #440]	; (ad48 <__aeabi_dsub+0x660>)
    ab8e:	42a8      	cmp	r0, r5
    ab90:	d000      	beq.n	ab94 <__aeabi_dsub+0x4ac>
    ab92:	e773      	b.n	aa7c <__aeabi_dsub+0x394>
    ab94:	1c19      	adds	r1, r3, #0
    ab96:	465c      	mov	r4, fp
    ab98:	1c05      	adds	r5, r0, #0
    ab9a:	46e2      	mov	sl, ip
    ab9c:	e5d4      	b.n	a748 <__aeabi_dsub+0x60>
    ab9e:	2d00      	cmp	r5, #0
    aba0:	d122      	bne.n	abe8 <__aeabi_dsub+0x500>
    aba2:	1c0d      	adds	r5, r1, #0
    aba4:	4325      	orrs	r5, r4
    aba6:	d076      	beq.n	ac96 <__aeabi_dsub+0x5ae>
    aba8:	43d5      	mvns	r5, r2
    abaa:	2d00      	cmp	r5, #0
    abac:	d170      	bne.n	ac90 <__aeabi_dsub+0x5a8>
    abae:	445c      	add	r4, fp
    abb0:	455c      	cmp	r4, fp
    abb2:	4192      	sbcs	r2, r2
    abb4:	1859      	adds	r1, r3, r1
    abb6:	4252      	negs	r2, r2
    abb8:	1889      	adds	r1, r1, r2
    abba:	1c05      	adds	r5, r0, #0
    abbc:	e696      	b.n	a8ec <__aeabi_dsub+0x204>
    abbe:	2800      	cmp	r0, #0
    abc0:	d14c      	bne.n	ac5c <__aeabi_dsub+0x574>
    abc2:	4659      	mov	r1, fp
    abc4:	4319      	orrs	r1, r3
    abc6:	d100      	bne.n	abca <__aeabi_dsub+0x4e2>
    abc8:	e64a      	b.n	a860 <__aeabi_dsub+0x178>
    abca:	1c19      	adds	r1, r3, #0
    abcc:	465c      	mov	r4, fp
    abce:	46e2      	mov	sl, ip
    abd0:	4d5d      	ldr	r5, [pc, #372]	; (ad48 <__aeabi_dsub+0x660>)
    abd2:	e5b9      	b.n	a748 <__aeabi_dsub+0x60>
    abd4:	430c      	orrs	r4, r1
    abd6:	1e61      	subs	r1, r4, #1
    abd8:	418c      	sbcs	r4, r1
    abda:	b2e4      	uxtb	r4, r4
    abdc:	2100      	movs	r1, #0
    abde:	e761      	b.n	aaa4 <__aeabi_dsub+0x3bc>
    abe0:	1c05      	adds	r5, r0, #0
    abe2:	2100      	movs	r1, #0
    abe4:	2400      	movs	r4, #0
    abe6:	e640      	b.n	a86a <__aeabi_dsub+0x182>
    abe8:	4d57      	ldr	r5, [pc, #348]	; (ad48 <__aeabi_dsub+0x660>)
    abea:	42a8      	cmp	r0, r5
    abec:	d053      	beq.n	ac96 <__aeabi_dsub+0x5ae>
    abee:	4255      	negs	r5, r2
    abf0:	2280      	movs	r2, #128	; 0x80
    abf2:	0416      	lsls	r6, r2, #16
    abf4:	4331      	orrs	r1, r6
    abf6:	2d38      	cmp	r5, #56	; 0x38
    abf8:	dc7b      	bgt.n	acf2 <__aeabi_dsub+0x60a>
    abfa:	2d1f      	cmp	r5, #31
    abfc:	dd00      	ble.n	ac00 <__aeabi_dsub+0x518>
    abfe:	e08c      	b.n	ad1a <__aeabi_dsub+0x632>
    ac00:	2220      	movs	r2, #32
    ac02:	1b56      	subs	r6, r2, r5
    ac04:	1c0a      	adds	r2, r1, #0
    ac06:	46b4      	mov	ip, r6
    ac08:	40b2      	lsls	r2, r6
    ac0a:	1c26      	adds	r6, r4, #0
    ac0c:	40ee      	lsrs	r6, r5
    ac0e:	4332      	orrs	r2, r6
    ac10:	4690      	mov	r8, r2
    ac12:	4662      	mov	r2, ip
    ac14:	4094      	lsls	r4, r2
    ac16:	1e66      	subs	r6, r4, #1
    ac18:	41b4      	sbcs	r4, r6
    ac1a:	4642      	mov	r2, r8
    ac1c:	4314      	orrs	r4, r2
    ac1e:	40e9      	lsrs	r1, r5
    ac20:	445c      	add	r4, fp
    ac22:	455c      	cmp	r4, fp
    ac24:	4192      	sbcs	r2, r2
    ac26:	18cb      	adds	r3, r1, r3
    ac28:	4252      	negs	r2, r2
    ac2a:	1899      	adds	r1, r3, r2
    ac2c:	1c05      	adds	r5, r0, #0
    ac2e:	e65d      	b.n	a8ec <__aeabi_dsub+0x204>
    ac30:	4658      	mov	r0, fp
    ac32:	4318      	orrs	r0, r3
    ac34:	d100      	bne.n	ac38 <__aeabi_dsub+0x550>
    ac36:	e587      	b.n	a748 <__aeabi_dsub+0x60>
    ac38:	465e      	mov	r6, fp
    ac3a:	1ba7      	subs	r7, r4, r6
    ac3c:	42bc      	cmp	r4, r7
    ac3e:	4192      	sbcs	r2, r2
    ac40:	1ac8      	subs	r0, r1, r3
    ac42:	4252      	negs	r2, r2
    ac44:	1a80      	subs	r0, r0, r2
    ac46:	0206      	lsls	r6, r0, #8
    ac48:	d560      	bpl.n	ad0c <__aeabi_dsub+0x624>
    ac4a:	4658      	mov	r0, fp
    ac4c:	1b04      	subs	r4, r0, r4
    ac4e:	45a3      	cmp	fp, r4
    ac50:	4192      	sbcs	r2, r2
    ac52:	1a59      	subs	r1, r3, r1
    ac54:	4252      	negs	r2, r2
    ac56:	1a89      	subs	r1, r1, r2
    ac58:	46e2      	mov	sl, ip
    ac5a:	e575      	b.n	a748 <__aeabi_dsub+0x60>
    ac5c:	4658      	mov	r0, fp
    ac5e:	4318      	orrs	r0, r3
    ac60:	d033      	beq.n	acca <__aeabi_dsub+0x5e2>
    ac62:	0748      	lsls	r0, r1, #29
    ac64:	08e4      	lsrs	r4, r4, #3
    ac66:	4304      	orrs	r4, r0
    ac68:	2080      	movs	r0, #128	; 0x80
    ac6a:	08c9      	lsrs	r1, r1, #3
    ac6c:	0300      	lsls	r0, r0, #12
    ac6e:	4201      	tst	r1, r0
    ac70:	d008      	beq.n	ac84 <__aeabi_dsub+0x59c>
    ac72:	08dd      	lsrs	r5, r3, #3
    ac74:	4205      	tst	r5, r0
    ac76:	d105      	bne.n	ac84 <__aeabi_dsub+0x59c>
    ac78:	4659      	mov	r1, fp
    ac7a:	08ca      	lsrs	r2, r1, #3
    ac7c:	075c      	lsls	r4, r3, #29
    ac7e:	4314      	orrs	r4, r2
    ac80:	1c29      	adds	r1, r5, #0
    ac82:	46e2      	mov	sl, ip
    ac84:	0f63      	lsrs	r3, r4, #29
    ac86:	00c9      	lsls	r1, r1, #3
    ac88:	4319      	orrs	r1, r3
    ac8a:	00e4      	lsls	r4, r4, #3
    ac8c:	4d2e      	ldr	r5, [pc, #184]	; (ad48 <__aeabi_dsub+0x660>)
    ac8e:	e55b      	b.n	a748 <__aeabi_dsub+0x60>
    ac90:	4a2d      	ldr	r2, [pc, #180]	; (ad48 <__aeabi_dsub+0x660>)
    ac92:	4290      	cmp	r0, r2
    ac94:	d1af      	bne.n	abf6 <__aeabi_dsub+0x50e>
    ac96:	1c19      	adds	r1, r3, #0
    ac98:	465c      	mov	r4, fp
    ac9a:	1c05      	adds	r5, r0, #0
    ac9c:	e554      	b.n	a748 <__aeabi_dsub+0x60>
    ac9e:	2800      	cmp	r0, #0
    aca0:	d030      	beq.n	ad04 <__aeabi_dsub+0x61c>
    aca2:	4658      	mov	r0, fp
    aca4:	4318      	orrs	r0, r3
    aca6:	d010      	beq.n	acca <__aeabi_dsub+0x5e2>
    aca8:	2580      	movs	r5, #128	; 0x80
    acaa:	0748      	lsls	r0, r1, #29
    acac:	08e4      	lsrs	r4, r4, #3
    acae:	08c9      	lsrs	r1, r1, #3
    acb0:	032d      	lsls	r5, r5, #12
    acb2:	4304      	orrs	r4, r0
    acb4:	4229      	tst	r1, r5
    acb6:	d0e5      	beq.n	ac84 <__aeabi_dsub+0x59c>
    acb8:	08d8      	lsrs	r0, r3, #3
    acba:	4228      	tst	r0, r5
    acbc:	d1e2      	bne.n	ac84 <__aeabi_dsub+0x59c>
    acbe:	465d      	mov	r5, fp
    acc0:	08ea      	lsrs	r2, r5, #3
    acc2:	075c      	lsls	r4, r3, #29
    acc4:	4314      	orrs	r4, r2
    acc6:	1c01      	adds	r1, r0, #0
    acc8:	e7dc      	b.n	ac84 <__aeabi_dsub+0x59c>
    acca:	4d1f      	ldr	r5, [pc, #124]	; (ad48 <__aeabi_dsub+0x660>)
    accc:	e53c      	b.n	a748 <__aeabi_dsub+0x60>
    acce:	2300      	movs	r3, #0
    acd0:	e755      	b.n	ab7e <__aeabi_dsub+0x496>
    acd2:	1c3d      	adds	r5, r7, #0
    acd4:	3d20      	subs	r5, #32
    acd6:	1c0e      	adds	r6, r1, #0
    acd8:	40ee      	lsrs	r6, r5
    acda:	1c35      	adds	r5, r6, #0
    acdc:	2f20      	cmp	r7, #32
    acde:	d02e      	beq.n	ad3e <__aeabi_dsub+0x656>
    ace0:	2640      	movs	r6, #64	; 0x40
    ace2:	1bf7      	subs	r7, r6, r7
    ace4:	40b9      	lsls	r1, r7
    ace6:	430c      	orrs	r4, r1
    ace8:	1e61      	subs	r1, r4, #1
    acea:	418c      	sbcs	r4, r1
    acec:	432c      	orrs	r4, r5
    acee:	2100      	movs	r1, #0
    acf0:	e6d8      	b.n	aaa4 <__aeabi_dsub+0x3bc>
    acf2:	430c      	orrs	r4, r1
    acf4:	1e61      	subs	r1, r4, #1
    acf6:	418c      	sbcs	r4, r1
    acf8:	b2e4      	uxtb	r4, r4
    acfa:	2100      	movs	r1, #0
    acfc:	e790      	b.n	ac20 <__aeabi_dsub+0x538>
    acfe:	1c19      	adds	r1, r3, #0
    ad00:	465c      	mov	r4, fp
    ad02:	e521      	b.n	a748 <__aeabi_dsub+0x60>
    ad04:	1c19      	adds	r1, r3, #0
    ad06:	465c      	mov	r4, fp
    ad08:	4d0f      	ldr	r5, [pc, #60]	; (ad48 <__aeabi_dsub+0x660>)
    ad0a:	e51d      	b.n	a748 <__aeabi_dsub+0x60>
    ad0c:	1c03      	adds	r3, r0, #0
    ad0e:	433b      	orrs	r3, r7
    ad10:	d100      	bne.n	ad14 <__aeabi_dsub+0x62c>
    ad12:	e724      	b.n	ab5e <__aeabi_dsub+0x476>
    ad14:	1c01      	adds	r1, r0, #0
    ad16:	1c3c      	adds	r4, r7, #0
    ad18:	e516      	b.n	a748 <__aeabi_dsub+0x60>
    ad1a:	2620      	movs	r6, #32
    ad1c:	4276      	negs	r6, r6
    ad1e:	1976      	adds	r6, r6, r5
    ad20:	1c0a      	adds	r2, r1, #0
    ad22:	40f2      	lsrs	r2, r6
    ad24:	4690      	mov	r8, r2
    ad26:	2d20      	cmp	r5, #32
    ad28:	d00b      	beq.n	ad42 <__aeabi_dsub+0x65a>
    ad2a:	2640      	movs	r6, #64	; 0x40
    ad2c:	1b75      	subs	r5, r6, r5
    ad2e:	40a9      	lsls	r1, r5
    ad30:	430c      	orrs	r4, r1
    ad32:	1e61      	subs	r1, r4, #1
    ad34:	418c      	sbcs	r4, r1
    ad36:	4645      	mov	r5, r8
    ad38:	432c      	orrs	r4, r5
    ad3a:	2100      	movs	r1, #0
    ad3c:	e770      	b.n	ac20 <__aeabi_dsub+0x538>
    ad3e:	2100      	movs	r1, #0
    ad40:	e7d1      	b.n	ace6 <__aeabi_dsub+0x5fe>
    ad42:	2100      	movs	r1, #0
    ad44:	e7f4      	b.n	ad30 <__aeabi_dsub+0x648>
    ad46:	46c0      	nop			; (mov r8, r8)
    ad48:	000007ff 	.word	0x000007ff
    ad4c:	ff7fffff 	.word	0xff7fffff

0000ad50 <__aeabi_d2iz>:
    ad50:	b570      	push	{r4, r5, r6, lr}
    ad52:	1c0b      	adds	r3, r1, #0
    ad54:	4c12      	ldr	r4, [pc, #72]	; (ada0 <__aeabi_d2iz+0x50>)
    ad56:	0309      	lsls	r1, r1, #12
    ad58:	0b0e      	lsrs	r6, r1, #12
    ad5a:	0059      	lsls	r1, r3, #1
    ad5c:	1c02      	adds	r2, r0, #0
    ad5e:	0d49      	lsrs	r1, r1, #21
    ad60:	0fdd      	lsrs	r5, r3, #31
    ad62:	2000      	movs	r0, #0
    ad64:	42a1      	cmp	r1, r4
    ad66:	dd11      	ble.n	ad8c <__aeabi_d2iz+0x3c>
    ad68:	480e      	ldr	r0, [pc, #56]	; (ada4 <__aeabi_d2iz+0x54>)
    ad6a:	4281      	cmp	r1, r0
    ad6c:	dc0f      	bgt.n	ad8e <__aeabi_d2iz+0x3e>
    ad6e:	2080      	movs	r0, #128	; 0x80
    ad70:	0340      	lsls	r0, r0, #13
    ad72:	4306      	orrs	r6, r0
    ad74:	480c      	ldr	r0, [pc, #48]	; (ada8 <__aeabi_d2iz+0x58>)
    ad76:	1a40      	subs	r0, r0, r1
    ad78:	281f      	cmp	r0, #31
    ad7a:	dd0b      	ble.n	ad94 <__aeabi_d2iz+0x44>
    ad7c:	4a0b      	ldr	r2, [pc, #44]	; (adac <__aeabi_d2iz+0x5c>)
    ad7e:	1a52      	subs	r2, r2, r1
    ad80:	40d6      	lsrs	r6, r2
    ad82:	1c32      	adds	r2, r6, #0
    ad84:	4250      	negs	r0, r2
    ad86:	2d00      	cmp	r5, #0
    ad88:	d100      	bne.n	ad8c <__aeabi_d2iz+0x3c>
    ad8a:	1c10      	adds	r0, r2, #0
    ad8c:	bd70      	pop	{r4, r5, r6, pc}
    ad8e:	4b08      	ldr	r3, [pc, #32]	; (adb0 <__aeabi_d2iz+0x60>)
    ad90:	18e8      	adds	r0, r5, r3
    ad92:	e7fb      	b.n	ad8c <__aeabi_d2iz+0x3c>
    ad94:	4b07      	ldr	r3, [pc, #28]	; (adb4 <__aeabi_d2iz+0x64>)
    ad96:	40c2      	lsrs	r2, r0
    ad98:	18c9      	adds	r1, r1, r3
    ad9a:	408e      	lsls	r6, r1
    ad9c:	4332      	orrs	r2, r6
    ad9e:	e7f1      	b.n	ad84 <__aeabi_d2iz+0x34>
    ada0:	000003fe 	.word	0x000003fe
    ada4:	0000041d 	.word	0x0000041d
    ada8:	00000433 	.word	0x00000433
    adac:	00000413 	.word	0x00000413
    adb0:	7fffffff 	.word	0x7fffffff
    adb4:	fffffbed 	.word	0xfffffbed

0000adb8 <__aeabi_i2d>:
    adb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    adba:	1e04      	subs	r4, r0, #0
    adbc:	d031      	beq.n	ae22 <__aeabi_i2d+0x6a>
    adbe:	0fc7      	lsrs	r7, r0, #31
    adc0:	d000      	beq.n	adc4 <__aeabi_i2d+0xc>
    adc2:	4244      	negs	r4, r0
    adc4:	1c20      	adds	r0, r4, #0
    adc6:	f000 f947 	bl	b058 <__clzsi2>
    adca:	4d18      	ldr	r5, [pc, #96]	; (ae2c <__aeabi_i2d+0x74>)
    adcc:	1a2d      	subs	r5, r5, r0
    adce:	280a      	cmp	r0, #10
    add0:	dd19      	ble.n	ae06 <__aeabi_i2d+0x4e>
    add2:	380b      	subs	r0, #11
    add4:	4084      	lsls	r4, r0
    add6:	0324      	lsls	r4, r4, #12
    add8:	056d      	lsls	r5, r5, #21
    adda:	0b24      	lsrs	r4, r4, #12
    addc:	0d6d      	lsrs	r5, r5, #21
    adde:	1c3a      	adds	r2, r7, #0
    ade0:	2600      	movs	r6, #0
    ade2:	2000      	movs	r0, #0
    ade4:	2100      	movs	r1, #0
    ade6:	0d0b      	lsrs	r3, r1, #20
    ade8:	0324      	lsls	r4, r4, #12
    adea:	0b24      	lsrs	r4, r4, #12
    adec:	051b      	lsls	r3, r3, #20
    adee:	4323      	orrs	r3, r4
    adf0:	4c0f      	ldr	r4, [pc, #60]	; (ae30 <__aeabi_i2d+0x78>)
    adf2:	052d      	lsls	r5, r5, #20
    adf4:	401c      	ands	r4, r3
    adf6:	432c      	orrs	r4, r5
    adf8:	0064      	lsls	r4, r4, #1
    adfa:	0864      	lsrs	r4, r4, #1
    adfc:	07d3      	lsls	r3, r2, #31
    adfe:	1c21      	adds	r1, r4, #0
    ae00:	1c30      	adds	r0, r6, #0
    ae02:	4319      	orrs	r1, r3
    ae04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ae06:	1c06      	adds	r6, r0, #0
    ae08:	3615      	adds	r6, #21
    ae0a:	1c23      	adds	r3, r4, #0
    ae0c:	40b3      	lsls	r3, r6
    ae0e:	1c1e      	adds	r6, r3, #0
    ae10:	230b      	movs	r3, #11
    ae12:	1a18      	subs	r0, r3, r0
    ae14:	40c4      	lsrs	r4, r0
    ae16:	0324      	lsls	r4, r4, #12
    ae18:	056d      	lsls	r5, r5, #21
    ae1a:	0b24      	lsrs	r4, r4, #12
    ae1c:	0d6d      	lsrs	r5, r5, #21
    ae1e:	1c3a      	adds	r2, r7, #0
    ae20:	e7df      	b.n	ade2 <__aeabi_i2d+0x2a>
    ae22:	2200      	movs	r2, #0
    ae24:	2500      	movs	r5, #0
    ae26:	2400      	movs	r4, #0
    ae28:	2600      	movs	r6, #0
    ae2a:	e7da      	b.n	ade2 <__aeabi_i2d+0x2a>
    ae2c:	0000041e 	.word	0x0000041e
    ae30:	800fffff 	.word	0x800fffff

0000ae34 <__aeabi_ui2d>:
    ae34:	b510      	push	{r4, lr}
    ae36:	1e04      	subs	r4, r0, #0
    ae38:	d028      	beq.n	ae8c <__aeabi_ui2d+0x58>
    ae3a:	f000 f90d 	bl	b058 <__clzsi2>
    ae3e:	4a15      	ldr	r2, [pc, #84]	; (ae94 <__aeabi_ui2d+0x60>)
    ae40:	1a12      	subs	r2, r2, r0
    ae42:	280a      	cmp	r0, #10
    ae44:	dd15      	ble.n	ae72 <__aeabi_ui2d+0x3e>
    ae46:	380b      	subs	r0, #11
    ae48:	4084      	lsls	r4, r0
    ae4a:	0324      	lsls	r4, r4, #12
    ae4c:	0552      	lsls	r2, r2, #21
    ae4e:	0b24      	lsrs	r4, r4, #12
    ae50:	0d52      	lsrs	r2, r2, #21
    ae52:	2300      	movs	r3, #0
    ae54:	2000      	movs	r0, #0
    ae56:	2100      	movs	r1, #0
    ae58:	0324      	lsls	r4, r4, #12
    ae5a:	1c18      	adds	r0, r3, #0
    ae5c:	0d0b      	lsrs	r3, r1, #20
    ae5e:	0b24      	lsrs	r4, r4, #12
    ae60:	051b      	lsls	r3, r3, #20
    ae62:	4323      	orrs	r3, r4
    ae64:	4c0c      	ldr	r4, [pc, #48]	; (ae98 <__aeabi_ui2d+0x64>)
    ae66:	0512      	lsls	r2, r2, #20
    ae68:	401c      	ands	r4, r3
    ae6a:	4314      	orrs	r4, r2
    ae6c:	0064      	lsls	r4, r4, #1
    ae6e:	0861      	lsrs	r1, r4, #1
    ae70:	bd10      	pop	{r4, pc}
    ae72:	1c03      	adds	r3, r0, #0
    ae74:	3315      	adds	r3, #21
    ae76:	1c21      	adds	r1, r4, #0
    ae78:	4099      	lsls	r1, r3
    ae7a:	1c0b      	adds	r3, r1, #0
    ae7c:	210b      	movs	r1, #11
    ae7e:	1a08      	subs	r0, r1, r0
    ae80:	40c4      	lsrs	r4, r0
    ae82:	0324      	lsls	r4, r4, #12
    ae84:	0552      	lsls	r2, r2, #21
    ae86:	0b24      	lsrs	r4, r4, #12
    ae88:	0d52      	lsrs	r2, r2, #21
    ae8a:	e7e3      	b.n	ae54 <__aeabi_ui2d+0x20>
    ae8c:	2200      	movs	r2, #0
    ae8e:	2400      	movs	r4, #0
    ae90:	2300      	movs	r3, #0
    ae92:	e7df      	b.n	ae54 <__aeabi_ui2d+0x20>
    ae94:	0000041e 	.word	0x0000041e
    ae98:	800fffff 	.word	0x800fffff

0000ae9c <__aeabi_f2d>:
    ae9c:	0043      	lsls	r3, r0, #1
    ae9e:	0e1b      	lsrs	r3, r3, #24
    aea0:	1c5a      	adds	r2, r3, #1
    aea2:	0241      	lsls	r1, r0, #9
    aea4:	b2d2      	uxtb	r2, r2
    aea6:	b570      	push	{r4, r5, r6, lr}
    aea8:	0a4c      	lsrs	r4, r1, #9
    aeaa:	0fc5      	lsrs	r5, r0, #31
    aeac:	2a01      	cmp	r2, #1
    aeae:	dd17      	ble.n	aee0 <__aeabi_f2d+0x44>
    aeb0:	22e0      	movs	r2, #224	; 0xe0
    aeb2:	0092      	lsls	r2, r2, #2
    aeb4:	0764      	lsls	r4, r4, #29
    aeb6:	0b09      	lsrs	r1, r1, #12
    aeb8:	1898      	adds	r0, r3, r2
    aeba:	2200      	movs	r2, #0
    aebc:	2300      	movs	r3, #0
    aebe:	0d1e      	lsrs	r6, r3, #20
    aec0:	1c22      	adds	r2, r4, #0
    aec2:	0534      	lsls	r4, r6, #20
    aec4:	430c      	orrs	r4, r1
    aec6:	491b      	ldr	r1, [pc, #108]	; (af34 <__aeabi_f2d+0x98>)
    aec8:	0540      	lsls	r0, r0, #21
    aeca:	0840      	lsrs	r0, r0, #1
    aecc:	4021      	ands	r1, r4
    aece:	4301      	orrs	r1, r0
    aed0:	0049      	lsls	r1, r1, #1
    aed2:	0849      	lsrs	r1, r1, #1
    aed4:	07ed      	lsls	r5, r5, #31
    aed6:	1c0b      	adds	r3, r1, #0
    aed8:	432b      	orrs	r3, r5
    aeda:	1c10      	adds	r0, r2, #0
    aedc:	1c19      	adds	r1, r3, #0
    aede:	bd70      	pop	{r4, r5, r6, pc}
    aee0:	2b00      	cmp	r3, #0
    aee2:	d115      	bne.n	af10 <__aeabi_f2d+0x74>
    aee4:	2c00      	cmp	r4, #0
    aee6:	d01c      	beq.n	af22 <__aeabi_f2d+0x86>
    aee8:	1c20      	adds	r0, r4, #0
    aeea:	f000 f8b5 	bl	b058 <__clzsi2>
    aeee:	280a      	cmp	r0, #10
    aef0:	dc1a      	bgt.n	af28 <__aeabi_f2d+0x8c>
    aef2:	210b      	movs	r1, #11
    aef4:	1a09      	subs	r1, r1, r0
    aef6:	1c23      	adds	r3, r4, #0
    aef8:	40cb      	lsrs	r3, r1
    aefa:	1c19      	adds	r1, r3, #0
    aefc:	1c03      	adds	r3, r0, #0
    aefe:	3315      	adds	r3, #21
    af00:	409c      	lsls	r4, r3
    af02:	4b0d      	ldr	r3, [pc, #52]	; (af38 <__aeabi_f2d+0x9c>)
    af04:	0309      	lsls	r1, r1, #12
    af06:	1a18      	subs	r0, r3, r0
    af08:	0540      	lsls	r0, r0, #21
    af0a:	0b09      	lsrs	r1, r1, #12
    af0c:	0d40      	lsrs	r0, r0, #21
    af0e:	e7d4      	b.n	aeba <__aeabi_f2d+0x1e>
    af10:	2c00      	cmp	r4, #0
    af12:	d003      	beq.n	af1c <__aeabi_f2d+0x80>
    af14:	0764      	lsls	r4, r4, #29
    af16:	0b09      	lsrs	r1, r1, #12
    af18:	4808      	ldr	r0, [pc, #32]	; (af3c <__aeabi_f2d+0xa0>)
    af1a:	e7ce      	b.n	aeba <__aeabi_f2d+0x1e>
    af1c:	4807      	ldr	r0, [pc, #28]	; (af3c <__aeabi_f2d+0xa0>)
    af1e:	2100      	movs	r1, #0
    af20:	e7cb      	b.n	aeba <__aeabi_f2d+0x1e>
    af22:	2000      	movs	r0, #0
    af24:	2100      	movs	r1, #0
    af26:	e7c8      	b.n	aeba <__aeabi_f2d+0x1e>
    af28:	1c01      	adds	r1, r0, #0
    af2a:	390b      	subs	r1, #11
    af2c:	408c      	lsls	r4, r1
    af2e:	1c21      	adds	r1, r4, #0
    af30:	2400      	movs	r4, #0
    af32:	e7e6      	b.n	af02 <__aeabi_f2d+0x66>
    af34:	800fffff 	.word	0x800fffff
    af38:	00000389 	.word	0x00000389
    af3c:	000007ff 	.word	0x000007ff

0000af40 <__aeabi_d2f>:
    af40:	b5f0      	push	{r4, r5, r6, r7, lr}
    af42:	004b      	lsls	r3, r1, #1
    af44:	030d      	lsls	r5, r1, #12
    af46:	0f42      	lsrs	r2, r0, #29
    af48:	0d5b      	lsrs	r3, r3, #21
    af4a:	0a6d      	lsrs	r5, r5, #9
    af4c:	4315      	orrs	r5, r2
    af4e:	1c5a      	adds	r2, r3, #1
    af50:	0552      	lsls	r2, r2, #21
    af52:	0fcc      	lsrs	r4, r1, #31
    af54:	00c6      	lsls	r6, r0, #3
    af56:	0d52      	lsrs	r2, r2, #21
    af58:	2a01      	cmp	r2, #1
    af5a:	dd27      	ble.n	afac <__aeabi_d2f+0x6c>
    af5c:	4f39      	ldr	r7, [pc, #228]	; (b044 <__aeabi_d2f+0x104>)
    af5e:	19da      	adds	r2, r3, r7
    af60:	2afe      	cmp	r2, #254	; 0xfe
    af62:	dc1a      	bgt.n	af9a <__aeabi_d2f+0x5a>
    af64:	2a00      	cmp	r2, #0
    af66:	dd35      	ble.n	afd4 <__aeabi_d2f+0x94>
    af68:	0180      	lsls	r0, r0, #6
    af6a:	00ed      	lsls	r5, r5, #3
    af6c:	1e43      	subs	r3, r0, #1
    af6e:	4198      	sbcs	r0, r3
    af70:	4328      	orrs	r0, r5
    af72:	0f76      	lsrs	r6, r6, #29
    af74:	4330      	orrs	r0, r6
    af76:	0743      	lsls	r3, r0, #29
    af78:	d004      	beq.n	af84 <__aeabi_d2f+0x44>
    af7a:	230f      	movs	r3, #15
    af7c:	4003      	ands	r3, r0
    af7e:	2b04      	cmp	r3, #4
    af80:	d000      	beq.n	af84 <__aeabi_d2f+0x44>
    af82:	3004      	adds	r0, #4
    af84:	2180      	movs	r1, #128	; 0x80
    af86:	04c9      	lsls	r1, r1, #19
    af88:	4001      	ands	r1, r0
    af8a:	d027      	beq.n	afdc <__aeabi_d2f+0x9c>
    af8c:	3201      	adds	r2, #1
    af8e:	2aff      	cmp	r2, #255	; 0xff
    af90:	d01d      	beq.n	afce <__aeabi_d2f+0x8e>
    af92:	0183      	lsls	r3, r0, #6
    af94:	0a5b      	lsrs	r3, r3, #9
    af96:	b2d1      	uxtb	r1, r2
    af98:	e001      	b.n	af9e <__aeabi_d2f+0x5e>
    af9a:	21ff      	movs	r1, #255	; 0xff
    af9c:	2300      	movs	r3, #0
    af9e:	0258      	lsls	r0, r3, #9
    afa0:	05c9      	lsls	r1, r1, #23
    afa2:	0a40      	lsrs	r0, r0, #9
    afa4:	07e4      	lsls	r4, r4, #31
    afa6:	4308      	orrs	r0, r1
    afa8:	4320      	orrs	r0, r4
    afaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    afac:	2b00      	cmp	r3, #0
    afae:	d106      	bne.n	afbe <__aeabi_d2f+0x7e>
    afb0:	4335      	orrs	r5, r6
    afb2:	d111      	bne.n	afd8 <__aeabi_d2f+0x98>
    afb4:	2100      	movs	r1, #0
    afb6:	2000      	movs	r0, #0
    afb8:	0243      	lsls	r3, r0, #9
    afba:	0a5b      	lsrs	r3, r3, #9
    afbc:	e7ef      	b.n	af9e <__aeabi_d2f+0x5e>
    afbe:	432e      	orrs	r6, r5
    afc0:	d0eb      	beq.n	af9a <__aeabi_d2f+0x5a>
    afc2:	2080      	movs	r0, #128	; 0x80
    afc4:	00ed      	lsls	r5, r5, #3
    afc6:	0480      	lsls	r0, r0, #18
    afc8:	4328      	orrs	r0, r5
    afca:	22ff      	movs	r2, #255	; 0xff
    afcc:	e7d3      	b.n	af76 <__aeabi_d2f+0x36>
    afce:	21ff      	movs	r1, #255	; 0xff
    afd0:	2300      	movs	r3, #0
    afd2:	e7e4      	b.n	af9e <__aeabi_d2f+0x5e>
    afd4:	3217      	adds	r2, #23
    afd6:	da0d      	bge.n	aff4 <__aeabi_d2f+0xb4>
    afd8:	2005      	movs	r0, #5
    afda:	2200      	movs	r2, #0
    afdc:	08c0      	lsrs	r0, r0, #3
    afde:	b2d1      	uxtb	r1, r2
    afe0:	2aff      	cmp	r2, #255	; 0xff
    afe2:	d1e9      	bne.n	afb8 <__aeabi_d2f+0x78>
    afe4:	2800      	cmp	r0, #0
    afe6:	d0d9      	beq.n	af9c <__aeabi_d2f+0x5c>
    afe8:	2380      	movs	r3, #128	; 0x80
    afea:	03db      	lsls	r3, r3, #15
    afec:	4303      	orrs	r3, r0
    afee:	025b      	lsls	r3, r3, #9
    aff0:	0a5b      	lsrs	r3, r3, #9
    aff2:	e7d4      	b.n	af9e <__aeabi_d2f+0x5e>
    aff4:	2280      	movs	r2, #128	; 0x80
    aff6:	4914      	ldr	r1, [pc, #80]	; (b048 <__aeabi_d2f+0x108>)
    aff8:	0412      	lsls	r2, r2, #16
    affa:	4315      	orrs	r5, r2
    affc:	1ac9      	subs	r1, r1, r3
    affe:	291f      	cmp	r1, #31
    b000:	dc0d      	bgt.n	b01e <__aeabi_d2f+0xde>
    b002:	4a12      	ldr	r2, [pc, #72]	; (b04c <__aeabi_d2f+0x10c>)
    b004:	1c37      	adds	r7, r6, #0
    b006:	189b      	adds	r3, r3, r2
    b008:	1c28      	adds	r0, r5, #0
    b00a:	409f      	lsls	r7, r3
    b00c:	4098      	lsls	r0, r3
    b00e:	1c3b      	adds	r3, r7, #0
    b010:	1e5a      	subs	r2, r3, #1
    b012:	4193      	sbcs	r3, r2
    b014:	4318      	orrs	r0, r3
    b016:	40ce      	lsrs	r6, r1
    b018:	4330      	orrs	r0, r6
    b01a:	2200      	movs	r2, #0
    b01c:	e7ab      	b.n	af76 <__aeabi_d2f+0x36>
    b01e:	4f0c      	ldr	r7, [pc, #48]	; (b050 <__aeabi_d2f+0x110>)
    b020:	1c2a      	adds	r2, r5, #0
    b022:	1aff      	subs	r7, r7, r3
    b024:	40fa      	lsrs	r2, r7
    b026:	1c17      	adds	r7, r2, #0
    b028:	2920      	cmp	r1, #32
    b02a:	d009      	beq.n	b040 <__aeabi_d2f+0x100>
    b02c:	4a09      	ldr	r2, [pc, #36]	; (b054 <__aeabi_d2f+0x114>)
    b02e:	1898      	adds	r0, r3, r2
    b030:	4085      	lsls	r5, r0
    b032:	1c28      	adds	r0, r5, #0
    b034:	4330      	orrs	r0, r6
    b036:	1e46      	subs	r6, r0, #1
    b038:	41b0      	sbcs	r0, r6
    b03a:	4338      	orrs	r0, r7
    b03c:	2200      	movs	r2, #0
    b03e:	e79a      	b.n	af76 <__aeabi_d2f+0x36>
    b040:	2000      	movs	r0, #0
    b042:	e7f7      	b.n	b034 <__aeabi_d2f+0xf4>
    b044:	fffffc80 	.word	0xfffffc80
    b048:	0000039e 	.word	0x0000039e
    b04c:	fffffc82 	.word	0xfffffc82
    b050:	0000037e 	.word	0x0000037e
    b054:	fffffca2 	.word	0xfffffca2

0000b058 <__clzsi2>:
    b058:	211c      	movs	r1, #28
    b05a:	2301      	movs	r3, #1
    b05c:	041b      	lsls	r3, r3, #16
    b05e:	4298      	cmp	r0, r3
    b060:	d301      	bcc.n	b066 <__clzsi2+0xe>
    b062:	0c00      	lsrs	r0, r0, #16
    b064:	3910      	subs	r1, #16
    b066:	0a1b      	lsrs	r3, r3, #8
    b068:	4298      	cmp	r0, r3
    b06a:	d301      	bcc.n	b070 <__clzsi2+0x18>
    b06c:	0a00      	lsrs	r0, r0, #8
    b06e:	3908      	subs	r1, #8
    b070:	091b      	lsrs	r3, r3, #4
    b072:	4298      	cmp	r0, r3
    b074:	d301      	bcc.n	b07a <__clzsi2+0x22>
    b076:	0900      	lsrs	r0, r0, #4
    b078:	3904      	subs	r1, #4
    b07a:	a202      	add	r2, pc, #8	; (adr r2, b084 <__clzsi2+0x2c>)
    b07c:	5c10      	ldrb	r0, [r2, r0]
    b07e:	1840      	adds	r0, r0, r1
    b080:	4770      	bx	lr
    b082:	46c0      	nop			; (mov r8, r8)
    b084:	02020304 	.word	0x02020304
    b088:	01010101 	.word	0x01010101
	...

0000b094 <inputs.13849>:
    b094:	06050400 00000b90 00000af8 00000b04     ................
    b0a4:	00000b0e 00000b2a 00000b34 00000b50     ....*...4...P...
    b0b4:	00000b5a 00000b6a 00000b7a 00000b90     Z...j...z.......
    b0c4:	00000b86 00004b4f 5454482b 54434150     ....OK..+HTTPACT
    b0d4:	004e4f49 0a0d7325 00000000 532b5441     ION.%s......AT+S
    b0e4:	52425041 312c333d 4f43222c 5059544e     APBR=3,1,"CONTYP
    b0f4:	222c2245 53525047 00000022 532b5441     E","GPRS"...AT+S
    b104:	52425041 312c333d 5041222c 222c224e     APBR=3,1,"APN","
    b114:	696c6e6f 742e656e 61696c65 2265732e     online.telia.se"
    b124:	00000000 482b5441 49505454 0054494e     ....AT+HTTPINIT.
    b134:	482b5441 50505454 3d415241 44494322     AT+HTTPPARA="CID
    b144:	00312c22 482b5441 50505454 3d415241     ",1.AT+HTTPPARA=
    b154:	22415522 4f46222c 0022414e 482b5441     "UA","FONA".AT+H
    b164:	50505454 3d415241 4c525522 68222c22     TTPPARA="URL","h
    b174:	3a707474 72742f2f 6f637069 7475706d     ttp://tripcomput
    b184:	612e7265 6572757a 73626577 73657469     er.azurewebsites
    b194:	74656e2e 6970612f 7365742f 22312f74     .net/api/test/1"
    b1a4:	00000000 482b5441 50505454 3d415241     ....AT+HTTPPARA=
    b1b4:	4d495422 54554f45 30332c22 00000000     "TIMEOUT",30....
    b1c4:	532b5441 52425041 312c303d 00000000     AT+SAPBR=0,1....
    b1d4:	532b5441 52425041 312c313d 00000000     AT+SAPBR=1,1....
    b1e4:	305a5441 00000000 30455441 00000000     ATZ0....ATE0....
    b1f4:	432b5441 50535047 313d5257 00000000     AT+CGPSPWR=1....
    b204:	432b5441 50535047 303d5257 00000000     AT+CGPSPWR=0....
    b214:	432b5441 49535047 333d464e 00000032     AT+CGPSINF=32...
    b224:	5047432b 464e4953 00000000 432b5441     +CGPSINF....AT+C
    b234:	53535047 55544154 00003f53 61636f4c     GPSSTATUS?..Loca
    b244:	6e6f6974 00443320 482b5441 41505454     tion 3D.AT+HTTPA
    b254:	4f495443 00303d4e 00005441 0000147a     CTION=0.AT..z...
    b264:	00001472 00001482 0000148a 00001494     r...............
    b274:	0000149e                                ....

0000b278 <DISPLAY1.16711>:
    b278:	4f5b063f 077d6d66 0000677f              ?.[Ofm}..g..

0000b284 <tc_interrupt_vectors.13799>:
    b284:	00141312 00001ab6 00001d00 00001d00     ................
    b294:	00001d00 00001d00 00001d00 00001d00     ................
    b2a4:	00001d00 00001d00 00001d00 00001d00     ................
    b2b4:	00001d00 00001d00 00001d00 00001d00     ................
    b2c4:	00001d00 00001a9e 00001d00 00001d00     ................
    b2d4:	00001d00 00001d00 00001d00 00001d00     ................
    b2e4:	00001d00 00001d00 00001d00 00001d00     ................
    b2f4:	00001d00 00001d00 00001d00 00001d00     ................
    b304:	00001d00 00001aae 00001d00 00001d00     ................
    b314:	00001d00 00001d00 00001d00 00001d00     ................
    b324:	00001d00 00001d00 00001d00 00001d00     ................
    b334:	00001d00 00001d00 00001d00 00001d00     ................
    b344:	00001d00 00001aa6 00001a86 00001abe     ................
    b354:	00001a96 00001a8e 00000002 00000003     ................
    b364:	0000ffff 0000ffff 00000004 00000005     ................
    b374:	00000006 00000007 0000ffff 0000ffff     ................
    b384:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    b394:	0000ffff 0000ffff 00000008 00000009     ................
    b3a4:	0000000a 0000000b 00001f56 00001f56     ........V...V...
    b3b4:	00001f32 00001f56 00001f32 00001f1e     2...V...2.......
    b3c4:	00001f1e 00001f56 00001f56 00001f56     ....V...V...V...
    b3d4:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b3e4:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b3f4:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b404:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b414:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b424:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b434:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b444:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b454:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b464:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b474:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b484:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b494:	00001f56 00001f56 00001f56 00001f56     V...V...V...V...
    b4a4:	00001f56 00001f56 00001f32 00001f32     V...V...2...2...
    b4b4:	00001f3a 00001f3a 00001f3a 00001f3a     :...:...:...:...
    b4c4:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    b4d4:	0c0b0a09 00002b9c 00002bf8 00002bf8     .....+...+...+..
    b4e4:	00002b96 00002b96 00002bb2 00002ba2     .+...+...+...+..
    b4f4:	00002bb8 00002be6 00002d00 00002d6c     .+...+...-..l-..
    b504:	00002d6c 00002ce0 00002cf2 00002d0e     l-...,...,...-..
    b514:	00002ce4 00002d1c 00002d5c 42002c00     .,...-..\-...,.B
    b524:	42003000 42003400 001c1c1b 10000800     .0.B.4.B........
    b534:	00002000 41744545 50524f4d 456d752e     . ..EEtAMORP.umE
    b544:	00000000                                ....

0000b548 <atanlo>:
    b548:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
    b558:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

0000b568 <atanhi>:
    b568:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
    b578:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
    b588:	74727173 00000000 00000043              sqrt....C...

0000b594 <_global_impure_ptr>:
    b594:	20000010                                ... 

0000b598 <tinytens>:
    b598:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    b5a8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    b5b8:	64ac6f43 11680628                       Co.d(.h.

0000b5c0 <fpi.5246>:
    b5c0:	00000035 fffffbce 000003cb 00000001     5...............
    b5d0:	00000000                                ....

0000b5d4 <fpinan.5282>:
    b5d4:	00000034 fffffbce 000003cb 00000001     4...............
    b5e4:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    b5f4:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    b604:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    b614:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    b624:	62613938 66656463 20200000                       89abcdef.

0000b62d <_ctype_>:
    b62d:	20202000 20202020 28282020 20282828     .         ((((( 
    b63d:	20202020 20202020 20202020 20202020                     
    b64d:	10108820 10101010 10101010 10101010      ...............
    b65d:	04040410 04040404 10040404 10101010     ................
    b66d:	41411010 41414141 01010101 01010101     ..AAAAAA........
    b67d:	01010101 01010101 01010101 10101010     ................
    b68d:	42421010 42424242 02020202 02020202     ..BBBBBB........
    b69d:	02020202 02020202 02020202 10101010     ................
    b6ad:	00000020 00000000 00000000 00000000      ...............
	...
    b72d:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000b73c <__sf_fake_stdin>:
	...

0000b75c <__sf_fake_stdout>:
	...

0000b77c <__sf_fake_stderr>:
	...
    b79c:	49534f50 002e0058 00000000              POSIX.......

0000b7a8 <__mprec_tens>:
    b7a8:	00000000 3ff00000 00000000 40240000     .......?......$@
    b7b8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    b7c8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    b7d8:	00000000 412e8480 00000000 416312d0     .......A......cA
    b7e8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    b7f8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    b808:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    b818:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    b828:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    b838:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    b848:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    b858:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    b868:	79d99db4 44ea7843                       ...yCx.D

0000b870 <__mprec_bigtens>:
    b870:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    b880:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    b890:	7f73bf3c 75154fdd                       <.s..O.u

0000b898 <p05.5281>:
    b898:	00000005 00000019 0000007d 0000895c     ........}...\...
    b8a8:	0000890e 0000893c 00008896 0000893c     ....<.......<...
    b8b8:	00008932 0000893c 00008896 0000890e     2...<...........
    b8c8:	0000890e 00008932 00008896 0000888e     ....2...........
    b8d8:	0000888e 0000888e 00008942 00008d00     ........B.......
    b8e8:	00008cfa 00008cfa 00008cf0 00008c50     ............P...
    b8f8:	00008c50 00008ce6 00008cf0 00008c50     P...........P...
    b908:	00008ce6 00008c50 00008cf0 00008c4e     ....P.......N...
    b918:	00008c4e 00008c4e 00008d88 00009adc     N...N...........
    b928:	00009a78 00009ac0 000099a6 00009ac0     x...............
    b938:	00009ab4 00009ac0 000099a6 00009a78     ............x...
    b948:	00009a78 00009ab4 000099a6 0000999c     x...............
    b958:	0000999c 0000999c 00009d00 0000a3ac     ................
    b968:	0000a59a 0000a59a 0000a38c 0000a276     ............v...
    b978:	0000a276 0000a37e 0000a38c 0000a276     v...~.......v...
    b988:	0000a37e 0000a276 0000a38c 0000a274     ~...v.......t...
    b998:	0000a274 0000a274 0000a5a2              t...t.......

0000b9a4 <_init>:
    b9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b9a6:	46c0      	nop			; (mov r8, r8)
    b9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b9aa:	bc08      	pop	{r3}
    b9ac:	469e      	mov	lr, r3
    b9ae:	4770      	bx	lr

0000b9b0 <__init_array_start>:
    b9b0:	000000d9 	.word	0x000000d9

0000b9b4 <_fini>:
    b9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b9b6:	46c0      	nop			; (mov r8, r8)
    b9b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b9ba:	bc08      	pop	{r3}
    b9bc:	469e      	mov	lr, r3
    b9be:	4770      	bx	lr

0000b9c0 <__fini_array_start>:
    b9c0:	000000b1 	.word	0x000000b1
