<profile>

<section name = "Vitis HLS Report for 'mmult_Pipeline_2'" level="0">
<item name = "Date">Fri Jan  6 17:11:10 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">mxu</item>
<item name = "Solution">CAT (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">67, 67, 0.670 us, 0.670 us, 67, 67, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 31, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 57, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_21_fu_92_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="exitcond249_fu_86_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="B_port_blk_n_R">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_loop_index10_load">9, 2, 7, 14</column>
<column name="loop_index10_fu_46">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_port_addr_read_reg_138">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_22_reg_133">6, 0, 6, 0</column>
<column name="empty_22_reg_133_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="exitcond249_reg_129">1, 0, 1, 0</column>
<column name="loop_index10_fu_46">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="m_axi_B_port_AWVALID">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWREADY">in, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWADDR">out, 64, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWID">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWLEN">out, 32, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWSIZE">out, 3, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWBURST">out, 2, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWLOCK">out, 2, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWCACHE">out, 4, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWPROT">out, 3, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWQOS">out, 4, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWREGION">out, 4, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_AWUSER">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_WVALID">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_WREADY">in, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_WDATA">out, 32, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_WSTRB">out, 4, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_WLAST">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_WID">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_WUSER">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARVALID">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARREADY">in, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARADDR">out, 64, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARID">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARLEN">out, 32, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARSIZE">out, 3, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARBURST">out, 2, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARLOCK">out, 2, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARCACHE">out, 4, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARPROT">out, 3, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARQOS">out, 4, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARREGION">out, 4, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_ARUSER">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_RVALID">in, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_RREADY">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_RDATA">in, 32, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_RLAST">in, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_RID">in, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_RFIFONUM">in, 9, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_RUSER">in, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_RRESP">in, 2, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_BVALID">in, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_BREADY">out, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_BRESP">in, 2, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_BID">in, 1, m_axi, B_port, pointer</column>
<column name="m_axi_B_port_BUSER">in, 1, m_axi, B_port, pointer</column>
<column name="sext_ln20">in, 62, ap_none, sext_ln20, scalar</column>
<column name="b_buffer_address0">out, 6, ap_memory, b_buffer, array</column>
<column name="b_buffer_ce0">out, 1, ap_memory, b_buffer, array</column>
<column name="b_buffer_we0">out, 1, ap_memory, b_buffer, array</column>
<column name="b_buffer_d0">out, 32, ap_memory, b_buffer, array</column>
</table>
</item>
</section>
</profile>
