# Program 1: 
### Statement: <Upload the SystemVerilog programs written last lab class, in .sv format. The problem statements are as follows:

Write a SV program for Instruction Execute Stage
Write a SV program for the ALU
>

### Name of file:
<alu.sv
 andgate.sv
 IE2.sv
 mux21.sv>

### RTL Snapshot
![Screenshot of RTL view, full screen](<mux__21.png alu.png and.png IE.png
>)