Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 12:28:06 2024
| Host         : eecs-digital-44 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------+---------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                   Instance                   |                 Module                | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------+---------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level                                    |                                 (top) |        665 |        665 |       0 |    0 | 685 |     24 |      9 |          8 |
|   (top_level)                                |                                 (top) |          1 |          1 |       0 |    0 |  95 |      0 |      0 |          1 |
|   com_m                                      |                        center_of_mass |        212 |        212 |       0 |    0 | 298 |      0 |      0 |          0 |
|     (com_m)                                  |                        center_of_mass |         60 |         60 |       0 |    0 | 124 |      0 |      0 |          0 |
|     x_div                                    |                               divider |         76 |         76 |       0 |    0 |  88 |      0 |      0 |          0 |
|     y_div                                    |                             divider_0 |         76 |         76 |       0 |    0 |  86 |      0 |      0 |          0 |
|   crw                                        |                      camera_registers |        106 |        106 |       0 |    0 | 104 |      0 |      0 |          0 |
|     (crw)                                    |                      camera_registers |          8 |          8 |       0 |    0 |  42 |      0 |      0 |          0 |
|     aia                                      |                        addr_increment |          8 |          8 |       0 |    0 |   9 |      0 |      0 |          0 |
|     sccb_c                                   |                            i2c_master |         90 |         90 |       0 |    0 |  53 |      0 |      0 |          0 |
|   frame_buffer                               |                         blk_mem_gen_0 |        122 |        122 |       0 |    0 |  20 |     24 |      8 |          0 |
|     (frame_buffer)                           |                         blk_mem_gen_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|     U0                                       |       blk_mem_gen_0blk_mem_gen_v8_4_8 |        122 |        122 |       0 |    0 |  20 |     24 |      8 |          0 |
|       (U0)                                   |       blk_mem_gen_0blk_mem_gen_v8_4_8 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst_blk_mem_gen                       | blk_mem_gen_0blk_mem_gen_v8_4_8_synth |        122 |        122 |       0 |    0 |  20 |     24 |      8 |          0 |
|         gnbram.gnativebmg.native_blk_mem_gen |          blk_mem_gen_0blk_mem_gen_top |        122 |        122 |       0 |    0 |  20 |     24 |      8 |          0 |
|   mssc                                       |                             lab05_ssc |         26 |         26 |       0 |    0 |  25 |      0 |      0 |          0 |
|   mt                                         |                             threshold |          5 |          5 |       0 |    0 |   1 |      0 |      0 |          0 |
|   nolabel_line114                            |                     pixel_reconstruct |         47 |         47 |       0 |    0 |  70 |      0 |      0 |          0 |
|   registers                                  |     xilinx_single_port_ram_read_first |          6 |          6 |       0 |    0 |   0 |      0 |      1 |          0 |
|   rgbtoycrcb_m                               |                          rgb_to_ycrcb |         83 |         83 |       0 |    0 |  50 |      0 |      0 |          7 |
|   vsg                                        |                         video_sig_gen |         57 |         57 |       0 |    0 |  22 |      0 |      0 |          0 |
|   wizard_hdmi                                |                       cw_hdmi_clk_wiz |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   wizard_migcam                              |                       cw_fast_clk_wiz |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
+----------------------------------------------+---------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


