Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jul 31 17:56:03 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OrologioOnBoard_control_sets_placed.rpt
| Design       : OrologioOnBoard
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           13 |
| Yes          | No                    | No                     |              20 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             325 |          108 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | datapath/orologio/min_cntr/E[0]             | datapath/mem/SR[0]                    |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG | datapath/orologio/sec_cntr/div_clk_reg_0[0] | datapath/mem/SR[0]                    |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG | datapath/orologio/base_dei_tempi/E[0]       | datapath/mem/SR[0]                    |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG |                                             |                                       |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG | datapath/counter_write/c_reg[2]_1[0]        | datapath/mem/SR[0]                    |                9 |             20 |         2.22 |
|  CLK_IBUF_BUFG | datapath/counter_write/c_reg[2]_0[0]        | datapath/mem/SR[0]                    |                7 |             20 |         2.86 |
|  CLK_IBUF_BUFG | datapath/counter_write/mem_write_reg_0[0]   | datapath/mem/SR[0]                    |                9 |             20 |         2.22 |
|  CLK_IBUF_BUFG | datapath/counter_write/mem_write_reg_2[0]   | datapath/mem/SR[0]                    |                9 |             20 |         2.22 |
|  CLK_IBUF_BUFG | datapath/counter_write/mem_write_reg_3[0]   | datapath/mem/SR[0]                    |                8 |             20 |         2.50 |
|  CLK_IBUF_BUFG | datapath/counter_write/E[0]                 | datapath/mem/SR[0]                    |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG | datapath/counter_write/mem_write_reg[0]     | datapath/mem/SR[0]                    |                8 |             20 |         2.50 |
|  CLK_IBUF_BUFG | datapath/counter_write/mem_write_reg_1[0]   | datapath/mem/SR[0]                    |                9 |             20 |         2.22 |
|  CLK_IBUF_BUFG | cu/mem_write_reg_0[0]                       |                                       |               11 |             20 |         1.82 |
|  CLK_IBUF_BUFG | cu/E[0]                                     | datapath/mem/SR[0]                    |                7 |             24 |         3.43 |
|  CLK_IBUF_BUFG | set_debouncer/deb.count[31]_i_2_n_0         | set_debouncer/deb.count[31]_i_1_n_0   |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG | view_debouncer/deb.count[31]_i_2__2_n_0     | view_debouncer/deb.count[31]_i_1_n_0  |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG | count_debouncer/deb.count[31]_i_2__0_n_0    | count_debouncer/deb.count[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG | save_debouncer/deb.count[31]_i_2__1_n_0     | save_debouncer/deb.count[31]_i_1_n_0  |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG |                                             | datapath/mem/SR[0]                    |               13 |             41 |         3.15 |
+----------------+---------------------------------------------+---------------------------------------+------------------+----------------+--------------+


