===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.8317 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.3454 (  8.2%)    5.3454 ( 14.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    4.2267 (  6.5%)    4.2267 ( 11.5%)    Parse modules
    1.0602 (  1.6%)    1.0602 (  2.9%)    Verify circuit
   53.6395 ( 82.4%)   27.0211 ( 73.4%)  'firrtl.circuit' Pipeline
    1.0342 (  1.6%)    1.0342 (  2.8%)    LowerFIRRTLAnnotations
    4.9223 (  7.6%)    2.6429 (  7.2%)    'firrtl.module' Pipeline
    1.5271 (  2.3%)    0.8226 (  2.2%)      DropName
    3.3952 (  5.2%)    1.8203 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.2245 (  0.3%)    0.1194 (  0.3%)    'firrtl.module' Pipeline
    0.2245 (  0.3%)    0.1194 (  0.3%)      LowerCHIRRTLPass
    0.3493 (  0.5%)    0.3493 (  0.9%)    InferWidths
    1.0254 (  1.6%)    1.0254 (  2.8%)    MemToRegOfVec
    1.7667 (  2.7%)    1.7667 (  4.8%)    InferResets
    0.1948 (  0.3%)    0.1948 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.3193 (  0.5%)    0.3193 (  0.9%)    WireDFT
    1.6758 (  2.6%)    1.6758 (  4.5%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    6.9733 ( 10.7%)    3.7973 ( 10.3%)    'firrtl.module' Pipeline
    5.3652 (  8.2%)    2.8573 (  7.8%)      ExpandWhens
    1.6072 (  2.5%)    0.9393 (  2.6%)      SFCCompat
    1.7006 (  2.6%)    1.7006 (  4.6%)    CheckCombCycles
    0.3436 (  0.5%)    0.3436 (  0.9%)      (A) circt::firrtl::InstanceGraph
   10.0015 ( 15.4%)    5.4667 ( 14.8%)    'firrtl.module' Pipeline
    9.4716 ( 14.6%)    5.1652 ( 14.0%)      Canonicalizer
    0.5298 (  0.8%)    0.3014 (  0.8%)      InferReadWrite
    0.2460 (  0.4%)    0.2460 (  0.7%)    PrefixModules
    0.0912 (  0.1%)    0.0912 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.5954 (  0.9%)    0.5954 (  1.6%)    Inliner
    1.3554 (  2.1%)    1.3554 (  3.7%)    IMConstProp
    0.0997 (  0.2%)    0.0997 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0862 (  0.1%)    0.0862 (  0.2%)    AddSeqMemPorts
    0.0861 (  0.1%)    0.0861 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3248 (  0.5%)    0.3248 (  0.9%)    CreateSiFiveMetadata
    0.0418 (  0.1%)    0.0418 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    4.4967 (  6.9%)    2.2519 (  6.1%)    'firrtl.module' Pipeline
    0.3879 (  0.6%)    0.1956 (  0.5%)      DropName
    4.1087 (  6.3%)    2.0595 (  5.6%)      Canonicalizer
    0.7997 (  1.2%)    0.7997 (  2.2%)    IMDeadCodeElim
    0.0840 (  0.1%)    0.0840 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.8354 (  1.3%)    0.8354 (  2.3%)  LowerFIRRTLToHW
    0.0445 (  0.1%)    0.0445 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.7724 (  1.2%)    0.7724 (  2.1%)  HWMemSimImpl
    1.3337 (  2.0%)    0.8865 (  2.4%)  'hw.module' Pipeline
    0.4555 (  0.7%)    0.3048 (  0.8%)    CSE
    0.0078 (  0.0%)    0.0039 (  0.0%)      (A) DominanceInfo
    0.4945 (  0.8%)    0.3410 (  0.9%)    Canonicalizer
    0.2256 (  0.3%)    0.1542 (  0.4%)    CSE
    0.0058 (  0.0%)    0.0030 (  0.0%)      (A) DominanceInfo
    0.0970 (  0.1%)    0.0566 (  0.2%)    HWCleanup
    0.2872 (  0.4%)    0.1676 (  0.5%)  'hw.module' Pipeline
    0.0422 (  0.1%)    0.0230 (  0.1%)    HWLegalizeModules
    0.1931 (  0.3%)    0.1187 (  0.3%)    PrettifyVerilog
    0.3018 (  0.5%)    0.3018 (  0.8%)  StripDebugInfoWithPred
    1.3448 (  2.1%)    1.3448 (  3.7%)  ExportVerilog
    0.0098 (  0.0%)    0.0098 (  0.0%)  Rest
   65.0709 (100.0%)   36.8317 (100.0%)  Total

{
  totalTime: 36.894,
  maxMemory: 1104011264
}
