#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000265ea20 .scope module, "uart_top" "uart_top" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "as_"
    .port_info 3 /INPUT 1 "cs_"
    .port_info 4 /INPUT 1 "rw"
    .port_info 5 /INPUT 1 "addr"
    .port_info 6 /INPUT 32 "wr_data"
    .port_info 7 /OUTPUT 32 "rd_data"
    .port_info 8 /OUTPUT 1 "rdy_"
    .port_info 9 /OUTPUT 1 "irq_tx"
    .port_info 10 /OUTPUT 1 "irq_rx"
    .port_info 11 /INPUT 1 "rx"
    .port_info 12 /OUTPUT 1 "tx"
o00000000026706a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000026c8de0_0 .net "addr", 0 0, o00000000026706a8;  0 drivers
o00000000026706d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000026c8520_0 .net "as_", 0 0, o00000000026706d8;  0 drivers
o0000000002670708 .functor BUFZ 1, C4<z>; HiZ drive
v00000000026c85c0_0 .net "clk", 0 0, o0000000002670708;  0 drivers
o0000000002670738 .functor BUFZ 1, C4<z>; HiZ drive
v00000000026c8980_0 .net "cs_", 0 0, o0000000002670738;  0 drivers
v00000000026c7f80_0 .net "irq_rx", 0 0, v0000000002669fd0_0;  1 drivers
v00000000026c7c60_0 .net "irq_tx", 0 0, v000000000266a070_0;  1 drivers
v00000000026c8700_0 .net "rd_data", 31 0, v000000000266a4d0_0;  1 drivers
v00000000026c7d00_0 .net "rdy_", 0 0, v000000000266a610_0;  1 drivers
o0000000002670828 .functor BUFZ 1, C4<z>; HiZ drive
v00000000026c7800_0 .net "reset", 0 0, o0000000002670828;  0 drivers
o0000000002670858 .functor BUFZ 1, C4<z>; HiZ drive
v00000000026c7ee0_0 .net "rw", 0 0, o0000000002670858;  0 drivers
o0000000002670eb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000026c82a0_0 .net "rx", 0 0, o0000000002670eb8;  0 drivers
v00000000026c8840_0 .net "rx_busy", 0 0, L_00000000026c8e80;  1 drivers
v00000000026c7da0_0 .net "rx_data", 7 0, v00000000026c7440_0;  1 drivers
v00000000026c8020_0 .net "rx_end", 0 0, v00000000026c7e40_0;  1 drivers
v00000000026c87a0_0 .net "tx", 0 0, v00000000026c8ac0_0;  1 drivers
v00000000026c78a0_0 .net "tx_busy", 0 0, L_00000000026c8ca0;  1 drivers
v00000000026c80c0_0 .net "tx_data", 7 0, v000000000266a2f0_0;  1 drivers
v00000000026c8160_0 .net "tx_end", 0 0, v00000000026c83e0_0;  1 drivers
v00000000026c8b60_0 .net "tx_start", 0 0, v000000000266a7f0_0;  1 drivers
o0000000002670a08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000026c8c00_0 .net "wr_data", 31 0, o0000000002670a08;  0 drivers
S_00000000001ee860 .scope module, "uart_ctrl0" "uart_ctrl" 2 51, 3 4 0, S_000000000265ea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "as_"
    .port_info 3 /INPUT 1 "cs_"
    .port_info 4 /INPUT 1 "rw"
    .port_info 5 /INPUT 1 "addr"
    .port_info 6 /INPUT 32 "wr_data"
    .port_info 7 /OUTPUT 32 "rd_data"
    .port_info 8 /OUTPUT 1 "rdy_"
    .port_info 9 /OUTPUT 1 "irq_tx"
    .port_info 10 /OUTPUT 1 "irq_rx"
    .port_info 11 /INPUT 1 "rx_busy"
    .port_info 12 /INPUT 1 "rx_end"
    .port_info 13 /INPUT 8 "rx_data"
    .port_info 14 /INPUT 1 "tx_busy"
    .port_info 15 /INPUT 1 "tx_end"
    .port_info 16 /OUTPUT 1 "tx_start"
    .port_info 17 /OUTPUT 8 "tx_data"
v000000000266aa70_0 .net "addr", 0 0, o00000000026706a8;  alias, 0 drivers
v0000000002669f30_0 .net "as_", 0 0, o00000000026706d8;  alias, 0 drivers
v000000000266a9d0_0 .net "clk", 0 0, o0000000002670708;  alias, 0 drivers
v000000000266abb0_0 .net "cs_", 0 0, o0000000002670738;  alias, 0 drivers
v0000000002669fd0_0 .var "irq_rx", 0 0;
v000000000266a070_0 .var "irq_tx", 0 0;
v000000000266a4d0_0 .var "rd_data", 31 0;
v000000000266a610_0 .var "rdy_", 0 0;
v000000000266a6b0_0 .net "reset", 0 0, o0000000002670828;  alias, 0 drivers
v000000000266acf0_0 .net "rw", 0 0, o0000000002670858;  alias, 0 drivers
v000000000266a750_0 .var "rx_buf", 7 0;
v000000000266ad90_0 .net "rx_busy", 0 0, L_00000000026c8e80;  alias, 1 drivers
v000000000266a250_0 .net "rx_data", 7 0, v00000000026c7440_0;  alias, 1 drivers
v000000000266a110_0 .net "rx_end", 0 0, v00000000026c7e40_0;  alias, 1 drivers
v0000000002669e90_0 .net "tx_busy", 0 0, L_00000000026c8ca0;  alias, 1 drivers
v000000000266a2f0_0 .var "tx_data", 7 0;
v000000000266a1b0_0 .net "tx_end", 0 0, v00000000026c83e0_0;  alias, 1 drivers
v000000000266a7f0_0 .var "tx_start", 0 0;
v000000000266a430_0 .net "wr_data", 31 0, o0000000002670a08;  alias, 0 drivers
E_0000000002668880/0 .event negedge, v000000000266a6b0_0;
E_0000000002668880/1 .event posedge, v000000000266a9d0_0;
E_0000000002668880 .event/or E_0000000002668880/0, E_0000000002668880/1;
S_0000000002602df0 .scope module, "uart_rx0" "uart_rx" 2 42, 4 4 0, S_000000000265ea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /OUTPUT 1 "rx_busy"
    .port_info 4 /OUTPUT 1 "rx_end"
    .port_info 5 /OUTPUT 8 "rx_data"
L_0000000002a30160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002663220 .functor XOR 1, v00000000026c8200_0, L_0000000002a30160, C4<0>, C4<0>;
v000000000266a930_0 .net/2u *"_s0", 0 0, L_0000000002a30160;  1 drivers
v000000000266a570_0 .net *"_s2", 0 0, L_0000000002663220;  1 drivers
L_0000000002a301a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000266ab10_0 .net/2u *"_s4", 0 0, L_0000000002a301a8;  1 drivers
L_0000000002a301f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026c7260_0 .net/2u *"_s6", 0 0, L_0000000002a301f0;  1 drivers
v00000000026c8340_0 .var "bit_cnt", 3 0;
v00000000026c73a0_0 .net "clk", 0 0, o0000000002670708;  alias, 0 drivers
v00000000026c8480_0 .var "div_cnt", 8 0;
v00000000026c88e0_0 .net "reset", 0 0, o0000000002670828;  alias, 0 drivers
v00000000026c7b20_0 .net "rx", 0 0, o0000000002670eb8;  alias, 0 drivers
v00000000026c8660_0 .net "rx_busy", 0 0, L_00000000026c8e80;  alias, 1 drivers
v00000000026c7440_0 .var "rx_data", 7 0;
v00000000026c7e40_0 .var "rx_end", 0 0;
v00000000026c8200_0 .var "state", 0 0;
L_00000000026c8e80 .functor MUXZ 1, L_0000000002a301f0, L_0000000002a301a8, L_0000000002663220, C4<>;
S_0000000002602f70 .scope module, "uart_tx0" "uart_tx" 2 32, 5 4 0, S_000000000265ea20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "tx_start"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /OUTPUT 1 "tx_busy"
    .port_info 5 /OUTPUT 1 "tx_end"
    .port_info 6 /OUTPUT 1 "tx"
L_0000000002a30088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002662e30 .functor XNOR 1, v00000000026c8d40_0, L_0000000002a30088, C4<0>, C4<0>;
v00000000026c76c0_0 .net/2u *"_s0", 0 0, L_0000000002a30088;  1 drivers
v00000000026c7bc0_0 .net *"_s2", 0 0, L_0000000002662e30;  1 drivers
L_0000000002a300d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000026c74e0_0 .net/2u *"_s4", 0 0, L_0000000002a300d0;  1 drivers
L_0000000002a30118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026c7760_0 .net/2u *"_s6", 0 0, L_0000000002a30118;  1 drivers
v00000000026c7300_0 .var "bit_cnt", 3 0;
v00000000026c7580_0 .net "clk", 0 0, o0000000002670708;  alias, 0 drivers
v00000000026c8a20_0 .var "div_cnt", 8 0;
v00000000026c8f20_0 .net "reset", 0 0, o0000000002670828;  alias, 0 drivers
v00000000026c7620_0 .var "sh_reg", 7 0;
v00000000026c8d40_0 .var "state", 0 0;
v00000000026c8ac0_0 .var "tx", 0 0;
v00000000026c7940_0 .net "tx_busy", 0 0, L_00000000026c8ca0;  alias, 1 drivers
v00000000026c79e0_0 .net "tx_data", 7 0, v000000000266a2f0_0;  alias, 1 drivers
v00000000026c83e0_0 .var "tx_end", 0 0;
v00000000026c7a80_0 .net "tx_start", 0 0, v000000000266a7f0_0;  alias, 1 drivers
L_00000000026c8ca0 .functor MUXZ 1, L_0000000002a30118, L_0000000002a300d0, L_0000000002662e30, C4<>;
    .scope S_0000000002602f70;
T_0 ;
    %wait E_0000000002668880;
    %load/vec4 v00000000026c8f20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026c8d40_0, 1;
    %pushi/vec4 260, 0, 9;
    %assign/vec4 v00000000026c8a20_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000026c7300_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000026c7620_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026c83e0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026c8ac0_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000026c8d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v00000000026c7a80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026c8d40_0, 1;
    %load/vec4 v00000000026c79e0_0;
    %assign/vec4 v00000000026c7620_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026c8ac0_0, 1;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026c83e0_0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v00000000026c8a20_0;
    %cmpi/e 0, 0, 9;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v00000000026c7300_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %load/vec4 v00000000026c7300_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000026c7300_0, 1;
    %load/vec4 v00000000026c7620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000000026c7620_0, 1;
    %load/vec4 v00000000026c7620_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000026c8ac0_0, 1;
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000026c7300_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026c8ac0_0, 1;
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026c8d40_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000026c7300_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026c83e0_0, 1;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %pushi/vec4 260, 0, 9;
    %assign/vec4 v00000000026c8a20_0, 1;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000000026c8a20_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000000026c8a20_0, 1;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002602df0;
T_1 ;
    %wait E_0000000002668880;
    %load/vec4 v00000000026c88e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026c8200_0, 1;
    %pushi/vec4 130, 0, 9;
    %assign/vec4 v00000000026c8480_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000026c8340_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000026c7440_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026c7e40_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000026c8200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v00000000026c7b20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026c8200_0, 1;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026c7e40_0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v00000000026c8480_0;
    %cmpi/e 0, 0, 9;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v00000000026c8340_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %load/vec4 v00000000026c7b20_0;
    %load/vec4 v00000000026c7440_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000026c7440_0, 1;
    %load/vec4 v00000000026c8340_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000026c8340_0, 1;
    %pushi/vec4 260, 0, 9;
    %assign/vec4 v00000000026c8480_0, 1;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026c8200_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000026c8340_0, 1;
    %pushi/vec4 130, 0, 9;
    %assign/vec4 v00000000026c8480_0, 1;
    %load/vec4 v00000000026c7b20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026c7e40_0, 1;
T_1.12 ;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000000026c8480_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000000026c8480_0, 1;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000001ee860;
T_2 ;
    %wait E_0000000002668880;
    %load/vec4 v000000000266a6b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000266a4d0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000266a610_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002669fd0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000266a070_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000266a750_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000266a7f0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000266a2f0_0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000266abb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002669f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000266a610_0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000266a610_0, 1;
T_2.3 ;
    %load/vec4 v000000000266abb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002669f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000266acf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000000000266aa70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000002669e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000266ad90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000266a070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002669fd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000266a4d0_0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 96;
    %load/vec4 v000000000266a750_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000000000266a4d0_0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000266a4d0_0, 1;
T_2.5 ;
    %load/vec4 v000000000266a1b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000266a070_0, 1;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000000000266abb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002669f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000266acf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000266aa70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v000000000266a430_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000000000266a070_0, 1;
T_2.11 ;
T_2.10 ;
    %load/vec4 v000000000266a110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002669fd0_0, 1;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v000000000266abb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002669f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000266acf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000266aa70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000000000266a430_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000002669fd0_0, 1;
T_2.15 ;
T_2.14 ;
    %load/vec4 v000000000266abb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002669f30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000266acf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000266aa70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000266a7f0_0, 1;
    %load/vec4 v000000000266a430_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000000000266a2f0_0, 1;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000266a7f0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000266a2f0_0, 1;
T_2.18 ;
    %load/vec4 v000000000266a110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.19, 4;
    %load/vec4 v000000000266a250_0;
    %assign/vec4 v000000000266a750_0, 1;
T_2.19 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "uart_top.v";
    "uart_ctrl.v";
    "uart_rx.v";
    "uart_tx.v";
