$date
	Sun Oct 23 09:15:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#387882
b11 &
b11 %
1$
b11 !
1"
#387883
0"
#387886
b1010 &
b1010 %
#387890
b101 &
b101 %
#387894
b10000 &
b10000 %
#387898
b1000 &
b1000 %
#387902
b100 &
b100 %
#387906
b10 &
b10 %
#387910
b1 &
1#
b1 %
#387914
b0 &
b0 %
0#
0$
#1378588
b10100 !
1"
#1378590
b10100 &
b10100 %
1$
#1378591
0"
#1378594
b1010 &
b1010 %
#1378598
b101 &
b101 %
#1378602
b10000 &
b10000 %
#1378606
b1000 &
b1000 %
#1378610
b100 &
b100 %
#1378614
b10 &
b10 %
#1378618
b1 &
b1 %
1#
#1378622
b0 &
0#
b0 %
0$
#2336559
b1000 !
1"
#2336562
b1000 &
b1000 %
1$
#2336563
0"
#2336566
b100 &
b100 %
#2336570
b10 &
b10 %
#2336574
b1 &
1#
b1 %
#2336578
b0 &
b0 %
0#
0$
#4500012
