## Languages
[TR](#-tÃ¼rkÃ§e) | [EN](#-english)

--------------------------------------------------------------------------------------------------------------------

## ğŸ‡¹ğŸ‡· TÃ¼rkÃ§e

# FPGA TabanlÄ± Decoder TasarÄ±mÄ±

EEEN 360 **FPGA ile SayÄ±sal TasarÄ±m** dersi kapsamÄ±nda hazÄ±rlanmÄ±ÅŸ bir vize Ã¶devi.

## Projenin AmacÄ±
Bu proje, Ã¶ÄŸrenci numarasÄ±ndaki belirli haneye gÃ¶re tanÄ±mlanan doÄŸruluk tablosunu temel alarak
**3-bit giriÅŸli (Cnt) â†’ 4-bit Ã§Ä±kÄ±ÅŸlÄ± (No)** bir decoder devresinin VHDL ile tasarÄ±mÄ±nÄ± iÃ§erir.

- **GiriÅŸ:** `Cnt` (3-bit)
- **Ã‡Ä±kÄ±ÅŸ:** `No` (4-bit)
- **Testbench:** `Cnt` sinyalini 10 ns aralÄ±klarla artÄ±rÄ±r ve 80 ns sÃ¼rede tÃ¼m kombinasyonlarÄ± dener.
- **DoÄŸrulama:** SimÃ¼lasyon sonucu VCD dosyasÄ± (`dec_no.vcd`) ve dalga ÅŸekilleri (`Dec_no_sim.png`) ile kontrol edilir.

## Ã‡alÄ±ÅŸtÄ±rma (opsiyonel yeniden Ã¼retim)
```tcl
vsim -do scripts/run_vcd.do
```
Bu komut `waves/dec_no.vcd` dosyasÄ±nÄ± yeniden oluÅŸturur.

## YapÄ±
- `rtl/Dec_No.vhd`: DUT
- `tb/tb_Odev1.vhd`: Testbench
- `scripts/run_vcd.do`: Sim betiÄŸi (opsiyonel)
- `waves/`: VCD (`dec_no.vcd`) ve sim gÃ¶rÃ¼ntÃ¼sÃ¼ (`Dec_no_sim.png`)
- `docs/`: Ä°lgili dokÃ¼man(lar)

## Notlar
- VCD dosyasÄ± zaten repoda mevcut. Yeniden Ã¼retmek istersen `run_vcd.do` kullanÄ±labilir.
- VCD dosyasÄ± bÃ¼yÃ¼mesin istersen `run_vcd.do` iÃ§inde `vcd add` kapsamÄ±nÄ± sadece gerekli sinyallere daralt.
- Testbench 0..7 sayÄ±mÄ± iÃ§in 80 ns'lik bir pencere kullanÄ±r; betikte 100 ns koÅŸturuyoruz.

- ## SimÃ¼lasyon

AÅŸaÄŸÄ±da testbench sonucunda elde edilen dalga ÅŸekli gÃ¶sterilmektedir:

![SimÃ¼lasyon sonucu](Waves/Dec_no_sim.png)

----------------------------------------------------------------------------------------------------------------------

## ğŸ‡¬ğŸ‡§ English

# FPGA-based Decoder Design

A midterm project prepared for the **EEEN 360 Digital Design with FPGA** course.

## Project Purpose
This project implements a decoder circuit in VHDL, based on the truth table defined by a specific digit of the student number. It includes the design of a **3-bit input (Cnt) â†’ 4-bit output (No)** decoder.

- **Input:** `Cnt` (3-bit)  
- **Output:** `No` (4-bit)  
- **Testbench:** Increments the `Cnt` signal every 10 ns and tests all combinations within 80 ns.  
- **Verification:** The simulation result is verified using a VCD file (`dec_no.vcd`) and waveform image (`Dec_no_sim.png`).  

## Run (optional reproduction)
```tcl
vsim -do scripts/run_vcd.do
```
This command regenerates the waves/dec_no.vcd file.

## Structure
- `rtl/Dec_No.vhd`: DUT  
- `tb/tb_Odev1.vhd`: Testbench  
- `scripts/run_vcd.do`: Simulation script (optional)  
- `waves/`: VCD (`dec_no.vcd`) and waveform image (`Dec_no_sim.png`)  
- `docs/`: Related document(s)  

## Notes
- The VCD file is already included in the repository. If you want to regenerate it, you can use `run_vcd.do`.  
- To prevent the VCD file from becoming too large, restrict the `vcd add` scope in `run_vcd.do` to only necessary signals.  
- The testbench uses an 80 ns window for the 0..7 count; the script runs for 100 ns.  

## Simulation
Below is the waveform obtained from the testbench:

![Simulation result](Waves/Dec_no_sim.png)

