<stg><name>im2col_2d_cl<ap_fixed<16, 6, 5, 3, 0>, config2></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:0  %col_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:1  %row_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:2  %data_V_read_1 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:3  %add_ln160 = add i4 -1, %row_read

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:4  %tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln160, i32 3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="4">
<![CDATA[
_ifconv:5  %zext_ln165 = zext i4 %col_read to i6

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="4">
<![CDATA[
_ifconv:6  %zext_ln165_1 = zext i4 %col_read to i7

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:7  %add_ln165 = add i4 -1, %col_read

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:8  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln165, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="4">
<![CDATA[
_ifconv:9  %sext_ln168 = sext i4 %add_ln165 to i7

]]></Node>
<StgValue><ssdm name="sext_ln168"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ifconv:10  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln160, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:11  %add_ln203 = add i7 %shl_ln, %sext_ln168

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ifconv:12  %tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:13  %empty = or i11 %tmp_4, 15

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:14  %icmp_ln203 = icmp ugt i11 %tmp_4, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
<literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15  %tmp_2 = call i1024 @llvm.part.select.i1024(i1024 %data_V_read_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
<literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:16  %sub_ln203 = sub i11 %tmp_4, %empty

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
<literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:17  %sub_ln203_1 = sub i11 1023, %tmp_4

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
<literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:18  %sub_ln203_2 = sub i11 %empty, %tmp_4

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:19  %select_ln203 = select i1 %icmp_ln203, i11 %sub_ln203, i11 %sub_ln203_2

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:20  %select_ln203_1 = select i1 %icmp_ln203, i1024 %tmp_2, i1024 %data_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:21  %select_ln203_2 = select i1 %icmp_ln203, i11 %sub_ln203_1, i11 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:22  %sub_ln203_3 = sub i11 1023, %select_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:23  %zext_ln203 = zext i11 %select_ln203_2 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:24  %zext_ln203_1 = zext i11 %sub_ln203_3 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:25  %lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:26  %lshr_ln203_1 = lshr i1024 -1, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:27  %and_ln203 = and i1024 %lshr_ln203, %lshr_ln203_1

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="1024">
<![CDATA[
_ifconv:28  %trunc_ln203 = trunc i1024 %and_ln203 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:29  %add_ln203_1 = add i7 %zext_ln165_1, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ifconv:30  %tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:31  %empty_26 = or i11 %tmp_9, 15

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:32  %icmp_ln203_1 = icmp ugt i11 %tmp_9, %empty_26

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:33  %tmp_3 = call i1024 @llvm.part.select.i1024(i1024 %data_V_read_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:34  %sub_ln203_4 = sub i11 %tmp_9, %empty_26

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:35  %sub_ln203_5 = sub i11 1023, %tmp_9

]]></Node>
<StgValue><ssdm name="sub_ln203_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:36  %sub_ln203_6 = sub i11 %empty_26, %tmp_9

]]></Node>
<StgValue><ssdm name="sub_ln203_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:37  %select_ln203_3 = select i1 %icmp_ln203_1, i11 %sub_ln203_4, i11 %sub_ln203_6

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:38  %select_ln203_4 = select i1 %icmp_ln203_1, i1024 %tmp_3, i1024 %data_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln203_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:39  %select_ln203_5 = select i1 %icmp_ln203_1, i11 %sub_ln203_5, i11 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln203_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40  %sub_ln203_7 = sub i11 1023, %select_ln203_3

]]></Node>
<StgValue><ssdm name="sub_ln203_7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:41  %zext_ln203_2 = zext i11 %select_ln203_5 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:42  %zext_ln203_3 = zext i11 %sub_ln203_7 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:43  %lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:44  %lshr_ln203_3 = lshr i1024 -1, %zext_ln203_3

]]></Node>
<StgValue><ssdm name="lshr_ln203_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:45  %and_ln203_1 = and i1024 %lshr_ln203_2, %lshr_ln203_3

]]></Node>
<StgValue><ssdm name="and_ln203_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="1024">
<![CDATA[
_ifconv:46  %trunc_ln203_1 = trunc i1024 %and_ln203_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %or_ln162 = or i1 %tmp, %tmp_1

]]></Node>
<StgValue><ssdm name="or_ln162"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:48  %select_ln162 = select i1 %or_ln162, i16 0, i16 %trunc_ln203

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:49  %select_ln162_1 = select i1 %tmp, i16 0, i16 %trunc_ln203_1

]]></Node>
<StgValue><ssdm name="select_ln162_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:50  %add_ln165_1 = add i4 1, %col_read

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:51  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln165_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="4">
<![CDATA[
_ifconv:52  %zext_ln168 = zext i4 %add_ln165_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:53  %add_ln203_2 = add i7 %shl_ln, %zext_ln168

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ifconv:54  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:55  %empty_27 = or i11 %tmp_s, 15

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:56  %icmp_ln203_2 = icmp ugt i11 %tmp_s, %empty_27

]]></Node>
<StgValue><ssdm name="icmp_ln203_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_2" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:57  %tmp_6 = call i1024 @llvm.part.select.i1024(i1024 %data_V_read_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_2" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:58  %sub_ln203_8 = sub i11 %tmp_s, %empty_27

]]></Node>
<StgValue><ssdm name="sub_ln203_8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_2" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:59  %sub_ln203_9 = sub i11 1023, %tmp_s

]]></Node>
<StgValue><ssdm name="sub_ln203_9"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_2" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:60  %sub_ln203_10 = sub i11 %empty_27, %tmp_s

]]></Node>
<StgValue><ssdm name="sub_ln203_10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:61  %select_ln203_6 = select i1 %icmp_ln203_2, i11 %sub_ln203_8, i11 %sub_ln203_10

]]></Node>
<StgValue><ssdm name="select_ln203_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:62  %select_ln203_7 = select i1 %icmp_ln203_2, i1024 %tmp_6, i1024 %data_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln203_7"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:63  %select_ln203_8 = select i1 %icmp_ln203_2, i11 %sub_ln203_9, i11 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln203_8"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:64  %sub_ln203_11 = sub i11 1023, %select_ln203_6

]]></Node>
<StgValue><ssdm name="sub_ln203_11"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:65  %zext_ln203_4 = zext i11 %select_ln203_8 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:66  %zext_ln203_5 = zext i11 %sub_ln203_11 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:67  %lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:68  %lshr_ln203_5 = lshr i1024 -1, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="lshr_ln203_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:69  %and_ln203_2 = and i1024 %lshr_ln203_4, %lshr_ln203_5

]]></Node>
<StgValue><ssdm name="and_ln203_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1024">
<![CDATA[
_ifconv:70  %trunc_ln203_2 = trunc i1024 %and_ln203_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:71  %or_ln166 = or i4 %add_ln165_1, %add_ln160

]]></Node>
<StgValue><ssdm name="or_ln166"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:72  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %or_ln166, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:73  %select_ln166 = select i1 %tmp_7, i16 0, i16 %trunc_ln203_2

]]></Node>
<StgValue><ssdm name="select_ln166"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="4">
<![CDATA[
_ifconv:74  %trunc_ln168 = trunc i4 %row_read to i3

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:75  %shl_ln168_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln168, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln168_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="6">
<![CDATA[
_ifconv:76  %zext_ln168_1 = zext i6 %shl_ln168_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:77  %add_ln203_3 = add i7 %zext_ln168_1, %sext_ln168

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ifconv:78  %tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203_3, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:79  %empty_28 = or i11 %tmp_8, 15

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:80  %icmp_ln203_3 = icmp ugt i11 %tmp_8, %empty_28

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_3" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:81  %tmp_10 = call i1024 @llvm.part.select.i1024(i1024 %data_V_read_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_3" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:82  %sub_ln203_12 = sub i11 %tmp_8, %empty_28

]]></Node>
<StgValue><ssdm name="sub_ln203_12"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_3" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:83  %sub_ln203_13 = sub i11 1023, %tmp_8

]]></Node>
<StgValue><ssdm name="sub_ln203_13"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_3" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:84  %sub_ln203_14 = sub i11 %empty_28, %tmp_8

]]></Node>
<StgValue><ssdm name="sub_ln203_14"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:85  %select_ln203_9 = select i1 %icmp_ln203_3, i11 %sub_ln203_12, i11 %sub_ln203_14

]]></Node>
<StgValue><ssdm name="select_ln203_9"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:86  %select_ln203_10 = select i1 %icmp_ln203_3, i1024 %tmp_10, i1024 %data_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln203_10"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:87  %select_ln203_11 = select i1 %icmp_ln203_3, i11 %sub_ln203_13, i11 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln203_11"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:88  %sub_ln203_15 = sub i11 1023, %select_ln203_9

]]></Node>
<StgValue><ssdm name="sub_ln203_15"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:89  %zext_ln203_6 = zext i11 %select_ln203_11 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:90  %zext_ln203_7 = zext i11 %sub_ln203_15 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:91  %lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:92  %lshr_ln203_7 = lshr i1024 -1, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="lshr_ln203_7"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:93  %and_ln203_3 = and i1024 %lshr_ln203_6, %lshr_ln203_7

]]></Node>
<StgValue><ssdm name="and_ln203_3"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1024">
<![CDATA[
_ifconv:94  %trunc_ln203_3 = trunc i1024 %and_ln203_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_3"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:95  %select_ln166_1 = select i1 %tmp_1, i16 0, i16 %trunc_ln203_3

]]></Node>
<StgValue><ssdm name="select_ln166_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:96  %add_ln203_4 = add i6 %zext_ln165, %shl_ln168_1

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
_ifconv:97  %tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:98  %empty_29 = or i10 %tmp_11, 15

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:99  %icmp_ln203_4 = icmp ugt i10 %tmp_11, %empty_29

]]></Node>
<StgValue><ssdm name="icmp_ln203_4"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:100  %zext_ln203_8 = zext i10 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:101  %zext_ln203_9 = zext i10 %empty_29 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:102  %tmp_12 = call i1024 @llvm.part.select.i1024(i1024 %data_V_read_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:103  %sub_ln203_16 = sub i11 %zext_ln203_8, %zext_ln203_9

]]></Node>
<StgValue><ssdm name="sub_ln203_16"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:104  %xor_ln203 = xor i11 %zext_ln203_8, 1023

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:105  %sub_ln203_17 = sub i11 %zext_ln203_9, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="sub_ln203_17"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:106  %select_ln203_12 = select i1 %icmp_ln203_4, i11 %sub_ln203_16, i11 %sub_ln203_17

]]></Node>
<StgValue><ssdm name="select_ln203_12"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:107  %select_ln203_13 = select i1 %icmp_ln203_4, i1024 %tmp_12, i1024 %data_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln203_13"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:108  %select_ln203_14 = select i1 %icmp_ln203_4, i11 %xor_ln203, i11 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="select_ln203_14"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:109  %sub_ln203_18 = sub i11 1023, %select_ln203_12

]]></Node>
<StgValue><ssdm name="sub_ln203_18"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:110  %zext_ln203_10 = zext i11 %select_ln203_14 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:111  %zext_ln203_11 = zext i11 %sub_ln203_18 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:112  %lshr_ln203_8 = lshr i1024 %select_ln203_13, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="lshr_ln203_8"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:113  %lshr_ln203_9 = lshr i1024 -1, %zext_ln203_11

]]></Node>
<StgValue><ssdm name="lshr_ln203_9"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:114  %and_ln203_4 = and i1024 %lshr_ln203_8, %lshr_ln203_9

]]></Node>
<StgValue><ssdm name="and_ln203_4"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="1024">
<![CDATA[
_ifconv:115  %trunc_ln203_4 = trunc i1024 %and_ln203_4 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_4"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:116  %add_ln203_5 = add i7 %zext_ln168_1, %zext_ln168

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ifconv:117  %tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203_5, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:118  %empty_30 = or i11 %tmp_13, 15

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:119  %icmp_ln203_5 = icmp ugt i11 %tmp_13, %empty_30

]]></Node>
<StgValue><ssdm name="icmp_ln203_5"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_5" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:120  %tmp_14 = call i1024 @llvm.part.select.i1024(i1024 %data_V_read_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_5" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:121  %sub_ln203_19 = sub i11 %tmp_13, %empty_30

]]></Node>
<StgValue><ssdm name="sub_ln203_19"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_5" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:122  %sub_ln203_20 = sub i11 1023, %tmp_13

]]></Node>
<StgValue><ssdm name="sub_ln203_20"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:123  %sub_ln203_21 = sub i11 %empty_30, %tmp_13

]]></Node>
<StgValue><ssdm name="sub_ln203_21"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:124  %select_ln203_15 = select i1 %icmp_ln203_5, i11 %sub_ln203_19, i11 %sub_ln203_21

]]></Node>
<StgValue><ssdm name="select_ln203_15"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:125  %select_ln203_16 = select i1 %icmp_ln203_5, i1024 %tmp_14, i1024 %data_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln203_16"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:126  %select_ln203_17 = select i1 %icmp_ln203_5, i11 %sub_ln203_20, i11 %tmp_13

]]></Node>
<StgValue><ssdm name="select_ln203_17"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:127  %sub_ln203_22 = sub i11 1023, %select_ln203_15

]]></Node>
<StgValue><ssdm name="sub_ln203_22"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:128  %zext_ln203_12 = zext i11 %select_ln203_17 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:129  %zext_ln203_13 = zext i11 %sub_ln203_22 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:130  %lshr_ln203_10 = lshr i1024 %select_ln203_16, %zext_ln203_12

]]></Node>
<StgValue><ssdm name="lshr_ln203_10"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:131  %lshr_ln203_11 = lshr i1024 -1, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="lshr_ln203_11"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:132  %and_ln203_5 = and i1024 %lshr_ln203_10, %lshr_ln203_11

]]></Node>
<StgValue><ssdm name="and_ln203_5"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1024">
<![CDATA[
_ifconv:133  %trunc_ln203_5 = trunc i1024 %and_ln203_5 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_5"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:134  %select_ln166_2 = select i1 %tmp_5, i16 0, i16 %trunc_ln203_5

]]></Node>
<StgValue><ssdm name="select_ln166_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:135  %add_ln160_1 = add i4 1, %row_read

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv:136  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln160_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ifconv:137  %shl_ln168_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln160_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln168_2"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:138  %add_ln203_6 = add i7 %shl_ln168_2, %sext_ln168

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ifconv:139  %tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203_6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:140  %empty_31 = or i11 %tmp_15, 15

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:141  %icmp_ln203_6 = icmp ugt i11 %tmp_15, %empty_31

]]></Node>
<StgValue><ssdm name="icmp_ln203_6"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_6" val="1"/>
<literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:142  %tmp_19 = call i1024 @llvm.part.select.i1024(i1024 %data_V_read_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_6" val="1"/>
<literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:143  %sub_ln203_23 = sub i11 %tmp_15, %empty_31

]]></Node>
<StgValue><ssdm name="sub_ln203_23"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_6" val="1"/>
<literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:144  %sub_ln203_24 = sub i11 1023, %tmp_15

]]></Node>
<StgValue><ssdm name="sub_ln203_24"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_6" val="0"/>
<literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:145  %sub_ln203_25 = sub i11 %empty_31, %tmp_15

]]></Node>
<StgValue><ssdm name="sub_ln203_25"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:146  %select_ln203_18 = select i1 %icmp_ln203_6, i11 %sub_ln203_23, i11 %sub_ln203_25

]]></Node>
<StgValue><ssdm name="select_ln203_18"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:147  %select_ln203_19 = select i1 %icmp_ln203_6, i1024 %tmp_19, i1024 %data_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln203_19"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:148  %select_ln203_20 = select i1 %icmp_ln203_6, i11 %sub_ln203_24, i11 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln203_20"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:149  %sub_ln203_26 = sub i11 1023, %select_ln203_18

]]></Node>
<StgValue><ssdm name="sub_ln203_26"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:150  %zext_ln203_14 = zext i11 %select_ln203_20 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:151  %zext_ln203_15 = zext i11 %sub_ln203_26 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:152  %lshr_ln203_12 = lshr i1024 %select_ln203_19, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="lshr_ln203_12"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:153  %lshr_ln203_13 = lshr i1024 -1, %zext_ln203_15

]]></Node>
<StgValue><ssdm name="lshr_ln203_13"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:154  %and_ln203_6 = and i1024 %lshr_ln203_12, %lshr_ln203_13

]]></Node>
<StgValue><ssdm name="and_ln203_6"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1024">
<![CDATA[
_ifconv:155  %trunc_ln203_6 = trunc i1024 %and_ln203_6 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_6"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:156  %add_ln203_7 = add i7 %zext_ln165_1, %shl_ln168_2

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ifconv:157  %tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203_7, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:158  %empty_32 = or i11 %tmp_16, 15

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:159  %icmp_ln203_7 = icmp ugt i11 %tmp_16, %empty_32

]]></Node>
<StgValue><ssdm name="icmp_ln203_7"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_7" val="1"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:160  %tmp_20 = call i1024 @llvm.part.select.i1024(i1024 %data_V_read_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_7" val="1"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:161  %sub_ln203_27 = sub i11 %tmp_16, %empty_32

]]></Node>
<StgValue><ssdm name="sub_ln203_27"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_7" val="1"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:162  %sub_ln203_28 = sub i11 1023, %tmp_16

]]></Node>
<StgValue><ssdm name="sub_ln203_28"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_7" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:163  %sub_ln203_29 = sub i11 %empty_32, %tmp_16

]]></Node>
<StgValue><ssdm name="sub_ln203_29"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:164  %select_ln203_21 = select i1 %icmp_ln203_7, i11 %sub_ln203_27, i11 %sub_ln203_29

]]></Node>
<StgValue><ssdm name="select_ln203_21"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:165  %select_ln203_22 = select i1 %icmp_ln203_7, i1024 %tmp_20, i1024 %data_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln203_22"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:166  %select_ln203_23 = select i1 %icmp_ln203_7, i11 %sub_ln203_28, i11 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln203_23"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:167  %sub_ln203_30 = sub i11 1023, %select_ln203_21

]]></Node>
<StgValue><ssdm name="sub_ln203_30"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:168  %zext_ln203_16 = zext i11 %select_ln203_23 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:169  %zext_ln203_17 = zext i11 %sub_ln203_30 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:170  %lshr_ln203_14 = lshr i1024 %select_ln203_22, %zext_ln203_16

]]></Node>
<StgValue><ssdm name="lshr_ln203_14"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:171  %lshr_ln203_15 = lshr i1024 -1, %zext_ln203_17

]]></Node>
<StgValue><ssdm name="lshr_ln203_15"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:172  %and_ln203_7 = and i1024 %lshr_ln203_14, %lshr_ln203_15

]]></Node>
<StgValue><ssdm name="and_ln203_7"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="1024">
<![CDATA[
_ifconv:173  %trunc_ln203_7 = trunc i1024 %and_ln203_7 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_7"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:174  %or_ln162_1 = or i1 %tmp_18, %tmp_1

]]></Node>
<StgValue><ssdm name="or_ln162_1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:175  %select_ln162_2 = select i1 %or_ln162_1, i16 0, i16 %trunc_ln203_6

]]></Node>
<StgValue><ssdm name="select_ln162_2"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:176  %select_ln162_3 = select i1 %tmp_18, i16 0, i16 %trunc_ln203_7

]]></Node>
<StgValue><ssdm name="select_ln162_3"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:177  %add_ln203_8 = add i7 %shl_ln168_2, %zext_ln168

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
_ifconv:178  %tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203_8, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:179  %empty_33 = or i11 %tmp_17, 15

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:180  %icmp_ln203_8 = icmp ugt i11 %tmp_17, %empty_33

]]></Node>
<StgValue><ssdm name="icmp_ln203_8"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_8" val="1"/>
<literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:181  %tmp_21 = call i1024 @llvm.part.select.i1024(i1024 %data_V_read_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_8" val="1"/>
<literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:182  %sub_ln203_31 = sub i11 %tmp_17, %empty_33

]]></Node>
<StgValue><ssdm name="sub_ln203_31"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_8" val="1"/>
<literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:183  %sub_ln203_32 = sub i11 1023, %tmp_17

]]></Node>
<StgValue><ssdm name="sub_ln203_32"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_8" val="0"/>
<literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:184  %sub_ln203_33 = sub i11 %empty_33, %tmp_17

]]></Node>
<StgValue><ssdm name="sub_ln203_33"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:185  %select_ln203_24 = select i1 %icmp_ln203_8, i11 %sub_ln203_31, i11 %sub_ln203_33

]]></Node>
<StgValue><ssdm name="select_ln203_24"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:186  %select_ln203_25 = select i1 %icmp_ln203_8, i1024 %tmp_21, i1024 %data_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln203_25"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:187  %select_ln203_26 = select i1 %icmp_ln203_8, i11 %sub_ln203_32, i11 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln203_26"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:188  %sub_ln203_34 = sub i11 1023, %select_ln203_24

]]></Node>
<StgValue><ssdm name="sub_ln203_34"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:189  %zext_ln203_18 = zext i11 %select_ln203_26 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1024" op_0_bw="11">
<![CDATA[
_ifconv:190  %zext_ln203_19 = zext i11 %sub_ln203_34 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:191  %lshr_ln203_16 = lshr i1024 %select_ln203_25, %zext_ln203_18

]]></Node>
<StgValue><ssdm name="lshr_ln203_16"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:192  %lshr_ln203_17 = lshr i1024 -1, %zext_ln203_19

]]></Node>
<StgValue><ssdm name="lshr_ln203_17"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ifconv:193  %and_ln203_8 = and i1024 %lshr_ln203_16, %lshr_ln203_17

]]></Node>
<StgValue><ssdm name="and_ln203_8"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1024">
<![CDATA[
_ifconv:194  %trunc_ln203_8 = trunc i1024 %and_ln203_8 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203_8"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:195  %or_ln166_1 = or i1 %tmp_5, %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln166_1"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:196  %select_ln166_3 = select i1 %or_ln166_1, i16 0, i16 %trunc_ln203_8

]]></Node>
<StgValue><ssdm name="select_ln166_3"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
_ifconv:197  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %select_ln162, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
_ifconv:198  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %select_ln162_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
_ifconv:199  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %select_ln166, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
_ifconv:200  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %select_ln166_1, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
_ifconv:201  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %trunc_ln203_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
_ifconv:202  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %select_ln166_2, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
_ifconv:203  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %select_ln162_2, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
_ifconv:204  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %select_ln162_3, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
_ifconv:205  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %select_ln166_3, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="144">
<![CDATA[
_ifconv:206  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8

]]></Node>
<StgValue><ssdm name="ret_ln177"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
