[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Tue May 17 04:57:06 2022
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v0/dump.vcd"
[dumpfile_mtime] "Tue May 17 04:56:44 2022"
[dumpfile_size] 2188721
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v0/risc5test.cfg"
[timestart] 1814500
[size] 1855 1056
[pos] -1 -1
*-16.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[treeopen] risc5test.Memory_0.
[treeopen] risc5test.RISC5Top_0.
[treeopen] risc5test.RISC5Top_0.riscx.
[sst_width] 225
[signals_width] 134
[sst_expanded] 1
[sst_vpaned_height] 320
@28
risc5test.RISC5Top_0.clk
risc5test.RISC5Top_0.rst
@22
risc5test.RISC5Top_0.riscx.PC[21:0]
risc5test.RISC5Top_0.riscx.adr[23:0]
risc5test.RISC5Top_0.riscx.codebus[31:0]
risc5test.RISC5Top_0.riscx.IR[31:0]
risc5test.RISC5Top_0.riscx.B[31:0]
risc5test.RISC5Top_0.riscx.C1[31:0]
risc5test.RISC5Top_0.riscx.aluRes[31:0]
@200
-Registers
@28
risc5test.RISC5Top_0.clk
risc5test.RISC5Top_0.riscx.regs.wr
@22
risc5test.RISC5Top_0.riscx.regs.din[31:0]
risc5test.RISC5Top_0.riscx.regs.rno0[3:0]
@200
-Memory
@22
risc5test.Memory_0.SRadr[17:0]
risc5test.Memory_0.SRbe[3:0]
@28
risc5test.Memory_0.SRce0
risc5test.Memory_0.SRce1
@22
risc5test.Memory_0.SRdat[31:0]
@28
risc5test.Memory_0.SRoe
risc5test.Memory_0.SRwe
@200
-Video
@28
risc5test.RISC5Top_0.vid.req
@22
risc5test.RISC5Top_0.vid.vidadr[17:0]
[pattern_trace] 1
[pattern_trace] 0
