
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 9.2.02 Build EDK_Jm_SP2.3
# Wed Jul 29 16:49:34 2009
# Target Board:  Xilinx Virtex 4 ML403 Evaluation Platform Rev 1
# Family:	 virtex4
# Device:	 xc4vfx12
# Package:	 ff668
# Speed Grade:	 -10
# Processor: ppc405_0
# Processor clock frequency: 300.00 MHz
# Bus clock frequency: 100.00 MHz
# On Chip Memory :   8 KB
# Total Off Chip Memory :  64 MB
# - DDR_SDRAM =  64 MB
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_sin_pin = fpga_0_RS232_Uart_sin, DIR = I
 PORT fpga_0_RS232_Uart_sout_pin = fpga_0_RS232_Uart_sout, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_Clk_pin = fpga_0_DDR_SDRAM_DDR_Clk, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_Clk_n_pin = fpga_0_DDR_SDRAM_DDR_Clk_n, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_Addr_pin = fpga_0_DDR_SDRAM_DDR_Addr, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR_SDRAM_DDR_BankAddr_pin = fpga_0_DDR_SDRAM_DDR_BankAddr, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR_SDRAM_DDR_CAS_n_pin = fpga_0_DDR_SDRAM_DDR_CAS_n, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_CE_pin = fpga_0_DDR_SDRAM_DDR_CE, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_CS_n_pin = fpga_0_DDR_SDRAM_DDR_CS_n, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_RAS_n_pin = fpga_0_DDR_SDRAM_DDR_RAS_n, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_WE_n_pin = fpga_0_DDR_SDRAM_DDR_WE_n, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_DM_pin = fpga_0_DDR_SDRAM_DDR_DM, DIR = O, VEC = [3:0]
 PORT fpga_0_DDR_SDRAM_DDR_DQS = fpga_0_DDR_SDRAM_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT fpga_0_DDR_SDRAM_DDR_DQ = fpga_0_DDR_SDRAM_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
# LEDs
 PORT led_pin = icap_done & icap_write & icap_fifo_full & icap_fifo_empty, DIR = O, VEC = [3:0]


BEGIN ppc405_virtex4
 PARAMETER INSTANCE = ppc405_0
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_FASTEST_PLB_CLOCK = DPLB1
 PARAMETER C_IDCR_BASEADDR = 0b0100000000
 PARAMETER C_IDCR_HIGHADDR = 0b0111111111
 BUS_INTERFACE JTAGPPC = jtagppc_0_0
 BUS_INTERFACE IPLB0 = plb
 BUS_INTERFACE DPLB0 = plb
 BUS_INTERFACE IPLB1 = ppc405_0_iplb1
 BUS_INTERFACE DPLB1 = ppc405_0_dplb1
 BUS_INTERFACE RESETPPC = ppc_reset_bus
 BUS_INTERFACE MDCR = dcr
 PORT CPMC405CLOCK = proc_clk_s
 PORT EICC405EXTINPUTIRQ = EICC405EXTINPUTIRQ
 PORT CPMDCRCLK = sys_clk_s
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_0
 PARAMETER HW_VER = 2.00.a
 BUS_INTERFACE JTAGPPC0 = jtagppc_0_0
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER C_NUM_CLK_PLB2OPB_REARB = 100
 PARAMETER HW_VER = 1.00.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = xps_bram_if_cntlr_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SPLB_NATIVE_DWIDTH = 64
 PARAMETER C_BASEADDR = 0xffffc000
 PARAMETER C_HIGHADDR = 0xffffffff
 BUS_INTERFACE SPLB = plb
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN bram_block
 PARAMETER INSTANCE = plb_bram_if_cntlr_1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN xps_uart16550
 PARAMETER INSTANCE = RS232_Uart
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_IS_A_16550 = 1
 PARAMETER C_BASEADDR = 0x83e00000
 PARAMETER C_HIGHADDR = 0x83e0ffff
 BUS_INTERFACE SPLB = plb
 PORT sin = fpga_0_RS232_Uart_sin
 PORT sout = fpga_0_RS232_Uart_sout
 PORT IP2INTC_Irpt = RS232_Uart_IP2INTC_Irpt
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR_SDRAM
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_NUM_PORTS = 3
 PARAMETER C_MEM_PARTNO = HYB25D256160BT-7
 PARAMETER C_MEM_DATA_WIDTH = 32
 PARAMETER C_MEM_TYPE = DDR
 PARAMETER C_NUM_IDELAYCTRL = 2
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y3-IDELAYCTRL_X0Y2
 PARAMETER C_PIM1_BASETYPE = 2
 PARAMETER C_MPMC_CLK0_PERIOD_PS = 10000
 PARAMETER C_MPMC_BASEADDR = 0x00000000
 PARAMETER C_MPMC_HIGHADDR = 0x03FFFFFF
 PARAMETER C_PIM2_BASETYPE = 2
 BUS_INTERFACE SPLB0 = ppc405_0_iplb1
 BUS_INTERFACE SPLB1 = ppc405_0_dplb1
 BUS_INTERFACE SPLB2 = plb
 PORT DDR_Addr = fpga_0_DDR_SDRAM_DDR_Addr
 PORT DDR_BankAddr = fpga_0_DDR_SDRAM_DDR_BankAddr
 PORT DDR_CAS_n = fpga_0_DDR_SDRAM_DDR_CAS_n
 PORT DDR_CE = fpga_0_DDR_SDRAM_DDR_CE
 PORT DDR_CS_n = fpga_0_DDR_SDRAM_DDR_CS_n
 PORT DDR_RAS_n = fpga_0_DDR_SDRAM_DDR_RAS_n
 PORT DDR_WE_n = fpga_0_DDR_SDRAM_DDR_WE_n
 PORT DDR_DM = fpga_0_DDR_SDRAM_DDR_DM
 PORT DDR_DQS = fpga_0_DDR_SDRAM_DDR_DQS
 PORT DDR_DQ = fpga_0_DDR_SDRAM_DDR_DQ
 PORT DDR_Clk = fpga_0_DDR_SDRAM_DDR_Clk
 PORT DDR_Clk_n = fpga_0_DDR_SDRAM_DDR_Clk_n
 PORT MPMC_Clk0 = sys_clk_s
 PORT MPMC_Clk90 = DDR_SDRAM_mpmc_clk_90_s
 PORT MPMC_Clk_200MHz = clk_200mhz_s
 PORT MPMC_Rst = sys_bus_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = ppc405_0_iplb1
 PARAMETER HW_VER = 1.00.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = ppc405_0_dplb1
 PARAMETER HW_VER = 1.00.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN dcm_module
 PARAMETER INSTANCE = dcm_0
 PARAMETER HW_VER = 1.00.c
 PARAMETER C_CLK0_BUF = FALSE
 PARAMETER C_CLK90_BUF = FALSE
 PARAMETER C_CLKFX_BUF = FALSE
 PARAMETER C_CLKFX_MULTIPLY = 3
 PARAMETER C_CLKIN_PERIOD = 10.000000
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_DFS_FREQUENCY_MODE = HIGH
 PORT CLKIN = dcm_clk_s
 PORT CLK0 = dcm_0_CLK0
 PORT CLK90 = dcm_0_CLK90
 PORT CLKFX = dcm_0_CLKFX
 PORT CLKFB = sys_clk_s
 PORT RST = net_gnd
 PORT LOCKED = dcm_0_lock
END

BEGIN dcm_module
 PARAMETER INSTANCE = dcm_1
 PARAMETER HW_VER = 1.00.c
 PARAMETER C_CLK0_BUF = FALSE
 PARAMETER C_CLKFX_BUF = FALSE
 PARAMETER C_CLKFX_MULTIPLY = 2
 PARAMETER C_CLKIN_PERIOD = 10.000000
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_DFS_FREQUENCY_MODE = HIGH
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT CLKIN = dcm_clk_s
 PORT CLK0 = dcm_1_CLK0
 PORT CLKFX = dcm_1_CLKFX
 PORT CLKFB = dcm_1_CLKFB
 PORT RST = dcm_0_lock
 PORT LOCKED = Dcm_all_locked
END


#BEGIN clock_generator
# PARAMETER INSTANCE = clock_generator_0
# PARAMETER HW_VER = 1.00.a
# PARAMETER C_EXT_RESET_HIGH = 1
# PARAMETER C_CLKIN_FREQ = 100000000
# PARAMETER C_CLKOUT0_FREQ = 100000000
# PARAMETER C_CLKOUT0_PHASE = 0
# PARAMETER C_CLKOUT0_GROUP = GROUP0
# PARAMETER C_CLKOUT1_FREQ = 100000000
# PARAMETER C_CLKOUT1_PHASE = 90
# PARAMETER C_CLKOUT1_GROUP = GROUP0
# PARAMETER C_CLKOUT2_FREQ = 300000000
# PARAMETER C_CLKOUT2_PHASE = 0
# PARAMETER C_CLKOUT2_GROUP = NONE
# PARAMETER C_CLKOUT3_FREQ = 200000000
# PARAMETER C_CLKOUT3_PHASE = 0
# PARAMETER C_CLKOUT3_GROUP = NONE
# PORT CLKOUT0 = sys_clk_s
# PORT CLKOUT1 = DDR_SDRAM_mpmc_clk_90_s
# PORT CLKOUT2 = proc_clk_s
# PORT CLKOUT3 = clk_200mhz_s
# PORT CLKIN = dcm_clk_s
# PORT LOCKED = Dcm_all_locked
# PORT RST = net_gnd
#END


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 BUS_INTERFACE RESETPPC0 = ppc_reset_bus
 PORT Slowest_sync_clk = sys_clk_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Ext_Reset_In = sys_rst_s
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = plb
 PORT Irq = EICC405EXTINPUTIRQ
 PORT Intr = RS232_Uart_IP2INTC_Irpt & IcapCTRL_0_done_int
END

BEGIN dcr_v29
 PARAMETER INSTANCE = dcr
 PARAMETER HW_VER = 1.00.a
END

BEGIN dcr_timebase
 PARAMETER INSTANCE = dcr_timebase_0
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_DCR_BASEADDR = 0b0010000000
 PARAMETER C_DCR_HIGHADDR = 0b0010000011
 BUS_INTERFACE SDCR = dcr
 PORT i_clk = sys_clk_s
 PORT i_reset = sys_periph_reset
END

BEGIN IcapCTRL
 PARAMETER INSTANCE = IcapCTRL_0
 PARAMETER HW_VER = 1.00.d
 PARAMETER C_FAMILY = virtex4
 PARAMETER C_ICAP_DWIDTH = 32
 PARAMETER C_BURST_SIZE = 16
 PARAMETER C_NUM_WIDTH = 5
 PARAMETER C_DCR_BASEADDR = 0b0010000100
 PARAMETER C_DCR_HIGHADDR = 0b0010000101
 BUS_INTERFACE SDCR = dcr
 PORT done_int = IcapCTRL_0_done_int
 PORT clk = sys_clk_s
 PORT reset = sys_periph_reset
 PORT M_rdAddr_o = IcapCTRL_0_M_rdAddr_o
 PORT M_rdReq_o = IcapCTRL_0_M_rdReq_o
 PORT M_rdNum_o = IcapCTRL_0_M_rdNum_o
 PORT M_rdAccept_i = IcapCTRL_0_M_rdAccept_i
 PORT M_rdData_i = IcapCTRL_0_M_rdData_i
 PORT M_rdAck_i = IcapCTRL_0_M_rdAck_i
 PORT M_rdComp_i = IcapCTRL_0_M_rdComp_i
# debug ports (to LEDs)
 PORT BUSY = icap_busy
 PORT WRITE = icap_write
 PORT Fifo_full_o = icap_fifo_full
 PORT Fifo_empty_o = icap_fifo_empty
# the following are all debug ports (e.g. for ChipScope)
# PORT BUSY = IcapCTRL_0_BUSY
# PORT O = IcapCTRL_0_O
# PORT CE = IcapCTRL_0_CE
# PORT I = IcapCTRL_0_I
# PORT WRITE = IcapCTRL_0_WRITE
# PORT Sl_dcrAck = IcapCTRL_0_Sl_dcrAck_CS
# PORT DCR_ABus_o = IcapCTRL_0_DCR_ABus_CS
# PORT DCR_Write_o = IcapCTRL_0_DCR_Write_CS
# PORT DCR_Din_o = IcapCTRL_0_DCR_Din_CS
# PORT Fifo_empty_o = IcapCTRL_0_Fifo_empty
# PORT Fifo_full_o = IcapCTRL_0_Fifo_full
# PORT state_CS = state_CS
# PORT burst_counter_CS = burst_counter_CS
END

BEGIN lisipif_master
 PARAMETER INSTANCE = lisipif_master_0
 PARAMETER HW_VER = 1.00.c
 PARAMETER C_ARBITRATION = 2
 BUS_INTERFACE MPLB = plb
 PORT M_rdAddr = IcapCTRL_0_M_rdAddr_o
 PORT M_rdReq = IcapCTRL_0_M_rdReq_o
 PORT M_rdNum = IcapCTRL_0_M_rdNum_o
 PORT M_rdAccept = IcapCTRL_0_M_rdAccept_i
 PORT M_rdData = IcapCTRL_0_M_rdData_i
 PORT M_rdAck = IcapCTRL_0_M_rdAck_i
 PORT M_rdComp = IcapCTRL_0_M_rdComp_i
END

BEGIN bufg_logic
 PARAMETER INSTANCE = bufg_logic_clk0
 PARAMETER HW_VER = 1.00.a
 PORT I = dcm_0_CLK0
 PORT O = sys_clk_s
END

BEGIN bufg_logic
 PARAMETER INSTANCE = bufg_logic_clk90
 PARAMETER HW_VER = 1.00.a
 PORT I = dcm_0_CLK90
 PORT O = DDR_SDRAM_mpmc_clk_90_s
END

BEGIN bufg_logic
 PARAMETER INSTANCE = bufg_logic_clkfx
 PARAMETER HW_VER = 1.00.a
 PORT I = dcm_0_CLKFX
 PORT O = proc_clk_s
END

BEGIN bufg_logic
 PARAMETER INSTANCE = bufg_logic_clkfx2
 PARAMETER HW_VER = 1.00.a
 PORT I = dcm_1_CLKFX
 PORT O = clk_200mhz_s
END

BEGIN bufg_logic
 PARAMETER INSTANCE = bufg_logic_clkfb
 PARAMETER HW_VER = 1.00.a
 PORT I = dcm_1_CLK0
 PORT O = dcm_1_CLKFB
END
