# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do BitPairMultiplier_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:41 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ctrl_fsm
# -- Compiling architecture behavior of ctrl_fsm
# End time: 22:58:41 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:41 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2
# -- Compiling architecture behavior of mux2
# End time: 22:58:42 on Apr 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/mux5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:42 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/mux5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux5
# -- Compiling architecture behavior of mux5
# End time: 22:58:42 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/FullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:42 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture dataflow of FullAdder
# End time: 22:58:42 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:42 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture structure of adder
# End time: 22:58:43 on Apr 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/regA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:43 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/regA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regA
# -- Compiling architecture mixed of regA
# End time: 22:58:43 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/regB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:43 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/regB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regB
# -- Compiling architecture mixed of regB
# End time: 22:58:43 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/regC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:43 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/regC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regC
# -- Compiling architecture behavioral of regC
# End time: 22:58:44 on Apr 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/regD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:44 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/regD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regD
# -- Compiling architecture mixed of regD
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/regD.vhd(24): (vcom-1073) Non-locally static choice (association #1, choice #1) is allowed only if it is the only choice of the only association.
# End time: 22:58:44 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:44 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitpair
# -- Compiling architecture structure of bitpair
# End time: 22:58:44 on Apr 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:44 on Apr 11,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitpair_vhd_tst
# -- Compiling architecture bitpair_arch of bitpair_vhd_tst
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(88): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(92): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(95): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(99): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(102): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(105): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(108): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(111): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(114): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(117): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(120): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(123): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(126): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(129): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(132): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(135): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(141): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(144): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(147): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(150): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(153): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(156): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(159): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(162): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(166): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(169): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(172): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(175): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(178): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 5/simulation/modelsim/bitpair.vht(181): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 22:58:45 on Apr 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 32
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  bitpair_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" bitpair_vhd_tst 
# Start time: 22:58:45 on Apr 11,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bitpair_vhd_tst(bitpair_arch)
# Loading work.bitpair(structure)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.rega(mixed)
# Loading work.regb(mixed)
# Loading work.regc(behavioral)
# Loading work.regd(mixed)
# Loading work.adder(structure)
# Loading work.fulladder(dataflow)
# Loading work.mux5(behavior)
# Loading work.mux2(behavior)
# Loading work.ctrl_fsm(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /bitpair_vhd_tst/i1/REGISTERA
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /bitpair_vhd_tst/i1/REGISTERA
# End time: 23:07:57 on Apr 11,2019, Elapsed time: 0:09:12
# Errors: 0, Warnings: 2
