
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 449.219 ; gain = 161.203
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1329.109 ; gain = 409.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/capstone/shared_init_bram/shared_init_bram.srcs/sources_1/imports/verilog_modules/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/capstone/shared_init_bram/shared_init_bram.srcs/sources_1/imports/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (0#1) [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:158]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:158]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 73 connections declared, but only 71 given [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:158]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'MIO' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_CAS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_CKE' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_Clk_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_Clk' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_CS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_DRSTB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_ODT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_RAS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_WEB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_BankAddr' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_Addr' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_VRN' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_VRP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_DM' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_DQ' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_DQS_n' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'DDR_DQS' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'PS_SRSTB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'PS_CLK' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7071] port 'PS_PORB' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 62 connections declared, but only 41 given [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:230]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (0#1) [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:272]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:272]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:272]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:272]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:272]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [D:/capstone/shared_init_bram/shared_init_bram.srcs/sources_1/imports/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-689] width (1) of port connection 'BRAM_PORTA_0_we' does not match port width (4) of module 'design_1_wrapper' [D:/capstone/shared_init_bram/shared_init_bram.srcs/sources_1/imports/verilog_modules/top.v:27]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/.Xil/Vivado-26536-RHIT-R90XZ2SW/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/capstone/shared_init_bram/shared_init_bram.srcs/sources_1/imports/verilog_modules/top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.355 ; gain = 507.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.355 ; gain = 507.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.355 ; gain = 507.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1426.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'zynq_ps_interface_inst/design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'zynq_ps_interface_inst/design_1_i/processing_system7_0'
Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'zynq_ps_interface_inst/design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'zynq_ps_interface_inst/design_1_i/axi_bram_ctrl_0'
Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'zynq_ps_interface_inst/design_1_i/axi_smc'
Finished Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'zynq_ps_interface_inst/design_1_i/axi_smc'
Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'zynq_ps_interface_inst/design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'zynq_ps_interface_inst/design_1_i/rst_ps7_0_50M'
Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen0_inst'
Finished Parsing XDC File [d:/capstone/shared_init_bram/shared_init_bram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen0_inst'
Parsing XDC File [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1509.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for zynq_ps_interface_inst/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_ps_interface_inst/design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_ps_interface_inst/design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_ps_interface_inst/design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_ps_interface_inst/design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for blk_mem_gen0_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |blk_mem_gen_0                   |         1|
|2     |design_1_axi_bram_ctrl_0_0      |         1|
|3     |design_1_axi_smc_0              |         1|
|4     |design_1_processing_system7_0_0 |         1|
|5     |design_1_rst_ps7_0_50M_0        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |blk_mem_gen                   |     1|
|2     |design_1_axi_bram_ctrl_0      |     1|
|3     |design_1_axi_smc              |     1|
|4     |design_1_processing_system7_0 |     1|
|5     |design_1_rst_ps7_0_50M        |     1|
|6     |LUT2                          |     1|
|7     |FDRE                          |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1509.102 ; gain = 589.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1509.102 ; gain = 507.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1509.102 ; gain = 589.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1509.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 61893d84
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.102 ; gain = 1003.652
INFO: [Common 17-1381] The checkpoint 'D:/capstone/shared_init_bram/shared_init_bram.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 16:47:40 2024...
