#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri Apr  8 18:09:16 2022
# Process ID: 19880
# Current directory: C:/Users/sixpe/Documents/college/EE316P5/EE316P5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20580 C:\Users\sixpe\Documents\college\EE316P5\EE316P5\EE316P5.xpr
# Log file: C:/Users/sixpe/Documents/college/EE316P5/EE316P5/vivado.log
# Journal file: C:/Users/sixpe/Documents/college/EE316P5/EE316P5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets axi_timer_0_pwm0] [get_bd_ports pwm_o]
create_bd_port -dir O -from 1 -to 0 -type data pwm_o
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property location {6.5 1841 996} [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins axi_timer_0/pwm0] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins axi_timer_0/pwm0] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_ports pwm_o] [get_bd_pins xlconcat_1/dout]
save_bd_design
validate_bd_design
export_ip_user_files -of_objects  [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
file delete -force C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
reset_target all [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
delete_bd_objs [get_bd_nets xlconcat_1_dout] [get_bd_nets axi_timer_0_pwm0] [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_ports pwm_o]
startgroup
make_bd_pins_external  [get_bd_pins axi_timer_0/pwm0]
endgroup
set_property name pwm_o [get_bd_ports pwm0_0]
create_bd_port -dir O -integer  -type data led_g
connect_bd_net [get_bd_ports led_g] [get_bd_pins axi_timer_0/pwm0]
save_bd_design
set_property name led0_g [get_bd_ports led_g]
save_bd_design
make_wrapper -files [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
export_ip_user_files -of_objects  [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
file delete -force C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
reset_target all [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
validate_bd_design -force
generate_target all [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_rst_clk_wiz_0_125M_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all system_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_timer_1_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -directory C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.ip_user_files -ipstatic_source_dir C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.cache/compile_simlib/modelsim} {questa=C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.cache/compile_simlib/questa} {riviera=C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.cache/compile_simlib/riviera} {activehdl=C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
file copy -force C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.runs/impl_1/system_wrapper.sysdef C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk -hwspec C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk/system_wrapper.hdf
