# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do audio_visualizer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:49 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 00:10:50 on Nov 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:50 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:10:50 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:50 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 00:10:50 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:50 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 00:10:50 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:50 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:10:50 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:10:51 on Nov 27,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.color_mapper
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation succesfully completed
add wave -position insertpoint sim:/testbench/color/*
restart
run -all
# Simulation succesfully completed
add wave -position insertpoint  \
sim:/testbench/color/BAR_Y \
sim:/testbench/color/BAR_X
restart
run -all
# Simulation succesfully completed
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:09 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 00:16:09 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:09 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 00:16:09 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:09 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 00:16:09 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:09 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(65): near "=": syntax error, unexpected '='.
# End time: 00:16:09 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:09 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:16:09 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:58 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 00:16:58 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:58 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 00:16:58 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:58 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 00:16:58 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:58 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(65): near "=": syntax error, unexpected '='.
# End time: 00:16:59 on Nov 27,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:59 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:16:59 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:15 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 00:17:15 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:15 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 00:17:15 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 00:17:16 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:17:16 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:16 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:17:16 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:21 on Nov 27,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module color_mapper
# -- Refreshing module lab62
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 00:17:21 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:21 on Nov 27,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module color_mapper
# -- Skipping module lab62
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 00:17:21 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# Loading work.color_mapper
run -all
# Simulation succesfully completed
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:17 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 00:19:17 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:18 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 00:19:18 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:18 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 00:19:18 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:18 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:19:18 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:18 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:19:19 on Nov 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:23 on Nov 27,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module color_mapper
# -- Refreshing module lab62
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 00:19:23 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:23 on Nov 27,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module color_mapper
# -- Skipping module lab62
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 00:19:23 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# Loading work.color_mapper
run -all
# Simulation succesfully completed
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:21 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 00:21:22 on Nov 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:22 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 00:21:22 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:22 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 00:21:22 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:22 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:21:22 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:22 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:21:22 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:29 on Nov 27,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module color_mapper
# -- Refreshing module lab62
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 00:21:29 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:29 on Nov 27,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module color_mapper
# -- Skipping module lab62
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 00:21:29 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# Loading work.color_mapper
run -all
# Simulation succesfully completed
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:45 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 00:26:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:45 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 00:26:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:45 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 00:26:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:45 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:26:45 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:46 on Nov 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:26:46 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:49 on Nov 27,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module color_mapper
# -- Refreshing module lab62
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 00:26:49 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:49 on Nov 27,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module color_mapper
# -- Skipping module lab62
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 00:26:49 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
