# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl
# do singleCyclePro_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/altera/13.0sp1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:30 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:02:30 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/mips.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:30 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/mips.v 
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# End time: 15:02:30 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:31 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 15:02:31 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:31 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 15:02:31 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:31 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v 
# -- Compiling module dataPath
# 
# Top level modules:
# 	dataPath
# End time: 15:02:31 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:31 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 15:02:31 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/regFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/regFile.v 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 15:02:32 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/add.v 
# -- Compiling module add
# 
# Top level modules:
# 	add
# End time: 15:02:32 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/sll2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/sll2.v 
# -- Compiling module sll2
# 
# Top level modules:
# 	sll2
# End time: 15:02:32 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/signExt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/signExt.v 
# -- Compiling module signExt
# 
# Top level modules:
# 	signExt
# End time: 15:02:32 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:32 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:02:33 on Feb 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/flipflop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:33 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/flipflop.v 
# -- Compiling module flipflop
# 
# Top level modules:
# 	flipflop
# End time: 15:02:33 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/singleCyclePro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:33 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/singleCyclePro.v 
# -- Compiling module singleCyclePro
# 
# Top level modules:
# 	singleCyclePro
# End time: 15:02:33 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design {C:/Users/Hamad/OneDrive/Documents/Digital_design/instr_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:33 on Feb 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamad/OneDrive/Documents/Digital_design" C:/Users/Hamad/OneDrive/Documents/Digital_design/instr_memory.v 
# -- Compiling module instr_memory
# 
# Top level modules:
# 	instr_memory
# End time: 15:02:33 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 15:02:41 on Feb 18,2024
# Loading work.testbench
# Loading work.singleCyclePro
# Loading work.data_memory
# Loading work.instr_memory
# Loading work.mips
# Loading work.controller
# Loading work.dataPath
# Loading work.mux2
# Loading work.regFile
# Loading work.signExt
# Loading work.ALU
# Loading work.sll2
# Loading work.add
# Loading work.flipflop
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/memWriteData \
sim:/testbench/memDataAddr \
sim:/testbench/memWrite
add wave -position insertpoint  \
sim:/testbench/uut/PC \
sim:/testbench/uut/instr \
sim:/testbench/uut/memReadData
add wave -position insertpoint  \
sim:/testbench/uut/m/dataPath/ALUOut
run
# End time: 17:47:03 on Feb 18,2024, Elapsed time: 2:44:22
# Errors: 0, Warnings: 0
