Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Feb 25 15:06:38 2023
| Host         : LAPTOP-O93MLLRC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DDS_wrapper_control_sets_placed.rpt
| Design       : DDS_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   517 |
|    Minimum number of control sets                        |   517 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1281 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   517 |
| >= 0 to < 4        |    44 |
| >= 4 to < 6        |   166 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |   245 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7472 |         1899 |
| No           | No                    | Yes                    |             180 |           61 |
| No           | Yes                   | No                     |            1427 |          638 |
| Yes          | No                    | No                     |            3481 |         1166 |
| Yes          | No                    | Yes                    |             101 |           26 |
| Yes          | Yes                   | No                     |             914 |          265 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                               |                1 |              1 |         1.00 |
|  DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                               |                1 |              1 |         1.00 |
|  DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                               |                1 |              1 |         1.00 |
| ~DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          | DDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                             | DDS_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                             | DDS_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                              | DDS_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                              | DDS_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                             | DDS_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                             | DDS_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                             | DDS_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                             | DDS_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                              | DDS_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                  |                1 |              1 |         1.00 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                         | DDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                              |                1 |              1 |         1.00 |
| ~DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                             | DDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                             |                1 |              1 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                           | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                    | DDS_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | DDS_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                           | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                           | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                    | DDS_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DDS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                             | DDS_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                    | DDS_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                           | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                        | DDS_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
| ~DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          | DDS_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                              | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                3 |              6 |         2.00 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[11]_i_1_n_0                                                                                                                                                                  |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[11]_i_1_n_0                                                                                                                                                                  |                2 |              6 |         3.00 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | DDS_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                    |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                    |                1 |              6 |         6.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[11]_i_1_n_0                                                                                                                                                                  |                2 |              6 |         3.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                3 |              6 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                  | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | DDS_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                         |                1 |              7 |         7.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                  | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                  | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                           |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                           |                3 |              7 |         2.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                           |                3 |              7 |         2.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                  | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                  | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                  | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | DDS_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                3 |              8 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid                                                                                                                                                                                  | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                            | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                       |                3 |              9 |         3.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                            | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                       |                3 |              9 |         3.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                            | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                       |                2 |              9 |         4.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                  |                6 |             10 |         1.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                 | DDS_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                              |                2 |             10 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                 | DDS_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |             10 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                 | DDS_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                              |                3 |             10 |         3.33 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                 | DDS_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                 | DDS_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                              |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                  |                4 |             10 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                  |                5 |             10 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                 | DDS_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                  |                8 |             16 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                  |                9 |             16 |         1.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                   | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                  |                8 |             16 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                9 |             17 |         1.89 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             17 |         2.83 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             17 |         3.40 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                7 |             20 |         2.86 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                          | DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | DDS_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                   |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                   |               11 |             30 |         2.73 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                             | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                 |               12 |             32 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                     |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                      | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                       |               12 |             32 |         2.67 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                   | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DDS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             47 |         3.62 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               19 |             49 |         2.58 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             65 |         5.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               14 |             65 |         4.64 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             65 |         5.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             67 |         3.05 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                               |                                                                                                                                                                                                                                         |               10 |             75 |         7.50 |
|  DDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             80 |         3.48 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               29 |            103 |         3.55 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |               53 |            114 |         2.15 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |               53 |            114 |         2.15 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |               51 |            114 |         2.24 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                              |                                                                                                                                                                                                                                         |               16 |            128 |         8.00 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               65 |            150 |         2.31 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                             | DDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               74 |            218 |         2.95 |
|  DDS_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1855 |           7993 |         4.31 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


