

================================================================
== Vivado HLS Report for 'copy_tensor_3'
================================================================
* Date:           Mon Jan  7 16:14:06 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.769|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     51|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      36|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      36|     75|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |k_1_fu_65_p2                |     +    |      0|  0|  10|           2|           1|
    |exitcond2_fu_59_p2          |   icmp   |      0|  0|   9|           2|           3|
    |in1_V_0_in1_V16_2_fu_82_p3  |  select  |      0|  0|  16|           1|          16|
    |in1_V_2_in1_V_fu_75_p3      |  select  |      0|  0|  16|           1|          16|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  51|           6|          36|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |k_reg_42   |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|    3|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   2|   0|    2|          0|
    |in1_V16_s_fu_22  |  16|   0|   16|          0|
    |in1_V_s_fu_26    |  16|   0|   16|          0|
    |k_reg_42         |   2|   0|    2|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  36|   0|   36|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_done      | out |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_return_0  | out |   16| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_return_1  | out |   16| ap_ctrl_hs | copy_tensor.3 | return value |
|p_read2      |  in |   16|   ap_none  |    p_read2    |    scalar    |
|p_read7      |  in |   16|   ap_none  |    p_read7    |    scalar    |
+-------------+-----+-----+------------+---------------+--------------+

