# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv" \
"../../../../Assignment2Part3.srcs/sources_1/imports/sources_1/new/data_bresenham.sv" \
"../../../../Assignment2Part3.srcs/sim_1/imports/new/tb_CB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
