// Seed: 1137808352
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  wire id_4, id_5, id_6 = id_4;
endmodule
module module_1 (
    input logic id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3
    , id_10, id_11,
    output tri1 id_4,
    output supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    output logic id_8
);
  always @(posedge 1 > id_1 - 1 or negedge 1'd0) begin
    assert (1);
    id_8 <= {id_0("") {id_11}};
  end
  module_0(
      id_2, id_2, id_6
  );
endmodule
