// Seed: 189280578
module module_0 (
    input tri id_0
);
  wire id_2;
  assign module_2.id_15 = 0;
  assign module_1.id_8  = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd52,
    parameter id_4 = 32'd56
) (
    input uwire id_0
    , id_8,
    input wor id_1,
    input supply1 id_2,
    input tri _id_3,
    input tri _id_4,
    input tri0 id_5,
    input wand id_6
);
  assign id_8 = -1;
  logic [id_4 : id_3] id_9;
  ;
  module_0 modCall_1 (id_5);
endmodule
module module_2 #(
    parameter id_13 = 32'd53
) (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output uwire id_8
    , id_19,
    input tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wand _id_13,
    output tri0 id_14,
    output supply0 id_15,
    input tri1 id_16,
    input wor id_17
    , id_20
);
  wire [id_13 : -1] id_21;
  module_0 modCall_1 (id_16);
endmodule
