// Seed: 4263550713
module module_0 (
    input wand id_0,
    input wire id_1,
    output wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri1 id_13,
    output tri id_14,
    input tri0 id_15
);
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    inout tri id_0,
    output uwire id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4
    , id_25,
    output supply0 id_5,
    input supply1 id_6,
    output uwire id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    output supply0 id_13,
    input tri id_14,
    input tri id_15,
    output wand id_16,
    input supply1 id_17,
    output supply0 id_18,
    input supply1 id_19
    , id_26,
    input tri id_20,
    output wor id_21,
    output tri1 id_22,
    output tri id_23
);
  wand id_27;
  final $display(1'd0);
  assign id_27 = id_15;
  module_0(
      id_20,
      id_11,
      id_1,
      id_11,
      id_27,
      id_1,
      id_11,
      id_22,
      id_10,
      id_20,
      id_5,
      id_27,
      id_17,
      id_2,
      id_27,
      id_2
  );
  assign id_16 = id_8;
  always @(negedge 1) begin
    id_26 <= 1;
  end
endmodule
