Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/bcd_counter_segdis1/tf_frq_div1__isim_beh.exe -prj D:/bcd_counter_segdis1/tf_frq_div1__beh.prj work.tf_frq_div1_ work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/bcd_counter_segdis1/frq_div.v" into library work
Analyzing Verilog file "D:/bcd_counter_segdis1/tf_frq_div1_.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159204 KB
Fuse CPU Usage: 124 ms
Compiling module frq_div
Compiling module tf_frq_div1_
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/bcd_counter_segdis1/tf_frq_div1__isim_beh.exe
Fuse Memory Usage: 165540 KB
Fuse CPU Usage: 156 ms
