{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639193058269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193058299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 04:24:17 2021 " "Processing started: Sat Dec 11 04:24:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639193058299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193058299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subtarea1 -c Practica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off subtarea1 -c Practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193058300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639193061072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639193061074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/contador.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SYNC " "Found entity 1: LCD_SYNC" {  } { { "LCD_SYNC.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/LCD_SYNC.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc_sync_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lc_sync_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC_SYNC_TB " "Found entity 1: LC_SYNC_TB" {  } { { "LC_SYNC_TB.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/LC_SYNC_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ltm " "Found entity 1: pll_ltm" {  } { { "pll_ltm.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/pll_ltm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BARRAS_LCD " "Found entity 1: BARRAS_LCD" {  } { { "BARRAS_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/BARRAS_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_lcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_lcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BARRAS_LCD_TB " "Found entity 1: BARRAS_LCD_TB" {  } { { "BARRAS_LCD_TB.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/BARRAS_LCD_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagen_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file imagen_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGEN_LCD " "Found entity 1: IMAGEN_LCD" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caracteres_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file caracteres_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_LCD " "Found entity 1: CARACTERES_LCD" {  } { { "CARACTERES_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/CARACTERES_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_char.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_char " "Found entity 1: ROM_char" {  } { { "ROM_char.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/ROM_char.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_image.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_image " "Found entity 1: ROM_image" {  } { { "ROM_image.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/ROM_image.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagen_lcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file imagen_lcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGEN_LCD_TB " "Found entity 1: IMAGEN_LCD_TB" {  } { { "IMAGEN_LCD_TB.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caracteres_lcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file caracteres_lcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_LCD_TB " "Found entity 1: CARACTERES_LCD_TB" {  } { { "CARACTERES_LCD_TB.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/CARACTERES_LCD_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193106254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IMAGEN_LCD " "Elaborating entity \"IMAGEN_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639193106550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IMAGEN_LCD.v(39) " "Verilog HDL assignment warning at IMAGEN_LCD.v(39): truncated value with size 32 to match size of target (9)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639193106571 "|IMAGEN_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IMAGEN_LCD.v(40) " "Verilog HDL assignment warning at IMAGEN_LCD.v(40): truncated value with size 32 to match size of target (8)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639193106572 "|IMAGEN_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posX IMAGEN_LCD.v(35) " "Verilog HDL Always Construct warning at IMAGEN_LCD.v(35): inferring latch(es) for variable \"posX\", which holds its previous value in one or more paths through the always construct" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639193106573 "|IMAGEN_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posY IMAGEN_LCD.v(35) " "Verilog HDL Always Construct warning at IMAGEN_LCD.v(35): inferring latch(es) for variable \"posY\", which holds its previous value in one or more paths through the always construct" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639193106573 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posY\[0\] IMAGEN_LCD.v(37) " "Inferred latch for \"posY\[0\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106578 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posY\[1\] IMAGEN_LCD.v(37) " "Inferred latch for \"posY\[1\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106578 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posY\[2\] IMAGEN_LCD.v(37) " "Inferred latch for \"posY\[2\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106578 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posY\[3\] IMAGEN_LCD.v(37) " "Inferred latch for \"posY\[3\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106578 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posY\[4\] IMAGEN_LCD.v(37) " "Inferred latch for \"posY\[4\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106578 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posY\[5\] IMAGEN_LCD.v(37) " "Inferred latch for \"posY\[5\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106579 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posY\[6\] IMAGEN_LCD.v(37) " "Inferred latch for \"posY\[6\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106579 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posY\[7\] IMAGEN_LCD.v(37) " "Inferred latch for \"posY\[7\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106579 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX\[0\] IMAGEN_LCD.v(37) " "Inferred latch for \"posX\[0\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106579 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX\[1\] IMAGEN_LCD.v(37) " "Inferred latch for \"posX\[1\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106579 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX\[2\] IMAGEN_LCD.v(37) " "Inferred latch for \"posX\[2\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106579 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX\[3\] IMAGEN_LCD.v(37) " "Inferred latch for \"posX\[3\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106579 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX\[4\] IMAGEN_LCD.v(37) " "Inferred latch for \"posX\[4\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106580 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX\[5\] IMAGEN_LCD.v(37) " "Inferred latch for \"posX\[5\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106580 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX\[6\] IMAGEN_LCD.v(37) " "Inferred latch for \"posX\[6\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106580 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX\[7\] IMAGEN_LCD.v(37) " "Inferred latch for \"posX\[7\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106580 "|IMAGEN_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX\[8\] IMAGEN_LCD.v(37) " "Inferred latch for \"posX\[8\]\" at IMAGEN_LCD.v(37)" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193106580 "|IMAGEN_LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SYNC LCD_SYNC:control_LCD " "Elaborating entity \"LCD_SYNC\" for hierarchy \"LCD_SYNC:control_LCD\"" {  } { { "IMAGEN_LCD.v" "control_LCD" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193106671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador LCD_SYNC:control_LCD\|contador:HCOUNT " "Elaborating entity \"contador\" for hierarchy \"LCD_SYNC:control_LCD\|contador:HCOUNT\"" {  } { { "LCD_SYNC.v" "HCOUNT" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/LCD_SYNC.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193106687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contador.v(58) " "Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (11)" {  } { { "contador.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/contador.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639193106692 "|IMAGEN_LCD|LCD_SYNC:control_LCD|contador:HCOUNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contador.v(64) " "Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (11)" {  } { { "contador.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/contador.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639193106692 "|IMAGEN_LCD|LCD_SYNC:control_LCD|contador:HCOUNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contador.v(69) " "Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (11)" {  } { { "contador.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/contador.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639193106692 "|IMAGEN_LCD|LCD_SYNC:control_LCD|contador:HCOUNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador LCD_SYNC:control_LCD\|contador:VCOUNT " "Elaborating entity \"contador\" for hierarchy \"LCD_SYNC:control_LCD\|contador:VCOUNT\"" {  } { { "LCD_SYNC.v" "VCOUNT" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/LCD_SYNC.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193106708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 contador.v(58) " "Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (10)" {  } { { "contador.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/contador.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639193106714 "|IMAGEN_LCD|LCD_SYNC:control_LCD|contador:VCOUNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 contador.v(64) " "Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (10)" {  } { { "contador.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/contador.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639193106714 "|IMAGEN_LCD|LCD_SYNC:control_LCD|contador:VCOUNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 contador.v(69) " "Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (10)" {  } { { "contador.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/contador.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639193106714 "|IMAGEN_LCD|LCD_SYNC:control_LCD|contador:VCOUNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ltm LCD_SYNC:control_LCD\|pll_ltm:PLL " "Elaborating entity \"pll_ltm\" for hierarchy \"LCD_SYNC:control_LCD\|pll_ltm:PLL\"" {  } { { "LCD_SYNC.v" "PLL" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/LCD_SYNC.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193106736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\"" {  } { { "pll_ltm.v" "altpll_component" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/pll_ltm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193106999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\"" {  } { { "pll_ltm.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/pll_ltm.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193107006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component " "Instantiated megafunction \"LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ltm " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ltm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107008 ""}  } { { "pll_ltm.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/pll_ltm.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639193107008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ltm_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ltm_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ltm_altpll " "Found entity 1: pll_ltm_altpll" {  } { { "db/pll_ltm_altpll.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/pll_ltm_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193107206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193107206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ltm_altpll LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated " "Elaborating entity \"pll_ltm_altpll\" for hierarchy \"LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193107210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_image ROM_image:ROM_image_inst " "Elaborating entity \"ROM_image\" for hierarchy \"ROM_image:ROM_image_inst\"" {  } { { "IMAGEN_LCD.v" "ROM_image_inst" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193107257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_image:ROM_image_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_image.v" "altsyncram_component" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/ROM_image.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193107501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_image.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/ROM_image.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193107508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Foto/imagen_rgb_16_xy.mif " "Parameter \"init_file\" = \"./Foto/imagen_rgb_16_xy.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128000 " "Parameter \"numwords_a\" = \"128000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639193107508 ""}  } { { "ROM_image.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/ROM_image.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639193107508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7lb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7lb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7lb1 " "Found entity 1: altsyncram_7lb1" {  } { { "db/altsyncram_7lb1.tdf" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/altsyncram_7lb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193107787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193107787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7lb1 ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated " "Elaborating entity \"altsyncram_7lb1\" for hierarchy \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193107792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4aa " "Found entity 1: decode_4aa" {  } { { "db/decode_4aa.tdf" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/decode_4aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193107993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193107993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4aa ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated\|decode_4aa:rden_decode " "Elaborating entity \"decode_4aa\" for hierarchy \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated\|decode_4aa:rden_decode\"" {  } { { "db/altsyncram_7lb1.tdf" "rden_decode" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/altsyncram_7lb1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193108003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aqb " "Found entity 1: mux_aqb" {  } { { "db/mux_aqb.tdf" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/mux_aqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193108191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193108191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aqb ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated\|mux_aqb:mux2 " "Elaborating entity \"mux_aqb\" for hierarchy \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_7lb1:auto_generated\|mux_aqb:mux2\"" {  } { { "db/altsyncram_7lb1.tdf" "mux2" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/altsyncram_7lb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193108201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posX\[2\] " "Latch posX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[3\] " "Ports D and ENA on the latch are fed by the same signal LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[3\]" {  } { { "contador.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/contador.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639193112063 ""}  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639193112063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639193112786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639193117495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193117494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "559 " "Implemented 559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639193118031 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639193118031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639193118031 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639193118031 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639193118031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639193118031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639193118125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 04:25:18 2021 " "Processing ended: Sat Dec 11 04:25:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639193118125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639193118125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639193118125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193118125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639193122375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193122398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 04:25:20 2021 " "Processing started: Sat Dec 11 04:25:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639193122398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639193122398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off subtarea1 -c Practica3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off subtarea1 -c Practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639193122399 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1639193123167 ""}
{ "Info" "0" "" "Project  = subtarea1" {  } {  } 0 0 "Project  = subtarea1" 0 0 "Fitter" 0 0 1639193123171 ""}
{ "Info" "0" "" "Revision = Practica3" {  } {  } 0 0 "Revision = Practica3" 0 0 "Fitter" 0 0 1639193123174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639193123466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639193123487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Practica3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639193123589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639193123813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639193123813 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ltm_altpll.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/pll_ltm_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639193124056 ""}  } { { "db/pll_ltm_altpll.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/pll_ltm_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639193124056 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639193125201 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639193125238 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639193126029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639193126029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639193126029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639193126029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639193126029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639193126029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639193126029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639193126029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639193126029 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639193126029 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639193126074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 4849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639193126074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 4851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639193126074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 4853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639193126074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 4855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639193126074 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639193126074 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639193126090 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639193126401 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1639193129705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica3.sdc " "Synopsys Design Constraints File file not found: 'Practica3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639193129709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639193129712 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639193129722 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639193129757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639193129761 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639193129767 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639193130068 ""}  } { { "db/pll_ltm_altpll.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/pll_ltm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639193130068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_SYNC:control_LCD\|always0~6  " "Automatically promoted node LCD_SYNC:control_LCD\|always0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639193130068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEN~output " "Destination node DEN~output" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 4814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639193130068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639193130068 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639193130068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639193131113 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639193131115 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639193131117 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639193131120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639193131126 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639193131129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639193131129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639193131131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639193131132 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1639193131133 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639193131133 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\|pll1 clk\[0\] NCLK~output " "PLL \"LCD_SYNC:control_LCD\|pll_ltm:PLL\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"NCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ltm_altpll.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/db/pll_ltm_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_ltm.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/pll_ltm.v" 90 0 0 } } { "LCD_SYNC.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/LCD_SYNC.v" 50 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 32 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/IMAGEN_LCD.v" 3 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1639193131284 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639193131563 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639193131685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639193145904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639193146702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639193146890 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639193231336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:25 " "Fitter placement operations ending: elapsed time is 00:01:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639193231336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639193232486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639193257185 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639193257185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639193333584 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639193333584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:31 " "Fitter routing operations ending: elapsed time is 00:01:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639193333588 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.42 " "Total time spent on timing analysis during the Fitter is 4.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639193334090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639193334206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639193335460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639193335462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639193336491 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639193338144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/Practica3.fit.smsg " "Generated suppressed messages file C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/Practica3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639193340175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5386 " "Peak virtual memory: 5386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639193345032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 04:29:05 2021 " "Processing ended: Sat Dec 11 04:29:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639193345032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:45 " "Elapsed time: 00:03:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639193345032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639193345032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639193345032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639193350208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193350600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 04:29:09 2021 " "Processing started: Sat Dec 11 04:29:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639193350600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639193350600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off subtarea1 -c Practica3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off subtarea1 -c Practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639193350602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639193352212 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639193361697 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639193362039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639193363089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 04:29:23 2021 " "Processing ended: Sat Dec 11 04:29:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639193363089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639193363089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639193363089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639193363089 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639193364154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639193366553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193366572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 04:29:25 2021 " "Processing started: Sat Dec 11 04:29:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639193366572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193366572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta subtarea1 -c Practica3 " "Command: quartus_sta subtarea1 -c Practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193366572 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1639193367154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193368161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193368161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193368335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193368335 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369486 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica3.sdc " "Synopsys Design Constraints File file not found: 'Practica3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369624 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639193369631 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639193369631 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369631 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " "create_clock -period 1.000 -name LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639193369633 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369633 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369651 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1639193369656 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1639193369796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1639193369923 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.301 " "Worst-case setup slack is -9.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193369929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193369929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.301           -2292.092 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.301           -2292.092 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193369929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.170             -81.695 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]  " "   -6.170             -81.695 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193369929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.379 " "Worst-case hold slack is -5.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193369980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193369980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.379              -5.379 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]  " "   -5.379              -5.379 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193369980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.272               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193369980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193369980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193370001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193370029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.418 " "Worst-case minimum pulse width slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193370037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193370037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]  " "    0.418               0.000 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193370037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 CLK  " "    9.891               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193370037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.711               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193370037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193370037 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1639193370266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193370324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193371778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193372207 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1639193372286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193372286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.209 " "Worst-case setup slack is -8.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.209           -2016.126 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.209           -2016.126 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.739             -78.175 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]  " "   -5.739             -78.175 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193372298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.722 " "Worst-case hold slack is -4.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.722              -4.722 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]  " "   -4.722              -4.722 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.163               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193372326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193372358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193372433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.356 " "Worst-case minimum pulse width slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]  " "    0.356               0.000 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887               0.000 CLK  " "    9.887               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.693               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.693               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193372479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193372479 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1639193372748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193373222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1639193373237 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193373237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.529 " "Worst-case setup slack is -4.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.529           -1101.609 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.529           -1101.609 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.994             -38.108 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]  " "   -2.994             -38.108 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193373251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.995 " "Worst-case hold slack is -2.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.995              -2.995 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]  " "   -2.995              -2.995 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.073               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193373299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193373355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193373420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.370 " "Worst-case minimum pulse width slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\]  " "    0.370               0.000 LCD_SYNC:control_LCD\|contador:HCOUNT\|oCOUNT\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 CLK  " "    9.574               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.749               0.000 control_LCD\|PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639193373520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193373520 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193375029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193375036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639193375503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 04:29:35 2021 " "Processing ended: Sat Dec 11 04:29:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639193375503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639193375503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639193375503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193375503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639193379152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193379186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 04:29:38 2021 " "Processing started: Sat Dec 11 04:29:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639193379186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639193379186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off subtarea1 -c Practica3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off subtarea1 -c Practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639193379187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1639193382938 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_7_1200mv_85c_slow.vo C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_7_1200mv_85c_slow.vo in folder \"C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639193384006 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_7_1200mv_0c_slow.vo C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_7_1200mv_0c_slow.vo in folder \"C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639193384855 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_min_1200mv_0c_fast.vo C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_min_1200mv_0c_fast.vo in folder \"C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639193385485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3.vo C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/ simulation " "Generated file Practica3.vo in folder \"C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639193386390 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_7_1200mv_85c_v_slow.sdo C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639193386815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_7_1200mv_0c_v_slow.sdo C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639193387431 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_min_1200mv_0c_v_fast.sdo C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639193388372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_v.sdo C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_v.sdo in folder \"C:/Users/34644/Documents/MUISE/Sistemas Digitales Programables/SDP-laboratories/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639193389413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639193390374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 04:29:50 2021 " "Processing ended: Sat Dec 11 04:29:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639193390374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639193390374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639193390374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1639193390374 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1639193391622 ""}
