{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665655675931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665655675931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 15:37:55 2022 " "Processing started: Thu Oct 13 15:37:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665655675931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665655675931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk_div_480 -c clk_div_480 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off clk_div_480 -c clk_div_480 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665655675931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1665655676309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665655676309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_tb-bhv " "Found design unit 1: clock_divider_tb-bhv" {  } { { "clock_divider_tb.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clock_divider_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655684220 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_tb " "Found entity 1: clock_divider_tb" {  } { { "clock_divider_tb.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clock_divider_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655684220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665655684220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_480.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div_480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-bhv " "Found design unit 1: clock_divider-bhv" {  } { { "clk_div_480.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clk_div_480.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655684220 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clk_div_480.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clk_div_480.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665655684220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665655684220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_divider_tb " "Elaborating entity \"clock_divider_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665655684252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_out clock_divider_tb.vhd(14) " "Verilog HDL or VHDL warning at clock_divider_tb.vhd(14): object \"clk_out\" assigned a value but never read" {  } { { "clock_divider_tb.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clock_divider_tb.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1665655684262 "|clock_divider_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "clock_divider_tb.vhd(20) " "VHDL warning at clock_divider_tb.vhd(20): synthesis ignores all but the first waveform" {  } { { "clock_divider_tb.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clock_divider_tb.vhd" 20 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1665655684262 "|clock_divider_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:dut_instance " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:dut_instance\"" {  } { { "clock_divider_tb.vhd" "dut_instance" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clock_divider_tb.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665655684270 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outp clk_div_480.vhd(31) " "VHDL Process Statement warning at clk_div_480.vhd(31): signal \"outp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div_480.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clk_div_480.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1665655684270 "|clock_divider_tb|clock_divider:dut_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outp clk_div_480.vhd(32) " "VHDL Process Statement warning at clk_div_480.vhd(32): signal \"outp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div_480.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clk_div_480.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1665655684270 "|clock_divider_tb|clock_divider:dut_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outp clk_div_480.vhd(28) " "VHDL Process Statement warning at clk_div_480.vhd(28): inferring latch(es) for signal or variable \"outp\", which holds its previous value in one or more paths through the process" {  } { { "clk_div_480.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clk_div_480.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1665655684270 "|clock_divider_tb|clock_divider:dut_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_out clk_div_480.vhd(28) " "VHDL Process Statement warning at clk_div_480.vhd(28): inferring latch(es) for signal or variable \"clk_out\", which holds its previous value in one or more paths through the process" {  } { { "clk_div_480.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clk_div_480.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1665655684270 "|clock_divider_tb|clock_divider:dut_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out clk_div_480.vhd(28) " "Inferred latch for \"clk_out\" at clk_div_480.vhd(28)" {  } { { "clk_div_480.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clk_div_480.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665655684270 "|clock_divider_tb|clock_divider:dut_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp clk_div_480.vhd(28) " "Inferred latch for \"outp\" at clk_div_480.vhd(28)" {  } { { "clk_div_480.vhd" "" { Text "C:/Users/theas/Documents/EE_214_LABS/Week_10/2/clk_div_480.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1665655684270 "|clock_divider_tb|clock_divider:dut_instance"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665655684390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 15:38:04 2022 " "Processing ended: Thu Oct 13 15:38:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665655684390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665655684390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665655684390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665655684390 ""}
