Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e30bb87ef4d3476d940e8cc5b5b8e8bc --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bidr_port_ram_tb_behav xil_defaultlib.bidr_port_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bidr_port_ram
Compiling module xil_defaultlib.bidr_port_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bidr_port_ram_tb_behav
