{
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 16.9,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "generated_blif": "bm_add_lpm_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 5.6,
        "simulation_time(ms)": 3.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 38.2,
        "simulation_time(ms)": 24.8,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "generated_blif": "bm_and_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8,
        "exec_time(ms)": 27.6,
        "simulation_time(ms)": 25.2,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 352.2,
        "simulation_time(ms)": 323,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 232,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 232,
        "Total Node": 565
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 78.2,
        "simulation_time(ms)": 58.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 118,
        "latch": 71,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 118,
        "Total Node": 194
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "generated_blif": "bm_base_multiply_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 152,
        "simulation_time(ms)": 143.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 803,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 803,
        "Total Node": 875
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 17.3,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 20.5,
        "simulation_time(ms)": 7.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 9.1,
        "simulation_time(ms)": 7.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "generated_blif": "bm_dag1_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 6.2,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 14,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 23.1,
        "simulation_time(ms)": 8.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 6,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 20.6,
        "simulation_time(ms)": 7.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 9.8,
        "simulation_time(ms)": 7.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 18.6,
        "simulation_time(ms)": 3.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 18.5,
        "simulation_time(ms)": 5.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 23
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 7.4,
        "simulation_time(ms)": 5.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 9,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 23
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "generated_blif": "bm_dag2_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 20.1,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 6.1,
        "simulation_time(ms)": 4.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 19.5,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 23
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 7.6,
        "simulation_time(ms)": 5.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 13,
        "latch": 9,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 23
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 20.1,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 17,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 17,
        "Total Node": 17
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 25.9,
        "simulation_time(ms)": 12.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 46,
        "latch": 16,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 46,
        "Total Node": 63
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 14.9,
        "simulation_time(ms)": 12.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 46,
        "latch": 16,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 46,
        "Total Node": 63
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "generated_blif": "bm_dag3_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 7,
        "simulation_time(ms)": 5.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 17,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 17,
        "Total Node": 17
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 25.2,
        "simulation_time(ms)": 10.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 20.8,
        "simulation_time(ms)": 7.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 15,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 15,
        "Total Node": 21
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 28.9,
        "simulation_time(ms)": 15,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 45,
        "latch": 16,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 45,
        "Total Node": 68
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 15.8,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 48,
        "latch": 16,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 48,
        "Total Node": 65
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8,
        "exec_time(ms)": 8.1,
        "simulation_time(ms)": 6.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 44.7,
        "simulation_time(ms)": 28.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 18,
        "latch": 18,
        "Adder": 56,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 93
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 19.8,
        "simulation_time(ms)": 17.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 55,
        "latch": 18,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 55,
        "Total Node": 74
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 8.5,
        "simulation_time(ms)": 6.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 25.6,
        "simulation_time(ms)": 12.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 42,
        "latch": 23,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 66
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 14.5,
        "simulation_time(ms)": 12.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 42,
        "latch": 23,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 66
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 20.6,
        "simulation_time(ms)": 7.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 9.4,
        "simulation_time(ms)": 7.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 14.8,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.4,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 35.2,
        "simulation_time(ms)": 21.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 113,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 8,
        "Estimated LUTs": 113,
        "Total Node": 113
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 24.3,
        "simulation_time(ms)": 21.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 113,
        "Longest Path": 14,
        "Average Path": 8,
        "Estimated LUTs": 113,
        "Total Node": 113
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 14.4,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.2,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 120.7,
        "simulation_time(ms)": 103.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 561,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 8,
        "Estimated LUTs": 561,
        "Total Node": 561
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 112.2,
        "simulation_time(ms)": 106.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 561,
        "Longest Path": 25,
        "Average Path": 8,
        "Estimated LUTs": 561,
        "Total Node": 561
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 16.2,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 22.4,
        "simulation_time(ms)": 9.4,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 39,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 39,
        "Total Node": 39
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 11.3,
        "simulation_time(ms)": 9.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 39,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 39,
        "Total Node": 39
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 18,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 16,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 5.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 16,
        "latch": 4,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 61,
        "simulation_time(ms)": 46.2,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 7,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 50.1,
        "simulation_time(ms)": 46.6,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 241,
        "Longest Path": 18,
        "Average Path": 7,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 17.7,
        "simulation_time(ms)": 3.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 16.1,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.9,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 13.8,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 2.7,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 25.2,
        "simulation_time(ms)": 12.2,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 14.3,
        "simulation_time(ms)": 12.3,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15.4,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.9,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 15,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.9,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 19.7,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 3.8,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 579.8,
        "simulation_time(ms)": 540.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1707,
        "latch": 546,
        "Adder": 132,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 1947,
        "Total Node": 2386
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 551.1,
        "simulation_time(ms)": 529,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1959,
        "latch": 546,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 1959,
        "Total Node": 2506
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 32.2,
        "simulation_time(ms)": 18.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 79,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 79,
        "Total Node": 89
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "generated_blif": "bm_if_collapse_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 21.4,
        "simulation_time(ms)": 19.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 79,
        "latch": 9,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 79,
        "Total Node": 89
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 31.3,
        "simulation_time(ms)": 17.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 70,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 70,
        "Total Node": 80
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "generated_blif": "bm_if_common_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 19.3,
        "simulation_time(ms)": 17,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 70,
        "latch": 9,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 70,
        "Total Node": 80
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 356,
        "simulation_time(ms)": 326.3,
        "test_coverage(%)": 99.9,
        "Pi": 64,
        "Po": 256,
        "logic element": 1377,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 6,
        "Estimated LUTs": 1447,
        "Total Node": 1476
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "generated_blif": "bm_lpm_all_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 325.6,
        "simulation_time(ms)": 311.4,
        "test_coverage(%)": 99.9,
        "Pi": 64,
        "Po": 256,
        "logic element": 1566,
        "Longest Path": 41,
        "Average Path": 6,
        "Estimated LUTs": 1566,
        "Total Node": 1566
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 93.5,
        "simulation_time(ms)": 78.4,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 73.6,
        "simulation_time(ms)": 69.7,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 96.6,
        "simulation_time(ms)": 80.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 103.9,
        "simulation_time(ms)": 85,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 99,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 99,
        "Total Node": 236
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 208.6,
        "simulation_time(ms)": 197.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1188,
        "latch": 54,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1188,
        "Total Node": 1243
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 67.7,
        "simulation_time(ms)": 51.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 160
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9,
        "exec_time(ms)": 82.2,
        "simulation_time(ms)": 77.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 138.7,
        "simulation_time(ms)": 117.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 216,
        "Total Node": 402
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 114.8,
        "simulation_time(ms)": 94.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 221
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 277.5,
        "simulation_time(ms)": 263.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1662,
        "latch": 54,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1662,
        "Total Node": 1717
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 69.8,
        "simulation_time(ms)": 53,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 36,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 142
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 112.6,
        "simulation_time(ms)": 106,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 625,
        "latch": 36,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 625,
        "Total Node": 662
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 42.7,
        "simulation_time(ms)": 29.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "generated_blif": "bm_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 31,
        "simulation_time(ms)": 28.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 14.5,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.4,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 13.8,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8,
        "exec_time(ms)": 2.6,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 10,
        "exec_time(ms)": 133.1,
        "simulation_time(ms)": 116.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 611,
        "latch": 19,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 611,
        "Total Node": 631
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 126.8,
        "simulation_time(ms)": 120.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 611,
        "latch": 19,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 611,
        "Total Node": 631
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 70.7,
        "simulation_time(ms)": 55.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 284,
        "latch": 11,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 284,
        "Total Node": 296
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 59.7,
        "simulation_time(ms)": 56,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 284,
        "latch": 11,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 284,
        "Total Node": 296
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 110.1,
        "simulation_time(ms)": 94,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 497,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 6,
        "Estimated LUTs": 497,
        "Total Node": 502
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "generated_blif": "bm_tester_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9,
        "exec_time(ms)": 98.5,
        "simulation_time(ms)": 93.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 497,
        "latch": 4,
        "Longest Path": 27,
        "Average Path": 6,
        "Estimated LUTs": 497,
        "Total Node": 502
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 17.6,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "generated_blif": "case_generate_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 6.6,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 15.6,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "generated_blif": "ff_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 2.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 16.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 38,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 6,
        "Estimated LUTs": 38,
        "Total Node": 72
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "generated_blif": "generate_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8,
        "exec_time(ms)": 17.1,
        "simulation_time(ms)": 14.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 69,
        "latch": 16,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 69,
        "Total Node": 86
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 18.2,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "generated_blif": "if_generate_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 6.5,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 32.6,
        "simulation_time(ms)": 17.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 52
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "generated_blif": "parameter_2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 15.2,
        "simulation_time(ms)": 13.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 68,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 68,
        "Total Node": 68
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 32.3,
        "simulation_time(ms)": 17.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 52
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "generated_blif": "parameter_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 15.2,
        "simulation_time(ms)": 13.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 68,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 68,
        "Total Node": 68
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 40.8,
        "simulation_time(ms)": 25.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 28,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 53
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 57.5,
        "simulation_time(ms)": 43.5,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 181,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 7,
        "Estimated LUTs": 181,
        "Total Node": 181
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 47.6,
        "simulation_time(ms)": 44.7,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 181,
        "Longest Path": 23,
        "Average Path": 7,
        "Estimated LUTs": 181,
        "Total Node": 181
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 91.2,
        "simulation_time(ms)": 75.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 429,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 7,
        "Estimated LUTs": 429,
        "Total Node": 429
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 80.3,
        "simulation_time(ms)": 75.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 429,
        "Longest Path": 19,
        "Average Path": 7,
        "Estimated LUTs": 429,
        "Total Node": 429
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 32.3,
        "simulation_time(ms)": 17.6,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 36,
        "Adder": 18,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 6,
        "Estimated LUTs": 36,
        "Total Node": 54
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 14.8,
        "simulation_time(ms)": 12.8,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 63,
        "Longest Path": 17,
        "Average Path": 6,
        "Estimated LUTs": 63,
        "Total Node": 63
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 321.1,
        "simulation_time(ms)": 293.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 16,
        "Po": 40,
        "logic element": 1409,
        "latch": 80,
        "Adder": 28,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 6,
        "Estimated LUTs": 1441,
        "Total Node": 1520
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "generated_blif": "bm_functional_test_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 314.4,
        "simulation_time(ms)": 300.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 16,
        "Po": 40,
        "logic element": 1669,
        "latch": 80,
        "Longest Path": 65,
        "Average Path": 6,
        "Estimated LUTs": 1669,
        "Total Node": 1751
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 18.9,
        "simulation_time(ms)": 5.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 6,
        "Po": 3,
        "logic element": 15,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 15,
        "Total Node": 23
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "generated_blif": "bm_if_reset_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 6,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 6,
        "Po": 3,
        "logic element": 15,
        "latch": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 15,
        "Total Node": 23
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "generated_blif": "param_override_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 40,
        "simulation_time(ms)": 36.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 655,
        "Longest Path": 44,
        "Average Path": 5,
        "Estimated LUTs": 655,
        "Total Node": 655
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 1460.6,
        "simulation_time(ms)": 1416.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3880,
        "latch": 144,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 3880,
        "Total Node": 4025
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
