INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.sim/sim_1/synth/timing/xsim/test_mult2_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sim_1/new/test_mult2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mult2
