// Seed: 3729438033
module module_0;
  wire id_1;
  assign module_3.id_8 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd93
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout wire id_1;
  logic [1 : ~  id_2] id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1
);
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd2,
    parameter id_3 = 32'd13
) (
    input wire id_0,
    input supply0 _id_1,
    output tri id_2,
    input supply1 _id_3,
    output uwire id_4,
    input wire id_5,
    output tri id_6,
    input uwire id_7,
    output wor id_8,
    input tri id_9,
    input tri id_10,
    input tri0 id_11,
    inout wor id_12,
    input wire id_13,
    input wire id_14,
    output supply1 id_15,
    output tri0 id_16,
    output uwire id_17,
    output tri0 id_18,
    input tri0 id_19,
    input tri id_20,
    output tri0 id_21,
    output wor id_22,
    input wand id_23
);
  wire [id_3 : id_1] id_25;
  module_0 modCall_1 ();
  wire id_26 = id_12;
  nor primCall (id_12, id_13, id_14, id_19, id_20, id_23, id_25, id_5, id_7, id_9);
endmodule
