<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d5/d8b/ip__tdp__ram__infer_8vhd" kind="file" language="VHDL">
    <compoundname>ip_tdp_ram_infer.vhd</compoundname>
    <innerclass refid="df/d38/classip__tdp__ram__infer" prot="public">ip_tdp_ram_infer</innerclass>
    <innerclass refid="d3/d3e/classip__tdp__ram__infer_1_1rtl" prot="private">ip_tdp_ram_infer::rtl</innerclass>
    <briefdescription>
<para>Simple dual port symmetric ram. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="3"></codeline>
<codeline lineno="5" refid="df/d38/classip__tdp__ram__infer_1a0a6af6eef40212dbaf130d57ce711256" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="6" refid="df/d38/classip__tdp__ram__infer_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="da/d21/classip__sdp__ram__infer__tb_1a5dff50b4c369a13c08a9f9e3a4f2b74f" kindref="member">ieee</ref>.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="7" refid="df/d38/classip__tdp__ram__infer_1a2edc34402b573437d5f25fa90ba4013e" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="da/d21/classip__sdp__ram__infer__tb_1a5dff50b4c369a13c08a9f9e3a4f2b74f" kindref="member">ieee</ref>.numeric_std.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="8"></codeline>
<codeline lineno="12"></codeline>
<codeline lineno="46"></codeline>
<codeline lineno="47" refid="df/d38/classip__tdp__ram__infer" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="df/d38/classip__tdp__ram__infer" kindref="compound">ip_tdp_ram_infer</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="48"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="49" refid="df/d38/classip__tdp__ram__infer_1ae4b025a998de7b92b2c59bdec26058c2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1ae4b025a998de7b92b2c59bdec26058c2" kindref="member">addressWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="50"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic">8--</highlight><highlight class="vhdlchar">!</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Width</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">data</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">be</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">stored</highlight><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">fetched</highlight></codeline>
<codeline lineno="51" refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="53" refid="df/d38/classip__tdp__ram__infer_1a357456656a6b5352f23de083fbb4eef7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a1f0b654bbdf7433bd23c82cd15d29da6" kindref="member">addressA</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a357456656a6b5352f23de083fbb4eef7" kindref="member">addressB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1ae4b025a998de7b92b2c59bdec26058c2" kindref="member">addressWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="54" refid="df/d38/classip__tdp__ram__infer_1aa4049acd51de114a047ef1382d37ab9d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1ada247f2b9ec64afa7588595ad1d36e4f" kindref="member">clockA</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1aa4049acd51de114a047ef1382d37ab9d" kindref="member">clockB</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="55" refid="df/d38/classip__tdp__ram__infer_1a291010c0b5b8a762aba7286296400e54" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1ab559c2727f371aa515eafe08c93e41f6" kindref="member">dataA</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a291010c0b5b8a762aba7286296400e54" kindref="member">dataB</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="56" refid="df/d38/classip__tdp__ram__infer_1a69355054e364dbabbd02228bd5a7becd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a0debf0a5d1f5ff2f33cf344fc1354e7d" kindref="member">enA</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a69355054e364dbabbd02228bd5a7becd" kindref="member">enB</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57" refid="df/d38/classip__tdp__ram__infer_1a2fc610499e71128c1cdd25a8e9cf12a5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a1ec5545b7006f0010ea120197ebdb0a4" kindref="member">weA</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2fc610499e71128c1cdd25a8e9cf12a5" kindref="member">weB</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a462c446219f58ad2a9cf0afe00e9f852" kindref="member">qA</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1ad796e3bcc8477c346db5cb89aac510f1" kindref="member">qB</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="59" refid="df/d38/classip__tdp__ram__infer_1ad796e3bcc8477c346db5cb89aac510f1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/><ref refid="df/d38/classip__tdp__ram__infer" kindref="compound">ip_tdp_ram_infer</ref>;</highlight></codeline>
<codeline lineno="61"></codeline>
<codeline lineno="62" refid="d3/d3e/classip__tdp__ram__infer_1_1rtl" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="df/d38/classip__tdp__ram__infer" kindref="compound">ip_tdp_ram_infer</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="63" refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1ad6432823d3b1b0b41b18ed41287f30cf" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">type</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1ad6432823d3b1b0b41b18ed41287f30cf" kindref="member">ramType1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">is</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">array</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1ae4b025a998de7b92b2c59bdec26058c2" kindref="member">addressWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="64" refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1ac0bda280de2f6eb86a0b05fb89b81793" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1ac0bda280de2f6eb86a0b05fb89b81793" kindref="member">ram</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1ad6432823d3b1b0b41b18ed41287f30cf" kindref="member">ramType1</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="65"></codeline>
<codeline lineno="66" refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a260f17ca23816a8d5f3a80612ee3994e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a260f17ca23816a8d5f3a80612ee3994e" kindref="member">readA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="67" refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a44bb09157ea7e5f499f1837fb8021b37" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a44bb09157ea7e5f499f1837fb8021b37" kindref="member">readB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="68" refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a08a9f03478f15489c88348dc116ec150" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a08a9f03478f15489c88348dc116ec150" kindref="member">regA</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69" refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a5e8cc465dd36208336fd383ee1a0f5eb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a5e8cc465dd36208336fd383ee1a0f5eb" kindref="member">regB</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="70"></codeline>
<codeline lineno="71"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="72"></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a462c446219f58ad2a9cf0afe00e9f852" kindref="member">qA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a08a9f03478f15489c88348dc116ec150" kindref="member">regA</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1ad796e3bcc8477c346db5cb89aac510f1" kindref="member">qB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a5e8cc465dd36208336fd383ee1a0f5eb" kindref="member">regB</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75"></codeline>
<codeline lineno="76" refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a73db26229b4418a01e01ccab86575c13" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">(<ref refid="df/d38/classip__tdp__ram__infer_1ada247f2b9ec64afa7588595ad1d36e4f" kindref="member">clockA</ref>,<sp/><ref refid="df/d38/classip__tdp__ram__infer_1aa4049acd51de114a047ef1382d37ab9d" kindref="member">clockB</ref>)</highlight></codeline>
<codeline lineno="77"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>begin</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1ada247f2b9ec64afa7588595ad1d36e4f" kindref="member">clockA</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a0debf0a5d1f5ff2f33cf344fc1354e7d" kindref="member">enA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a260f17ca23816a8d5f3a80612ee3994e" kindref="member">readA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1ac0bda280de2f6eb86a0b05fb89b81793" kindref="member">ram</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">unsigned</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a1f0b654bbdf7433bd23c82cd15d29da6" kindref="member">addressA</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a1ec5545b7006f0010ea120197ebdb0a4" kindref="member">weA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1ac0bda280de2f6eb86a0b05fb89b81793" kindref="member">ram</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">unsigned</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a1f0b654bbdf7433bd23c82cd15d29da6" kindref="member">addressA</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1ab559c2727f371aa515eafe08c93e41f6" kindref="member">dataA</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a08a9f03478f15489c88348dc116ec150" kindref="member">regA</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a260f17ca23816a8d5f3a80612ee3994e" kindref="member">readA</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="85"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1aa4049acd51de114a047ef1382d37ab9d" kindref="member">clockB</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a69355054e364dbabbd02228bd5a7becd" kindref="member">enB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a44bb09157ea7e5f499f1837fb8021b37" kindref="member">readB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1ac0bda280de2f6eb86a0b05fb89b81793" kindref="member">ram</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">unsigned</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a357456656a6b5352f23de083fbb4eef7" kindref="member">addressB</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a2fc610499e71128c1cdd25a8e9cf12a5" kindref="member">weB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">then</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1ac0bda280de2f6eb86a0b05fb89b81793" kindref="member">ram</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">unsigned</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a357456656a6b5352f23de083fbb4eef7" kindref="member">addressB</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/d38/classip__tdp__ram__infer_1a291010c0b5b8a762aba7286296400e54" kindref="member">dataB</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a5e8cc465dd36208336fd383ee1a0f5eb" kindref="member">regB</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/d3e/classip__tdp__ram__infer_1_1rtl_1a44bb09157ea7e5f499f1837fb8021b37" kindref="member">readB</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="97"></codeline>
<codeline lineno="98"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/>rtl;</highlight></codeline>
<codeline lineno="99"></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer.vhd"/>
  </compounddef>
</doxygen>
