// Seed: 4027387726
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3,
    input wand id_4
);
  assign id_3 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input supply0 id_2,
    output logic id_3
);
  initial begin : LABEL_0
    if (1) id_3 <= 1 & id_1;
    id_3 = 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_2
  );
  assign id_0 = 1;
endmodule
module module_2 (
    output wor id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    output wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wire id_8,
    input supply1 id_9,
    input supply0 id_10,
    output uwire id_11,
    input supply1 id_12,
    input tri id_13
);
  module_0 modCall_1 (
      id_3,
      id_10,
      id_0,
      id_11,
      id_5
  );
  assign modCall_1.type_1 = 0;
  wire id_15;
  assign id_4 = 1'b0;
  wire id_16;
endmodule
