// Seed: 3461539449
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_9(
      .id_0(id_2), .id_1(id_5), .id_2(1), .id_3()
  );
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  always @(posedge id_2 or posedge 1) id_0 <= 1 === 1;
endmodule
