# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../IR.srcs/sources_1/new/IR_16bit.vhd" \
"../../../../IR.srcs/sim_1/new/IR_16bit_TB.vhd" \

# Do not sort compile order
nosort
