$date
	Sun Oct 23 00:12:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#188406
b10010 &
b10010 %
1$
b10010 !
1"
#188407
0"
#188410
b1001 &
b1001 %
#188414
b11100 &
b11100 %
#188418
b1110 &
b1110 %
#188422
b111 &
b111 %
#188426
b10110 &
b10110 %
#188430
b1011 &
b1011 %
#188434
b100010 &
b100010 %
#188438
b10001 &
b10001 %
#188442
b110100 &
b110100 %
#188446
b11010 &
b11010 %
#188450
b1101 &
b1101 %
#188454
b101000 &
b101000 %
#188458
b10100 &
b10100 %
#188462
b1010 &
b1010 %
#188466
b101 &
b101 %
#188470
b10000 &
b10000 %
#188474
b1000 &
b1000 %
#188478
b100 &
b100 %
#188482
b10 &
b10 %
#188486
b1 &
1#
b1 %
#188490
b0 &
b0 %
0#
0$
#1284507
b100 !
1"
#1284510
b100 &
b100 %
1$
#1284511
0"
#1284514
b10 &
b10 %
#1284518
b1 &
1#
b1 %
#1284522
b0 &
b0 %
0#
0$
#2257797
b11000 !
1"
#2257798
b11000 &
b11000 %
1$
#2257799
0"
#2257802
b1100 &
b1100 %
#2257806
b110 &
b110 %
#2257810
b11 &
b11 %
#2257814
b1010 &
b1010 %
#2257818
b101 &
b101 %
#2257822
b10000 &
b10000 %
#2257826
b1000 &
b1000 %
#2257830
b100 &
b100 %
#2257834
b10 &
b10 %
#2257838
b1 &
1#
b1 %
#2257842
b0 &
b0 %
0#
0$
#4500012
