Release 14.3 Map P.40xd (nt64)
Xilinx Mapping Report File for Design 'DekaTop'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-ftg256-3 -w -logic_opt off -ol
high -t 1 -xt 0 -r 4 -global_opt speed -equivalent_register_removal on -mt 2 -ir
off -pr off -lc off -power off -o DekaTop_map.ncd DekaTop.ngd DekaTop.pcf 
Target Device  : xc6slx16
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Mar 22 02:17:31 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                   878 out of  18,224    4%
    Number used as Flip Flops:                 878
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,047 out of   9,112   11%
    Number used as logic:                      894 out of   9,112    9%
      Number using O6 output only:             525
      Number using O5 output only:              42
      Number using O5 and O6:                  327
      Number used as ROM:                        0
    Number used as Memory:                     125 out of   2,176    5%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            61
        Number using O6 output only:            24
        Number using O5 output only:             1
        Number using O5 and O6:                 36
    Number used exclusively as route-thrus:     28
      Number with same-slice register load:     23
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   444 out of   2,278   19%
  Nummber of MUXCYs used:                      208 out of   4,556    4%
  Number of LUT Flip Flop pairs used:        1,259
    Number with an unused Flip Flop:           505 out of   1,259   40%
    Number with an unused LUT:                 212 out of   1,259   16%
    Number of fully used LUT-FF pairs:         542 out of   1,259   43%
    Number of unique control sets:              76
    Number of slice register sites lost
      to control set restrictions:             329 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        42 out of     186   22%
    Number of LOCed IOBs:                       42 out of      42  100%
    IOB Flip Flops:                              5
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       4   50%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   5 out of     248    2%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.38

Peak Memory Usage:  403 MB
Total REAL time to MAP completion:  42 secs 
Total CPU time to MAP completion (all processors):   43 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:Xst:2261 - The FF/Latch
   <mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i> in Unit
   <DekaTop> is equivalent to the following FF/Latch, which will be removed :
   <mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_NM_Break> 
INFO:Xst:2261 - The FF/Latch <mcu0/U0/dlmb/POR_FF_I> in Unit <DekaTop> is
   equivalent to the following FF/Latch, which will be removed :
   <mcu0/U0/ilmb/POR_FF_I> 
INFO:LIT:243 - Logical network MEM_DQ_7_IOBUF/N2 has no load.
INFO:LIT:395 - The above info message is repeated 15 more times for the
   following (max. 5 shown):
   MEM_DQ_7_IOBUF/N3,
   MEM_DQ_6_IOBUF/N2,
   MEM_DQ_6_IOBUF/N3,
   MEM_DQ_5_IOBUF/N2,
   MEM_DQ_5_IOBUF/N3
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal CLK_100 are pushed forward
   through input buffer.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp DCM_MEMCNT, consult the
   device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   U_VIDEO/clocking_inst/DCM_SP_inst, consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
  16 block(s) removed
   3 block(s) optimized away
  16 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "MEM_DQ_7_IOBUF/N2" is sourceless and has been removed.
The signal "MEM_DQ_7_IOBUF/N3" is sourceless and has been removed.
The signal "MEM_DQ_6_IOBUF/N2" is sourceless and has been removed.
The signal "MEM_DQ_6_IOBUF/N3" is sourceless and has been removed.
The signal "MEM_DQ_5_IOBUF/N2" is sourceless and has been removed.
The signal "MEM_DQ_5_IOBUF/N3" is sourceless and has been removed.
The signal "MEM_DQ_4_IOBUF/N2" is sourceless and has been removed.
The signal "MEM_DQ_4_IOBUF/N3" is sourceless and has been removed.
The signal "MEM_DQ_3_IOBUF/N2" is sourceless and has been removed.
The signal "MEM_DQ_3_IOBUF/N3" is sourceless and has been removed.
The signal "MEM_DQ_2_IOBUF/N2" is sourceless and has been removed.
The signal "MEM_DQ_2_IOBUF/N3" is sourceless and has been removed.
The signal "MEM_DQ_1_IOBUF/N2" is sourceless and has been removed.
The signal "MEM_DQ_1_IOBUF/N3" is sourceless and has been removed.
The signal "MEM_DQ_0_IOBUF/N2" is sourceless and has been removed.
The signal "MEM_DQ_0_IOBUF/N3" is sourceless and has been removed.
Unused block "MEM_DQ_0_IOBUF/XST_GND" (ZERO) removed.
Unused block "MEM_DQ_0_IOBUF/XST_VCC" (ONE) removed.
Unused block "MEM_DQ_1_IOBUF/XST_GND" (ZERO) removed.
Unused block "MEM_DQ_1_IOBUF/XST_VCC" (ONE) removed.
Unused block "MEM_DQ_2_IOBUF/XST_GND" (ZERO) removed.
Unused block "MEM_DQ_2_IOBUF/XST_VCC" (ONE) removed.
Unused block "MEM_DQ_3_IOBUF/XST_GND" (ZERO) removed.
Unused block "MEM_DQ_3_IOBUF/XST_VCC" (ONE) removed.
Unused block "MEM_DQ_4_IOBUF/XST_GND" (ZERO) removed.
Unused block "MEM_DQ_4_IOBUF/XST_VCC" (ONE) removed.
Unused block "MEM_DQ_5_IOBUF/XST_GND" (ZERO) removed.
Unused block "MEM_DQ_5_IOBUF/XST_VCC" (ONE) removed.
Unused block "MEM_DQ_6_IOBUF/XST_GND" (ZERO) removed.
Unused block "MEM_DQ_6_IOBUF/XST_VCC" (ONE) removed.
Unused block "MEM_DQ_7_IOBUF/XST_GND" (ZERO) removed.
Unused block "MEM_DQ_7_IOBUF/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT3
		mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_C
arry_Decoding.alu_carry_select_LUT
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "U_VIDEO/clk_vga" | SETUP       |    -1.511ns|    64.176ns|      22|       22414
   derived from  NET "CLK_100_IBUFG" PERIOD | HOLD        |     0.060ns|            |       0|           0
   = 10 ns HIGH 50%  multiplied by 4.00 to  |             |            |            |        |            
  40 nS and duty cycle corrected to HIGH 20 |             |            |            |        |            
   nS                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "CLK_167" derived | SETUP       |    -0.540ns|     9.120ns|     105|       33339
   from  NET "CLK_100_IBUFG" PERIOD = 10 ns | HOLD        |    -0.097ns|            |     256|       18688
   HIGH 50%  divided by 1.33 to 7.500 nS an |             |            |            |        |            
  d duty cycle corrected to HIGH 3.750 nS   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "U_VIDEO/clk_dvi" | SETUP       |     6.554ns|     1.446ns|       0|           0
   derived from  NET "CLK_100_IBUFG" PERIOD | HOLD        |    -0.026ns|            |       5|         130
   = 10 ns HIGH 50%  divided by 1.25 to 8 n | MINPERIOD   |     5.330ns|     2.670ns|       0|           0
  S and duty cycle corrected to HIGH 4 nS   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "CLK_100_IBUFG" PERIOD = 10 ns HIGH 5 | SETUP       |     1.628ns|     3.488ns|       0|           0
  0%                                        | HOLD        |     0.399ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CLK_167 = PERIOD TIMEGRP "CLK_167" TS_ | MINPERIOD   |     4.376ns|     3.124ns|       0|           0
  CLK_100 * 1.33333333 HIGH 50% INPUT_JITTE |             |            |            |        |            
  R 0.095 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK_100 = PERIOD TIMEGRP "CLK_100" 100 | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
   MHz HIGH 50% INPUT_JITTER 0.095 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "U_VIDEO/clk_dvin | MINPERIOD   |     5.330ns|     2.670ns|       0|           0
  " derived from  NET "CLK_100_IBUFG" PERIO |             |            |            |        |            
  D = 10 ns HIGH 50%  divided by 1.25 to 8  |             |            |            |        |            
  nS and duty cycle corrected to HIGH 4 nS  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_VIDEO_clk_dvi = PERIOD TIMEGRP "U_VI | SETUP       |     6.876ns|     1.124ns|       0|           0
  DEO_clk_dvi" TS_CLK_100 * 1.25 HIGH 50% I | HOLD        |     0.010ns|            |       0|           0
  NPUT_JITTER 0.095 ns                      | MINPERIOD   |     6.270ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_VIDEO_clk_dvin = PERIOD TIMEGRP "U_V | MINPERIOD   |     6.270ns|     1.730ns|       0|           0
  IDEO_clk_dvin" TS_CLK_100 * 1.25 PHASE 4  |             |            |            |        |            
  ns HIGH 50% INPUT_JITTER 0.095 ns         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_VIDEO_clk_vga = PERIOD TIMEGRP "U_VI | MINPERIOD   |    38.270ns|     1.730ns|       0|           0
  DEO_clk_vga" TS_CLK_100 / 4 HIGH 50% INPU |             |            |            |        |            
  T_JITTER 0.095 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for CLK_100_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_100_IBUFG                  |     10.000ns|      5.340ns|     16.044ns|            0|          388|          116|       147576|
| U_VIDEO/clk_vga               |     40.000ns|     64.176ns|          N/A|           22|            0|        10794|            0|
| U_VIDEO/clk_dvi               |      8.000ns|      2.670ns|          N/A|            5|            0|          371|            0|
| U_VIDEO/clk_dvin              |      8.000ns|      2.670ns|          N/A|            0|            0|            0|            0|
| CLK_167                       |      7.500ns|      9.120ns|          N/A|          361|            0|       136411|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CLK_100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_100                     |     10.000ns|      5.340ns|      4.165ns|            0|            0|            0|            1|
| TS_U_VIDEO_clk_dvi            |      8.000ns|      1.730ns|          N/A|            0|            0|            1|            0|
| TS_U_VIDEO_clk_dvin           |      8.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_U_VIDEO_clk_vga            |     40.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_CLK_167                    |      7.500ns|      3.124ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AUDIO_L                            | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| AUDIO_R                            | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| CLK_100                            | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| GPIO1                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| MEM_A<0>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<1>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<2>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<3>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<4>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<5>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<6>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<7>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<8>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<9>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<10>                          | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<11>                          | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_A<12>                          | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_BA<0>                          | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_BA<1>                          | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_CASn                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_CKE                            | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_CLK                            | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST | ODDR         |          |          |
| MEM_CS                             | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_DQ<0>                          | IOB              | BIDIR     | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_DQ<1>                          | IOB              | BIDIR     | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_DQ<2>                          | IOB              | BIDIR     | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_DQ<3>                          | IOB              | BIDIR     | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_DQ<4>                          | IOB              | BIDIR     | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_DQ<5>                          | IOB              | BIDIR     | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_DQ<6>                          | IOB              | BIDIR     | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_DQ<7>                          | IOB              | BIDIR     | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_DQM                            | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_RASn                           | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| MEM_WEn                            | IOB              | OUTPUT    | LVTTL                |       | 12       | FAST |              |          |          |
| tmds<0>                            | IOBM             | OUTPUT    | TMDS_33              |       |          |      | ODDR         |          |          |
| tmds<1>                            | IOBM             | OUTPUT    | TMDS_33              |       |          |      | ODDR         |          |          |
| tmds<2>                            | IOBM             | OUTPUT    | TMDS_33              |       |          |      | ODDR         |          |          |
| tmds<3>                            | IOBM             | OUTPUT    | TMDS_33              |       |          |      | ODDR         |          |          |
| tmdsb<0>                           | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| tmdsb<1>                           | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| tmdsb<2>                           | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| tmdsb<3>                           | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
