d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1   -part GW2AR_18  -package eLQFP144  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1\synlog\report\wrfifo_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1\wrfifo.vm   -autoconstraint  -freq 150.000   C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1\synwork\wrfifo_prem.srd  -sap  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1\wrfifo.sap  -otap  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1\wrfifo.tap  -omap  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1\wrfifo.map  -devicelib  d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1\syntmp\wrfifo.plg  -osyn  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1\wrfifo.srm  -prjdir  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\  -prjname  FIFO  -log  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\wrfifo\fifo_top\temp\FIFO\rev_1\synlog\wrfifo_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2AR_18 -package eLQFP144 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\wrfifo_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\wrfifo.vm -autoconstraint -freq 150.000 ..\synwork\wrfifo_prem.srd -sap ..\wrfifo.sap -otap ..\wrfifo.tap -omap ..\wrfifo.map -devicelib d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v -ologparam wrfifo.plg -osyn ..\wrfifo.srm -prjdir ..\..\ -prjname FIFO -log ..\synlog\wrfifo_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:10
file:..\wrfifo.vm|io:o|time:1574251445|size:71902|exec:0|csum:
file:..\synwork\wrfifo_prem.srd|io:i|time:1574251435|size:42775|exec:0|csum:2F61B1DEE420C10ED4EBFEF546D3F217
file:..\wrfifo.sap|io:o|time:1574251436|size:216|exec:0|csum:
file:..\wrfifo.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\wrfifo.map|io:o|time:1574251447|size:28|exec:0|csum:
file:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1564767964|size:120730|exec:0|csum:E2B897C94FCEA96C10FD3386E2E04249
file:wrfifo.plg|io:o|time:1574251447|size:923|exec:0|csum:
file:..\wrfifo.srm|io:o|time:1574251444|size:4894|exec:0|csum:
file:..\synlog\wrfifo_fpga_mapper.srr|io:o|time:1574251447|size:70353|exec:0|csum:
file:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1566997978|size:39921152|exec:1|csum:0AEF8A2DA98D066C6220B9163A1DDE13
