
---------- Begin Simulation Statistics ----------
final_tick                                85934732500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278672                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686896                       # Number of bytes of host memory used
host_op_rate                                   279220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   358.84                       # Real time elapsed on the host
host_tick_rate                              239476307                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085935                       # Number of seconds simulated
sim_ticks                                 85934732500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695546                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095396                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101795                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727683                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477765                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.718695                       # CPI: cycles per instruction
system.cpu.discardedOps                        190664                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610111                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402270                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001395                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39088789                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.581837                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171869465                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132780676                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       219791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        456393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6207                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423420                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6214                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              85151                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151153                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68628                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151461                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151460                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85151                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       693004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 693004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24816896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24816896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            236612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  236612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              236612                       # Request fanout histogram
system.membus.respLayer1.occupancy         1279667750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1110267500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778129                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          154852                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286374                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85675072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85742208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          222308                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9673792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           934753                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006786                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082187                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 928417     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6329      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             934753                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1338988000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067547496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               475751                       # number of demand (read+write) hits
system.l2.demand_hits::total                   475829                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              475751                       # number of overall hits
system.l2.overall_hits::total                  475829                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             235947                       # number of demand (read+write) misses
system.l2.demand_misses::total                 236616                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            235947                       # number of overall misses
system.l2.overall_misses::total                236616                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51990000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20391339500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20443329500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51990000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20391339500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20443329500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711698                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711698                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.331527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332118                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.331527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332118                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77713.004484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86423.389575                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86398.762129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77713.004484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86423.389575                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86398.762129                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              151153                       # number of writebacks
system.l2.writebacks::total                    151153                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        235943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            236612                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       235943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           236612                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45300000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18031675500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18076975500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45300000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18031675500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18076975500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.331521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.331521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332113                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67713.004484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76423.862967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76399.233767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67713.004484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76423.862967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76399.233767                       # average overall mshr miss latency
system.l2.replacements                         222308                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626976                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626976                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626976                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626976                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3687                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3687                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            134914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                134914                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151461                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13415202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13415202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.528890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.528890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88571.992130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88571.992130                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11900602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11900602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.528890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.528890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78572.058154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78572.058154                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51990000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51990000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77713.004484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77713.004484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45300000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45300000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67713.004484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67713.004484                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        340837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            340837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        84486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6976137000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6976137000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.198640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.198640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82571.514807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82571.514807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        84482                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84482                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6131073000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6131073000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.198630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.198630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72572.536162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72572.536162                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16034.052796                       # Cycle average of tags in use
system.l2.tags.total_refs                     1419608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    238692                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.947447                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      85.491529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.608265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15895.953002                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978641                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10862                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2564                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3085292                       # Number of tag accesses
system.l2.tags.data_accesses                  3085292                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15100352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15143168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9673792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9673792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          235943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              236612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       151153                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             151153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            498239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         175718846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             176217084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       498239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           498239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112571387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112571387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112571387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           498239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        175718846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            288788471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    151150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    235668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006048592500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8991                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8991                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              633105                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      236612                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151153                       # Number of write requests accepted
system.mem_ctrls.readBursts                    236612                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9807                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3884789000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1181685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8316107750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16437.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35187.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144917                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87367                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                236612                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  171590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       155170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.805323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.364284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.215951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       111690     71.98%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20565     13.25%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3190      2.06%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1475      0.95%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9821      6.33%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          686      0.44%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          822      0.53%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          395      0.25%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6526      4.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       155170                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.285285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.229545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.131628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8761     97.44%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          129      1.43%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           21      0.23%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.06%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           60      0.67%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.808809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.777095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.045481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5521     61.41%     61.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               63      0.70%     62.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3029     33.69%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              365      4.06%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8991                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15125568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9672192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15143168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9673792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       176.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    176.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85934699000                       # Total gap between requests
system.mem_ctrls.avgGap                     221615.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15082752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9672192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 498238.590548937849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 175514039.099382787943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112552767.881135836244                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       235943                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       151153                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17874000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8298233750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2057123573250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26717.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35170.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13609545.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            544732020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            289509165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           835879800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          389036160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6783167040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23540041830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13175744160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45558110175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.147809                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  34005316750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2869360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49060055750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            563260320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            299360985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           851566380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          399852000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6783167040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24102072090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12702455520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45701734335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.819126                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32774781500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2869360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50290591000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85934732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662675                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662675                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662675                       # number of overall hits
system.cpu.icache.overall_hits::total         9662675                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54694500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54694500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54694500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54694500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663422                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663422                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663422                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73218.875502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73218.875502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73218.875502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73218.875502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53947500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53947500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53947500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53947500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72218.875502                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72218.875502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72218.875502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72218.875502                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662675                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662675                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54694500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54694500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73218.875502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73218.875502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53947500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53947500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72218.875502                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72218.875502                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.596825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.307898                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.596825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327591                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327591                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51311023                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51311023                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51311532                       # number of overall hits
system.cpu.dcache.overall_hits::total        51311532                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762627                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770537                       # number of overall misses
system.cpu.dcache.overall_misses::total        770537                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28075455994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28075455994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28075455994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28075455994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52073650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52073650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082069                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082069                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014795                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36814.138490                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36814.138490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36436.220446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36436.220446                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       243035                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2991                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.255433                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       626976                       # number of writebacks
system.cpu.dcache.writebacks::total            626976                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58834                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58834                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58834                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58834                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703793                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703793                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711698                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711698                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25738312500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25738312500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26459206999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26459206999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013665                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36570.856061                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36570.856061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37177.576724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37177.576724                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710673                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40705926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40705926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10903697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10903697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41123559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41123559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26108.323576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26108.323576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10474842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10474842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25094.370631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25094.370631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17171758494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17171758494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49774.078662                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49774.078662                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58619                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58619                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15263470500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15263470500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53298.893060                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53298.893060                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    720894499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    720894499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 91194.750032                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91194.750032                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.432437                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023305                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711697                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.097547                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.432437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104875987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104875987                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85934732500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
