#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 15 01:16:21 2021
# Process ID: 7911
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.344 ; gain = 0.000 ; free physical = 85290 ; free virtual = 125703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 107'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 107'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 107'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 107'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 107'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 107'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 107'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 107'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 107'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 107'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 107'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 107'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 107'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 107'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 107'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 107'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 107'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 107'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 107'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 107'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 107'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 107'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 107'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 107'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 107'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 107'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 107'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 107'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 107'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 107'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 107'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 107'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 107'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 107'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 107'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 107'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 107'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 107'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 107'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 107'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 107'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 107'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 107'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 107'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 107'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 107'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 107'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 107'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 107'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 107'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 107'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 107'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 107'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 107'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 107'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 107'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 107'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 107'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 107'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 107'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 107'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 107'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 107'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fn1_dsub_64ns_64ns_64_7_full_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_dsub_64ns_64ns_64_7_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_dsub_5_full_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/ip/fn1_ap_dsub_5_full_dsp_64.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_dsub_5_full_dsp_64' (29#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/ip/fn1_ap_dsub_5_full_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_dsub_64ns_64ns_64_7_full_dsp_1' (30#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_dsub_64ns_64ns_64_7_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitodp_64ns_64_6_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_uitodp_64ns_64_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_uitodp_4_no_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/ip/fn1_ap_uitodp_4_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_uitodp_4_no_dsp_64' (34#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/ip/fn1_ap_uitodp_4_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitodp_64ns_64_6_no_dsp_1' (35#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_uitodp_64ns_64_6_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_sitodp_64s_64_6_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_sitodp_64s_64_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_sitodp_4_no_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/ip/fn1_ap_sitodp_4_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_sitodp_4_no_dsp_64' (36#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/ip/fn1_ap_sitodp_4_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sitodp_64s_64_6_no_dsp_1' (37#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_sitodp_64s_64_6_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64s_17ns_6_68_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_urem_64s_17ns_6_68_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64s_17ns_6_68_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_urem_64s_17ns_6_68_seq_1.v:82]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_64s_17ns_6_68_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_urem_64s_17ns_6_68_seq_1.v:7]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 6 - type: integer 
	Parameter cal_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64s_17ns_6_68_seq_1_div_u' (38#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_urem_64s_17ns_6_68_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64s_17ns_6_68_seq_1_div' (39#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_urem_64s_17ns_6_68_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_64s_17ns_6_68_seq_1' (40#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_urem_64s_17ns_6_68_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_8s_5ns_8_12_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_srem_8s_5ns_8_12_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_8s_5ns_8_12_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_srem_8s_5ns_8_12_seq_1.v:87]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_8s_5ns_8_12_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_srem_8s_5ns_8_12_seq_1.v:7]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_8s_5ns_8_12_seq_1_div_u' (41#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_srem_8s_5ns_8_12_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_8s_5ns_8_12_seq_1_div' (42#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_srem_8s_5ns_8_12_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_8s_5ns_8_12_seq_1' (43#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_srem_8s_5ns_8_12_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64ns_66ns_100_5_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64ns_66ns_100_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 66 - type: integer 
	Parameter dout_WIDTH bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64ns_66ns_100_5_1_Multiplier_0' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64ns_66ns_100_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64ns_66ns_100_5_1_Multiplier_0' (44#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64ns_66ns_100_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64ns_66ns_100_5_1' (45#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64ns_66ns_100_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_17ns_17ns_17_21_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_sdiv_17ns_17ns_17_21_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 21 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_17ns_17ns_17_21_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_sdiv_17ns_17ns_17_21_seq_1.v:87]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_sdiv_17ns_17ns_17_21_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_sdiv_17ns_17ns_17_21_seq_1.v:7]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 17 - type: integer 
	Parameter cal_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_17ns_17ns_17_21_seq_1_div_u' (46#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_sdiv_17ns_17ns_17_21_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_17ns_17ns_17_21_seq_1_div' (47#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_sdiv_17ns_17ns_17_21_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fn1_sdiv_17ns_17ns_17_21_seq_1' (48#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_sdiv_17ns_17ns_17_21_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_16ns_64_5_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64s_16ns_64_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_16ns_64_5_1_Multiplier_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64s_16ns_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_16ns_64_5_1_Multiplier_1' (49#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64s_16ns_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_16ns_64_5_1' (50#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64s_16ns_64_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_66ns_129_5_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64s_66ns_129_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 66 - type: integer 
	Parameter dout_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_66ns_129_5_1_Multiplier_2' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64s_66ns_129_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_66ns_129_5_1_Multiplier_2' (51#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64s_66ns_129_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_66ns_129_5_1' (52#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_64s_66ns_129_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_50s_8s_57_5_1' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_50s_8s_57_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 50 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 57 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_50s_8s_57_5_1_Multiplier_3' [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_50s_8s_57_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_50s_8s_57_5_1_Multiplier_3' (53#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_50s_8s_57_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_50s_8s_57_5_1' (54#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1_mul_50s_8s_57_5_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'fn1' (55#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b5b2/hdl/verilog/fn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (56#1) [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2449.246 ; gain = 54.902 ; free physical = 85715 ; free virtual = 126153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2464.090 ; gain = 69.746 ; free physical = 85714 ; free virtual = 126151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2464.090 ; gain = 69.746 ; free physical = 85714 ; free virtual = 126151
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2470.027 ; gain = 0.000 ; free physical = 85693 ; free virtual = 126130
INFO: [Netlist 29-17] Analyzing 669 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.871 ; gain = 0.000 ; free physical = 85554 ; free virtual = 125991
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  FDE => FDRE: 35 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2566.871 ; gain = 0.000 ; free physical = 85545 ; free virtual = 125982
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2566.871 ; gain = 172.527 ; free physical = 85830 ; free virtual = 126271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2566.871 ; gain = 172.527 ; free physical = 85828 ; free virtual = 126269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2566.871 ; gain = 172.527 ; free physical = 85827 ; free virtual = 126268
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2566.871 ; gain = 172.527 ; free physical = 86439 ; free virtual = 126882
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized11) to 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized11) to 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized53) to 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized53) to 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized11) to 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized53) to 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized53) to 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2566.871 ; gain = 172.527 ; free physical = 85373 ; free virtual = 125832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2566.871 ; gain = 172.527 ; free physical = 83874 ; free virtual = 124333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2575.855 ; gain = 181.512 ; free physical = 84173 ; free virtual = 124632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2604.910 ; gain = 210.566 ; free physical = 84181 ; free virtual = 124640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2613.816 ; gain = 219.473 ; free physical = 83863 ; free virtual = 124318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2613.816 ; gain = 219.473 ; free physical = 83871 ; free virtual = 124326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2613.816 ; gain = 219.473 ; free physical = 83731 ; free virtual = 124186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2613.816 ; gain = 219.473 ; free physical = 83725 ; free virtual = 124180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2613.816 ; gain = 219.473 ; free physical = 83686 ; free virtual = 124141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2613.816 ; gain = 219.473 ; free physical = 83679 ; free virtual = 124134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   210|
|2     |DSP48E1 |    41|
|14    |LUT1    |   248|
|15    |LUT2    |   433|
|16    |LUT3    |   670|
|17    |LUT4    |   516|
|18    |LUT5    |   266|
|19    |LUT6    |  1120|
|20    |MUXCY   |   368|
|21    |MUXF7   |    38|
|22    |MUXF8   |     9|
|23    |SRL16E  |    18|
|24    |SRLC32E |     2|
|25    |XORCY   |   214|
|26    |FDE     |    35|
|27    |FDRE    |  2634|
|28    |FDSE    |    51|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2613.816 ; gain = 219.473 ; free physical = 83676 ; free virtual = 124131
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2613.816 ; gain = 116.691 ; free physical = 83444 ; free virtual = 123899
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2613.824 ; gain = 219.473 ; free physical = 83440 ; free virtual = 123895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2613.824 ; gain = 0.000 ; free physical = 83003 ; free virtual = 123458
INFO: [Netlist 29-17] Analyzing 915 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.801 ; gain = 0.000 ; free physical = 82958 ; free virtual = 123413
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 99 instances
  FDE => FDRE: 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2648.801 ; gain = 254.555 ; free physical = 83099 ; free virtual = 123554
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 979d9bce8fd5128e
INFO: [Coretcl 2-1174] Renamed 221 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_54/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 01:17:29 2021...
