`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2025/08/14 14:33:38
// Design Name: 
// Module Name: uart_rx
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module uart_rx(
    input clk,
    input rst,
    input rx,
    input b_tick,
    output [7:0] rx_data,
    output rx_done
    );

    localparam [1:0] IDLE = 0, START = 1, DATA = 2, STOP = 3;
    // state
    reg [1:0] state, next;
    // tick count
    reg [4:0] b_tick_cnt_reg, b_tick_cnt_next;
    // bit count
    reg [2:0] bit_cnt_reg, bit_cnt_next;
    // output
    reg rx_done_reg, rx_done_next;
    // rx_internal buffer
    reg [7:0] rx_buf_reg, rx_buf_next;

    // output
    assign rx_data = rx_buf_reg;
    assign rx_done = rx_done_reg;

    // state
    always@(posedge clk or posedge rst) begin
        if(rst) begin
            state <= IDLE;
            b_tick_cnt_reg <= 0;
            bit_cnt_reg <= 0;
            rx_done_reg <= 0;
            rx_buf_reg <= 0;
        end else begin
            state <= next;
            b_tick_cnt_reg <= b_tick_cnt_next;
            bit_cnt_reg <= bit_cnt_next;
            rx_done_reg <= rx_done_next;
            rx_buf_reg <= rx_buf_next;
        end
    end

    // next CL
    always@(*) begin
        next = state;
        b_tick_cnt_next = b_tick_cnt_reg;
        bit_cnt_next = bit_cnt_reg;
        rx_done_next = rx_done_reg;
        rx_buf_next = rx_buf_reg;
        case(state)
            IDLE : begin
                rx_done_next = 1'b0;
                if(b_tick) begin
                    if(rx == 0) begin
                        b_tick_cnt_next = 0;
                        next = START;
                    end
                end
            end
            START : begin
                if(b_tick) begin
                    if(b_tick_cnt_reg == 23) begin
                        next = DATA;
                        b_tick_cnt_next = 0;
                        bit_cnt_next = 0;
                    end else begin
                        b_tick_cnt_next = b_tick_cnt_reg + 1;
                    end
                end
            end
            DATA : begin
                //rx_buf_next[bit_cnt_reg] = rx; // 100Mhz의 clk가 비트 전체 계속 읽음. 
                if(b_tick) begin                 // 그러나 비트 중간 한번만 읽게 해야함
                    if(b_tick_cnt_reg == 0) begin
                        // rx_buf_next[bit_cnt_reg] = rx; // pararrel로 in
                        rx_buf_next[7] = rx; // shift
                    end
                    if(b_tick_cnt_reg == 15) begin
                        if(bit_cnt_reg == 7) begin
                            next = STOP;                     
                        end else begin
                            b_tick_cnt_next = 0;
                            bit_cnt_next = bit_cnt_reg + 1;
                            rx_buf_next = rx_buf_reg >> 1;
                        end
                    end else begin
                        b_tick_cnt_next = b_tick_cnt_reg + 1;
                    end
                end
            end
            STOP : begin
                if(b_tick) begin
                    next = IDLE;
                    rx_done_next = 1'b1;
                end
            end            
        endcase
    end



    // // next CL
    // always@(*) begin
    //     next = state;
    //     b_tick_cnt_next = b_tick_cnt_reg;
    //     bit_cnt_next = bit_cnt_reg;
    //     rx_done_next = rx_done_reg;
    //     rx_buf_next = rx_buf_reg;
    //     case(param)
    //         IDLE : begin

    //         end
    //         IDLE : begin

    //         end
    //         IDLE : begin

    //         end
    //     endcase
    // end

endmodule
