{"vcs1":{"timestamp_begin":1747920499.131298625, "rt":11.52, "ut":11.60, "st":0.65}}
{"vcselab":{"timestamp_begin":1747920510.727900409, "rt":0.37, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1747920511.152556018, "rt":0.44, "ut":0.20, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747920498.475206251}
{"VCS_COMP_START_TIME": 1747920498.475206251}
{"VCS_COMP_END_TIME": 1747920511.741936024}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614632}}
{"vcselab": {"peak_mem": 183888}}
