<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1323</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1323-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1323.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-43</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:260px;left:69px;white-space:nowrap" class="ft02">35.2&#160;</p>
<p style="position:absolute;top:260px;left:148px;white-space:nowrap" class="ft02">MSRS&#160;IN THE INTEL</p>
<p style="position:absolute;top:262px;left:329px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:260px;left:342px;white-space:nowrap" class="ft02">&#160;CORE</p>
<p style="position:absolute;top:262px;left:398px;white-space:nowrap" class="ft01">™&#160;</p>
<p style="position:absolute;top:260px;left:415px;white-space:nowrap" class="ft02">2 PROCESSOR FAMILY</p>
<p style="position:absolute;top:296px;left:69px;white-space:nowrap" class="ft06"><a href="o_fe12b1e2a880e0ce-1323.html">Table 35-3</a>&#160;lists model-specific registers&#160;(MSRs) for Intel&#160;Core&#160;2 processor family and&#160;for&#160;Intel Xeon processors&#160;<br/>based&#160;on Intel&#160;Core microarchitecture,&#160;architectural MSR&#160;addresses are also&#160;included&#160;<a href="o_fe12b1e2a880e0ce-1323.html">in Table 35-3.</a>&#160;These proces-<br/>sors have&#160;a CPUID&#160;signature&#160;with&#160;DisplayFamily_DisplayModel of&#160;06_0FH,&#160;se<a href="o_fe12b1e2a880e0ce-1281.html">e Table&#160;35-1.</a>&#160;<br/>MSRs liste<a href="o_fe12b1e2a880e0ce-1283.html">d in&#160;Table&#160;35-2&#160;</a><a href="o_fe12b1e2a880e0ce-1323.html">and Table 35-3&#160;</a>are also&#160;supported&#160;by processors based&#160;on the&#160;Enhanced Intel&#160;Core&#160;<br/>microarchitecture.&#160;Processors&#160;based on the&#160;Enhanced&#160;Intel Core&#160;microarchitecture&#160;have the&#160;CPUID&#160;signature&#160;<br/>DisplayFamily_DisplayModel of 06_17H.&#160;<br/>The&#160;column “Shared/Unique” applies&#160;to multi-core&#160;processors&#160;based on Intel&#160;Core&#160;microarchitecture. “Unique”&#160;<br/>means each&#160;processor&#160;core has&#160;a separate&#160;MSR,&#160;or a&#160;bit field in&#160;an MSR governs only a&#160;core independently.&#160;<br/>“Shared” means&#160;the MSR or&#160;the bit field in&#160;an&#160;MSR&#160;address governs&#160;the operation of both&#160;processor&#160;cores.&#160;</p>
<p style="position:absolute;top:110px;left:70px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft03">1.&#160;In processors based on&#160;Intel NetBurst®&#160;microarchitecture, MSR addresses 180H-197H are supported, software&#160;must&#160;treat them as&#160;</p>
<p style="position:absolute;top:146px;left:83px;white-space:nowrap" class="ft03">model-specific. Starting with Intel&#160;Core&#160;Duo processors, MSR&#160;addresses 180H-185H,&#160;188H-197H&#160;are reserved.</p>
<p style="position:absolute;top:165px;left:69px;white-space:nowrap" class="ft03">2. The *_ADDR&#160;MSRs may or may not be present;&#160;this&#160;depends&#160;on&#160;flag&#160;settings&#160;in&#160;IA32_MC<i>i</i>_STATUS.&#160;Se<a href="o_fe12b1e2a880e0ce-515.html">e Section 15.3.2.3</a>&#160;an<a href="o_fe12b1e2a880e0ce-515.html">d Section&#160;</a></p>
<p style="position:absolute;top:182px;left:83px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4&#160;f</a>or&#160;more&#160;information.</p>
<p style="position:absolute;top:206px;left:69px;white-space:nowrap" class="ft03">3. MAXPHYADDR is&#160;reported by&#160;CPUID.80000008H:EAX[7:0].</p>
<p style="position:absolute;top:498px;left:210px;white-space:nowrap" class="ft05">Table&#160;35-3.&#160;&#160;MSRs in Processors&#160;Based&#160;on Intel® Core™ Microarchitecture</p>
<p style="position:absolute;top:522px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:539px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:539px;left:222px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:522px;left:374px;white-space:nowrap" class="ft03">Shared/</p>
<p style="position:absolute;top:539px;left:376px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:539px;left:595px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:563px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:563px;left:141px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:587px;left:89px;white-space:nowrap" class="ft03">0H</p>
<p style="position:absolute;top:587px;left:149px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:587px;left:186px;white-space:nowrap" class="ft03">IA32_P5_MC_ADDR</p>
<p style="position:absolute;top:587px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:587px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1608.html">&#160;Section&#160;35.22, “MSRs in&#160;Pentium Processors.”</a></p>
<p style="position:absolute;top:611px;left:89px;white-space:nowrap" class="ft03">1H</p>
<p style="position:absolute;top:611px;left:149px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:611px;left:186px;white-space:nowrap" class="ft03">IA32_P5_MC_TYPE</p>
<p style="position:absolute;top:611px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:611px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1608.html">&#160;Section&#160;35.22, “MSRs in&#160;Pentium Processors.”</a></p>
<p style="position:absolute;top:635px;left:89px;white-space:nowrap" class="ft03">6H</p>
<p style="position:absolute;top:635px;left:149px;white-space:nowrap" class="ft03">6</p>
<p style="position:absolute;top:635px;left:186px;white-space:nowrap" class="ft03">IA32_MONITOR_FILTER_SIZ</p>
<p style="position:absolute;top:651px;left:186px;white-space:nowrap" class="ft03">E</p>
<p style="position:absolute;top:635px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:635px;left:450px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-304.html">Section&#160;8.10.5, “Monitor/Mwait&#160;Address Range Determination.”&#160;</a></p>
<p style="position:absolute;top:651px;left:450px;white-space:nowrap" class="ft03">and<a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2</a>.</p>
<p style="position:absolute;top:675px;left:85px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:675px;left:145px;white-space:nowrap" class="ft03">16</p>
<p style="position:absolute;top:675px;left:186px;white-space:nowrap" class="ft03">IA32_TIME_STAMP_COUNT</p>
<p style="position:absolute;top:692px;left:186px;white-space:nowrap" class="ft03">ER</p>
<p style="position:absolute;top:675px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:675px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-614.html">&#160;Section&#160;17.15, “Time-Stamp Counter,” a</a>nd&#160;se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:716px;left:85px;white-space:nowrap" class="ft03">17H</p>
<p style="position:absolute;top:716px;left:145px;white-space:nowrap" class="ft03">23</p>
<p style="position:absolute;top:716px;left:186px;white-space:nowrap" class="ft03">IA32_PLATFORM_ID</p>
<p style="position:absolute;top:716px;left:358px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:716px;left:450px;white-space:nowrap" class="ft03">Platform ID&#160;(R)&#160;</p>
<p style="position:absolute;top:732px;left:450px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:756px;left:85px;white-space:nowrap" class="ft03">17H</p>
<p style="position:absolute;top:756px;left:145px;white-space:nowrap" class="ft03">23</p>
<p style="position:absolute;top:756px;left:186px;white-space:nowrap" class="ft03">MSR_PLATFORM_ID</p>
<p style="position:absolute;top:756px;left:358px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:756px;left:450px;white-space:nowrap" class="ft03">Model Specific&#160;Platform&#160;ID&#160;(R)&#160;</p>
<p style="position:absolute;top:797px;left:186px;white-space:nowrap" class="ft03">7:0</p>
<p style="position:absolute;top:797px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:821px;left:186px;white-space:nowrap" class="ft03">12:8</p>
<p style="position:absolute;top:821px;left:450px;white-space:nowrap" class="ft09">Maximum&#160;Qualified&#160;Ratio (R)&#160;<br/>The maximum allowed bus ratio.</p>
<p style="position:absolute;top:866px;left:186px;white-space:nowrap" class="ft03">49:13</p>
<p style="position:absolute;top:866px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:890px;left:186px;white-space:nowrap" class="ft03">52:50</p>
<p style="position:absolute;top:890px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:914px;left:186px;white-space:nowrap" class="ft03">63:53</p>
<p style="position:absolute;top:914px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:938px;left:85px;white-space:nowrap" class="ft03">1BH</p>
<p style="position:absolute;top:938px;left:145px;white-space:nowrap" class="ft03">27</p>
<p style="position:absolute;top:938px;left:186px;white-space:nowrap" class="ft03">IA32_APIC_BASE</p>
<p style="position:absolute;top:938px;left:358px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:938px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-370.html">&#160;Section&#160;10.4.4, “Local APIC Status and&#160;Location.”</a>&#160;and&#160;</p>
<p style="position:absolute;top:954px;left:450px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a></p>
<p style="position:absolute;top:978px;left:84px;white-space:nowrap" class="ft03">2AH</p>
<p style="position:absolute;top:978px;left:145px;white-space:nowrap" class="ft03">42</p>
<p style="position:absolute;top:978px;left:186px;white-space:nowrap" class="ft03">MSR_EBL_CR_POWERON</p>
<p style="position:absolute;top:978px;left:358px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:978px;left:450px;white-space:nowrap" class="ft09">Processor Hard&#160;Power-On&#160;Configuration (R/W)<br/>Enables&#160;and disables&#160;processor features; (R) indicates current&#160;</p>
<p style="position:absolute;top:1016px;left:450px;white-space:nowrap" class="ft03">processor configuration.</p>
<p style="position:absolute;top:1040px;left:186px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:1040px;left:450px;white-space:nowrap" class="ft03">Reserved.</p>
</div>
</body>
</html>
