==20776== Cachegrind, a cache and branch-prediction profiler
==20776== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20776== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20776== Command: ./srr-large
==20776== 
--20776-- warning: L3 cache found, using its data for the LL simulation.
--20776-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20776-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20776== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20776== (see section Limitations in user manual)
==20776== NOTE: further instances of this message will not be shown
==20776== 
==20776== I   refs:      919,217,731,571
==20776== I1  misses:              6,341
==20776== LLi misses:              2,006
==20776== I1  miss rate:            0.00%
==20776== LLi miss rate:            0.00%
==20776== 
==20776== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20776== D1  misses:     27,026,486,283  ( 25,625,345,442 rd   +   1,401,140,841 wr)
==20776== LLd misses:            824,259  (        264,231 rd   +         560,028 wr)
==20776== D1  miss rate:             7.6% (           10.7%     +             1.2%  )
==20776== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20776== 
==20776== LL refs:        27,026,492,624  ( 25,625,351,783 rd   +   1,401,140,841 wr)
==20776== LL misses:             826,265  (        266,237 rd   +         560,028 wr)
==20776== LL miss rate:              0.0% (            0.0%     +             0.0%  )
