{"Source Block": ["hdl/library/common/up_gt.v@342:352@HdlIdDef", "  wire            up_rreq_s;\n  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@339:349", "  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n"], ["hdl/library/common/up_gt.v@338:348", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n"], ["hdl/library/common/up_gt.v@343:353", "  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_gt.v@340:350", "\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n  // decode block select\n"], ["hdl/library/common/up_gt.v@341:351", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n  // decode block select\n\n"], ["hdl/library/common/up_gt.v@337:347", "  reg             up_drp_ready_int = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n"]], "Diff Content": {"Delete": [[347, "  wire            rx_sysref_s;\n"]], "Add": []}}