\subsection{tb\+\_\+behave Architecture Reference}
\label{classp2d__wr__fsm__tb_1_1tb__behave}\index{tb\+\_\+behave@{tb\+\_\+behave}}


Collaboration diagram for tb\+\_\+behave\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=196pt]{df/da4/classp2d__wr__fsm__tb_1_1tb__behave__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf clock0}{\bfseries  (  )}
\item 
{\bf clock}{\bfseries  (  )}
\item 
{\bf res}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+519}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0006 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+data\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+in\+\_\+pct\+\_\+wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+data\+\_\+wrreq\+\_\+delay} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf p2d\+\_\+wr\+\_\+fsm\+\_\+dut0}  {\bfseries entity p2d\+\_\+wr\+\_\+fsm}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 22} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!clock@{clock}}
\index{clock@{clock}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_af761a67e9d7ce9e23381088b6f2ae893}


Definition at line {\bf 49} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!clock0@{clock0}}
\index{clock0@{clock0}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock0 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_a0ffcf9b3fa89917ed2b73a96f170b7ae}


Definition at line {\bf 43} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+519@{P\+R\+O\+C\+E\+S\+S\+\_\+519}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+519@{P\+R\+O\+C\+E\+S\+S\+\_\+519}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+519reset\+\_\+n,clk0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+519(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_ab578d1e18869675014ea8916a2f3930a}


Definition at line {\bf 79} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!res@{res}}
\index{res@{res}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{res}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} res ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_ab0bd7560790c13b656fd58e17e35143e}


Definition at line {\bf 55} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!clk0@{clk0}}
\index{clk0@{clk0}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_a693d72741b9413130fe2d67511b642be}


Definition at line {\bf 26} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+period@{clk0\+\_\+period}}
\index{clk0\+\_\+period@{clk0\+\_\+period}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_ad03d90619a1930e0f5daa16a616edd90}


Definition at line {\bf 23} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!clk1@{clk1}}
\index{clk1@{clk1}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_ade95921e47b0e4d2d11e496794648550}


Definition at line {\bf 26} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+period@{clk1\+\_\+period}}
\index{clk1\+\_\+period@{clk1\+\_\+period}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_aed19b0dc48aba325370146bf0b89ab44}


Definition at line {\bf 24} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+in\+\_\+pct\+\_\+wrfull@{dut0\+\_\+in\+\_\+pct\+\_\+wrfull}}
\index{dut0\+\_\+in\+\_\+pct\+\_\+wrfull@{dut0\+\_\+in\+\_\+pct\+\_\+wrfull}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+in\+\_\+pct\+\_\+wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+in\+\_\+pct\+\_\+wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_a7669eeca31b327df3a4a3fa0bea82c6f}


Definition at line {\bf 35} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+data@{dut0\+\_\+pct\+\_\+data}}
\index{dut0\+\_\+pct\+\_\+data@{dut0\+\_\+pct\+\_\+data}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_acbcd1d2f2068233d0a67c2f4dbfeadbc}


Definition at line {\bf 33} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+data\+\_\+wrreq@{dut0\+\_\+pct\+\_\+data\+\_\+wrreq}}
\index{dut0\+\_\+pct\+\_\+data\+\_\+wrreq@{dut0\+\_\+pct\+\_\+data\+\_\+wrreq}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+data\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+data\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_a61eafd9ff1478eb483588b753f7f1775}


Definition at line {\bf 34} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+data\+\_\+wrreq\+\_\+delay@{dut0\+\_\+pct\+\_\+data\+\_\+wrreq\+\_\+delay}}
\index{dut0\+\_\+pct\+\_\+data\+\_\+wrreq\+\_\+delay@{dut0\+\_\+pct\+\_\+data\+\_\+wrreq\+\_\+delay}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+data\+\_\+wrreq\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+data\+\_\+wrreq\+\_\+delay} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_acd2f7f7ae26ef31f91a4eec4428db32d}


Definition at line {\bf 36} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+hdr\+\_\+0@{dut0\+\_\+pct\+\_\+hdr\+\_\+0}}
\index{dut0\+\_\+pct\+\_\+hdr\+\_\+0@{dut0\+\_\+pct\+\_\+hdr\+\_\+0}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+hdr\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_a9e2a5fe8db3d6bd19f4e127806fef83e}


Definition at line {\bf 31} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+hdr\+\_\+1@{dut0\+\_\+pct\+\_\+hdr\+\_\+1}}
\index{dut0\+\_\+pct\+\_\+hdr\+\_\+1@{dut0\+\_\+pct\+\_\+hdr\+\_\+1}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+hdr\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_a5152ffdf9893c1cf3c7233d7b2d4bfc2}


Definition at line {\bf 32} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+size@{dut0\+\_\+pct\+\_\+size}}
\index{dut0\+\_\+pct\+\_\+size@{dut0\+\_\+pct\+\_\+size}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0006 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_a43916917a0c9cb47dd58ef44ba4c7f3e}


Definition at line {\bf 30} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+state@{dut0\+\_\+pct\+\_\+state}}
\index{dut0\+\_\+pct\+\_\+state@{dut0\+\_\+pct\+\_\+state}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_afbee5aac6e653fb70982286fa3a5f9f5}


Definition at line {\bf 37} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!p2d\+\_\+wr\+\_\+fsm\+\_\+dut0@{p2d\+\_\+wr\+\_\+fsm\+\_\+dut0}}
\index{p2d\+\_\+wr\+\_\+fsm\+\_\+dut0@{p2d\+\_\+wr\+\_\+fsm\+\_\+dut0}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{p2d\+\_\+wr\+\_\+fsm\+\_\+dut0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf p2d\+\_\+wr\+\_\+fsm\+\_\+dut0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{p2d\+\_\+wr\+\_\+fsm}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_ac058978221e611e7bc407524bd3f008e}


Definition at line {\bf 128} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!pct\+\_\+cnt@{pct\+\_\+cnt}}
\index{pct\+\_\+cnt@{pct\+\_\+cnt}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{pct\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_a65ca12a1b254f97997774729714ace78}


Definition at line {\bf 38} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave@{p2d\+\_\+wr\+\_\+fsm\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm__tb_1_1tb__behave_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 27} of file {\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/sim/{\bf p2d\+\_\+wr\+\_\+fsm\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
