/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Sep  3 03:07:43 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_CM_TOP_CTRL_H__
#define BCHP_CM_TOP_CTRL_H__

/***************************************************************************
 *CM_TOP_CTRL - Top Control Cable Modem registers
 ***************************************************************************/
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_0           0x03800000 /* Strapping values */
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_1           0x03800004 /* Strapping values */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0       0x03800008 /* OTP option test register */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1       0x0380000c /* OTP option test register */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0     0x03800010 /* OTP option status register */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1     0x03800014 /* OTP option status register */
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN          0x03800018 /* EJTAG input bus enables */
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL        0x0380001c /* EJTAG output select */
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_0          0x03800020 /* General control register 0 */
#define BCHP_CM_TOP_CTRL_GENERAL_STATUS_0        0x03800030 /* General status register 0 */
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0  0x03800040 /* General control register without scan 0 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0          0x03800100 /* Pinmux control register 0 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1          0x03800104 /* Pinmux control register 1 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2          0x03800108 /* Pinmux control register 2 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3          0x0380010c /* Pinmux control register 3 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4          0x03800110 /* Pinmux control register 4 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5          0x03800114 /* Pinmux control register 5 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6          0x03800118 /* Pinmux control register 6 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7          0x0380011c /* Pinmux control register 7 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0      0x03800120 /* Pad pull-up/pull-down control register 0 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1      0x03800124 /* Pad pull-up/pull-down control register 1 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2      0x03800128 /* Pad pull-up/pull-down control register 2 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3      0x0380012c /* Pad pull-up/pull-down control register 3 */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4      0x03800130 /* Pad pull-up/pull-down control register 4 */
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0      0x03800134 /* Bypass clock unselect register 0 */
#define BCHP_CM_TOP_CTRL_RESET_CTRL              0x03800300 /* Reset control */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE     0x03800304 /* Reset source enable */
#define BCHP_CM_TOP_CTRL_SW_MASTER_RESET         0x03800308 /* Software master reset */
#define BCHP_CM_TOP_CTRL_HW_RESET_EXTENSION      0x0380030c /* Hardware reset extension */
#define BCHP_CM_TOP_CTRL_RESET_MONITOR           0x03800310 /* Reset Monitor */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY           0x03800314 /* Reset history */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET           0x03800318 /* Software init 0 set */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR         0x0380031c /* Software init 0 clear */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS        0x03800320 /* Software init 0 status */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR   0x03800324 /* Security software init 0 monitor */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR 0x03800328 /* Test configuration software init 0 monitor */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR 0x0380032c /* Final software init 0 monitor */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_SET           0x03800330 /* Software init 1 set */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_CLEAR         0x03800334 /* Software init 1 clear */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS        0x03800338 /* Software init 1 status */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_1_MONITOR   0x0380033c /* Security software init 1 monitor */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR 0x03800340 /* Test configuration software init 1 monitor */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_1_MONITOR 0x03800344 /* Final software init 1 monitor */
#define BCHP_CM_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER 0x03800348 /* Software init one-shot trigger */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH 0x0380034c /* One-shot 0 width */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK 0x03800350 /* One-shot 0 mask for software init 0 */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK 0x03800354 /* One-shot 0 mask for software init 1 */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH 0x03800358 /* One-shot 1 width */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK 0x0380035c /* One-shot 1 mask for software init 0 */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK 0x03800360 /* One-shot 1 mask for software init 1 */
#define BCHP_CM_TOP_CTRL_UNCLEARED_SCRATCH       0x03800364 /* Scratch register */
#define BCHP_CM_TOP_CTRL_TEST_CONFIGURATION      0x03800368 /* Test configuration */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL              0x0380036c /* VTRAP Control */
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS            0x03800370 /* VTRAP Status */

/***************************************************************************
 *STRAP_VALUE_0 - Strapping values
 ***************************************************************************/
/* CM_TOP_CTRL :: STRAP_VALUE_0 :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_0_reserved0_MASK              0xfffffffc
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_0_reserved0_SHIFT             2

/* CM_TOP_CTRL :: STRAP_VALUE_0 :: strap_bnm_spi_slave [01:01] */
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_0_strap_bnm_spi_slave_MASK    0x00000002
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_0_strap_bnm_spi_slave_SHIFT   1
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_0_strap_bnm_spi_slave_DEFAULT 0x00000001

/* CM_TOP_CTRL :: STRAP_VALUE_0 :: strap_ow_bat [00:00] */
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_0_strap_ow_bat_MASK           0x00000001
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_0_strap_ow_bat_SHIFT          0
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_0_strap_ow_bat_DEFAULT        0x00000000

/***************************************************************************
 *STRAP_VALUE_1 - Strapping values
 ***************************************************************************/
/* CM_TOP_CTRL :: STRAP_VALUE_1 :: reserved0 [31:01] */
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_1_reserved0_MASK              0xfffffffe
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_1_reserved0_SHIFT             1

/* CM_TOP_CTRL :: STRAP_VALUE_1 :: strap_spare_1 [00:00] */
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_1_strap_spare_1_MASK          0x00000001
#define BCHP_CM_TOP_CTRL_STRAP_VALUE_1_strap_spare_1_SHIFT         0

/***************************************************************************
 *OTP_OPTION_TEST_0 - OTP option test register
 ***************************************************************************/
/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_9 [31:31] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_9_MASK 0x80000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_9_SHIFT 31
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_9_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_8 [30:30] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_8_MASK 0x40000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_8_SHIFT 30
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_8_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_7 [29:29] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_7_MASK 0x20000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_7_SHIFT 29
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_7_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_6 [28:28] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_6_MASK 0x10000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_6_SHIFT 28
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_6_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_5 [27:27] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_5_MASK 0x08000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_5_SHIFT 27
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_5_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_4 [26:26] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_4_MASK 0x04000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_4_SHIFT 26
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_4_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_3 [25:25] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_3_MASK 0x02000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_3_SHIFT 25
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_3_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_2 [24:24] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_2_MASK 0x01000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_2_SHIFT 24
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_2_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_1 [23:23] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_1_MASK 0x00800000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_1_SHIFT 23
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_1_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_spare_0 [22:22] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_0_MASK 0x00400000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_0_SHIFT 22
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_spare_0_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_dtp_disable [21:21] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dtp_disable_MASK 0x00200000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dtp_disable_SHIFT 21
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dtp_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_davic_disable [20:20] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_davic_disable_MASK 0x00100000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_davic_disable_SHIFT 20
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_davic_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_ejtag_iop_disable [19:19] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_ejtag_iop_disable_MASK 0x00080000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_ejtag_iop_disable_SHIFT 19
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_ejtag_iop_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_dsmac_disable [18:18] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dsmac_disable_MASK 0x00040000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dsmac_disable_SHIFT 18
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dsmac_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_utp_disable [17:17] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_utp_disable_MASK 0x00020000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_utp_disable_SHIFT 17
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_utp_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_apm_6_0 [16:10] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_apm_6_0_MASK 0x0001fc00
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_apm_6_0_SHIFT 10
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_apm_6_0_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_docsis_spis_disable [09:09] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_docsis_spis_disable_MASK 0x00000200
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_docsis_spis_disable_SHIFT 9
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_docsis_spis_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_docsis_con_disable [08:08] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_docsis_con_disable_MASK 0x00000100
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_docsis_con_disable_SHIFT 8
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_docsis_con_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_docsis_uart1_disable [07:07] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_docsis_uart1_disable_MASK 0x00000080
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_docsis_uart1_disable_SHIFT 7
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_docsis_uart1_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_cm_secure_boot_enable [06:06] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_cm_secure_boot_enable_MASK 0x00000040
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_cm_secure_boot_enable_SHIFT 6
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_cm_secure_boot_enable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rsv_boot_shape_override4 [05:05] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override4_MASK 0x00000020
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override4_SHIFT 5
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override4_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rsv_boot_shape_override3 [04:04] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override3_MASK 0x00000010
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override3_SHIFT 4
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override3_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rsv_boot_shape_override2 [03:03] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override2_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override2_SHIFT 3
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override2_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rsv_boot_shape_override1 [02:02] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override1_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override1_SHIFT 2
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override1_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rsv_strap_override_enable [01:01] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_strap_override_enable_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_strap_override_enable_SHIFT 1
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_strap_override_enable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rsv_boot_shape_override0 [00:00] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override0_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override0_SHIFT 0
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rsv_boot_shape_override0_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_TEST_1 - OTP option test register
 ***************************************************************************/
/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_11 [31:31] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_11_MASK 0x80000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_11_SHIFT 31
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_11_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_10 [30:30] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_10_MASK 0x40000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_10_SHIFT 30
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_10_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_9 [29:29] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_MASK 0x20000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_SHIFT 29
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_8 [28:28] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_MASK 0x10000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_SHIFT 28
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_7 [27:27] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_7_MASK 0x08000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_7_SHIFT 27
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_7_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_6 [26:26] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_6_MASK 0x04000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_6_SHIFT 26
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_6_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_5 [25:25] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_5_MASK 0x02000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_5_SHIFT 25
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_5_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_4 [24:24] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_4_MASK 0x01000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_4_SHIFT 24
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_4_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_3 [23:23] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_3_MASK 0x00800000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_3_SHIFT 23
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_3_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_2 [22:22] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_2_MASK 0x00400000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_2_SHIFT 22
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_2_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_1 [21:21] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_1_MASK 0x00200000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_1_SHIFT 21
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_1_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_0 [20:20] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_0_MASK 0x00100000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_0_SHIFT 20
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_0_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_rgmii_0_disable [19:19] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_rgmii_0_disable_MASK 0x00080000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_rgmii_0_disable_SHIFT 19
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_rgmii_0_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_qam_channels [18:15] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_qam_channels_MASK 0x00078000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_qam_channels_SHIFT 15
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_qam_channels_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_avs_host_disable [14:14] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_host_disable_MASK 0x00004000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_host_disable_SHIFT 14
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_host_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_avs_docsis_disable [13:13] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_docsis_disable_MASK 0x00002000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_docsis_disable_SHIFT 13
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_docsis_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_avs_adjust_voltage [12:09] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_adjust_voltage_MASK 0x00001e00
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_adjust_voltage_SHIFT 9
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_adjust_voltage_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_avs_docsis_adjust_voltage [08:05] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_docsis_adjust_voltage_MASK 0x000001e0
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_docsis_adjust_voltage_SHIFT 5
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_avs_docsis_adjust_voltage_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_dect_disable [04:04] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_dect_disable_MASK 0x00000010
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_dect_disable_SHIFT 4
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_dect_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_dfap_disable [03:03] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_dfap_disable_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_dfap_disable_SHIFT 3
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_dfap_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_bnm_tbus_disable [02:02] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_bnm_tbus_disable_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_bnm_tbus_disable_SHIFT 2
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_bnm_tbus_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_bnm_ejtag_disable [01:01] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_bnm_ejtag_disable_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_bnm_ejtag_disable_SHIFT 1
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_bnm_ejtag_disable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_oob_disable [00:00] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_oob_disable_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_oob_disable_SHIFT 0
#define BCHP_CM_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_oob_disable_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_STATUS_0 - OTP option status register
 ***************************************************************************/
/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_9 [31:31] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_9_MASK 0x80000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_9_SHIFT 31

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_8 [30:30] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_8_MASK 0x40000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_8_SHIFT 30

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_7 [29:29] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_7_MASK 0x20000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_7_SHIFT 29

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_6 [28:28] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_6_MASK 0x10000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_6_SHIFT 28

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_5 [27:27] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_5_MASK 0x08000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_5_SHIFT 27

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_4 [26:26] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_4_MASK 0x04000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_4_SHIFT 26

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_3 [25:25] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_3_MASK 0x02000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_3_SHIFT 25

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_2 [24:24] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_2_MASK 0x01000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_2_SHIFT 24

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_1 [23:23] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_1_MASK 0x00800000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_1_SHIFT 23

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_spare_0 [22:22] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_0_MASK 0x00400000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_spare_0_SHIFT 22

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_dtp_disable [21:21] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_dtp_disable_MASK 0x00200000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_dtp_disable_SHIFT 21

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_davic_disable [20:20] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_davic_disable_MASK 0x00100000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_davic_disable_SHIFT 20

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_ejtag_iop_disable [19:19] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_ejtag_iop_disable_MASK 0x00080000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_ejtag_iop_disable_SHIFT 19

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_dsmac_disable [18:18] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_dsmac_disable_MASK 0x00040000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_dsmac_disable_SHIFT 18

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_utp_disable [17:17] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_utp_disable_MASK 0x00020000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_utp_disable_SHIFT 17

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_apm_6_0 [16:10] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_apm_6_0_MASK 0x0001fc00
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_apm_6_0_SHIFT 10

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_docsis_spis_disable [09:09] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_docsis_spis_disable_MASK 0x00000200
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_docsis_spis_disable_SHIFT 9

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_docsis_con_disable [08:08] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_docsis_con_disable_MASK 0x00000100
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_docsis_con_disable_SHIFT 8

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_docsis_uart1_disable [07:07] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_docsis_uart1_disable_MASK 0x00000080
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_docsis_uart1_disable_SHIFT 7

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_cm_secure_boot_enable [06:06] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_cm_secure_boot_enable_MASK 0x00000040
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_cm_secure_boot_enable_SHIFT 6

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rsv_boot_shape_override4 [05:05] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override4_MASK 0x00000020
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override4_SHIFT 5

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rsv_boot_shape_override3 [04:04] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override3_MASK 0x00000010
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override3_SHIFT 4

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rsv_boot_shape_override2 [03:03] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override2_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override2_SHIFT 3

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rsv_boot_shape_override1 [02:02] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override1_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override1_SHIFT 2

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rsv_strap_override_enable [01:01] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_strap_override_enable_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_strap_override_enable_SHIFT 1

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rsv_boot_shape_override0 [00:00] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override0_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rsv_boot_shape_override0_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS_1 - OTP option status register
 ***************************************************************************/
/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_11 [31:31] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_11_MASK 0x80000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_11_SHIFT 31

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_10 [30:30] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_10_MASK 0x40000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_10_SHIFT 30

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_9 [29:29] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_9_MASK 0x20000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_9_SHIFT 29

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_8 [28:28] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_8_MASK 0x10000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_8_SHIFT 28

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_7 [27:27] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_7_MASK 0x08000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_7_SHIFT 27

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_6 [26:26] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_6_MASK 0x04000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_6_SHIFT 26

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_5 [25:25] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_5_MASK 0x02000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_5_SHIFT 25

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_4 [24:24] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_4_MASK 0x01000000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_4_SHIFT 24

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_3 [23:23] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_3_MASK 0x00800000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_3_SHIFT 23

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_2 [22:22] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_2_MASK 0x00400000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_2_SHIFT 22

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_1 [21:21] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_1_MASK 0x00200000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_1_SHIFT 21

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_0 [20:20] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_0_MASK 0x00100000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_0_SHIFT 20

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_rgmii_0_disable [19:19] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_rgmii_0_disable_MASK 0x00080000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_rgmii_0_disable_SHIFT 19

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_qam_channels [18:15] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_qam_channels_MASK 0x00078000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_qam_channels_SHIFT 15

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_avs_host_disable [14:14] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_avs_host_disable_MASK 0x00004000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_avs_host_disable_SHIFT 14

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_avs_docsis_disable [13:13] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_avs_docsis_disable_MASK 0x00002000
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_avs_docsis_disable_SHIFT 13

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_avs_adjust_voltage [12:09] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_avs_adjust_voltage_MASK 0x00001e00
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_avs_adjust_voltage_SHIFT 9

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_avs_docsis_adjust_voltage [08:05] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_avs_docsis_adjust_voltage_MASK 0x000001e0
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_avs_docsis_adjust_voltage_SHIFT 5

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_dect_disable [04:04] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_dect_disable_MASK 0x00000010
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_dect_disable_SHIFT 4

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_dfap_disable [03:03] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_dfap_disable_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_dfap_disable_SHIFT 3

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_bnm_tbus_disable [02:02] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_bnm_tbus_disable_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_bnm_tbus_disable_SHIFT 2

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_bnm_ejtag_disable [01:01] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_bnm_ejtag_disable_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_bnm_ejtag_disable_SHIFT 1

/* CM_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_oob_disable [00:00] */
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_oob_disable_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_oob_disable_SHIFT 0

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* CM_TOP_CTRL :: EJTAG_INPUT_EN :: reserved0 [31:11] */
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_reserved0_MASK             0xfffff800
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_reserved0_SHIFT            11

/* CM_TOP_CTRL :: EJTAG_INPUT_EN :: ejtag_input_enable [10:00] */
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MASK    0x000007ff
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT   0
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DEFAULT 0x00000002
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DO_NOT_USE_CPU_ONE_HOT 1
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_STB_ROUTER_CPU_ONE_HOT 2
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MOCA0_CPU_ONE_HOT 4
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MOCA1_CPU_ONE_HOT 8
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_GFAP_CPU_ONE_HOT 16
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_EAGLET_RG_CPU_ONE_HOT 32
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_LEAP_CPU_ONE_HOT 64
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_VIPER_CPU_ONE_HOT 128
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DTP_CPU_ONE_HOT 256
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DFAP_CPU_ONE_HOT 512
#define BCHP_CM_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_UTP_CPU_ONE_HOT 1024

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* CM_TOP_CTRL :: EJTAG_OUTPUT_SEL :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_MASK           0xfffffff0
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_SHIFT          4

/* CM_TOP_CTRL :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [03:00] */
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK    0x0000000f
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT   0
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DO_NOT_USE_CPU 0
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_STB_ROUTER_CPU 1
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MOCA0_CPU 2
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MOCA1_CPU 3
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_GFAP_CPU 4
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_EAGLET_RG_CPU 5
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_LEAP_CPU 6
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_VIPER_CPU 7
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DTP_CPU 8
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DFAP_CPU 9
#define BCHP_CM_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_UTP_CPU 10

/***************************************************************************
 *GENERAL_CTRL_0 - General control register 0
 ***************************************************************************/
/* CM_TOP_CTRL :: GENERAL_CTRL_0 :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_0_reserved0_MASK             0xfffffffc
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_0_reserved0_SHIFT            2

/* CM_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl_1 [01:01] */
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_0_general_ctrl_1_MASK        0x00000002
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_0_general_ctrl_1_SHIFT       1
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_0_general_ctrl_1_DEFAULT     0x00000001

/* CM_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl_0 [00:00] */
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_0_general_ctrl_0_MASK        0x00000001
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_0_general_ctrl_0_SHIFT       0
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_0_general_ctrl_0_DEFAULT     0x00000000

/***************************************************************************
 *GENERAL_STATUS_0 - General status register 0
 ***************************************************************************/
/* CM_TOP_CTRL :: GENERAL_STATUS_0 :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_GENERAL_STATUS_0_reserved0_MASK           0xfffffffc
#define BCHP_CM_TOP_CTRL_GENERAL_STATUS_0_reserved0_SHIFT          2

/* CM_TOP_CTRL :: GENERAL_STATUS_0 :: general_status_1 [01:01] */
#define BCHP_CM_TOP_CTRL_GENERAL_STATUS_0_general_status_1_MASK    0x00000002
#define BCHP_CM_TOP_CTRL_GENERAL_STATUS_0_general_status_1_SHIFT   1

/* CM_TOP_CTRL :: GENERAL_STATUS_0 :: general_status_0 [00:00] */
#define BCHP_CM_TOP_CTRL_GENERAL_STATUS_0_general_status_0_MASK    0x00000001
#define BCHP_CM_TOP_CTRL_GENERAL_STATUS_0_general_status_0_SHIFT   0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_0 - General control register without scan 0
 ***************************************************************************/
/* CM_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_MASK     0xfffffffc
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_SHIFT    2

/* CM_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_1 [01:01] */
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_1_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_1_SHIFT 1
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_1_DEFAULT 0x00000001

/* CM_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_0 [00:00] */
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_0_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_0_SHIFT 0
#define BCHP_CM_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_0_DEFAULT 0x00000000

/***************************************************************************
 *PIN_MUX_CTRL_0 - Pinmux control register 0
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_CTRL_0 :: bnm_gpio_007 [31:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_007_MASK          0xf0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_007_SHIFT         28
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_007_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_007_BNM_GPIO_007  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_007_BNM_LED_7     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_007_BNM_DIAG_06   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_007_BNM_PICO_1    3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_007_ALT_TP_OUT_06 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_007_PM_BNM_GPIO_007 5

/* CM_TOP_CTRL :: PIN_MUX_CTRL_0 :: bnm_gpio_006 [27:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_006_MASK          0x0f000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_006_SHIFT         24
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_006_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_006_BNM_GPIO_006  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_006_BNM_LED_6     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_006_BNM_DIAG_05   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_006_BNM_PICO_2    3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_006_ALT_TP_OUT_05 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_006_PM_BNM_GPIO_006 5

/* CM_TOP_CTRL :: PIN_MUX_CTRL_0 :: bnm_gpio_005 [23:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_005_MASK          0x00f00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_005_SHIFT         20
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_005_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_005_BNM_GPIO_005  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_005_BNM_LED_5     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_005_BNM_DIAG_04   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_005_ALT_TP_OUT_04 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_005_PM_BNM_GPIO_005 4

/* CM_TOP_CTRL :: PIN_MUX_CTRL_0 :: bnm_gpio_004 [19:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_004_MASK          0x000f0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_004_SHIFT         16
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_004_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_004_BNM_GPIO_004  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_004_BNM_LED_4     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_004_BNM_DIAG_03   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_004_ALT_TP_OUT_03 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_004_PM_BNM_GPIO_004 4

/* CM_TOP_CTRL :: PIN_MUX_CTRL_0 :: bnm_gpio_003 [15:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_003_MASK          0x0000f000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_003_SHIFT         12
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_003_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_003_BNM_GPIO_003  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_003_BNM_LED_3     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_003_BNM_DIAG_02   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_003_ALT_TP_OUT_02 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_003_PM_BNM_GPIO_003 4

/* CM_TOP_CTRL :: PIN_MUX_CTRL_0 :: bnm_gpio_002 [11:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_002_MASK          0x00000f00
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_002_SHIFT         8
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_002_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_002_BNM_GPIO_002  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_002_BNM_LED_2     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_002_BNM_DIAG_01   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_002_CLKMON_OUT1   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_002_ALT_TP_OUT_01 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_002_PM_BNM_GPIO_002 5

/* CM_TOP_CTRL :: PIN_MUX_CTRL_0 :: bnm_gpio_001 [07:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_001_MASK          0x000000f0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_001_SHIFT         4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_001_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_001_BNM_GPIO_001  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_001_BNM_LED_1     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_001_CLKMON_OUT0   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_001_ALT_TP_OUT_00 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_0 :: bnm_gpio_000 [03:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_000_MASK          0x0000000f
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_000_SHIFT         0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_000_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_000_BNM_GPIO_000  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_000_BNM_LED_0     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_000_BNM_DIAG_00   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_000_BNM_PICO_3    3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_0_bnm_gpio_000_PM_BNM_GPIO_000 4

/***************************************************************************
 *PIN_MUX_CTRL_1 - Pinmux control register 1
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_CTRL_1 :: bnm_gpio_015 [31:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_MASK          0xf0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_SHIFT         28
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_BNM_GPIO_015  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_ZAR_IF_SDIN   1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_BNM_DIAG_10   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_BNM_EXT_IRQB_2 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_PCM_SDIN      4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_TP_OUT_04     5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_015_PM_BNM_GPIO_015 6

/* CM_TOP_CTRL :: PIN_MUX_CTRL_1 :: bnm_gpio_014 [27:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_MASK          0x0f000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_SHIFT         24
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_BNM_GPIO_014  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_ZAR_IF_SDOUT  1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_BNM_DIAG_09   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_BNM_SPI_M1_SS3B 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_PCM_FS        4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_TP_OUT_03     5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_014_PM_BNM_GPIO_014 6

/* CM_TOP_CTRL :: PIN_MUX_CTRL_1 :: bnm_gpio_013 [23:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_MASK          0x00f00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_SHIFT         20
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_BNM_GPIO_013  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_ZAR_IF_SER_CLK 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_BNM_DIAG_08   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_HVG_MAX_PWM   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_PCM_CLK       4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_TP_OUT_02     5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_013_PM_BNM_GPIO_013 6

/* CM_TOP_CTRL :: PIN_MUX_CTRL_1 :: bnm_gpio_012 [19:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_012_MASK          0x000f0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_012_SHIFT         16
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_012_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_012_BNM_GPIO_012  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_012_BNM_SPI_M1_SS1B 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_012_BNM_DIAG_07   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_012_BNM_PICO_0    3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_012_TP_OUT_01     4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_012_PM_BNM_GPIO_012 5

/* CM_TOP_CTRL :: PIN_MUX_CTRL_1 :: bnm_gpio_011 [15:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_011_MASK          0x0000f000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_011_SHIFT         12
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_011_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_011_BNM_GPIO_011  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_011_BNM_SPI_M1_SS0B 1

/* CM_TOP_CTRL :: PIN_MUX_CTRL_1 :: bnm_gpio_010 [11:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_010_MASK          0x00000f00
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_010_SHIFT         8
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_010_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_010_BNM_GPIO_010  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_010_BNM_SPI_M1_MISO 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_010_PM_BNM_GPIO_010 2

/* CM_TOP_CTRL :: PIN_MUX_CTRL_1 :: bnm_gpio_009 [07:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_009_MASK          0x000000f0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_009_SHIFT         4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_009_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_009_BNM_GPIO_009  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_009_BNM_SPI_M1_MOSI 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_009_ALT_TP_OUT_08 2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_009_PM_BNM_GPIO_009 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_1 :: bnm_gpio_008 [03:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_008_MASK          0x0000000f
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_008_SHIFT         0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_008_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_008_BNM_GPIO_008  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_008_BNM_SPI_M1_SCK 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_008_ALT_TP_OUT_07 2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_1_bnm_gpio_008_PM_BNM_GPIO_008 3

/***************************************************************************
 *PIN_MUX_CTRL_2 - Pinmux control register 2
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_CTRL_2 :: bnm_gpio_023 [31:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_MASK          0xf0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_SHIFT         28
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_BNM_GPIO_023  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_RGMII0_TXD_01 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_BNM_DIAG_18   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_MTSIF_SYNC    3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_PA_SS         4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_ALT_TP_OUT_20 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_023_PM_BNM_GPIO_023 6

/* CM_TOP_CTRL :: PIN_MUX_CTRL_2 :: bnm_gpio_022 [27:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_MASK          0x0f000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_SHIFT         24
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_BNM_GPIO_022  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_RGMII0_TXD_00 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_BNM_DIAG_17   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_MTSIF_DATA0   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_PA_RSTB       4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_ALT_TP_OUT_19 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_022_PM_BNM_GPIO_022 6

/* CM_TOP_CTRL :: PIN_MUX_CTRL_2 :: bnm_gpio_021 [23:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_021_MASK          0x00f00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_021_SHIFT         20
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_021_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_021_BNM_GPIO_021  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_021_RGMII0_TXCTL  1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_021_BNM_DIAG_16   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_021_MTSIF_CLK     3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_021_ALT_TP_OUT_18 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_021_PM_BNM_GPIO_021 5

/* CM_TOP_CTRL :: PIN_MUX_CTRL_2 :: bnm_gpio_020 [19:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_020_MASK          0x000f0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_020_SHIFT         16
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_020_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_020_BNM_GPIO_020  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_020_RGMII0_TX_CLK 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_020_BNM_DIAG_15   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_020_BNM_SPI_M1_SS4B 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_020_ALT_TP_OUT_17 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_020_PM_BNM_GPIO_020 5

/* CM_TOP_CTRL :: PIN_MUX_CTRL_2 :: bnm_gpio_019 [15:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_019_MASK          0x0000f000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_019_SHIFT         12
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_019_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_019_BNM_GPIO_019  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_019_BNM_SPI_M1_SS2B 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_019_BNM_DIAG_14   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_019_ALT_TP_OUT_16 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_019_PM_BNM_GPIO_019 4

/* CM_TOP_CTRL :: PIN_MUX_CTRL_2 :: bnm_gpio_018 [11:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_018_MASK          0x00000f00
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_018_SHIFT         8
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_018_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_018_BNM_GPIO_018  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_018_BNM_UART_TXD_0 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_018_BNM_DIAG_13   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_018_TP_OUT_13     3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_018_PM_BNM_GPIO_018 4

/* CM_TOP_CTRL :: PIN_MUX_CTRL_2 :: bnm_gpio_017 [07:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_017_MASK          0x000000f0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_017_SHIFT         4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_017_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_017_BNM_GPIO_017  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_017_BNM_UART_RXD_0 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_017_BNM_DIAG_12   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_017_TP_OUT_06     3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_017_PM_BNM_GPIO_017 4

/* CM_TOP_CTRL :: PIN_MUX_CTRL_2 :: bnm_gpio_016 [03:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_MASK          0x0000000f
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_SHIFT         0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_BNM_GPIO_016  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_ZAR_IF_ENABLE 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_BNM_DIAG_11   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_TC_VOIP_CLK   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_PCM_SDOUT     4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_TC_TELECOM_CLK 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_TP_OUT_05     6
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_2_bnm_gpio_016_PM_BNM_GPIO_016 7

/***************************************************************************
 *PIN_MUX_CTRL_3 - Pinmux control register 3
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_CTRL_3 :: bnm_gpio_031 [31:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_MASK          0xf0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_SHIFT         28
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_BNM_GPIO_031  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_RGMII0_RXD_03 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_BNM_DIAG_26   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_MTSIF_DATA7   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_BNM_UART_CTS_1 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_PCM_SDOUT     5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_ALT_TP_OUT_28 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_031_PM_BNM_GPIO_031 7

/* CM_TOP_CTRL :: PIN_MUX_CTRL_3 :: bnm_gpio_030 [27:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_MASK          0x0f000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_SHIFT         24
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_BNM_GPIO_030  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_RGMII0_RXD_02 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_BNM_DIAG_25   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_MTSIF_DATA6   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_BNM_UART_RTS_1 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_PCM_SDIN      5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_ALT_TP_OUT_27 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_030_PM_BNM_GPIO_030 7

/* CM_TOP_CTRL :: PIN_MUX_CTRL_3 :: bnm_gpio_029 [23:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_MASK          0x00f00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_SHIFT         20
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_BNM_GPIO_029  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_RGMII0_RXD_01 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_BNM_DIAG_24   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_MTSIF_DATA5   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_BNM_UART_DTR_1 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_PCM_FS        5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_ALT_TP_OUT_26 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_029_PM_BNM_GPIO_029 7

/* CM_TOP_CTRL :: PIN_MUX_CTRL_3 :: bnm_gpio_028 [19:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_MASK          0x000f0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_SHIFT         16
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_BNM_GPIO_028  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_RGMII0_RXD_00 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_BNM_DIAG_23   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_MTSIF_DATA4   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_BNM_UART_DSR_1 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_PCM_CLK       5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_ALT_TP_OUT_25 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_028_PM_BNM_GPIO_028 7

/* CM_TOP_CTRL :: PIN_MUX_CTRL_3 :: bnm_gpio_027 [15:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_MASK          0x0000f000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_SHIFT         12
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_BNM_GPIO_027  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_RGMII0_RXCTL  1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_BNM_DIAG_22   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_MTSIF_DATA3   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_BNM_UART_RI_1 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_BNM_EXT_IRQB_1 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_ALT_TP_OUT_24 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_027_PM_BNM_GPIO_027 7

/* CM_TOP_CTRL :: PIN_MUX_CTRL_3 :: bnm_gpio_026 [11:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_MASK          0x00000f00
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_SHIFT         8
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_BNM_GPIO_026  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_RGMII0_RX_CLK 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_BNM_DIAG_21   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_MTSIF_DATA2   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_PA_EN         4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_ALT_TP_OUT_23 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_026_PM_BNM_GPIO_026 6

/* CM_TOP_CTRL :: PIN_MUX_CTRL_3 :: bnm_gpio_025 [07:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_MASK          0x000000f0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_SHIFT         4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_BNM_GPIO_025  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_RGMII0_TXD_03 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_BNM_DIAG_20   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_MTSIF_VALID   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_PA_MOSI       4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_ALT_TP_OUT_22 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_025_PM_BNM_GPIO_025 6

/* CM_TOP_CTRL :: PIN_MUX_CTRL_3 :: bnm_gpio_024 [03:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_MASK          0x0000000f
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_SHIFT         0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_BNM_GPIO_024  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_RGMII0_TXD_02 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_BNM_DIAG_19   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_MTSIF_DATA1   3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_PA_SCK        4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_ALT_TP_OUT_21 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_3_bnm_gpio_024_PM_BNM_GPIO_024 6

/***************************************************************************
 *PIN_MUX_CTRL_4 - Pinmux control register 4
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_CTRL_4 :: bnm_gpio_039 [31:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_039_MASK          0xf0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_039_SHIFT         28
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_039_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_039_BNM_GPIO_039  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_039_PA_MOSI       1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_039_BNM_DIAG_34   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_039_PM_BNM_GPIO_039 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_4 :: bnm_gpio_038 [27:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_038_MASK          0x0f000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_038_SHIFT         24
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_038_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_038_BNM_GPIO_038  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_038_PA_SCK        1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_038_BNM_DIAG_33   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_038_PM_BNM_GPIO_038 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_4 :: bnm_gpio_037 [23:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_037_MASK          0x00f00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_037_SHIFT         20
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_037_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_037_BNM_GPIO_037  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_037_PA_SS         1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_037_BNM_DIAG_32   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_037_PM_BNM_GPIO_037 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_4 :: bnm_gpio_036 [19:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_036_MASK          0x000f0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_036_SHIFT         16
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_036_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_036_BNM_GPIO_036  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_036_PA_RSTB       1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_036_BNM_DIAG_31   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_036_PM_BNM_GPIO_036 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_4 :: bnm_gpio_035 [15:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_035_MASK          0x0000f000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_035_SHIFT         12
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_035_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_035_BNM_GPIO_035  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_035_CLK_MON_1     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_035_BNM_DIAG_30   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_035_WAN_SIDEBAND1 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_035_BNM_PICO_2    4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_035_PM_BNM_GPIO_035 5

/* CM_TOP_CTRL :: PIN_MUX_CTRL_4 :: bnm_gpio_034 [11:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_MASK          0x00000f00
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_SHIFT         8
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_BNM_GPIO_034  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_CLK_MON_0     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_BNM_DIAG_29   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_WAN_SIDEBAND0 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_BNM_PICO_3    4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_ALT_TP_OUT_31 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_034_PM_BNM_GPIO_034 6

/* CM_TOP_CTRL :: PIN_MUX_CTRL_4 :: bnm_gpio_033 [07:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_MASK          0x000000f0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_SHIFT         4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_BNM_GPIO_033  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_RGMII0_MDC    1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_BNM_DIAG_28   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_MTSIF_ATS_INC 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_BNM_UART_TXD_1 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_BNM_SPI_M1_SS4B 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_ALT_TP_OUT_30 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_033_PM_BNM_GPIO_033 7

/* CM_TOP_CTRL :: PIN_MUX_CTRL_4 :: bnm_gpio_032 [03:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_MASK          0x0000000f
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_SHIFT         0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_BNM_GPIO_032  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_RGMII0_MDIO   1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_BNM_DIAG_27   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_MTSIF_ATS_RST 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_BNM_UART_RXD_1 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_ALT_TP_OUT_29 5
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_4_bnm_gpio_032_PM_BNM_GPIO_032 6

/***************************************************************************
 *PIN_MUX_CTRL_5 - Pinmux control register 5
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_CTRL_5 :: bnm_gpio_047 [31:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_047_MASK          0xf0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_047_SHIFT         28
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_047_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_047_BNM_GPIO_047  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_047_BNM_SPI_S_MISO 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_047_BNM_TBUS_IO_01 2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_047_PM_BNM_GPIO_047 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_5 :: bnm_gpio_046 [27:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_046_MASK          0x0f000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_046_SHIFT         24
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_046_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_046_BNM_GPIO_046  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_046_PM_BNM_GPIO_046 1

/* CM_TOP_CTRL :: PIN_MUX_CTRL_5 :: bnm_gpio_045 [23:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_045_MASK          0x00f00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_045_SHIFT         20
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_045_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_045_BNM_GPIO_045  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_045_BNM_TBUS_IO_00 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_045_BNM_PICO_1    2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_045_PM_BNM_GPIO_045 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_5 :: bnm_gpio_044 [19:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_044_MASK          0x000f0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_044_SHIFT         16
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_044_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_044_BNM_GPIO_044  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_044_DECT_PD_0     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_044_BNM_DIAG_39   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_044_BNM_UART_TXD_2 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_044_PM_BNM_GPIO_044 4

/* CM_TOP_CTRL :: PIN_MUX_CTRL_5 :: bnm_gpio_043 [15:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_043_MASK          0x0000f000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_043_SHIFT         12
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_043_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_043_BNM_GPIO_043  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_043_DECT_PD_1     1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_043_BNM_DIAG_38   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_043_BNM_UART_RXD_2 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_043_PM_BNM_GPIO_043 4

/* CM_TOP_CTRL :: PIN_MUX_CTRL_5 :: bnm_gpio_042 [11:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_042_MASK          0x00000f00
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_042_SHIFT         8
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_042_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_042_BNM_GPIO_042  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_042_BNM_UART_TXD_1 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_042_BNM_DIAG_37   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_042_PM_BNM_GPIO_042 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_5 :: bnm_gpio_041 [07:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_041_MASK          0x000000f0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_041_SHIFT         4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_041_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_041_BNM_GPIO_041  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_041_BNM_UART_RXD_1 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_041_BNM_DIAG_36   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_041_PM_BNM_GPIO_041 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_5 :: bnm_gpio_040 [03:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_040_MASK          0x0000000f
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_040_SHIFT         0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_040_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_040_BNM_GPIO_040  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_040_PA_EN         1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_040_BNM_DIAG_35   2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_5_bnm_gpio_040_PM_BNM_GPIO_040 3

/***************************************************************************
 *PIN_MUX_CTRL_6 - Pinmux control register 6
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_CTRL_6 :: bnm_sgpio_05 [31:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_05_MASK          0xf0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_05_SHIFT         28
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_05_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_05_BNM_SGPIO_05  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_05_BNM_BSC_M2_SDA 1

/* CM_TOP_CTRL :: PIN_MUX_CTRL_6 :: bnm_sgpio_04 [27:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_04_MASK          0x0f000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_04_SHIFT         24
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_04_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_04_BNM_SGPIO_04  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_04_BNM_BSC_M2_SCL 1

/* CM_TOP_CTRL :: PIN_MUX_CTRL_6 :: bnm_sgpio_03 [23:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_03_MASK          0x00f00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_03_SHIFT         20
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_03_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_03_BNM_SGPIO_03  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_03_BNM_BSC_M1_SDA 1

/* CM_TOP_CTRL :: PIN_MUX_CTRL_6 :: bnm_sgpio_02 [19:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_02_MASK          0x000f0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_02_SHIFT         16
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_02_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_02_BNM_SGPIO_02  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_02_BNM_BSC_M1_SCL 1

/* CM_TOP_CTRL :: PIN_MUX_CTRL_6 :: bnm_sgpio_01 [15:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_01_MASK          0x0000f000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_01_SHIFT         12
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_01_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_01_BNM_SGPIO_01  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_01_BNM_BSC_M0_SDA 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_01_PA_SDA        2

/* CM_TOP_CTRL :: PIN_MUX_CTRL_6 :: bnm_sgpio_00 [11:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_00_MASK          0x00000f00
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_00_SHIFT         8
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_00_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_00_BNM_SGPIO_00  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_00_BNM_BSC_M0_SCL 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_00_PA_SCL        2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_sgpio_00_BNM_SYS_IIRQ_B 3

/* CM_TOP_CTRL :: PIN_MUX_CTRL_6 :: bnm_gpio_049 [07:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_049_MASK          0x000000f0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_049_SHIFT         4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_049_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_049_BNM_GPIO_049  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_049_BNM_EXT_IRQB_0 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_049_BNM_PICO_0    2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_049_BNM_TBUS_IO_02 3
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_049_PM_BNM_GPIO_049 4

/* CM_TOP_CTRL :: PIN_MUX_CTRL_6 :: bnm_gpio_048 [03:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_048_MASK          0x0000000f
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_048_SHIFT         0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_048_DEFAULT       0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_048_BNM_GPIO_048  0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_048_BNM_SPI_S_MOSI 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_048_BNM_TBUS_IO_03 2
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_6_bnm_gpio_048_PM_BNM_GPIO_048 3

/***************************************************************************
 *PIN_MUX_CTRL_7 - Pinmux control register 7
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_CTRL_7 :: reserved0 [31:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_reserved0_MASK             0xffffff00
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_reserved0_SHIFT            8

/* CM_TOP_CTRL :: PIN_MUX_CTRL_7 :: bnm_spi_s_ssb [07:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_ssb_MASK         0x000000f0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_ssb_SHIFT        4
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_ssb_DEFAULT      0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_ssb_BNM_SPI_S_SSB 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_ssb_BNM_TBUS_REQ 1

/* CM_TOP_CTRL :: PIN_MUX_CTRL_7 :: bnm_spi_s_sck [03:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_sck_MASK         0x0000000f
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_sck_SHIFT        0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_sck_DEFAULT      0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_sck_BNM_SPI_S_SCK 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_CTRL_7_bnm_spi_s_sck_BNM_TBUS_CLK 1

/***************************************************************************
 *PIN_MUX_PAD_CTRL_0 - Pad pull-up/pull-down control register 0
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: spare_pad_ctrl_0 [31:30] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_MASK  0xc0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_SHIFT 30
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_DEFAULT 0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: bnm_gpio_000_pad_ctrl [29:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_bnm_gpio_000_pad_ctrl_MASK 0x30000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_bnm_gpio_000_pad_ctrl_SHIFT 28
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_bnm_gpio_000_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_bnm_gpio_000_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_bnm_gpio_000_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_bnm_gpio_000_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: reserved0 [27:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_MASK         0x0fffffff
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_SHIFT        0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_1 - Pad pull-up/pull-down control register 1
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: spare_pad_ctrl_1 [31:30] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_MASK  0xc0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_SHIFT 30
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_DEFAULT 0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_015_pad_ctrl [29:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_015_pad_ctrl_MASK 0x30000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_015_pad_ctrl_SHIFT 28
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_015_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_015_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_015_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_015_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_014_pad_ctrl [27:26] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_014_pad_ctrl_MASK 0x0c000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_014_pad_ctrl_SHIFT 26
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_014_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_014_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_014_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_014_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_013_pad_ctrl [25:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_013_pad_ctrl_MASK 0x03000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_013_pad_ctrl_SHIFT 24
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_013_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_013_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_013_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_013_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_012_pad_ctrl [23:22] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_012_pad_ctrl_MASK 0x00c00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_012_pad_ctrl_SHIFT 22
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_012_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_012_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_012_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_012_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: reserved0 [21:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_reserved0_MASK         0x00300000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_reserved0_SHIFT        20

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_010_pad_ctrl [19:18] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_010_pad_ctrl_MASK 0x000c0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_010_pad_ctrl_SHIFT 18
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_010_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_010_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_010_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_010_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_009_pad_ctrl [17:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_009_pad_ctrl_MASK 0x00030000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_009_pad_ctrl_SHIFT 16
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_009_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_009_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_009_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_009_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_008_pad_ctrl [15:14] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_008_pad_ctrl_MASK 0x0000c000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_008_pad_ctrl_SHIFT 14
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_008_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_008_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_008_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_008_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_007_pad_ctrl [13:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_007_pad_ctrl_MASK 0x00003000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_007_pad_ctrl_SHIFT 12
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_007_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_007_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_007_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_007_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_006_pad_ctrl [11:10] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_006_pad_ctrl_MASK 0x00000c00
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_006_pad_ctrl_SHIFT 10
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_006_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_006_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_006_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_006_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_005_pad_ctrl [09:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_005_pad_ctrl_MASK 0x00000300
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_005_pad_ctrl_SHIFT 8
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_005_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_005_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_005_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_005_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_004_pad_ctrl [07:06] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_004_pad_ctrl_MASK 0x000000c0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_004_pad_ctrl_SHIFT 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_004_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_004_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_004_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_004_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_003_pad_ctrl [05:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_003_pad_ctrl_MASK 0x00000030
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_003_pad_ctrl_SHIFT 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_003_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_003_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_003_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_003_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: bnm_gpio_002_pad_ctrl [03:02] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_002_pad_ctrl_MASK 0x0000000c
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_002_pad_ctrl_SHIFT 2
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_002_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_002_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_002_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_bnm_gpio_002_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: reserved1 [01:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_reserved1_MASK         0x00000003
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_1_reserved1_SHIFT        0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_2 - Pad pull-up/pull-down control register 2
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: spare_pad_ctrl_2 [31:30] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_MASK  0xc0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_SHIFT 30
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_DEFAULT 0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_030_pad_ctrl [29:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_030_pad_ctrl_MASK 0x30000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_030_pad_ctrl_SHIFT 28
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_030_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_030_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_030_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_030_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_029_pad_ctrl [27:26] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_029_pad_ctrl_MASK 0x0c000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_029_pad_ctrl_SHIFT 26
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_029_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_029_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_029_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_029_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_028_pad_ctrl [25:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_028_pad_ctrl_MASK 0x03000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_028_pad_ctrl_SHIFT 24
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_028_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_028_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_028_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_028_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_027_pad_ctrl [23:22] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_027_pad_ctrl_MASK 0x00c00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_027_pad_ctrl_SHIFT 22
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_027_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_027_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_027_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_027_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_026_pad_ctrl [21:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_026_pad_ctrl_MASK 0x00300000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_026_pad_ctrl_SHIFT 20
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_026_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_026_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_026_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_026_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_025_pad_ctrl [19:18] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_025_pad_ctrl_MASK 0x000c0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_025_pad_ctrl_SHIFT 18
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_025_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_025_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_025_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_025_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_024_pad_ctrl [17:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_024_pad_ctrl_MASK 0x00030000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_024_pad_ctrl_SHIFT 16
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_024_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_024_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_024_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_024_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_023_pad_ctrl [15:14] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_023_pad_ctrl_MASK 0x0000c000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_023_pad_ctrl_SHIFT 14
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_023_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_023_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_023_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_023_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_022_pad_ctrl [13:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_022_pad_ctrl_MASK 0x00003000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_022_pad_ctrl_SHIFT 12
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_022_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_022_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_022_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_022_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_021_pad_ctrl [11:10] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_021_pad_ctrl_MASK 0x00000c00
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_021_pad_ctrl_SHIFT 10
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_021_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_021_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_021_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_021_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_020_pad_ctrl [09:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_020_pad_ctrl_MASK 0x00000300
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_020_pad_ctrl_SHIFT 8
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_020_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_020_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_020_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_020_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_019_pad_ctrl [07:06] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_019_pad_ctrl_MASK 0x000000c0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_019_pad_ctrl_SHIFT 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_019_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_019_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_019_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_019_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_018_pad_ctrl [05:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_018_pad_ctrl_MASK 0x00000030
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_018_pad_ctrl_SHIFT 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_018_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_018_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_018_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_018_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_017_pad_ctrl [03:02] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_017_pad_ctrl_MASK 0x0000000c
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_017_pad_ctrl_SHIFT 2
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_017_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_017_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_017_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_017_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: bnm_gpio_016_pad_ctrl [01:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_016_pad_ctrl_MASK 0x00000003
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_016_pad_ctrl_SHIFT 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_016_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_016_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_016_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_2_bnm_gpio_016_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_3 - Pad pull-up/pull-down control register 3
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: spare_pad_ctrl_3 [31:30] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_MASK  0xc0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_SHIFT 30
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_DEFAULT 0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_045_pad_ctrl [29:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_045_pad_ctrl_MASK 0x30000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_045_pad_ctrl_SHIFT 28
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_045_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_045_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_045_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_045_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_044_pad_ctrl [27:26] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_044_pad_ctrl_MASK 0x0c000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_044_pad_ctrl_SHIFT 26
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_044_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_044_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_044_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_044_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_043_pad_ctrl [25:24] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_043_pad_ctrl_MASK 0x03000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_043_pad_ctrl_SHIFT 24
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_043_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_043_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_043_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_043_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_042_pad_ctrl [23:22] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_042_pad_ctrl_MASK 0x00c00000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_042_pad_ctrl_SHIFT 22
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_042_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_042_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_042_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_042_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_041_pad_ctrl [21:20] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_041_pad_ctrl_MASK 0x00300000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_041_pad_ctrl_SHIFT 20
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_041_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_041_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_041_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_041_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_040_pad_ctrl [19:18] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_040_pad_ctrl_MASK 0x000c0000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_040_pad_ctrl_SHIFT 18
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_040_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_040_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_040_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_040_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_039_pad_ctrl [17:16] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_039_pad_ctrl_MASK 0x00030000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_039_pad_ctrl_SHIFT 16
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_039_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_039_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_039_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_039_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_038_pad_ctrl [15:14] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_038_pad_ctrl_MASK 0x0000c000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_038_pad_ctrl_SHIFT 14
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_038_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_038_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_038_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_038_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_037_pad_ctrl [13:12] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_037_pad_ctrl_MASK 0x00003000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_037_pad_ctrl_SHIFT 12
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_037_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_037_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_037_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_037_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_036_pad_ctrl [11:10] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_036_pad_ctrl_MASK 0x00000c00
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_036_pad_ctrl_SHIFT 10
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_036_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_036_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_036_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_036_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_035_pad_ctrl [09:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_035_pad_ctrl_MASK 0x00000300
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_035_pad_ctrl_SHIFT 8
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_035_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_035_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_035_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_035_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_034_pad_ctrl [07:06] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_034_pad_ctrl_MASK 0x000000c0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_034_pad_ctrl_SHIFT 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_034_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_034_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_034_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_034_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_033_pad_ctrl [05:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_033_pad_ctrl_MASK 0x00000030
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_033_pad_ctrl_SHIFT 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_033_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_033_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_033_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_033_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_032_pad_ctrl [03:02] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_032_pad_ctrl_MASK 0x0000000c
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_032_pad_ctrl_SHIFT 2
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_032_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_032_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_032_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_032_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: bnm_gpio_031_pad_ctrl [01:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_031_pad_ctrl_MASK 0x00000003
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_031_pad_ctrl_SHIFT 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_031_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_031_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_031_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_3_bnm_gpio_031_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_4 - Pad pull-up/pull-down control register 4
 ***************************************************************************/
/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: reserved0 [31:28] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved0_MASK         0xf0000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved0_SHIFT        28

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: spare_pad_ctrl_4 [27:26] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_MASK  0x0c000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_SHIFT 26
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_DEFAULT 0x00000000
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: reserved1 [25:08] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved1_MASK         0x03ffff00
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved1_SHIFT        8

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: bnm_gpio_049_pad_ctrl [07:06] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_049_pad_ctrl_MASK 0x000000c0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_049_pad_ctrl_SHIFT 6
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_049_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_049_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_049_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_049_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: bnm_gpio_048_pad_ctrl [05:04] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_048_pad_ctrl_MASK 0x00000030
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_048_pad_ctrl_SHIFT 4
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_048_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_048_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_048_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_048_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: bnm_gpio_047_pad_ctrl [03:02] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_047_pad_ctrl_MASK 0x0000000c
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_047_pad_ctrl_SHIFT 2
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_047_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_047_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_047_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_047_pad_ctrl_PULL_UP 2

/* CM_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: bnm_gpio_046_pad_ctrl [01:00] */
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_046_pad_ctrl_MASK 0x00000003
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_046_pad_ctrl_SHIFT 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_046_pad_ctrl_DEFAULT 0x00000001
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_046_pad_ctrl_PULL_NONE 0
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_046_pad_ctrl_PULL_DOWN 1
#define BCHP_CM_TOP_CTRL_PIN_MUX_PAD_CTRL_4_bnm_gpio_046_pad_ctrl_PULL_UP 2

/***************************************************************************
 *BYP_CLK_UNSELECT_0 - Bypass clock unselect register 0
 ***************************************************************************/
/* CM_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: reserved0 [31:03] */
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_MASK         0xfffffff8
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_SHIFT        3

/* CM_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_hs_lft_clk [02:02] */
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_hs_lft_clk_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_hs_lft_clk_SHIFT 2
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_hs_lft_clk_DEFAULT 0x00000000

/* CM_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_bnm_gpio_046 [01:01] */
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_bnm_gpio_046_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_bnm_gpio_046_SHIFT 1
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_bnm_gpio_046_DEFAULT 0x00000000

/* CM_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_bnm_gpio_010 [00:00] */
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_bnm_gpio_010_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_bnm_gpio_010_SHIFT 0
#define BCHP_CM_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_bnm_gpio_010_DEFAULT 0x00000000

/***************************************************************************
 *RESET_CTRL - Reset control
 ***************************************************************************/
/* CM_TOP_CTRL :: RESET_CTRL :: reserved0 [31:01] */
#define BCHP_CM_TOP_CTRL_RESET_CTRL_reserved0_MASK                 0xfffffffe
#define BCHP_CM_TOP_CTRL_RESET_CTRL_reserved0_SHIFT                1

/* CM_TOP_CTRL :: RESET_CTRL :: clear_reset_history [00:00] */
#define BCHP_CM_TOP_CTRL_RESET_CTRL_clear_reset_history_MASK       0x00000001
#define BCHP_CM_TOP_CTRL_RESET_CTRL_clear_reset_history_SHIFT      0
#define BCHP_CM_TOP_CTRL_RESET_CTRL_clear_reset_history_DEFAULT    0x00000000

/***************************************************************************
 *RESET_SOURCE_ENABLE - Reset source enable
 ***************************************************************************/
/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: reserved0 [31:10] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_reserved0_MASK        0xfffffc00
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_reserved0_SHIFT       10

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_1_en_lock [09:09] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_MASK 0x00000200
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_SHIFT 9
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_DEFAULT 0x00000000

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_1_enable [08:08] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_MASK 0x00000100
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_SHIFT 8
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_DEFAULT 0x00000001

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_0_en_lock [07:07] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_MASK 0x00000080
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_SHIFT 7
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_DEFAULT 0x00000000

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_0_enable [06:06] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_MASK 0x00000040
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_SHIFT 6
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_1_en_lock [05:05] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_MASK 0x00000020
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_SHIFT 5
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_DEFAULT 0x00000000

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_1_enable [04:04] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_MASK 0x00000010
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_SHIFT 4
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_DEFAULT 0x00000001

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_0_en_lock [03:03] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_SHIFT 3
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_DEFAULT 0x00000000

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_0_enable [02:02] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_SHIFT 2
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_DEFAULT 0x00000000

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: sw_master_reset_en_lock [01:01] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_SHIFT 1
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_DEFAULT 0x00000000

/* CM_TOP_CTRL :: RESET_SOURCE_ENABLE :: sw_master_reset_enable [00:00] */
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_SHIFT 0
#define BCHP_CM_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_DEFAULT 0x00000000

/***************************************************************************
 *SW_MASTER_RESET - Software master reset
 ***************************************************************************/
/* CM_TOP_CTRL :: SW_MASTER_RESET :: reserved0 [31:01] */
#define BCHP_CM_TOP_CTRL_SW_MASTER_RESET_reserved0_MASK            0xfffffffe
#define BCHP_CM_TOP_CTRL_SW_MASTER_RESET_reserved0_SHIFT           1

/* CM_TOP_CTRL :: SW_MASTER_RESET :: chip_master_reset [00:00] */
#define BCHP_CM_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_MASK    0x00000001
#define BCHP_CM_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_SHIFT   0
#define BCHP_CM_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_DEFAULT 0x00000000

/***************************************************************************
 *HW_RESET_EXTENSION - Hardware reset extension
 ***************************************************************************/
/* CM_TOP_CTRL :: HW_RESET_EXTENSION :: reserved0 [31:29] */
#define BCHP_CM_TOP_CTRL_HW_RESET_EXTENSION_reserved0_MASK         0xe0000000
#define BCHP_CM_TOP_CTRL_HW_RESET_EXTENSION_reserved0_SHIFT        29

/* CM_TOP_CTRL :: HW_RESET_EXTENSION :: hw_reset_extension [28:00] */
#define BCHP_CM_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_MASK 0x1fffffff
#define BCHP_CM_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_SHIFT 0
#define BCHP_CM_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_DEFAULT 0x00000000

/***************************************************************************
 *RESET_MONITOR - Reset Monitor
 ***************************************************************************/
/* CM_TOP_CTRL :: RESET_MONITOR :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_RESET_MONITOR_reserved0_MASK              0xfffffffc
#define BCHP_CM_TOP_CTRL_RESET_MONITOR_reserved0_SHIFT             2

/* CM_TOP_CTRL :: RESET_MONITOR :: hold_cpu_in_reset_monitor [01:01] */
#define BCHP_CM_TOP_CTRL_RESET_MONITOR_hold_cpu_in_reset_monitor_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_RESET_MONITOR_hold_cpu_in_reset_monitor_SHIFT 1

/* CM_TOP_CTRL :: RESET_MONITOR :: front_panel_reset_monitor [00:00] */
#define BCHP_CM_TOP_CTRL_RESET_MONITOR_front_panel_reset_monitor_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_RESET_MONITOR_front_panel_reset_monitor_SHIFT 0

/***************************************************************************
 *RESET_HISTORY - Reset history
 ***************************************************************************/
/* CM_TOP_CTRL :: RESET_HISTORY :: reserved0 [31:29] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_reserved0_MASK              0xe0000000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_reserved0_SHIFT             29

/* CM_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset_1 [28:28] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_1_MASK 0x10000000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_1_SHIFT 28

/* CM_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset_0 [27:27] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_0_MASK 0x08000000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_0_SHIFT 27

/* CM_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset_1 [26:26] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_1_MASK  0x04000000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_1_SHIFT 26

/* CM_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset_0 [25:25] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_0_MASK  0x02000000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_0_SHIFT 25

/* CM_TOP_CTRL :: RESET_HISTORY :: scpu_ejtag_reset [24:24] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_scpu_ejtag_reset_MASK       0x01000000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_scpu_ejtag_reset_SHIFT      24

/* CM_TOP_CTRL :: RESET_HISTORY :: rg_cpu_ejtag_reset [23:23] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_rg_cpu_ejtag_reset_MASK     0x00800000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_rg_cpu_ejtag_reset_SHIFT    23

/* CM_TOP_CTRL :: RESET_HISTORY :: cm_cpu_ejtag_reset [22:22] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_cpu_ejtag_reset_MASK     0x00400000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_cpu_ejtag_reset_SHIFT    22

/* CM_TOP_CTRL :: RESET_HISTORY :: host_cpu_ejtag_reset [21:21] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_host_cpu_ejtag_reset_MASK   0x00200000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_host_cpu_ejtag_reset_SHIFT  21

/* CM_TOP_CTRL :: RESET_HISTORY :: powerloss_reset [20:20] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_powerloss_reset_MASK        0x00100000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_powerloss_reset_SHIFT       20

/* CM_TOP_CTRL :: RESET_HISTORY :: cm_overvoltage_1_reset [19:19] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_overvoltage_1_reset_MASK 0x00080000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_overvoltage_1_reset_SHIFT 19

/* CM_TOP_CTRL :: RESET_HISTORY :: cm_undervoltage_1_reset [18:18] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_undervoltage_1_reset_MASK 0x00040000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_undervoltage_1_reset_SHIFT 18

/* CM_TOP_CTRL :: RESET_HISTORY :: cm_undervoltage_0_reset [17:17] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_undervoltage_0_reset_MASK 0x00020000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_undervoltage_0_reset_SHIFT 17

/* CM_TOP_CTRL :: RESET_HISTORY :: overvoltage_1_reset [16:16] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_overvoltage_1_reset_MASK    0x00010000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_overvoltage_1_reset_SHIFT   16

/* CM_TOP_CTRL :: RESET_HISTORY :: undervoltage_1_reset [15:15] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_undervoltage_1_reset_MASK   0x00008000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_undervoltage_1_reset_SHIFT  15

/* CM_TOP_CTRL :: RESET_HISTORY :: undervoltage_0_reset [14:14] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_undervoltage_0_reset_MASK   0x00004000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_undervoltage_0_reset_SHIFT  14

/* CM_TOP_CTRL :: RESET_HISTORY :: cm_overtemp_reset [13:13] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_overtemp_reset_MASK      0x00002000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_overtemp_reset_SHIFT     13

/* CM_TOP_CTRL :: RESET_HISTORY :: overtemp_reset [12:12] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_overtemp_reset_MASK         0x00001000
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_overtemp_reset_SHIFT        12

/* CM_TOP_CTRL :: RESET_HISTORY :: security_master_reset [11:11] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_security_master_reset_MASK  0x00000800
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_security_master_reset_SHIFT 11

/* CM_TOP_CTRL :: RESET_HISTORY :: aux_software_master_reset [10:10] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_software_master_reset_MASK 0x00000400
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_aux_software_master_reset_SHIFT 10

/* CM_TOP_CTRL :: RESET_HISTORY :: software_master_reset [09:09] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_software_master_reset_MASK  0x00000200
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_software_master_reset_SHIFT 9

/* CM_TOP_CTRL :: RESET_HISTORY :: reserved_for_padding1 [08:08] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_reserved_for_padding1_MASK  0x00000100
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_reserved_for_padding1_SHIFT 8

/* CM_TOP_CTRL :: RESET_HISTORY :: pcie_1_hot_boot_reset [07:07] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_pcie_1_hot_boot_reset_MASK  0x00000080
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_pcie_1_hot_boot_reset_SHIFT 7

/* CM_TOP_CTRL :: RESET_HISTORY :: pcie_0_hot_boot_reset [06:06] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_pcie_0_hot_boot_reset_MASK  0x00000040
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_pcie_0_hot_boot_reset_SHIFT 6

/* CM_TOP_CTRL :: RESET_HISTORY :: rg_watchdog_timer_reset [05:05] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_rg_watchdog_timer_reset_MASK 0x00000020
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_rg_watchdog_timer_reset_SHIFT 5

/* CM_TOP_CTRL :: RESET_HISTORY :: cm_watchdog_timer_reset [04:04] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_watchdog_timer_reset_MASK 0x00000010
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_cm_watchdog_timer_reset_SHIFT 4

/* CM_TOP_CTRL :: RESET_HISTORY :: host_watchdog_timer_reset [03:03] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_host_watchdog_timer_reset_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_host_watchdog_timer_reset_SHIFT 3

/* CM_TOP_CTRL :: RESET_HISTORY :: front_panel_4sec_reset [02:02] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_SHIFT 2

/* CM_TOP_CTRL :: RESET_HISTORY :: main_chip_reset_input [01:01] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_MASK  0x00000002
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_SHIFT 1

/* CM_TOP_CTRL :: RESET_HISTORY :: power_on_reset [00:00] */
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_power_on_reset_MASK         0x00000001
#define BCHP_CM_TOP_CTRL_RESET_HISTORY_power_on_reset_SHIFT        0

/***************************************************************************
 *SW_INIT_0_SET - Software init 0 set
 ***************************************************************************/
/* CM_TOP_CTRL :: SW_INIT_0_SET :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_reserved0_MASK              0xfffffff0
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_reserved0_SHIFT             4

/* CM_TOP_CTRL :: SW_INIT_0_SET :: vip_sw_init [03:03] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_vip_sw_init_MASK            0x00000008
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_vip_sw_init_SHIFT           3
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_vip_sw_init_DEFAULT         0x00000000

/* CM_TOP_CTRL :: SW_INIT_0_SET :: ext_sys_sw_init [02:02] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_MASK        0x00000004
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_SHIFT       2
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_DEFAULT     0x00000000

/* CM_TOP_CTRL :: SW_INIT_0_SET :: cpu_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_MASK            0x00000002
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_SHIFT           1
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_DEFAULT         0x00000000

/* CM_TOP_CTRL :: SW_INIT_0_SET :: cm_sys_ctrl_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_cm_sys_ctrl_sw_init_MASK    0x00000001
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_cm_sys_ctrl_sw_init_SHIFT   0
#define BCHP_CM_TOP_CTRL_SW_INIT_0_SET_cm_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_0_CLEAR - Software init 0 clear
 ***************************************************************************/
/* CM_TOP_CTRL :: SW_INIT_0_CLEAR :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_reserved0_MASK            0xfffffff0
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_reserved0_SHIFT           4

/* CM_TOP_CTRL :: SW_INIT_0_CLEAR :: vip_sw_init [03:03] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_vip_sw_init_MASK          0x00000008
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_vip_sw_init_SHIFT         3
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_vip_sw_init_DEFAULT       0x00000000

/* CM_TOP_CTRL :: SW_INIT_0_CLEAR :: ext_sys_sw_init [02:02] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_MASK      0x00000004
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_SHIFT     2
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_DEFAULT   0x00000000

/* CM_TOP_CTRL :: SW_INIT_0_CLEAR :: cpu_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_MASK          0x00000002
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_SHIFT         1
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_DEFAULT       0x00000000

/* CM_TOP_CTRL :: SW_INIT_0_CLEAR :: cm_sys_ctrl_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_cm_sys_ctrl_sw_init_MASK  0x00000001
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_cm_sys_ctrl_sw_init_SHIFT 0
#define BCHP_CM_TOP_CTRL_SW_INIT_0_CLEAR_cm_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_0_STATUS - Software init 0 status
 ***************************************************************************/
/* CM_TOP_CTRL :: SW_INIT_0_STATUS :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_reserved0_MASK           0xfffffff0
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_reserved0_SHIFT          4

/* CM_TOP_CTRL :: SW_INIT_0_STATUS :: vip_sw_init [03:03] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_vip_sw_init_MASK         0x00000008
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_vip_sw_init_SHIFT        3
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_vip_sw_init_DEFAULT      0x00000001

/* CM_TOP_CTRL :: SW_INIT_0_STATUS :: ext_sys_sw_init [02:02] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_ext_sys_sw_init_MASK     0x00000004
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_ext_sys_sw_init_SHIFT    2
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_ext_sys_sw_init_DEFAULT  0x00000001

/* CM_TOP_CTRL :: SW_INIT_0_STATUS :: cpu_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_cpu_sw_init_MASK         0x00000002
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_cpu_sw_init_SHIFT        1
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_cpu_sw_init_DEFAULT      0x00000001

/* CM_TOP_CTRL :: SW_INIT_0_STATUS :: cm_sys_ctrl_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_cm_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_cm_sys_ctrl_sw_init_SHIFT 0
#define BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS_cm_sys_ctrl_sw_init_DEFAULT 0x00000001

/***************************************************************************
 *SEC_SW_INIT_0_MONITOR - Security software init 0 monitor
 ***************************************************************************/
/* CM_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_reserved0_MASK      0xfffffff0
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_reserved0_SHIFT     4

/* CM_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: vip_sw_init [03:03] */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_vip_sw_init_MASK    0x00000008
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_vip_sw_init_SHIFT   3

/* CM_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* CM_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cpu_sw_init_MASK    0x00000002
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT   1

/* CM_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: cm_sys_ctrl_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cm_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cm_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *TEST_CONFIG_SW_INIT_0_MONITOR - Test configuration software init 0 monitor
 ***************************************************************************/
/* CM_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_reserved0_MASK 0xfffffff0
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_reserved0_SHIFT 4

/* CM_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: vip_sw_init [03:03] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_vip_sw_init_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_vip_sw_init_SHIFT 3

/* CM_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* CM_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cpu_sw_init_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT 1

/* CM_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: cm_sys_ctrl_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cm_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cm_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *FINAL_SW_INIT_0_MONITOR - Final software init 0 monitor
 ***************************************************************************/
/* CM_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_reserved0_MASK    0xfffffff0
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_reserved0_SHIFT   4

/* CM_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: vip_sw_init [03:03] */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_vip_sw_init_MASK  0x00000008
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_vip_sw_init_SHIFT 3

/* CM_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* CM_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cpu_sw_init_MASK  0x00000002
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT 1

/* CM_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: cm_sys_ctrl_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cm_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cm_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *SW_INIT_1_SET - Software init 1 set
 ***************************************************************************/
/* CM_TOP_CTRL :: SW_INIT_1_SET :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_SET_reserved0_MASK              0xfffffffc
#define BCHP_CM_TOP_CTRL_SW_INIT_1_SET_reserved0_SHIFT             2

/* CM_TOP_CTRL :: SW_INIT_1_SET :: spare1_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_MASK         0x00000002
#define BCHP_CM_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_SHIFT        1
#define BCHP_CM_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_DEFAULT      0x00000000

/* CM_TOP_CTRL :: SW_INIT_1_SET :: spare0_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_MASK         0x00000001
#define BCHP_CM_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_SHIFT        0
#define BCHP_CM_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_DEFAULT      0x00000000

/***************************************************************************
 *SW_INIT_1_CLEAR - Software init 1 clear
 ***************************************************************************/
/* CM_TOP_CTRL :: SW_INIT_1_CLEAR :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_CLEAR_reserved0_MASK            0xfffffffc
#define BCHP_CM_TOP_CTRL_SW_INIT_1_CLEAR_reserved0_SHIFT           2

/* CM_TOP_CTRL :: SW_INIT_1_CLEAR :: spare1_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_MASK       0x00000002
#define BCHP_CM_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_SHIFT      1
#define BCHP_CM_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_DEFAULT    0x00000000

/* CM_TOP_CTRL :: SW_INIT_1_CLEAR :: spare0_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_MASK       0x00000001
#define BCHP_CM_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_SHIFT      0
#define BCHP_CM_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_DEFAULT    0x00000000

/***************************************************************************
 *SW_INIT_1_STATUS - Software init 1 status
 ***************************************************************************/
/* CM_TOP_CTRL :: SW_INIT_1_STATUS :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS_reserved0_SHIFT          2

/* CM_TOP_CTRL :: SW_INIT_1_STATUS :: spare1_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_MASK      0x00000002
#define BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_SHIFT     1
#define BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_DEFAULT   0x00000001

/* CM_TOP_CTRL :: SW_INIT_1_STATUS :: spare0_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_MASK      0x00000001
#define BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_SHIFT     0
#define BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_DEFAULT   0x00000000

/***************************************************************************
 *SEC_SW_INIT_1_MONITOR - Security software init 1 monitor
 ***************************************************************************/
/* CM_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_1_MONITOR_reserved0_MASK      0xfffffffc
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_1_MONITOR_reserved0_SHIFT     2

/* CM_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: spare1_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 1

/* CM_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: spare0_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 0

/***************************************************************************
 *TEST_CONFIG_SW_INIT_1_MONITOR - Test configuration software init 1 monitor
 ***************************************************************************/
/* CM_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_reserved0_MASK 0xfffffffc
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_reserved0_SHIFT 2

/* CM_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: spare1_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 1

/* CM_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: spare0_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 0

/***************************************************************************
 *FINAL_SW_INIT_1_MONITOR - Final software init 1 monitor
 ***************************************************************************/
/* CM_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_reserved0_MASK    0xfffffffc
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_reserved0_SHIFT   2

/* CM_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: spare1_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 1

/* CM_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: spare0_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 0

/***************************************************************************
 *SW_INIT_ONE_SHOT_TRIGGER - Software init one-shot trigger
 ***************************************************************************/
/* CM_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_reserved0_MASK   0xfffffffc
#define BCHP_CM_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_reserved0_SHIFT  2

/* CM_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: trigger_one_shot_1 [01:01] */
#define BCHP_CM_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_SHIFT 1
#define BCHP_CM_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_DEFAULT 0x00000000

/* CM_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: trigger_one_shot_0 [00:00] */
#define BCHP_CM_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_SHIFT 0
#define BCHP_CM_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_WIDTH - One-shot 0 width
 ***************************************************************************/
/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_WIDTH :: reserved0 [31:28] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_reserved0_MASK   0xf0000000
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_reserved0_SHIFT  28

/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_WIDTH :: one_shot_0_width [27:00] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_MASK 0x0fffffff
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_SHIFT 0
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_0_MASK - One-shot 0 mask for software init 0
 ***************************************************************************/
/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_reserved0_MASK  0xfffffff0
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_reserved0_SHIFT 4

/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: vip_sw_init [03:03] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vip_sw_init_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vip_sw_init_SHIFT 3
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vip_sw_init_DEFAULT 0x00000000

/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ext_sys_sw_init [02:02] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_SHIFT 2
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_DEFAULT 0x00000001

/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: cpu_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_SHIFT 1
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_DEFAULT 0x00000000

/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: cm_sys_ctrl_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cm_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cm_sys_ctrl_sw_init_SHIFT 0
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cm_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_1_MASK - One-shot 0 mask for software init 1
 ***************************************************************************/
/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_reserved0_MASK  0xfffffffc
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_reserved0_SHIFT 2

/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: spare1_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_SHIFT 1
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_DEFAULT 0x00000000

/* CM_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: spare0_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_SHIFT 0
#define BCHP_CM_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_WIDTH - One-shot 1 width
 ***************************************************************************/
/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_WIDTH :: reserved0 [31:28] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_reserved0_MASK   0xf0000000
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_reserved0_SHIFT  28

/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_WIDTH :: one_shot_1_width [27:00] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_MASK 0x0fffffff
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_SHIFT 0
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_0_MASK - One-shot 1 mask for software init 0
 ***************************************************************************/
/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_reserved0_MASK  0xfffffff0
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_reserved0_SHIFT 4

/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: vip_sw_init [03:03] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vip_sw_init_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vip_sw_init_SHIFT 3
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vip_sw_init_DEFAULT 0x00000000

/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ext_sys_sw_init [02:02] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_SHIFT 2
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_DEFAULT 0x00000000

/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: cpu_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_SHIFT 1
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_DEFAULT 0x00000001

/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: cm_sys_ctrl_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cm_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cm_sys_ctrl_sw_init_SHIFT 0
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cm_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_1_MASK - One-shot 1 mask for software init 1
 ***************************************************************************/
/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: reserved0 [31:02] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_reserved0_MASK  0xfffffffc
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_reserved0_SHIFT 2

/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: spare1_sw_init [01:01] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_SHIFT 1
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_DEFAULT 0x00000000

/* CM_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: spare0_sw_init [00:00] */
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_SHIFT 0
#define BCHP_CM_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *UNCLEARED_SCRATCH - Scratch register
 ***************************************************************************/
/* CM_TOP_CTRL :: UNCLEARED_SCRATCH :: uncleared_scratch [31:00] */
#define BCHP_CM_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_MASK  0xffffffff
#define BCHP_CM_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_SHIFT 0
#define BCHP_CM_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_DEFAULT 0x00000000

/***************************************************************************
 *TEST_CONFIGURATION - Test configuration
 ***************************************************************************/
/* CM_TOP_CTRL :: TEST_CONFIGURATION :: reserved0 [31:04] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIGURATION_reserved0_MASK         0xfffffff0
#define BCHP_CM_TOP_CTRL_TEST_CONFIGURATION_reserved0_SHIFT        4

/* CM_TOP_CTRL :: TEST_CONFIGURATION :: test_configuration [03:00] */
#define BCHP_CM_TOP_CTRL_TEST_CONFIGURATION_test_configuration_MASK 0x0000000f
#define BCHP_CM_TOP_CTRL_TEST_CONFIGURATION_test_configuration_SHIFT 0
#define BCHP_CM_TOP_CTRL_TEST_CONFIGURATION_test_configuration_DEFAULT 0x00000000

/***************************************************************************
 *VTRAP_CTRL - VTRAP Control
 ***************************************************************************/
/* CM_TOP_CTRL :: VTRAP_CTRL :: reserved0 [31:23] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_reserved0_MASK                 0xff800000
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_reserved0_SHIFT                23

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_max_1_threshold [22:22] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_max_1_threshold_MASK 0x00400000
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_max_1_threshold_SHIFT 22
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_max_1_threshold_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_min_1_threshold [21:21] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_1_threshold_MASK 0x00200000
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_1_threshold_SHIFT 21
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_1_threshold_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_min_0_threshold [20:20] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_0_threshold_MASK 0x00100000
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_0_threshold_SHIFT 20
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_0_threshold_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_warning_1_threshold [19:19] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_1_threshold_MASK 0x00080000
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_1_threshold_SHIFT 19
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_1_threshold_DEFAULT 0x00000001

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_warning_0_threshold [18:18] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_0_threshold_MASK 0x00040000
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_0_threshold_SHIFT 18
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_0_threshold_DEFAULT 0x00000001

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_vddcmon_test_trim_code [17:05] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_vddcmon_test_trim_code_MASK 0x0003ffe0
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_vddcmon_test_trim_code_SHIFT 5
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_vddcmon_test_trim_code_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_warning_1_status_clear [04:04] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_1_status_clear_MASK 0x00000010
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_1_status_clear_SHIFT 4
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_1_status_clear_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_warning_0_status_clear [03:03] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_0_status_clear_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_0_status_clear_SHIFT 3
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_0_status_clear_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_min_1_status_clear [02:02] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_1_status_clear_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_1_status_clear_SHIFT 2
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_1_status_clear_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_min_0_status_clear [01:01] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_0_status_clear_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_0_status_clear_SHIFT 1
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_0_status_clear_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_max_1_status_clear [00:00] */
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_max_1_status_clear_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_max_1_status_clear_SHIFT 0
#define BCHP_CM_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_max_1_status_clear_DEFAULT 0x00000000

/***************************************************************************
 *VTRAP_STATUS - VTRAP Status
 ***************************************************************************/
/* CM_TOP_CTRL :: VTRAP_STATUS :: reserved0 [31:05] */
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_reserved0_MASK               0xffffffe0
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_reserved0_SHIFT              5

/* CM_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_warning_1_status [04:04] */
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_1_status_MASK 0x00000010
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_1_status_SHIFT 4
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_1_status_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_warning_0_status [03:03] */
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_0_status_MASK 0x00000008
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_0_status_SHIFT 3
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_0_status_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_min_1_status [02:02] */
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_1_status_MASK 0x00000004
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_1_status_SHIFT 2
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_1_status_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_min_0_status [01:01] */
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_0_status_MASK 0x00000002
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_0_status_SHIFT 1
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_0_status_DEFAULT 0x00000000

/* CM_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_max_1_status [00:00] */
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_max_1_status_MASK 0x00000001
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_max_1_status_SHIFT 0
#define BCHP_CM_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_max_1_status_DEFAULT 0x00000000

#endif /* #ifndef BCHP_CM_TOP_CTRL_H__ */

/* End of File */
