# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do FullAdder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/Lab01 {C:/Users/carib/CST133/Lab01/FullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:36 on Oct 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/Lab01" C:/Users/carib/CST133/Lab01/FullAdder.v 
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 19:57:36 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do waveform.vwf.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:07 on Oct 04,2022
# vlog -reportprogress 300 -work work Waveform.vwf.vt 
# -- Compiling module FullAdder_vlg_vec_tst
# 
# Top level modules:
# 	FullAdder_vlg_vec_tst
# End time: 19:59:07 on Oct 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.FullAdder_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 19:59:09 on Oct 04,2022
# Loading work.FullAdder_vlg_vec_tst
# Loading work.FullAdder
# ** Note: $stop    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /FullAdder_vlg_vec_tst
# Break in Module FullAdder_vlg_vec_tst at Waveform.vwf.vt line 51

# End time: 11:12:06 on Oct 08,2022, Elapsed time: 87:12:57
# Errors: 0, Warnings: 0
