
Remote_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fb4  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cc8  0800606c  0800606c  0001606c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d34  08006d34  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08006d34  08006d34  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d34  08006d34  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d34  08006d34  00016d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d38  08006d38  00016d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08006d3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000014  08006d50  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08006d50  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015ca9  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000339a  00000000  00000000  00035d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001338  00000000  00000000  000390c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000eef  00000000  00000000  0003a400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018987  00000000  00000000  0003b2ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a060  00000000  00000000  00053c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097318  00000000  00000000  0006dcd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004494  00000000  00000000  00104ff0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00109484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000014 	.word	0x20000014
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08006054 	.word	0x08006054

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000018 	.word	0x20000018
 80000fc:	08006054 	.word	0x08006054

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b084      	sub	sp, #16
 80003f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	0018      	movs	r0, r3
 80003f6:	230c      	movs	r3, #12
 80003f8:	001a      	movs	r2, r3
 80003fa:	2100      	movs	r1, #0
 80003fc:	f005 fdfe 	bl	8005ffc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000400:	4b2d      	ldr	r3, [pc, #180]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000402:	4a2e      	ldr	r2, [pc, #184]	; (80004bc <MX_ADC1_Init+0xd0>)
 8000404:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000406:	4b2c      	ldr	r3, [pc, #176]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000408:	2280      	movs	r2, #128	; 0x80
 800040a:	05d2      	lsls	r2, r2, #23
 800040c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800040e:	4b2a      	ldr	r3, [pc, #168]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000410:	2200      	movs	r2, #0
 8000412:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000414:	4b28      	ldr	r3, [pc, #160]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000416:	2200      	movs	r2, #0
 8000418:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800041a:	4b27      	ldr	r3, [pc, #156]	; (80004b8 <MX_ADC1_Init+0xcc>)
 800041c:	2200      	movs	r2, #0
 800041e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000420:	4b25      	ldr	r3, [pc, #148]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000422:	2204      	movs	r2, #4
 8000424:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000426:	4b24      	ldr	r3, [pc, #144]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000428:	2200      	movs	r2, #0
 800042a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800042c:	4b22      	ldr	r3, [pc, #136]	; (80004b8 <MX_ADC1_Init+0xcc>)
 800042e:	2200      	movs	r2, #0
 8000430:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000432:	4b21      	ldr	r3, [pc, #132]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000434:	2200      	movs	r2, #0
 8000436:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000438:	4b1f      	ldr	r3, [pc, #124]	; (80004b8 <MX_ADC1_Init+0xcc>)
 800043a:	2201      	movs	r2, #1
 800043c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800043e:	4b1e      	ldr	r3, [pc, #120]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000440:	2220      	movs	r2, #32
 8000442:	2100      	movs	r1, #0
 8000444:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000446:	4b1c      	ldr	r3, [pc, #112]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000448:	2200      	movs	r2, #0
 800044a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800044c:	4b1a      	ldr	r3, [pc, #104]	; (80004b8 <MX_ADC1_Init+0xcc>)
 800044e:	2200      	movs	r2, #0
 8000450:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000452:	4b19      	ldr	r3, [pc, #100]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000454:	222c      	movs	r2, #44	; 0x2c
 8000456:	2100      	movs	r1, #0
 8000458:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800045a:	4b17      	ldr	r3, [pc, #92]	; (80004b8 <MX_ADC1_Init+0xcc>)
 800045c:	2200      	movs	r2, #0
 800045e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000460:	4b15      	ldr	r3, [pc, #84]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000462:	2200      	movs	r2, #0
 8000464:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000466:	4b14      	ldr	r3, [pc, #80]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000468:	2200      	movs	r2, #0
 800046a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800046c:	4b12      	ldr	r3, [pc, #72]	; (80004b8 <MX_ADC1_Init+0xcc>)
 800046e:	223c      	movs	r2, #60	; 0x3c
 8000470:	2100      	movs	r1, #0
 8000472:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000474:	4b10      	ldr	r3, [pc, #64]	; (80004b8 <MX_ADC1_Init+0xcc>)
 8000476:	2200      	movs	r2, #0
 8000478:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800047a:	4b0f      	ldr	r3, [pc, #60]	; (80004b8 <MX_ADC1_Init+0xcc>)
 800047c:	0018      	movs	r0, r3
 800047e:	f000 fef7 	bl	8001270 <HAL_ADC_Init>
 8000482:	1e03      	subs	r3, r0, #0
 8000484:	d001      	beq.n	800048a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000486:	f000 f9f5 	bl	8000874 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800048a:	1d3b      	adds	r3, r7, #4
 800048c:	4a0c      	ldr	r2, [pc, #48]	; (80004c0 <MX_ADC1_Init+0xd4>)
 800048e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000490:	1d3b      	adds	r3, r7, #4
 8000492:	2200      	movs	r2, #0
 8000494:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000496:	1d3b      	adds	r3, r7, #4
 8000498:	2200      	movs	r2, #0
 800049a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800049c:	1d3a      	adds	r2, r7, #4
 800049e:	4b06      	ldr	r3, [pc, #24]	; (80004b8 <MX_ADC1_Init+0xcc>)
 80004a0:	0011      	movs	r1, r2
 80004a2:	0018      	movs	r0, r3
 80004a4:	f001 f97a 	bl	800179c <HAL_ADC_ConfigChannel>
 80004a8:	1e03      	subs	r3, r0, #0
 80004aa:	d001      	beq.n	80004b0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80004ac:	f000 f9e2 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004b0:	46c0      	nop			; (mov r8, r8)
 80004b2:	46bd      	mov	sp, r7
 80004b4:	b004      	add	sp, #16
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	20000030 	.word	0x20000030
 80004bc:	40012400 	.word	0x40012400
 80004c0:	04000002 	.word	0x04000002

080004c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004c4:	b590      	push	{r4, r7, lr}
 80004c6:	b08b      	sub	sp, #44	; 0x2c
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004cc:	2414      	movs	r4, #20
 80004ce:	193b      	adds	r3, r7, r4
 80004d0:	0018      	movs	r0, r3
 80004d2:	2314      	movs	r3, #20
 80004d4:	001a      	movs	r2, r3
 80004d6:	2100      	movs	r1, #0
 80004d8:	f005 fd90 	bl	8005ffc <memset>
  if(adcHandle->Instance==ADC1)
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a18      	ldr	r2, [pc, #96]	; (8000544 <HAL_ADC_MspInit+0x80>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d129      	bne.n	800053a <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80004e6:	4b18      	ldr	r3, [pc, #96]	; (8000548 <HAL_ADC_MspInit+0x84>)
 80004e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80004ea:	4b17      	ldr	r3, [pc, #92]	; (8000548 <HAL_ADC_MspInit+0x84>)
 80004ec:	2180      	movs	r1, #128	; 0x80
 80004ee:	0349      	lsls	r1, r1, #13
 80004f0:	430a      	orrs	r2, r1
 80004f2:	641a      	str	r2, [r3, #64]	; 0x40
 80004f4:	4b14      	ldr	r3, [pc, #80]	; (8000548 <HAL_ADC_MspInit+0x84>)
 80004f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80004f8:	2380      	movs	r3, #128	; 0x80
 80004fa:	035b      	lsls	r3, r3, #13
 80004fc:	4013      	ands	r3, r2
 80004fe:	613b      	str	r3, [r7, #16]
 8000500:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000502:	4b11      	ldr	r3, [pc, #68]	; (8000548 <HAL_ADC_MspInit+0x84>)
 8000504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000506:	4b10      	ldr	r3, [pc, #64]	; (8000548 <HAL_ADC_MspInit+0x84>)
 8000508:	2101      	movs	r1, #1
 800050a:	430a      	orrs	r2, r1
 800050c:	635a      	str	r2, [r3, #52]	; 0x34
 800050e:	4b0e      	ldr	r3, [pc, #56]	; (8000548 <HAL_ADC_MspInit+0x84>)
 8000510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000512:	2201      	movs	r2, #1
 8000514:	4013      	ands	r3, r2
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = Analog_In_Pin;
 800051a:	193b      	adds	r3, r7, r4
 800051c:	2202      	movs	r2, #2
 800051e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000520:	193b      	adds	r3, r7, r4
 8000522:	2203      	movs	r2, #3
 8000524:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000526:	193b      	adds	r3, r7, r4
 8000528:	2200      	movs	r2, #0
 800052a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Analog_In_GPIO_Port, &GPIO_InitStruct);
 800052c:	193a      	adds	r2, r7, r4
 800052e:	23a0      	movs	r3, #160	; 0xa0
 8000530:	05db      	lsls	r3, r3, #23
 8000532:	0011      	movs	r1, r2
 8000534:	0018      	movs	r0, r3
 8000536:	f001 fc43 	bl	8001dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	46bd      	mov	sp, r7
 800053e:	b00b      	add	sp, #44	; 0x2c
 8000540:	bd90      	pop	{r4, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	40012400 	.word	0x40012400
 8000548:	40021000 	.word	0x40021000

0800054c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800054c:	b590      	push	{r4, r7, lr}
 800054e:	b089      	sub	sp, #36	; 0x24
 8000550:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000552:	240c      	movs	r4, #12
 8000554:	193b      	adds	r3, r7, r4
 8000556:	0018      	movs	r0, r3
 8000558:	2314      	movs	r3, #20
 800055a:	001a      	movs	r2, r3
 800055c:	2100      	movs	r1, #0
 800055e:	f005 fd4d 	bl	8005ffc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000562:	4b44      	ldr	r3, [pc, #272]	; (8000674 <MX_GPIO_Init+0x128>)
 8000564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000566:	4b43      	ldr	r3, [pc, #268]	; (8000674 <MX_GPIO_Init+0x128>)
 8000568:	2102      	movs	r1, #2
 800056a:	430a      	orrs	r2, r1
 800056c:	635a      	str	r2, [r3, #52]	; 0x34
 800056e:	4b41      	ldr	r3, [pc, #260]	; (8000674 <MX_GPIO_Init+0x128>)
 8000570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000572:	2202      	movs	r2, #2
 8000574:	4013      	ands	r3, r2
 8000576:	60bb      	str	r3, [r7, #8]
 8000578:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800057a:	4b3e      	ldr	r3, [pc, #248]	; (8000674 <MX_GPIO_Init+0x128>)
 800057c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800057e:	4b3d      	ldr	r3, [pc, #244]	; (8000674 <MX_GPIO_Init+0x128>)
 8000580:	2104      	movs	r1, #4
 8000582:	430a      	orrs	r2, r1
 8000584:	635a      	str	r2, [r3, #52]	; 0x34
 8000586:	4b3b      	ldr	r3, [pc, #236]	; (8000674 <MX_GPIO_Init+0x128>)
 8000588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800058a:	2204      	movs	r2, #4
 800058c:	4013      	ands	r3, r2
 800058e:	607b      	str	r3, [r7, #4]
 8000590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000592:	4b38      	ldr	r3, [pc, #224]	; (8000674 <MX_GPIO_Init+0x128>)
 8000594:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000596:	4b37      	ldr	r3, [pc, #220]	; (8000674 <MX_GPIO_Init+0x128>)
 8000598:	2101      	movs	r1, #1
 800059a:	430a      	orrs	r2, r1
 800059c:	635a      	str	r2, [r3, #52]	; 0x34
 800059e:	4b35      	ldr	r3, [pc, #212]	; (8000674 <MX_GPIO_Init+0x128>)
 80005a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005a2:	2201      	movs	r2, #1
 80005a4:	4013      	ands	r3, r2
 80005a6:	603b      	str	r3, [r7, #0]
 80005a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|SPI1_CSN_Pin, GPIO_PIN_RESET);
 80005aa:	4933      	ldr	r1, [pc, #204]	; (8000678 <MX_GPIO_Init+0x12c>)
 80005ac:	4b33      	ldr	r3, [pc, #204]	; (800067c <MX_GPIO_Init+0x130>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	0018      	movs	r0, r3
 80005b2:	f001 fd69 	bl	8002088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 80005b6:	2380      	movs	r3, #128	; 0x80
 80005b8:	021b      	lsls	r3, r3, #8
 80005ba:	4831      	ldr	r0, [pc, #196]	; (8000680 <MX_GPIO_Init+0x134>)
 80005bc:	2200      	movs	r2, #0
 80005be:	0019      	movs	r1, r3
 80005c0:	f001 fd62 	bl	8002088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_Pin|LED_Pin|NRF_CE_Pin, GPIO_PIN_RESET);
 80005c4:	492f      	ldr	r1, [pc, #188]	; (8000684 <MX_GPIO_Init+0x138>)
 80005c6:	23a0      	movs	r3, #160	; 0xa0
 80005c8:	05db      	lsls	r3, r3, #23
 80005ca:	2200      	movs	r2, #0
 80005cc:	0018      	movs	r0, r3
 80005ce:	f001 fd5b 	bl	8002088 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CS_Pin|SPI1_CSN_Pin;
 80005d2:	193b      	adds	r3, r7, r4
 80005d4:	4a28      	ldr	r2, [pc, #160]	; (8000678 <MX_GPIO_Init+0x12c>)
 80005d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d8:	193b      	adds	r3, r7, r4
 80005da:	2201      	movs	r2, #1
 80005dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005de:	193b      	adds	r3, r7, r4
 80005e0:	2200      	movs	r2, #0
 80005e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e4:	193b      	adds	r3, r7, r4
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ea:	193b      	adds	r3, r7, r4
 80005ec:	4a23      	ldr	r2, [pc, #140]	; (800067c <MX_GPIO_Init+0x130>)
 80005ee:	0019      	movs	r1, r3
 80005f0:	0010      	movs	r0, r2
 80005f2:	f001 fbe5 	bl	8001dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DC_Pin;
 80005f6:	0021      	movs	r1, r4
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	2280      	movs	r2, #128	; 0x80
 80005fc:	0212      	lsls	r2, r2, #8
 80005fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000600:	000c      	movs	r4, r1
 8000602:	193b      	adds	r3, r7, r4
 8000604:	2201      	movs	r2, #1
 8000606:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	193b      	adds	r3, r7, r4
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060e:	193b      	adds	r3, r7, r4
 8000610:	2200      	movs	r2, #0
 8000612:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8000614:	193b      	adds	r3, r7, r4
 8000616:	4a1a      	ldr	r2, [pc, #104]	; (8000680 <MX_GPIO_Init+0x134>)
 8000618:	0019      	movs	r1, r3
 800061a:	0010      	movs	r0, r2
 800061c:	f001 fbd0 	bl	8001dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RST_Pin|LED_Pin|NRF_CE_Pin;
 8000620:	193b      	adds	r3, r7, r4
 8000622:	4a18      	ldr	r2, [pc, #96]	; (8000684 <MX_GPIO_Init+0x138>)
 8000624:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000626:	193b      	adds	r3, r7, r4
 8000628:	2201      	movs	r2, #1
 800062a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062c:	193b      	adds	r3, r7, r4
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000632:	193b      	adds	r3, r7, r4
 8000634:	2200      	movs	r2, #0
 8000636:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000638:	193a      	adds	r2, r7, r4
 800063a:	23a0      	movs	r3, #160	; 0xa0
 800063c:	05db      	lsls	r3, r3, #23
 800063e:	0011      	movs	r1, r2
 8000640:	0018      	movs	r0, r3
 8000642:	f001 fbbd 	bl	8001dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_In_Pin;
 8000646:	0021      	movs	r1, r4
 8000648:	187b      	adds	r3, r7, r1
 800064a:	2280      	movs	r2, #128	; 0x80
 800064c:	0152      	lsls	r2, r2, #5
 800064e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000650:	187b      	adds	r3, r7, r1
 8000652:	2200      	movs	r2, #0
 8000654:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	187b      	adds	r3, r7, r1
 8000658:	2200      	movs	r2, #0
 800065a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Button_In_GPIO_Port, &GPIO_InitStruct);
 800065c:	187a      	adds	r2, r7, r1
 800065e:	23a0      	movs	r3, #160	; 0xa0
 8000660:	05db      	lsls	r3, r3, #23
 8000662:	0011      	movs	r1, r2
 8000664:	0018      	movs	r0, r3
 8000666:	f001 fbab 	bl	8001dc0 <HAL_GPIO_Init>

}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b009      	add	sp, #36	; 0x24
 8000670:	bd90      	pop	{r4, r7, pc}
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	40021000 	.word	0x40021000
 8000678:	00000201 	.word	0x00000201
 800067c:	50000400 	.word	0x50000400
 8000680:	50000800 	.word	0x50000800
 8000684:	00000888 	.word	0x00000888

08000688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b086      	sub	sp, #24
 800068c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068e:	f000 fc0f 	bl	8000eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000692:	f000 f895 	bl	80007c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000696:	f7ff ff59 	bl	800054c <MX_GPIO_Init>
  MX_ADC1_Init();
 800069a:	f7ff fea7 	bl	80003ec <MX_ADC1_Init>
  MX_SPI1_Init();
 800069e:	f000 f8ef 	bl	8000880 <MX_SPI1_Init>
  MX_SPI2_Init();
 80006a2:	f000 f92b 	bl	80008fc <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80006a6:	f000 fb29 	bl	8000cfc <MX_USART1_UART_Init>
  MX_TIM16_Init();
 80006aa:	f000 fa3f 	bl	8000b2c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  //LCD1in28works();
  //LCD_1in28_test();

  int32_t counter = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	607b      	str	r3, [r7, #4]
  int32_t raw = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	603b      	str	r3, [r7, #0]


  	DEV_Module_Init();
 80006b6:	f004 fa4f 	bl	8004b58 <DEV_Module_Init>

  	LCD_1IN28_SetBackLight(1000);
 80006ba:	23fa      	movs	r3, #250	; 0xfa
 80006bc:	009b      	lsls	r3, r3, #2
 80006be:	0018      	movs	r0, r3
 80006c0:	f005 fc8c 	bl	8005fdc <LCD_1IN28_SetBackLight>
  	LCD_1IN28_Init(VERTICAL);
 80006c4:	2001      	movs	r0, #1
 80006c6:	f005 fbd9 	bl	8005e7c <LCD_1IN28_Init>
   	//LCD_1IN28_Clear(BLACK);

  	Paint_NewImage(LCD_1IN28_WIDTH,LCD_1IN28_HEIGHT, 0, BLACK);
 80006ca:	2300      	movs	r3, #0
 80006cc:	2200      	movs	r2, #0
 80006ce:	21f0      	movs	r1, #240	; 0xf0
 80006d0:	20f0      	movs	r0, #240	; 0xf0
 80006d2:	f004 fa67 	bl	8004ba4 <Paint_NewImage>

  	Paint_SetClearFuntion(LCD_1IN28_Clear);
 80006d6:	4b31      	ldr	r3, [pc, #196]	; (800079c <main+0x114>)
 80006d8:	0018      	movs	r0, r3
 80006da:	f004 fab1 	bl	8004c40 <Paint_SetClearFuntion>
  	Paint_SetDisplayFuntion(LCD_1IN28_DrawPaint);
 80006de:	4b30      	ldr	r3, [pc, #192]	; (80007a0 <main+0x118>)
 80006e0:	0018      	movs	r0, r3
 80006e2:	f004 fabb 	bl	8004c5c <Paint_SetDisplayFuntion>
  	Paint_DrawString_EN(70, 100, "LOADING...", &Font16, BLACK, DARKORANGE);
 80006e6:	4b2f      	ldr	r3, [pc, #188]	; (80007a4 <main+0x11c>)
 80006e8:	4a2f      	ldr	r2, [pc, #188]	; (80007a8 <main+0x120>)
 80006ea:	4930      	ldr	r1, [pc, #192]	; (80007ac <main+0x124>)
 80006ec:	9101      	str	r1, [sp, #4]
 80006ee:	2100      	movs	r1, #0
 80006f0:	9100      	str	r1, [sp, #0]
 80006f2:	2164      	movs	r1, #100	; 0x64
 80006f4:	2046      	movs	r0, #70	; 0x46
 80006f6:	f004 ff63 	bl	80055c0 <Paint_DrawString_EN>

  	Paint_Clear(DARKBLUE);
 80006fa:	4b2d      	ldr	r3, [pc, #180]	; (80007b0 <main+0x128>)
 80006fc:	0018      	movs	r0, r3
 80006fe:	f004 fb9b 	bl	8004e38 <Paint_Clear>
  	DEV_Delay_ms(100);
 8000702:	2064      	movs	r0, #100	; 0x64
 8000704:	f000 fc5a 	bl	8000fbc <HAL_Delay>

  	Paint_DrawRectangle(115, 115, 136, 141, DARKRED, 2, 0);
 8000708:	2300      	movs	r3, #0
 800070a:	9302      	str	r3, [sp, #8]
 800070c:	2302      	movs	r3, #2
 800070e:	9301      	str	r3, [sp, #4]
 8000710:	4b28      	ldr	r3, [pc, #160]	; (80007b4 <main+0x12c>)
 8000712:	9300      	str	r3, [sp, #0]
 8000714:	238d      	movs	r3, #141	; 0x8d
 8000716:	2288      	movs	r2, #136	; 0x88
 8000718:	2173      	movs	r1, #115	; 0x73
 800071a:	2073      	movs	r0, #115	; 0x73
 800071c:	f004 fda0 	bl	8005260 <Paint_DrawRectangle>
	  Paint_DrawNum(120, 120, counter, &Font16, DARKBLUE, DARKGREEN);
 8000720:	4b20      	ldr	r3, [pc, #128]	; (80007a4 <main+0x11c>)
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	4924      	ldr	r1, [pc, #144]	; (80007b8 <main+0x130>)
 8000726:	9101      	str	r1, [sp, #4]
 8000728:	4921      	ldr	r1, [pc, #132]	; (80007b0 <main+0x128>)
 800072a:	9100      	str	r1, [sp, #0]
 800072c:	2178      	movs	r1, #120	; 0x78
 800072e:	2078      	movs	r0, #120	; 0x78
 8000730:	f004 ffc4 	bl	80056bc <Paint_DrawNum>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //if(HAL_GPIO_ReadPin (Button_In_GPIO_Port, Button_In_Pin) == GPIO_PIN_RESET){
  	  	  HAL_ADC_Start(&hadc1);
 8000734:	4b21      	ldr	r3, [pc, #132]	; (80007bc <main+0x134>)
 8000736:	0018      	movs	r0, r3
 8000738:	f000 ff42 	bl	80015c0 <HAL_ADC_Start>
	  	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800073c:	2301      	movs	r3, #1
 800073e:	425a      	negs	r2, r3
 8000740:	4b1e      	ldr	r3, [pc, #120]	; (80007bc <main+0x134>)
 8000742:	0011      	movs	r1, r2
 8000744:	0018      	movs	r0, r3
 8000746:	f000 ff89 	bl	800165c <HAL_ADC_PollForConversion>
	      raw = HAL_ADC_GetValue(&hadc1);
 800074a:	4b1c      	ldr	r3, [pc, #112]	; (80007bc <main+0x134>)
 800074c:	0018      	movs	r0, r3
 800074e:	f001 f819 	bl	8001784 <HAL_ADC_GetValue>
 8000752:	0003      	movs	r3, r0
 8000754:	603b      	str	r3, [r7, #0]
		  counter++;
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	3301      	adds	r3, #1
 800075a:	607b      	str	r3, [r7, #4]
		  Paint_ClearWindows(120, 100, 164, 116, BLACK);
 800075c:	2300      	movs	r3, #0
 800075e:	9300      	str	r3, [sp, #0]
 8000760:	2374      	movs	r3, #116	; 0x74
 8000762:	22a4      	movs	r2, #164	; 0xa4
 8000764:	2164      	movs	r1, #100	; 0x64
 8000766:	2078      	movs	r0, #120	; 0x78
 8000768:	f004 fb78 	bl	8004e5c <Paint_ClearWindows>
		  Paint_DrawNum(120, 100, raw, &Font16, DARKBLUE, DARKGREEN);
 800076c:	4b0d      	ldr	r3, [pc, #52]	; (80007a4 <main+0x11c>)
 800076e:	683a      	ldr	r2, [r7, #0]
 8000770:	4911      	ldr	r1, [pc, #68]	; (80007b8 <main+0x130>)
 8000772:	9101      	str	r1, [sp, #4]
 8000774:	490e      	ldr	r1, [pc, #56]	; (80007b0 <main+0x128>)
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	2164      	movs	r1, #100	; 0x64
 800077a:	2078      	movs	r0, #120	; 0x78
 800077c:	f004 ff9e 	bl	80056bc <Paint_DrawNum>
		  Paint_DrawNum(120, 120, counter, &Font16, DARKBLUE, DARKGREEN);
 8000780:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <main+0x11c>)
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	490c      	ldr	r1, [pc, #48]	; (80007b8 <main+0x130>)
 8000786:	9101      	str	r1, [sp, #4]
 8000788:	4909      	ldr	r1, [pc, #36]	; (80007b0 <main+0x128>)
 800078a:	9100      	str	r1, [sp, #0]
 800078c:	2178      	movs	r1, #120	; 0x78
 800078e:	2078      	movs	r0, #120	; 0x78
 8000790:	f004 ff94 	bl	80056bc <Paint_DrawNum>
		  HAL_Delay(250);
 8000794:	20fa      	movs	r0, #250	; 0xfa
 8000796:	f000 fc11 	bl	8000fbc <HAL_Delay>
  	  	  HAL_ADC_Start(&hadc1);
 800079a:	e7cb      	b.n	8000734 <main+0xac>
 800079c:	08005f2b 	.word	0x08005f2b
 80007a0:	08005f97 	.word	0x08005f97
 80007a4:	2000000c 	.word	0x2000000c
 80007a8:	0800606c 	.word	0x0800606c
 80007ac:	0000ab84 	.word	0x0000ab84
 80007b0:	00000908 	.word	0x00000908
 80007b4:	00006862 	.word	0x00006862
 80007b8:	00004c42 	.word	0x00004c42
 80007bc:	20000030 	.word	0x20000030

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b590      	push	{r4, r7, lr}
 80007c2:	b093      	sub	sp, #76	; 0x4c
 80007c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c6:	2414      	movs	r4, #20
 80007c8:	193b      	adds	r3, r7, r4
 80007ca:	0018      	movs	r0, r3
 80007cc:	2334      	movs	r3, #52	; 0x34
 80007ce:	001a      	movs	r2, r3
 80007d0:	2100      	movs	r1, #0
 80007d2:	f005 fc13 	bl	8005ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d6:	1d3b      	adds	r3, r7, #4
 80007d8:	0018      	movs	r0, r3
 80007da:	2310      	movs	r3, #16
 80007dc:	001a      	movs	r2, r3
 80007de:	2100      	movs	r1, #0
 80007e0:	f005 fc0c 	bl	8005ffc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007e4:	2380      	movs	r3, #128	; 0x80
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	0018      	movs	r0, r3
 80007ea:	f001 fc6b 	bl	80020c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007ee:	193b      	adds	r3, r7, r4
 80007f0:	2202      	movs	r2, #2
 80007f2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007f4:	193b      	adds	r3, r7, r4
 80007f6:	2280      	movs	r2, #128	; 0x80
 80007f8:	0052      	lsls	r2, r2, #1
 80007fa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80007fc:	0021      	movs	r1, r4
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000804:	187b      	adds	r3, r7, r1
 8000806:	2240      	movs	r2, #64	; 0x40
 8000808:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2202      	movs	r2, #2
 800080e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000810:	187b      	adds	r3, r7, r1
 8000812:	2202      	movs	r2, #2
 8000814:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000816:	187b      	adds	r3, r7, r1
 8000818:	2200      	movs	r2, #0
 800081a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800081c:	187b      	adds	r3, r7, r1
 800081e:	2208      	movs	r2, #8
 8000820:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2280      	movs	r2, #128	; 0x80
 8000826:	0292      	lsls	r2, r2, #10
 8000828:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800082a:	187b      	adds	r3, r7, r1
 800082c:	2280      	movs	r2, #128	; 0x80
 800082e:	0592      	lsls	r2, r2, #22
 8000830:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000832:	187b      	adds	r3, r7, r1
 8000834:	0018      	movs	r0, r3
 8000836:	f001 fc91 	bl	800215c <HAL_RCC_OscConfig>
 800083a:	1e03      	subs	r3, r0, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800083e:	f000 f819 	bl	8000874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	2207      	movs	r2, #7
 8000846:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	2202      	movs	r2, #2
 800084c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000854:	1d3b      	adds	r3, r7, #4
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	2102      	movs	r1, #2
 800085e:	0018      	movs	r0, r3
 8000860:	f001 ff8c 	bl	800277c <HAL_RCC_ClockConfig>
 8000864:	1e03      	subs	r3, r0, #0
 8000866:	d001      	beq.n	800086c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000868:	f000 f804 	bl	8000874 <Error_Handler>
  }
}
 800086c:	46c0      	nop			; (mov r8, r8)
 800086e:	46bd      	mov	sp, r7
 8000870:	b013      	add	sp, #76	; 0x4c
 8000872:	bd90      	pop	{r4, r7, pc}

08000874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000878:	b672      	cpsid	i
}
 800087a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800087c:	e7fe      	b.n	800087c <Error_Handler+0x8>
	...

08000880 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000884:	4b1b      	ldr	r3, [pc, #108]	; (80008f4 <MX_SPI1_Init+0x74>)
 8000886:	4a1c      	ldr	r2, [pc, #112]	; (80008f8 <MX_SPI1_Init+0x78>)
 8000888:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800088a:	4b1a      	ldr	r3, [pc, #104]	; (80008f4 <MX_SPI1_Init+0x74>)
 800088c:	2282      	movs	r2, #130	; 0x82
 800088e:	0052      	lsls	r2, r2, #1
 8000890:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000892:	4b18      	ldr	r3, [pc, #96]	; (80008f4 <MX_SPI1_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000898:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <MX_SPI1_Init+0x74>)
 800089a:	22e0      	movs	r2, #224	; 0xe0
 800089c:	00d2      	lsls	r2, r2, #3
 800089e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008a0:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008a6:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008ac:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008ae:	2280      	movs	r2, #128	; 0x80
 80008b0:	0092      	lsls	r2, r2, #2
 80008b2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008b4:	4b0f      	ldr	r3, [pc, #60]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ba:	4b0e      	ldr	r3, [pc, #56]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008c0:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008c6:	4b0b      	ldr	r3, [pc, #44]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008cc:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008ce:	2207      	movs	r2, #7
 80008d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008d2:	4b08      	ldr	r3, [pc, #32]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008d8:	4b06      	ldr	r3, [pc, #24]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008da:	2208      	movs	r2, #8
 80008dc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008de:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <MX_SPI1_Init+0x74>)
 80008e0:	0018      	movs	r0, r3
 80008e2:	f002 fa1b 	bl	8002d1c <HAL_SPI_Init>
 80008e6:	1e03      	subs	r3, r0, #0
 80008e8:	d001      	beq.n	80008ee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80008ea:	f7ff ffc3 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20000094 	.word	0x20000094
 80008f8:	40013000 	.word	0x40013000

080008fc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000900:	4b1b      	ldr	r3, [pc, #108]	; (8000970 <MX_SPI2_Init+0x74>)
 8000902:	4a1c      	ldr	r2, [pc, #112]	; (8000974 <MX_SPI2_Init+0x78>)
 8000904:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000906:	4b1a      	ldr	r3, [pc, #104]	; (8000970 <MX_SPI2_Init+0x74>)
 8000908:	2282      	movs	r2, #130	; 0x82
 800090a:	0052      	lsls	r2, r2, #1
 800090c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800090e:	4b18      	ldr	r3, [pc, #96]	; (8000970 <MX_SPI2_Init+0x74>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000914:	4b16      	ldr	r3, [pc, #88]	; (8000970 <MX_SPI2_Init+0x74>)
 8000916:	22e0      	movs	r2, #224	; 0xe0
 8000918:	00d2      	lsls	r2, r2, #3
 800091a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800091c:	4b14      	ldr	r3, [pc, #80]	; (8000970 <MX_SPI2_Init+0x74>)
 800091e:	2200      	movs	r2, #0
 8000920:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000922:	4b13      	ldr	r3, [pc, #76]	; (8000970 <MX_SPI2_Init+0x74>)
 8000924:	2200      	movs	r2, #0
 8000926:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000928:	4b11      	ldr	r3, [pc, #68]	; (8000970 <MX_SPI2_Init+0x74>)
 800092a:	2280      	movs	r2, #128	; 0x80
 800092c:	0092      	lsls	r2, r2, #2
 800092e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000930:	4b0f      	ldr	r3, [pc, #60]	; (8000970 <MX_SPI2_Init+0x74>)
 8000932:	2208      	movs	r2, #8
 8000934:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <MX_SPI2_Init+0x74>)
 8000938:	2200      	movs	r2, #0
 800093a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800093c:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <MX_SPI2_Init+0x74>)
 800093e:	2200      	movs	r2, #0
 8000940:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000942:	4b0b      	ldr	r3, [pc, #44]	; (8000970 <MX_SPI2_Init+0x74>)
 8000944:	2200      	movs	r2, #0
 8000946:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000948:	4b09      	ldr	r3, [pc, #36]	; (8000970 <MX_SPI2_Init+0x74>)
 800094a:	2207      	movs	r2, #7
 800094c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800094e:	4b08      	ldr	r3, [pc, #32]	; (8000970 <MX_SPI2_Init+0x74>)
 8000950:	2200      	movs	r2, #0
 8000952:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <MX_SPI2_Init+0x74>)
 8000956:	2200      	movs	r2, #0
 8000958:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800095a:	4b05      	ldr	r3, [pc, #20]	; (8000970 <MX_SPI2_Init+0x74>)
 800095c:	0018      	movs	r0, r3
 800095e:	f002 f9dd 	bl	8002d1c <HAL_SPI_Init>
 8000962:	1e03      	subs	r3, r0, #0
 8000964:	d001      	beq.n	800096a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000966:	f7ff ff85 	bl	8000874 <Error_Handler>
  /* USER CODE BEGIN SPI2_Init 2 */
//ALways change line 77 to
  //hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  /* USER CODE END SPI2_Init 2 */

}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200000f8 	.word	0x200000f8
 8000974:	40003800 	.word	0x40003800

08000978 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000978:	b590      	push	{r4, r7, lr}
 800097a:	b08d      	sub	sp, #52	; 0x34
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000980:	241c      	movs	r4, #28
 8000982:	193b      	adds	r3, r7, r4
 8000984:	0018      	movs	r0, r3
 8000986:	2314      	movs	r3, #20
 8000988:	001a      	movs	r2, r3
 800098a:	2100      	movs	r1, #0
 800098c:	f005 fb36 	bl	8005ffc <memset>
  if(spiHandle->Instance==SPI1)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a42      	ldr	r2, [pc, #264]	; (8000aa0 <HAL_SPI_MspInit+0x128>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d131      	bne.n	80009fe <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800099a:	4b42      	ldr	r3, [pc, #264]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 800099c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800099e:	4b41      	ldr	r3, [pc, #260]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 80009a0:	2180      	movs	r1, #128	; 0x80
 80009a2:	0149      	lsls	r1, r1, #5
 80009a4:	430a      	orrs	r2, r1
 80009a6:	641a      	str	r2, [r3, #64]	; 0x40
 80009a8:	4b3e      	ldr	r3, [pc, #248]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 80009aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009ac:	2380      	movs	r3, #128	; 0x80
 80009ae:	015b      	lsls	r3, r3, #5
 80009b0:	4013      	ands	r3, r2
 80009b2:	61bb      	str	r3, [r7, #24]
 80009b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b6:	4b3b      	ldr	r3, [pc, #236]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 80009b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009ba:	4b3a      	ldr	r3, [pc, #232]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 80009bc:	2101      	movs	r1, #1
 80009be:	430a      	orrs	r2, r1
 80009c0:	635a      	str	r2, [r3, #52]	; 0x34
 80009c2:	4b38      	ldr	r3, [pc, #224]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 80009c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009c6:	2201      	movs	r2, #1
 80009c8:	4013      	ands	r3, r2
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA2     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80009ce:	0021      	movs	r1, r4
 80009d0:	187b      	adds	r3, r7, r1
 80009d2:	2264      	movs	r2, #100	; 0x64
 80009d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d6:	187b      	adds	r3, r7, r1
 80009d8:	2202      	movs	r2, #2
 80009da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	187b      	adds	r3, r7, r1
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	187b      	adds	r3, r7, r1
 80009e4:	2200      	movs	r2, #0
 80009e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ee:	187a      	adds	r2, r7, r1
 80009f0:	23a0      	movs	r3, #160	; 0xa0
 80009f2:	05db      	lsls	r3, r3, #23
 80009f4:	0011      	movs	r1, r2
 80009f6:	0018      	movs	r0, r3
 80009f8:	f001 f9e2 	bl	8001dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80009fc:	e04c      	b.n	8000a98 <HAL_SPI_MspInit+0x120>
  else if(spiHandle->Instance==SPI2)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a29      	ldr	r2, [pc, #164]	; (8000aa8 <HAL_SPI_MspInit+0x130>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d147      	bne.n	8000a98 <HAL_SPI_MspInit+0x120>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a08:	4b26      	ldr	r3, [pc, #152]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 8000a0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a0c:	4b25      	ldr	r3, [pc, #148]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 8000a0e:	2180      	movs	r1, #128	; 0x80
 8000a10:	01c9      	lsls	r1, r1, #7
 8000a12:	430a      	orrs	r2, r1
 8000a14:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a16:	4b23      	ldr	r3, [pc, #140]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 8000a18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a1a:	2380      	movs	r3, #128	; 0x80
 8000a1c:	01db      	lsls	r3, r3, #7
 8000a1e:	4013      	ands	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a24:	4b1f      	ldr	r3, [pc, #124]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 8000a26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a28:	4b1e      	ldr	r3, [pc, #120]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 8000a2a:	2101      	movs	r1, #1
 8000a2c:	430a      	orrs	r2, r1
 8000a2e:	635a      	str	r2, [r3, #52]	; 0x34
 8000a30:	4b1c      	ldr	r3, [pc, #112]	; (8000aa4 <HAL_SPI_MspInit+0x12c>)
 8000a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a34:	2201      	movs	r2, #1
 8000a36:	4013      	ands	r3, r2
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a3c:	241c      	movs	r4, #28
 8000a3e:	193b      	adds	r3, r7, r4
 8000a40:	2201      	movs	r2, #1
 8000a42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a44:	193b      	adds	r3, r7, r4
 8000a46:	2202      	movs	r2, #2
 8000a48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a50:	193b      	adds	r3, r7, r4
 8000a52:	2202      	movs	r2, #2
 8000a54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000a56:	193b      	adds	r3, r7, r4
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5c:	193a      	adds	r2, r7, r4
 8000a5e:	23a0      	movs	r3, #160	; 0xa0
 8000a60:	05db      	lsls	r3, r3, #23
 8000a62:	0011      	movs	r1, r2
 8000a64:	0018      	movs	r0, r3
 8000a66:	f001 f9ab 	bl	8001dc0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a6a:	0021      	movs	r1, r4
 8000a6c:	187b      	adds	r3, r7, r1
 8000a6e:	2210      	movs	r2, #16
 8000a70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	2202      	movs	r2, #2
 8000a76:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2202      	movs	r2, #2
 8000a82:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2201      	movs	r2, #1
 8000a88:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8a:	187a      	adds	r2, r7, r1
 8000a8c:	23a0      	movs	r3, #160	; 0xa0
 8000a8e:	05db      	lsls	r3, r3, #23
 8000a90:	0011      	movs	r1, r2
 8000a92:	0018      	movs	r0, r3
 8000a94:	f001 f994 	bl	8001dc0 <HAL_GPIO_Init>
}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	b00d      	add	sp, #52	; 0x34
 8000a9e:	bd90      	pop	{r4, r7, pc}
 8000aa0:	40013000 	.word	0x40013000
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	40003800 	.word	0x40003800

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <HAL_MspInit+0x44>)
 8000ab4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <HAL_MspInit+0x44>)
 8000ab8:	2101      	movs	r1, #1
 8000aba:	430a      	orrs	r2, r1
 8000abc:	641a      	str	r2, [r3, #64]	; 0x40
 8000abe:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <HAL_MspInit+0x44>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aca:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <HAL_MspInit+0x44>)
 8000acc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ace:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <HAL_MspInit+0x44>)
 8000ad0:	2180      	movs	r1, #128	; 0x80
 8000ad2:	0549      	lsls	r1, r1, #21
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ad8:	4b05      	ldr	r3, [pc, #20]	; (8000af0 <HAL_MspInit+0x44>)
 8000ada:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000adc:	2380      	movs	r3, #128	; 0x80
 8000ade:	055b      	lsls	r3, r3, #21
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	603b      	str	r3, [r7, #0]
 8000ae4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	b002      	add	sp, #8
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	40021000 	.word	0x40021000

08000af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000af8:	e7fe      	b.n	8000af8 <NMI_Handler+0x4>

08000afa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000afe:	e7fe      	b.n	8000afe <HardFault_Handler+0x4>

08000b00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b04:	46c0      	nop			; (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b18:	f000 fa34 	bl	8000f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <MX_TIM16_Init>:

TIM_HandleTypeDef htim16;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b094      	sub	sp, #80	; 0x50
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b32:	2334      	movs	r3, #52	; 0x34
 8000b34:	18fb      	adds	r3, r7, r3
 8000b36:	0018      	movs	r0, r3
 8000b38:	231c      	movs	r3, #28
 8000b3a:	001a      	movs	r2, r3
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	f005 fa5d 	bl	8005ffc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b42:	003b      	movs	r3, r7
 8000b44:	0018      	movs	r0, r3
 8000b46:	2334      	movs	r3, #52	; 0x34
 8000b48:	001a      	movs	r2, r3
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	f005 fa56 	bl	8005ffc <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000b50:	4b38      	ldr	r3, [pc, #224]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000b52:	4a39      	ldr	r2, [pc, #228]	; (8000c38 <MX_TIM16_Init+0x10c>)
 8000b54:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 300-1;
 8000b56:	4b37      	ldr	r3, [pc, #220]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000b58:	222c      	movs	r2, #44	; 0x2c
 8000b5a:	32ff      	adds	r2, #255	; 0xff
 8000b5c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b5e:	4b35      	ldr	r3, [pc, #212]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000-1;
 8000b64:	4b33      	ldr	r3, [pc, #204]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000b66:	4a35      	ldr	r2, [pc, #212]	; (8000c3c <MX_TIM16_Init+0x110>)
 8000b68:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b6a:	4b32      	ldr	r3, [pc, #200]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000b70:	4b30      	ldr	r3, [pc, #192]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b76:	4b2f      	ldr	r3, [pc, #188]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000b78:	2280      	movs	r2, #128	; 0x80
 8000b7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000b7c:	4b2d      	ldr	r3, [pc, #180]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f002 fc5a 	bl	8003438 <HAL_TIM_Base_Init>
 8000b84:	1e03      	subs	r3, r0, #0
 8000b86:	d001      	beq.n	8000b8c <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 8000b88:	f7ff fe74 	bl	8000874 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8000b8c:	4b29      	ldr	r3, [pc, #164]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f002 fcaa 	bl	80034e8 <HAL_TIM_PWM_Init>
 8000b94:	1e03      	subs	r3, r0, #0
 8000b96:	d001      	beq.n	8000b9c <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 8000b98:	f7ff fe6c 	bl	8000874 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b9c:	2134      	movs	r1, #52	; 0x34
 8000b9e:	187b      	adds	r3, r7, r1
 8000ba0:	2260      	movs	r2, #96	; 0x60
 8000ba2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000baa:	187b      	adds	r3, r7, r1
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bb6:	187b      	adds	r3, r7, r1
 8000bb8:	2200      	movs	r2, #0
 8000bba:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bc8:	1879      	adds	r1, r7, r1
 8000bca:	4b1a      	ldr	r3, [pc, #104]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f002 fdc2 	bl	8003758 <HAL_TIM_PWM_ConfigChannel>
 8000bd4:	1e03      	subs	r3, r0, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_TIM16_Init+0xb0>
  {
    Error_Handler();
 8000bd8:	f7ff fe4c 	bl	8000874 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bdc:	003b      	movs	r3, r7
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000be2:	003b      	movs	r3, r7
 8000be4:	2200      	movs	r2, #0
 8000be6:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000be8:	003b      	movs	r3, r7
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bee:	003b      	movs	r3, r7
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bf4:	003b      	movs	r3, r7
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bfa:	003b      	movs	r3, r7
 8000bfc:	2280      	movs	r2, #128	; 0x80
 8000bfe:	0192      	lsls	r2, r2, #6
 8000c00:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c02:	003b      	movs	r3, r7
 8000c04:	2200      	movs	r2, #0
 8000c06:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c08:	003b      	movs	r3, r7
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000c0e:	003a      	movs	r2, r7
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f003 f9d9 	bl	8003fcc <HAL_TIMEx_ConfigBreakDeadTime>
 8000c1a:	1e03      	subs	r3, r0, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_TIM16_Init+0xf6>
  {
    Error_Handler();
 8000c1e:	f7ff fe29 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8000c22:	4b04      	ldr	r3, [pc, #16]	; (8000c34 <MX_TIM16_Init+0x108>)
 8000c24:	0018      	movs	r0, r3
 8000c26:	f000 f82b 	bl	8000c80 <HAL_TIM_MspPostInit>

}
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	b014      	add	sp, #80	; 0x50
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	2000015c 	.word	0x2000015c
 8000c38:	40014400 	.word	0x40014400
 8000c3c:	000003e7 	.word	0x000003e7

08000c40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a0a      	ldr	r2, [pc, #40]	; (8000c78 <HAL_TIM_Base_MspInit+0x38>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d10d      	bne.n	8000c6e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <HAL_TIM_Base_MspInit+0x3c>)
 8000c54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c56:	4b09      	ldr	r3, [pc, #36]	; (8000c7c <HAL_TIM_Base_MspInit+0x3c>)
 8000c58:	2180      	movs	r1, #128	; 0x80
 8000c5a:	0289      	lsls	r1, r1, #10
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	641a      	str	r2, [r3, #64]	; 0x40
 8000c60:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <HAL_TIM_Base_MspInit+0x3c>)
 8000c62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c64:	2380      	movs	r3, #128	; 0x80
 8000c66:	029b      	lsls	r3, r3, #10
 8000c68:	4013      	ands	r3, r2
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b004      	add	sp, #16
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	40014400 	.word	0x40014400
 8000c7c:	40021000 	.word	0x40021000

08000c80 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000c80:	b590      	push	{r4, r7, lr}
 8000c82:	b089      	sub	sp, #36	; 0x24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c88:	240c      	movs	r4, #12
 8000c8a:	193b      	adds	r3, r7, r4
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	2314      	movs	r3, #20
 8000c90:	001a      	movs	r2, r3
 8000c92:	2100      	movs	r1, #0
 8000c94:	f005 f9b2 	bl	8005ffc <memset>
  if(timHandle->Instance==TIM16)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a14      	ldr	r2, [pc, #80]	; (8000cf0 <HAL_TIM_MspPostInit+0x70>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d122      	bne.n	8000ce8 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM16_MspPostInit 0 */

  /* USER CODE END TIM16_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca2:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <HAL_TIM_MspPostInit+0x74>)
 8000ca4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ca6:	4b13      	ldr	r3, [pc, #76]	; (8000cf4 <HAL_TIM_MspPostInit+0x74>)
 8000ca8:	2102      	movs	r1, #2
 8000caa:	430a      	orrs	r2, r1
 8000cac:	635a      	str	r2, [r3, #52]	; 0x34
 8000cae:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <HAL_TIM_MspPostInit+0x74>)
 8000cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cb2:	2202      	movs	r2, #2
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
    /**TIM16 GPIO Configuration
    PB8     ------> TIM16_CH1
    */
    GPIO_InitStruct.Pin = BL_Pin;
 8000cba:	193b      	adds	r3, r7, r4
 8000cbc:	2280      	movs	r2, #128	; 0x80
 8000cbe:	0052      	lsls	r2, r2, #1
 8000cc0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc2:	0021      	movs	r1, r4
 8000cc4:	187b      	adds	r3, r7, r1
 8000cc6:	2202      	movs	r2, #2
 8000cc8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	187b      	adds	r3, r7, r1
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd0:	187b      	adds	r3, r7, r1
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 8000cd6:	187b      	adds	r3, r7, r1
 8000cd8:	2202      	movs	r2, #2
 8000cda:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BL_GPIO_Port, &GPIO_InitStruct);
 8000cdc:	187b      	adds	r3, r7, r1
 8000cde:	4a06      	ldr	r2, [pc, #24]	; (8000cf8 <HAL_TIM_MspPostInit+0x78>)
 8000ce0:	0019      	movs	r1, r3
 8000ce2:	0010      	movs	r0, r2
 8000ce4:	f001 f86c 	bl	8001dc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8000ce8:	46c0      	nop			; (mov r8, r8)
 8000cea:	46bd      	mov	sp, r7
 8000cec:	b009      	add	sp, #36	; 0x24
 8000cee:	bd90      	pop	{r4, r7, pc}
 8000cf0:	40014400 	.word	0x40014400
 8000cf4:	40021000 	.word	0x40021000
 8000cf8:	50000400 	.word	0x50000400

08000cfc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d00:	4b23      	ldr	r3, [pc, #140]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d02:	4a24      	ldr	r2, [pc, #144]	; (8000d94 <MX_USART1_UART_Init+0x98>)
 8000d04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d06:	4b22      	ldr	r3, [pc, #136]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d08:	22e1      	movs	r2, #225	; 0xe1
 8000d0a:	0252      	lsls	r2, r2, #9
 8000d0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d0e:	4b20      	ldr	r3, [pc, #128]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d14:	4b1e      	ldr	r3, [pc, #120]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d1a:	4b1d      	ldr	r3, [pc, #116]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d20:	4b1b      	ldr	r3, [pc, #108]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d22:	220c      	movs	r2, #12
 8000d24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d26:	4b1a      	ldr	r3, [pc, #104]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d2c:	4b18      	ldr	r3, [pc, #96]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d32:	4b17      	ldr	r3, [pc, #92]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d38:	4b15      	ldr	r3, [pc, #84]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d3e:	4b14      	ldr	r3, [pc, #80]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8000d44:	4b12      	ldr	r3, [pc, #72]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d46:	0018      	movs	r0, r3
 8000d48:	f003 f9dc 	bl	8004104 <HAL_HalfDuplex_Init>
 8000d4c:	1e03      	subs	r3, r0, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000d50:	f7ff fd90 	bl	8000874 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d54:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d56:	2100      	movs	r1, #0
 8000d58:	0018      	movs	r0, r3
 8000d5a:	f003 fe09 	bl	8004970 <HAL_UARTEx_SetTxFifoThreshold>
 8000d5e:	1e03      	subs	r3, r0, #0
 8000d60:	d001      	beq.n	8000d66 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000d62:	f7ff fd87 	bl	8000874 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d66:	4b0a      	ldr	r3, [pc, #40]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d68:	2100      	movs	r1, #0
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f003 fe40 	bl	80049f0 <HAL_UARTEx_SetRxFifoThreshold>
 8000d70:	1e03      	subs	r3, r0, #0
 8000d72:	d001      	beq.n	8000d78 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000d74:	f7ff fd7e 	bl	8000874 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000d78:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <MX_USART1_UART_Init+0x94>)
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f003 fdbe 	bl	80048fc <HAL_UARTEx_DisableFifoMode>
 8000d80:	1e03      	subs	r3, r0, #0
 8000d82:	d001      	beq.n	8000d88 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000d84:	f7ff fd76 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d88:	46c0      	nop			; (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	200001a8 	.word	0x200001a8
 8000d94:	40013800 	.word	0x40013800

08000d98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d98:	b590      	push	{r4, r7, lr}
 8000d9a:	b091      	sub	sp, #68	; 0x44
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da0:	232c      	movs	r3, #44	; 0x2c
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	0018      	movs	r0, r3
 8000da6:	2314      	movs	r3, #20
 8000da8:	001a      	movs	r2, r3
 8000daa:	2100      	movs	r1, #0
 8000dac:	f005 f926 	bl	8005ffc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000db0:	2414      	movs	r4, #20
 8000db2:	193b      	adds	r3, r7, r4
 8000db4:	0018      	movs	r0, r3
 8000db6:	2318      	movs	r3, #24
 8000db8:	001a      	movs	r2, r3
 8000dba:	2100      	movs	r1, #0
 8000dbc:	f005 f91e 	bl	8005ffc <memset>
  if(uartHandle->Instance==USART1)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a22      	ldr	r2, [pc, #136]	; (8000e50 <HAL_UART_MspInit+0xb8>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d13d      	bne.n	8000e46 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000dca:	193b      	adds	r3, r7, r4
 8000dcc:	2201      	movs	r2, #1
 8000dce:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000dd0:	193b      	adds	r3, r7, r4
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dd6:	193b      	adds	r3, r7, r4
 8000dd8:	0018      	movs	r0, r3
 8000dda:	f001 fe79 	bl	8002ad0 <HAL_RCCEx_PeriphCLKConfig>
 8000dde:	1e03      	subs	r3, r0, #0
 8000de0:	d001      	beq.n	8000de6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000de2:	f7ff fd47 	bl	8000874 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000de6:	4b1b      	ldr	r3, [pc, #108]	; (8000e54 <HAL_UART_MspInit+0xbc>)
 8000de8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dea:	4b1a      	ldr	r3, [pc, #104]	; (8000e54 <HAL_UART_MspInit+0xbc>)
 8000dec:	2180      	movs	r1, #128	; 0x80
 8000dee:	01c9      	lsls	r1, r1, #7
 8000df0:	430a      	orrs	r2, r1
 8000df2:	641a      	str	r2, [r3, #64]	; 0x40
 8000df4:	4b17      	ldr	r3, [pc, #92]	; (8000e54 <HAL_UART_MspInit+0xbc>)
 8000df6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000df8:	2380      	movs	r3, #128	; 0x80
 8000dfa:	01db      	lsls	r3, r3, #7
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e02:	4b14      	ldr	r3, [pc, #80]	; (8000e54 <HAL_UART_MspInit+0xbc>)
 8000e04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e06:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <HAL_UART_MspInit+0xbc>)
 8000e08:	2102      	movs	r1, #2
 8000e0a:	430a      	orrs	r2, r1
 8000e0c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e0e:	4b11      	ldr	r3, [pc, #68]	; (8000e54 <HAL_UART_MspInit+0xbc>)
 8000e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e12:	2202      	movs	r2, #2
 8000e14:	4013      	ands	r3, r2
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e1a:	212c      	movs	r1, #44	; 0x2c
 8000e1c:	187b      	adds	r3, r7, r1
 8000e1e:	2240      	movs	r2, #64	; 0x40
 8000e20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e22:	187b      	adds	r3, r7, r1
 8000e24:	2212      	movs	r2, #18
 8000e26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e28:	187b      	adds	r3, r7, r1
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2e:	187b      	adds	r3, r7, r1
 8000e30:	2200      	movs	r2, #0
 8000e32:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000e34:	187b      	adds	r3, r7, r1
 8000e36:	2200      	movs	r2, #0
 8000e38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3a:	187b      	adds	r3, r7, r1
 8000e3c:	4a06      	ldr	r2, [pc, #24]	; (8000e58 <HAL_UART_MspInit+0xc0>)
 8000e3e:	0019      	movs	r1, r3
 8000e40:	0010      	movs	r0, r2
 8000e42:	f000 ffbd 	bl	8001dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	b011      	add	sp, #68	; 0x44
 8000e4c:	bd90      	pop	{r4, r7, pc}
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	40013800 	.word	0x40013800
 8000e54:	40021000 	.word	0x40021000
 8000e58:	50000400 	.word	0x50000400

08000e5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e5c:	480d      	ldr	r0, [pc, #52]	; (8000e94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e5e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e60:	f7ff fe5f 	bl	8000b22 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e64:	480c      	ldr	r0, [pc, #48]	; (8000e98 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e66:	490d      	ldr	r1, [pc, #52]	; (8000e9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e68:	4a0d      	ldr	r2, [pc, #52]	; (8000ea0 <LoopForever+0xe>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e6c:	e002      	b.n	8000e74 <LoopCopyDataInit>

08000e6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e72:	3304      	adds	r3, #4

08000e74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e78:	d3f9      	bcc.n	8000e6e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ea4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e7c:	4c0a      	ldr	r4, [pc, #40]	; (8000ea8 <LoopForever+0x16>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e80:	e001      	b.n	8000e86 <LoopFillZerobss>

08000e82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e84:	3204      	adds	r2, #4

08000e86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e88:	d3fb      	bcc.n	8000e82 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e8a:	f005 f8bf 	bl	800600c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e8e:	f7ff fbfb 	bl	8000688 <main>

08000e92 <LoopForever>:

LoopForever:
  b LoopForever
 8000e92:	e7fe      	b.n	8000e92 <LoopForever>
  ldr   r0, =_estack
 8000e94:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e9c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000ea0:	08006d3c 	.word	0x08006d3c
  ldr r2, =_sbss
 8000ea4:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000ea8:	20000268 	.word	0x20000268

08000eac <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000eac:	e7fe      	b.n	8000eac <ADC1_IRQHandler>
	...

08000eb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb6:	1dfb      	adds	r3, r7, #7
 8000eb8:	2200      	movs	r2, #0
 8000eba:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	; (8000eec <HAL_Init+0x3c>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <HAL_Init+0x3c>)
 8000ec2:	2180      	movs	r1, #128	; 0x80
 8000ec4:	0049      	lsls	r1, r1, #1
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eca:	2003      	movs	r0, #3
 8000ecc:	f000 f810 	bl	8000ef0 <HAL_InitTick>
 8000ed0:	1e03      	subs	r3, r0, #0
 8000ed2:	d003      	beq.n	8000edc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000ed4:	1dfb      	adds	r3, r7, #7
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	701a      	strb	r2, [r3, #0]
 8000eda:	e001      	b.n	8000ee0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000edc:	f7ff fde6 	bl	8000aac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ee0:	1dfb      	adds	r3, r7, #7
 8000ee2:	781b      	ldrb	r3, [r3, #0]
}
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b002      	add	sp, #8
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40022000 	.word	0x40022000

08000ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef0:	b590      	push	{r4, r7, lr}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ef8:	230f      	movs	r3, #15
 8000efa:	18fb      	adds	r3, r7, r3
 8000efc:	2200      	movs	r2, #0
 8000efe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000f00:	4b1d      	ldr	r3, [pc, #116]	; (8000f78 <HAL_InitTick+0x88>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d02b      	beq.n	8000f60 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000f08:	4b1c      	ldr	r3, [pc, #112]	; (8000f7c <HAL_InitTick+0x8c>)
 8000f0a:	681c      	ldr	r4, [r3, #0]
 8000f0c:	4b1a      	ldr	r3, [pc, #104]	; (8000f78 <HAL_InitTick+0x88>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	0019      	movs	r1, r3
 8000f12:	23fa      	movs	r3, #250	; 0xfa
 8000f14:	0098      	lsls	r0, r3, #2
 8000f16:	f7ff f8f3 	bl	8000100 <__udivsi3>
 8000f1a:	0003      	movs	r3, r0
 8000f1c:	0019      	movs	r1, r3
 8000f1e:	0020      	movs	r0, r4
 8000f20:	f7ff f8ee 	bl	8000100 <__udivsi3>
 8000f24:	0003      	movs	r3, r0
 8000f26:	0018      	movs	r0, r3
 8000f28:	f000 ff3d 	bl	8001da6 <HAL_SYSTICK_Config>
 8000f2c:	1e03      	subs	r3, r0, #0
 8000f2e:	d112      	bne.n	8000f56 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b03      	cmp	r3, #3
 8000f34:	d80a      	bhi.n	8000f4c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f36:	6879      	ldr	r1, [r7, #4]
 8000f38:	2301      	movs	r3, #1
 8000f3a:	425b      	negs	r3, r3
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f000 ff1c 	bl	8001d7c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f44:	4b0e      	ldr	r3, [pc, #56]	; (8000f80 <HAL_InitTick+0x90>)
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	e00d      	b.n	8000f68 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f4c:	230f      	movs	r3, #15
 8000f4e:	18fb      	adds	r3, r7, r3
 8000f50:	2201      	movs	r2, #1
 8000f52:	701a      	strb	r2, [r3, #0]
 8000f54:	e008      	b.n	8000f68 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f56:	230f      	movs	r3, #15
 8000f58:	18fb      	adds	r3, r7, r3
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
 8000f5e:	e003      	b.n	8000f68 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f60:	230f      	movs	r3, #15
 8000f62:	18fb      	adds	r3, r7, r3
 8000f64:	2201      	movs	r2, #1
 8000f66:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f68:	230f      	movs	r3, #15
 8000f6a:	18fb      	adds	r3, r7, r3
 8000f6c:	781b      	ldrb	r3, [r3, #0]
}
 8000f6e:	0018      	movs	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b005      	add	sp, #20
 8000f74:	bd90      	pop	{r4, r7, pc}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	20000008 	.word	0x20000008
 8000f7c:	20000000 	.word	0x20000000
 8000f80:	20000004 	.word	0x20000004

08000f84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f88:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <HAL_IncTick+0x1c>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	001a      	movs	r2, r3
 8000f8e:	4b05      	ldr	r3, [pc, #20]	; (8000fa4 <HAL_IncTick+0x20>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	18d2      	adds	r2, r2, r3
 8000f94:	4b03      	ldr	r3, [pc, #12]	; (8000fa4 <HAL_IncTick+0x20>)
 8000f96:	601a      	str	r2, [r3, #0]
}
 8000f98:	46c0      	nop			; (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	20000008 	.word	0x20000008
 8000fa4:	2000023c 	.word	0x2000023c

08000fa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  return uwTick;
 8000fac:	4b02      	ldr	r3, [pc, #8]	; (8000fb8 <HAL_GetTick+0x10>)
 8000fae:	681b      	ldr	r3, [r3, #0]
}
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	2000023c 	.word	0x2000023c

08000fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fc4:	f7ff fff0 	bl	8000fa8 <HAL_GetTick>
 8000fc8:	0003      	movs	r3, r0
 8000fca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	d005      	beq.n	8000fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <HAL_Delay+0x44>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	001a      	movs	r2, r3
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	189b      	adds	r3, r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fe2:	46c0      	nop			; (mov r8, r8)
 8000fe4:	f7ff ffe0 	bl	8000fa8 <HAL_GetTick>
 8000fe8:	0002      	movs	r2, r0
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	68fa      	ldr	r2, [r7, #12]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d8f7      	bhi.n	8000fe4 <HAL_Delay+0x28>
  {
  }
}
 8000ff4:	46c0      	nop			; (mov r8, r8)
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	b004      	add	sp, #16
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	20000008 	.word	0x20000008

08001004 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a05      	ldr	r2, [pc, #20]	; (8001028 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001014:	401a      	ands	r2, r3
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	431a      	orrs	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	601a      	str	r2, [r3, #0]
}
 800101e:	46c0      	nop			; (mov r8, r8)
 8001020:	46bd      	mov	sp, r7
 8001022:	b002      	add	sp, #8
 8001024:	bd80      	pop	{r7, pc}
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	fe3fffff 	.word	0xfe3fffff

0800102c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	23e0      	movs	r3, #224	; 0xe0
 800103a:	045b      	lsls	r3, r3, #17
 800103c:	4013      	ands	r3, r2
}
 800103e:	0018      	movs	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	b002      	add	sp, #8
 8001044:	bd80      	pop	{r7, pc}

08001046 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b084      	sub	sp, #16
 800104a:	af00      	add	r7, sp, #0
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	60b9      	str	r1, [r7, #8]
 8001050:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	2104      	movs	r1, #4
 800105a:	400a      	ands	r2, r1
 800105c:	2107      	movs	r1, #7
 800105e:	4091      	lsls	r1, r2
 8001060:	000a      	movs	r2, r1
 8001062:	43d2      	mvns	r2, r2
 8001064:	401a      	ands	r2, r3
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	2104      	movs	r1, #4
 800106a:	400b      	ands	r3, r1
 800106c:	6879      	ldr	r1, [r7, #4]
 800106e:	4099      	lsls	r1, r3
 8001070:	000b      	movs	r3, r1
 8001072:	431a      	orrs	r2, r3
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001078:	46c0      	nop			; (mov r8, r8)
 800107a:	46bd      	mov	sp, r7
 800107c:	b004      	add	sp, #16
 800107e:	bd80      	pop	{r7, pc}

08001080 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	683a      	ldr	r2, [r7, #0]
 8001090:	2104      	movs	r1, #4
 8001092:	400a      	ands	r2, r1
 8001094:	2107      	movs	r1, #7
 8001096:	4091      	lsls	r1, r2
 8001098:	000a      	movs	r2, r1
 800109a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	2104      	movs	r1, #4
 80010a0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80010a2:	40da      	lsrs	r2, r3
 80010a4:	0013      	movs	r3, r2
}
 80010a6:	0018      	movs	r0, r3
 80010a8:	46bd      	mov	sp, r7
 80010aa:	b002      	add	sp, #8
 80010ac:	bd80      	pop	{r7, pc}

080010ae <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b082      	sub	sp, #8
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	68da      	ldr	r2, [r3, #12]
 80010ba:	23c0      	movs	r3, #192	; 0xc0
 80010bc:	011b      	lsls	r3, r3, #4
 80010be:	4013      	ands	r3, r2
 80010c0:	d101      	bne.n	80010c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010c2:	2301      	movs	r3, #1
 80010c4:	e000      	b.n	80010c8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	0018      	movs	r0, r3
 80010ca:	46bd      	mov	sp, r7
 80010cc:	b002      	add	sp, #8
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010e0:	68ba      	ldr	r2, [r7, #8]
 80010e2:	211f      	movs	r1, #31
 80010e4:	400a      	ands	r2, r1
 80010e6:	210f      	movs	r1, #15
 80010e8:	4091      	lsls	r1, r2
 80010ea:	000a      	movs	r2, r1
 80010ec:	43d2      	mvns	r2, r2
 80010ee:	401a      	ands	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	0e9b      	lsrs	r3, r3, #26
 80010f4:	210f      	movs	r1, #15
 80010f6:	4019      	ands	r1, r3
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	201f      	movs	r0, #31
 80010fc:	4003      	ands	r3, r0
 80010fe:	4099      	lsls	r1, r3
 8001100:	000b      	movs	r3, r1
 8001102:	431a      	orrs	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001108:	46c0      	nop			; (mov r8, r8)
 800110a:	46bd      	mov	sp, r7
 800110c:	b004      	add	sp, #16
 800110e:	bd80      	pop	{r7, pc}

08001110 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	035b      	lsls	r3, r3, #13
 8001122:	0b5b      	lsrs	r3, r3, #13
 8001124:	431a      	orrs	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	629a      	str	r2, [r3, #40]	; 0x28
}
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	46bd      	mov	sp, r7
 800112e:	b002      	add	sp, #8
 8001130:	bd80      	pop	{r7, pc}

08001132 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
 800113a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	0352      	lsls	r2, r2, #13
 8001144:	0b52      	lsrs	r2, r2, #13
 8001146:	43d2      	mvns	r2, r2
 8001148:	401a      	ands	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	46bd      	mov	sp, r7
 8001152:	b002      	add	sp, #8
 8001154:	bd80      	pop	{r7, pc}
	...

08001158 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	68ba      	ldr	r2, [r7, #8]
 800116a:	0212      	lsls	r2, r2, #8
 800116c:	43d2      	mvns	r2, r2
 800116e:	401a      	ands	r2, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	6879      	ldr	r1, [r7, #4]
 8001176:	400b      	ands	r3, r1
 8001178:	4904      	ldr	r1, [pc, #16]	; (800118c <LL_ADC_SetChannelSamplingTime+0x34>)
 800117a:	400b      	ands	r3, r1
 800117c:	431a      	orrs	r2, r3
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	46bd      	mov	sp, r7
 8001186:	b004      	add	sp, #16
 8001188:	bd80      	pop	{r7, pc}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	07ffff00 	.word	0x07ffff00

08001190 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	4a05      	ldr	r2, [pc, #20]	; (80011b4 <LL_ADC_EnableInternalRegulator+0x24>)
 800119e:	4013      	ands	r3, r2
 80011a0:	2280      	movs	r2, #128	; 0x80
 80011a2:	0552      	lsls	r2, r2, #21
 80011a4:	431a      	orrs	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b002      	add	sp, #8
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	6fffffe8 	.word	0x6fffffe8

080011b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	689a      	ldr	r2, [r3, #8]
 80011c4:	2380      	movs	r3, #128	; 0x80
 80011c6:	055b      	lsls	r3, r3, #21
 80011c8:	401a      	ands	r2, r3
 80011ca:	2380      	movs	r3, #128	; 0x80
 80011cc:	055b      	lsls	r3, r3, #21
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d101      	bne.n	80011d6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80011d2:	2301      	movs	r3, #1
 80011d4:	e000      	b.n	80011d8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80011d6:	2300      	movs	r3, #0
}
 80011d8:	0018      	movs	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	b002      	add	sp, #8
 80011de:	bd80      	pop	{r7, pc}

080011e0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	4a04      	ldr	r2, [pc, #16]	; (8001200 <LL_ADC_Enable+0x20>)
 80011ee:	4013      	ands	r3, r2
 80011f0:	2201      	movs	r2, #1
 80011f2:	431a      	orrs	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b002      	add	sp, #8
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	7fffffe8 	.word	0x7fffffe8

08001204 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	2201      	movs	r2, #1
 8001212:	4013      	ands	r3, r2
 8001214:	2b01      	cmp	r3, #1
 8001216:	d101      	bne.n	800121c <LL_ADC_IsEnabled+0x18>
 8001218:	2301      	movs	r3, #1
 800121a:	e000      	b.n	800121e <LL_ADC_IsEnabled+0x1a>
 800121c:	2300      	movs	r3, #0
}
 800121e:	0018      	movs	r0, r3
 8001220:	46bd      	mov	sp, r7
 8001222:	b002      	add	sp, #8
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	4a04      	ldr	r2, [pc, #16]	; (8001248 <LL_ADC_REG_StartConversion+0x20>)
 8001236:	4013      	ands	r3, r2
 8001238:	2204      	movs	r2, #4
 800123a:	431a      	orrs	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001240:	46c0      	nop			; (mov r8, r8)
 8001242:	46bd      	mov	sp, r7
 8001244:	b002      	add	sp, #8
 8001246:	bd80      	pop	{r7, pc}
 8001248:	7fffffe8 	.word	0x7fffffe8

0800124c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	2204      	movs	r2, #4
 800125a:	4013      	ands	r3, r2
 800125c:	2b04      	cmp	r3, #4
 800125e:	d101      	bne.n	8001264 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001260:	2301      	movs	r3, #1
 8001262:	e000      	b.n	8001266 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001264:	2300      	movs	r3, #0
}
 8001266:	0018      	movs	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	b002      	add	sp, #8
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b088      	sub	sp, #32
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001278:	231f      	movs	r3, #31
 800127a:	18fb      	adds	r3, r7, r3
 800127c:	2200      	movs	r2, #0
 800127e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001280:	2300      	movs	r3, #0
 8001282:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001288:	2300      	movs	r3, #0
 800128a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d101      	bne.n	8001296 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e17f      	b.n	8001596 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10a      	bne.n	80012b4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	0018      	movs	r0, r3
 80012a2:	f7ff f90f 	bl	80004c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2254      	movs	r2, #84	; 0x54
 80012b0:	2100      	movs	r1, #0
 80012b2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	0018      	movs	r0, r3
 80012ba:	f7ff ff7d 	bl	80011b8 <LL_ADC_IsInternalRegulatorEnabled>
 80012be:	1e03      	subs	r3, r0, #0
 80012c0:	d115      	bne.n	80012ee <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	0018      	movs	r0, r3
 80012c8:	f7ff ff62 	bl	8001190 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80012cc:	4bb4      	ldr	r3, [pc, #720]	; (80015a0 <HAL_ADC_Init+0x330>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	49b4      	ldr	r1, [pc, #720]	; (80015a4 <HAL_ADC_Init+0x334>)
 80012d2:	0018      	movs	r0, r3
 80012d4:	f7fe ff14 	bl	8000100 <__udivsi3>
 80012d8:	0003      	movs	r3, r0
 80012da:	3301      	adds	r3, #1
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012e0:	e002      	b.n	80012e8 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	3b01      	subs	r3, #1
 80012e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d1f9      	bne.n	80012e2 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	0018      	movs	r0, r3
 80012f4:	f7ff ff60 	bl	80011b8 <LL_ADC_IsInternalRegulatorEnabled>
 80012f8:	1e03      	subs	r3, r0, #0
 80012fa:	d10f      	bne.n	800131c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001300:	2210      	movs	r2, #16
 8001302:	431a      	orrs	r2, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800130c:	2201      	movs	r2, #1
 800130e:	431a      	orrs	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001314:	231f      	movs	r3, #31
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	0018      	movs	r0, r3
 8001322:	f7ff ff93 	bl	800124c <LL_ADC_REG_IsConversionOngoing>
 8001326:	0003      	movs	r3, r0
 8001328:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800132e:	2210      	movs	r2, #16
 8001330:	4013      	ands	r3, r2
 8001332:	d000      	beq.n	8001336 <HAL_ADC_Init+0xc6>
 8001334:	e122      	b.n	800157c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d000      	beq.n	800133e <HAL_ADC_Init+0xce>
 800133c:	e11e      	b.n	800157c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001342:	4a99      	ldr	r2, [pc, #612]	; (80015a8 <HAL_ADC_Init+0x338>)
 8001344:	4013      	ands	r3, r2
 8001346:	2202      	movs	r2, #2
 8001348:	431a      	orrs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	0018      	movs	r0, r3
 8001354:	f7ff ff56 	bl	8001204 <LL_ADC_IsEnabled>
 8001358:	1e03      	subs	r3, r0, #0
 800135a:	d000      	beq.n	800135e <HAL_ADC_Init+0xee>
 800135c:	e0ad      	b.n	80014ba <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	7e1b      	ldrb	r3, [r3, #24]
 8001366:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001368:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	7e5b      	ldrb	r3, [r3, #25]
 800136e:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001370:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	7e9b      	ldrb	r3, [r3, #26]
 8001376:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001378:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	2b00      	cmp	r3, #0
 8001380:	d002      	beq.n	8001388 <HAL_ADC_Init+0x118>
 8001382:	2380      	movs	r3, #128	; 0x80
 8001384:	015b      	lsls	r3, r3, #5
 8001386:	e000      	b.n	800138a <HAL_ADC_Init+0x11a>
 8001388:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800138a:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001390:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	691b      	ldr	r3, [r3, #16]
 8001396:	2b00      	cmp	r3, #0
 8001398:	da04      	bge.n	80013a4 <HAL_ADC_Init+0x134>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	085b      	lsrs	r3, r3, #1
 80013a2:	e001      	b.n	80013a8 <HAL_ADC_Init+0x138>
 80013a4:	2380      	movs	r3, #128	; 0x80
 80013a6:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80013a8:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	212c      	movs	r1, #44	; 0x2c
 80013ae:	5c5b      	ldrb	r3, [r3, r1]
 80013b0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013b2:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2220      	movs	r2, #32
 80013be:	5c9b      	ldrb	r3, [r3, r2]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d115      	bne.n	80013f0 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	7e9b      	ldrb	r3, [r3, #26]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d105      	bne.n	80013d8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	2280      	movs	r2, #128	; 0x80
 80013d0:	0252      	lsls	r2, r2, #9
 80013d2:	4313      	orrs	r3, r2
 80013d4:	61bb      	str	r3, [r7, #24]
 80013d6:	e00b      	b.n	80013f0 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013dc:	2220      	movs	r2, #32
 80013de:	431a      	orrs	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013e8:	2201      	movs	r2, #1
 80013ea:	431a      	orrs	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d00a      	beq.n	800140e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013fc:	23e0      	movs	r3, #224	; 0xe0
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001406:	4313      	orrs	r3, r2
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	4313      	orrs	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	4a65      	ldr	r2, [pc, #404]	; (80015ac <HAL_ADC_Init+0x33c>)
 8001416:	4013      	ands	r3, r2
 8001418:	0019      	movs	r1, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	430a      	orrs	r2, r1
 8001422:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	0f9b      	lsrs	r3, r3, #30
 800142a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001430:	4313      	orrs	r3, r2
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	4313      	orrs	r3, r2
 8001436:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	223c      	movs	r2, #60	; 0x3c
 800143c:	5c9b      	ldrb	r3, [r3, r2]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d111      	bne.n	8001466 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	0f9b      	lsrs	r3, r3, #30
 8001448:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800144e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001454:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800145a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	4313      	orrs	r3, r2
 8001460:	2201      	movs	r2, #1
 8001462:	4313      	orrs	r3, r2
 8001464:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	691b      	ldr	r3, [r3, #16]
 800146c:	4a50      	ldr	r2, [pc, #320]	; (80015b0 <HAL_ADC_Init+0x340>)
 800146e:	4013      	ands	r3, r2
 8001470:	0019      	movs	r1, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	430a      	orrs	r2, r1
 800147a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	23c0      	movs	r3, #192	; 0xc0
 8001482:	061b      	lsls	r3, r3, #24
 8001484:	429a      	cmp	r2, r3
 8001486:	d018      	beq.n	80014ba <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800148c:	2380      	movs	r3, #128	; 0x80
 800148e:	05db      	lsls	r3, r3, #23
 8001490:	429a      	cmp	r2, r3
 8001492:	d012      	beq.n	80014ba <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001498:	2380      	movs	r3, #128	; 0x80
 800149a:	061b      	lsls	r3, r3, #24
 800149c:	429a      	cmp	r2, r3
 800149e:	d00c      	beq.n	80014ba <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80014a0:	4b44      	ldr	r3, [pc, #272]	; (80015b4 <HAL_ADC_Init+0x344>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a44      	ldr	r2, [pc, #272]	; (80015b8 <HAL_ADC_Init+0x348>)
 80014a6:	4013      	ands	r3, r2
 80014a8:	0019      	movs	r1, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685a      	ldr	r2, [r3, #4]
 80014ae:	23f0      	movs	r3, #240	; 0xf0
 80014b0:	039b      	lsls	r3, r3, #14
 80014b2:	401a      	ands	r2, r3
 80014b4:	4b3f      	ldr	r3, [pc, #252]	; (80015b4 <HAL_ADC_Init+0x344>)
 80014b6:	430a      	orrs	r2, r1
 80014b8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6818      	ldr	r0, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014c2:	001a      	movs	r2, r3
 80014c4:	2100      	movs	r1, #0
 80014c6:	f7ff fdbe 	bl	8001046 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6818      	ldr	r0, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014d2:	493a      	ldr	r1, [pc, #232]	; (80015bc <HAL_ADC_Init+0x34c>)
 80014d4:	001a      	movs	r2, r3
 80014d6:	f7ff fdb6 	bl	8001046 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	691b      	ldr	r3, [r3, #16]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d109      	bne.n	80014f6 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2110      	movs	r1, #16
 80014ee:	4249      	negs	r1, r1
 80014f0:	430a      	orrs	r2, r1
 80014f2:	629a      	str	r2, [r3, #40]	; 0x28
 80014f4:	e018      	b.n	8001528 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	691a      	ldr	r2, [r3, #16]
 80014fa:	2380      	movs	r3, #128	; 0x80
 80014fc:	039b      	lsls	r3, r3, #14
 80014fe:	429a      	cmp	r2, r3
 8001500:	d112      	bne.n	8001528 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	69db      	ldr	r3, [r3, #28]
 800150c:	3b01      	subs	r3, #1
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	221c      	movs	r2, #28
 8001512:	4013      	ands	r3, r2
 8001514:	2210      	movs	r2, #16
 8001516:	4252      	negs	r2, r2
 8001518:	409a      	lsls	r2, r3
 800151a:	0011      	movs	r1, r2
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2100      	movs	r1, #0
 800152e:	0018      	movs	r0, r3
 8001530:	f7ff fda6 	bl	8001080 <LL_ADC_GetSamplingTimeCommonChannels>
 8001534:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800153a:	429a      	cmp	r2, r3
 800153c:	d10b      	bne.n	8001556 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001548:	2203      	movs	r2, #3
 800154a:	4393      	bics	r3, r2
 800154c:	2201      	movs	r2, #1
 800154e:	431a      	orrs	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001554:	e01c      	b.n	8001590 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155a:	2212      	movs	r2, #18
 800155c:	4393      	bics	r3, r2
 800155e:	2210      	movs	r2, #16
 8001560:	431a      	orrs	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800156a:	2201      	movs	r2, #1
 800156c:	431a      	orrs	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8001572:	231f      	movs	r3, #31
 8001574:	18fb      	adds	r3, r7, r3
 8001576:	2201      	movs	r2, #1
 8001578:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800157a:	e009      	b.n	8001590 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001580:	2210      	movs	r2, #16
 8001582:	431a      	orrs	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001588:	231f      	movs	r3, #31
 800158a:	18fb      	adds	r3, r7, r3
 800158c:	2201      	movs	r2, #1
 800158e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001590:	231f      	movs	r3, #31
 8001592:	18fb      	adds	r3, r7, r3
 8001594:	781b      	ldrb	r3, [r3, #0]
}
 8001596:	0018      	movs	r0, r3
 8001598:	46bd      	mov	sp, r7
 800159a:	b008      	add	sp, #32
 800159c:	bd80      	pop	{r7, pc}
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	20000000 	.word	0x20000000
 80015a4:	00030d40 	.word	0x00030d40
 80015a8:	fffffefd 	.word	0xfffffefd
 80015ac:	ffde0201 	.word	0xffde0201
 80015b0:	1ffffc02 	.word	0x1ffffc02
 80015b4:	40012708 	.word	0x40012708
 80015b8:	ffc3ffff 	.word	0xffc3ffff
 80015bc:	07ffff04 	.word	0x07ffff04

080015c0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80015c0:	b5b0      	push	{r4, r5, r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	0018      	movs	r0, r3
 80015ce:	f7ff fe3d 	bl	800124c <LL_ADC_REG_IsConversionOngoing>
 80015d2:	1e03      	subs	r3, r0, #0
 80015d4:	d135      	bne.n	8001642 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2254      	movs	r2, #84	; 0x54
 80015da:	5c9b      	ldrb	r3, [r3, r2]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d101      	bne.n	80015e4 <HAL_ADC_Start+0x24>
 80015e0:	2302      	movs	r3, #2
 80015e2:	e035      	b.n	8001650 <HAL_ADC_Start+0x90>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2254      	movs	r2, #84	; 0x54
 80015e8:	2101      	movs	r1, #1
 80015ea:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80015ec:	250f      	movs	r5, #15
 80015ee:	197c      	adds	r4, r7, r5
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	0018      	movs	r0, r3
 80015f4:	f000 faaa 	bl	8001b4c <ADC_Enable>
 80015f8:	0003      	movs	r3, r0
 80015fa:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80015fc:	197b      	adds	r3, r7, r5
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d119      	bne.n	8001638 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001608:	4a13      	ldr	r2, [pc, #76]	; (8001658 <HAL_ADC_Start+0x98>)
 800160a:	4013      	ands	r3, r2
 800160c:	2280      	movs	r2, #128	; 0x80
 800160e:	0052      	lsls	r2, r2, #1
 8001610:	431a      	orrs	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	221c      	movs	r2, #28
 8001622:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2254      	movs	r2, #84	; 0x54
 8001628:	2100      	movs	r1, #0
 800162a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	0018      	movs	r0, r3
 8001632:	f7ff fdf9 	bl	8001228 <LL_ADC_REG_StartConversion>
 8001636:	e008      	b.n	800164a <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2254      	movs	r2, #84	; 0x54
 800163c:	2100      	movs	r1, #0
 800163e:	5499      	strb	r1, [r3, r2]
 8001640:	e003      	b.n	800164a <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001642:	230f      	movs	r3, #15
 8001644:	18fb      	adds	r3, r7, r3
 8001646:	2202      	movs	r2, #2
 8001648:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800164a:	230f      	movs	r3, #15
 800164c:	18fb      	adds	r3, r7, r3
 800164e:	781b      	ldrb	r3, [r3, #0]
}
 8001650:	0018      	movs	r0, r3
 8001652:	46bd      	mov	sp, r7
 8001654:	b004      	add	sp, #16
 8001656:	bdb0      	pop	{r4, r5, r7, pc}
 8001658:	fffff0fe 	.word	0xfffff0fe

0800165c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	695b      	ldr	r3, [r3, #20]
 800166a:	2b08      	cmp	r3, #8
 800166c:	d102      	bne.n	8001674 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800166e:	2308      	movs	r3, #8
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	e00f      	b.n	8001694 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	2201      	movs	r2, #1
 800167c:	4013      	ands	r3, r2
 800167e:	d007      	beq.n	8001690 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001684:	2220      	movs	r2, #32
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e072      	b.n	8001776 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001690:	2304      	movs	r3, #4
 8001692:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001694:	f7ff fc88 	bl	8000fa8 <HAL_GetTick>
 8001698:	0003      	movs	r3, r0
 800169a:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800169c:	e01f      	b.n	80016de <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	3301      	adds	r3, #1
 80016a2:	d01c      	beq.n	80016de <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80016a4:	f7ff fc80 	bl	8000fa8 <HAL_GetTick>
 80016a8:	0002      	movs	r2, r0
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	683a      	ldr	r2, [r7, #0]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d302      	bcc.n	80016ba <HAL_ADC_PollForConversion+0x5e>
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d111      	bne.n	80016de <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	4013      	ands	r3, r2
 80016c4:	d10b      	bne.n	80016de <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ca:	2204      	movs	r2, #4
 80016cc:	431a      	orrs	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2254      	movs	r2, #84	; 0x54
 80016d6:	2100      	movs	r1, #0
 80016d8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e04b      	b.n	8001776 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	4013      	ands	r3, r2
 80016e8:	d0d9      	beq.n	800169e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ee:	2280      	movs	r2, #128	; 0x80
 80016f0:	0092      	lsls	r2, r2, #2
 80016f2:	431a      	orrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	0018      	movs	r0, r3
 80016fe:	f7ff fcd6 	bl	80010ae <LL_ADC_REG_IsTriggerSourceSWStart>
 8001702:	1e03      	subs	r3, r0, #0
 8001704:	d02e      	beq.n	8001764 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	7e9b      	ldrb	r3, [r3, #26]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d12a      	bne.n	8001764 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2208      	movs	r2, #8
 8001716:	4013      	ands	r3, r2
 8001718:	2b08      	cmp	r3, #8
 800171a:	d123      	bne.n	8001764 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	0018      	movs	r0, r3
 8001722:	f7ff fd93 	bl	800124c <LL_ADC_REG_IsConversionOngoing>
 8001726:	1e03      	subs	r3, r0, #0
 8001728:	d110      	bne.n	800174c <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	210c      	movs	r1, #12
 8001736:	438a      	bics	r2, r1
 8001738:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800173e:	4a10      	ldr	r2, [pc, #64]	; (8001780 <HAL_ADC_PollForConversion+0x124>)
 8001740:	4013      	ands	r3, r2
 8001742:	2201      	movs	r2, #1
 8001744:	431a      	orrs	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	659a      	str	r2, [r3, #88]	; 0x58
 800174a:	e00b      	b.n	8001764 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001750:	2220      	movs	r2, #32
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800175c:	2201      	movs	r2, #1
 800175e:	431a      	orrs	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	7e1b      	ldrb	r3, [r3, #24]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d103      	bne.n	8001774 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	220c      	movs	r2, #12
 8001772:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	0018      	movs	r0, r3
 8001778:	46bd      	mov	sp, r7
 800177a:	b004      	add	sp, #16
 800177c:	bd80      	pop	{r7, pc}
 800177e:	46c0      	nop			; (mov r8, r8)
 8001780:	fffffefe 	.word	0xfffffefe

08001784 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001792:	0018      	movs	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	b002      	add	sp, #8
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017a6:	2317      	movs	r3, #23
 80017a8:	18fb      	adds	r3, r7, r3
 80017aa:	2200      	movs	r2, #0
 80017ac:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2254      	movs	r2, #84	; 0x54
 80017b6:	5c9b      	ldrb	r3, [r3, r2]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d101      	bne.n	80017c0 <HAL_ADC_ConfigChannel+0x24>
 80017bc:	2302      	movs	r3, #2
 80017be:	e1c0      	b.n	8001b42 <HAL_ADC_ConfigChannel+0x3a6>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2254      	movs	r2, #84	; 0x54
 80017c4:	2101      	movs	r1, #1
 80017c6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	0018      	movs	r0, r3
 80017ce:	f7ff fd3d 	bl	800124c <LL_ADC_REG_IsConversionOngoing>
 80017d2:	1e03      	subs	r3, r0, #0
 80017d4:	d000      	beq.n	80017d8 <HAL_ADC_ConfigChannel+0x3c>
 80017d6:	e1a3      	b.n	8001b20 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d100      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x46>
 80017e0:	e143      	b.n	8001a6a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	691a      	ldr	r2, [r3, #16]
 80017e6:	2380      	movs	r3, #128	; 0x80
 80017e8:	061b      	lsls	r3, r3, #24
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d004      	beq.n	80017f8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017f2:	4ac1      	ldr	r2, [pc, #772]	; (8001af8 <HAL_ADC_ConfigChannel+0x35c>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d108      	bne.n	800180a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	0019      	movs	r1, r3
 8001802:	0010      	movs	r0, r2
 8001804:	f7ff fc84 	bl	8001110 <LL_ADC_REG_SetSequencerChAdd>
 8001808:	e0c9      	b.n	800199e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	211f      	movs	r1, #31
 8001814:	400b      	ands	r3, r1
 8001816:	210f      	movs	r1, #15
 8001818:	4099      	lsls	r1, r3
 800181a:	000b      	movs	r3, r1
 800181c:	43db      	mvns	r3, r3
 800181e:	4013      	ands	r3, r2
 8001820:	0019      	movs	r1, r3
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	035b      	lsls	r3, r3, #13
 8001828:	0b5b      	lsrs	r3, r3, #13
 800182a:	d105      	bne.n	8001838 <HAL_ADC_ConfigChannel+0x9c>
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	0e9b      	lsrs	r3, r3, #26
 8001832:	221f      	movs	r2, #31
 8001834:	4013      	ands	r3, r2
 8001836:	e098      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2201      	movs	r2, #1
 800183e:	4013      	ands	r3, r2
 8001840:	d000      	beq.n	8001844 <HAL_ADC_ConfigChannel+0xa8>
 8001842:	e091      	b.n	8001968 <HAL_ADC_ConfigChannel+0x1cc>
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2202      	movs	r2, #2
 800184a:	4013      	ands	r3, r2
 800184c:	d000      	beq.n	8001850 <HAL_ADC_ConfigChannel+0xb4>
 800184e:	e089      	b.n	8001964 <HAL_ADC_ConfigChannel+0x1c8>
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2204      	movs	r2, #4
 8001856:	4013      	ands	r3, r2
 8001858:	d000      	beq.n	800185c <HAL_ADC_ConfigChannel+0xc0>
 800185a:	e081      	b.n	8001960 <HAL_ADC_ConfigChannel+0x1c4>
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2208      	movs	r2, #8
 8001862:	4013      	ands	r3, r2
 8001864:	d000      	beq.n	8001868 <HAL_ADC_ConfigChannel+0xcc>
 8001866:	e079      	b.n	800195c <HAL_ADC_ConfigChannel+0x1c0>
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2210      	movs	r2, #16
 800186e:	4013      	ands	r3, r2
 8001870:	d000      	beq.n	8001874 <HAL_ADC_ConfigChannel+0xd8>
 8001872:	e071      	b.n	8001958 <HAL_ADC_ConfigChannel+0x1bc>
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2220      	movs	r2, #32
 800187a:	4013      	ands	r3, r2
 800187c:	d000      	beq.n	8001880 <HAL_ADC_ConfigChannel+0xe4>
 800187e:	e069      	b.n	8001954 <HAL_ADC_ConfigChannel+0x1b8>
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2240      	movs	r2, #64	; 0x40
 8001886:	4013      	ands	r3, r2
 8001888:	d000      	beq.n	800188c <HAL_ADC_ConfigChannel+0xf0>
 800188a:	e061      	b.n	8001950 <HAL_ADC_ConfigChannel+0x1b4>
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2280      	movs	r2, #128	; 0x80
 8001892:	4013      	ands	r3, r2
 8001894:	d000      	beq.n	8001898 <HAL_ADC_ConfigChannel+0xfc>
 8001896:	e059      	b.n	800194c <HAL_ADC_ConfigChannel+0x1b0>
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	2380      	movs	r3, #128	; 0x80
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4013      	ands	r3, r2
 80018a2:	d151      	bne.n	8001948 <HAL_ADC_ConfigChannel+0x1ac>
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	2380      	movs	r3, #128	; 0x80
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	4013      	ands	r3, r2
 80018ae:	d149      	bne.n	8001944 <HAL_ADC_ConfigChannel+0x1a8>
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	2380      	movs	r3, #128	; 0x80
 80018b6:	00db      	lsls	r3, r3, #3
 80018b8:	4013      	ands	r3, r2
 80018ba:	d141      	bne.n	8001940 <HAL_ADC_ConfigChannel+0x1a4>
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	2380      	movs	r3, #128	; 0x80
 80018c2:	011b      	lsls	r3, r3, #4
 80018c4:	4013      	ands	r3, r2
 80018c6:	d139      	bne.n	800193c <HAL_ADC_ConfigChannel+0x1a0>
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	015b      	lsls	r3, r3, #5
 80018d0:	4013      	ands	r3, r2
 80018d2:	d131      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x19c>
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	019b      	lsls	r3, r3, #6
 80018dc:	4013      	ands	r3, r2
 80018de:	d129      	bne.n	8001934 <HAL_ADC_ConfigChannel+0x198>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	2380      	movs	r3, #128	; 0x80
 80018e6:	01db      	lsls	r3, r3, #7
 80018e8:	4013      	ands	r3, r2
 80018ea:	d121      	bne.n	8001930 <HAL_ADC_ConfigChannel+0x194>
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	021b      	lsls	r3, r3, #8
 80018f4:	4013      	ands	r3, r2
 80018f6:	d119      	bne.n	800192c <HAL_ADC_ConfigChannel+0x190>
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	2380      	movs	r3, #128	; 0x80
 80018fe:	025b      	lsls	r3, r3, #9
 8001900:	4013      	ands	r3, r2
 8001902:	d111      	bne.n	8001928 <HAL_ADC_ConfigChannel+0x18c>
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	2380      	movs	r3, #128	; 0x80
 800190a:	029b      	lsls	r3, r3, #10
 800190c:	4013      	ands	r3, r2
 800190e:	d109      	bne.n	8001924 <HAL_ADC_ConfigChannel+0x188>
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	2380      	movs	r3, #128	; 0x80
 8001916:	02db      	lsls	r3, r3, #11
 8001918:	4013      	ands	r3, r2
 800191a:	d001      	beq.n	8001920 <HAL_ADC_ConfigChannel+0x184>
 800191c:	2312      	movs	r3, #18
 800191e:	e024      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001920:	2300      	movs	r3, #0
 8001922:	e022      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001924:	2311      	movs	r3, #17
 8001926:	e020      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001928:	2310      	movs	r3, #16
 800192a:	e01e      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 800192c:	230f      	movs	r3, #15
 800192e:	e01c      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001930:	230e      	movs	r3, #14
 8001932:	e01a      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001934:	230d      	movs	r3, #13
 8001936:	e018      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001938:	230c      	movs	r3, #12
 800193a:	e016      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 800193c:	230b      	movs	r3, #11
 800193e:	e014      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001940:	230a      	movs	r3, #10
 8001942:	e012      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001944:	2309      	movs	r3, #9
 8001946:	e010      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001948:	2308      	movs	r3, #8
 800194a:	e00e      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 800194c:	2307      	movs	r3, #7
 800194e:	e00c      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001950:	2306      	movs	r3, #6
 8001952:	e00a      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001954:	2305      	movs	r3, #5
 8001956:	e008      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001958:	2304      	movs	r3, #4
 800195a:	e006      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 800195c:	2303      	movs	r3, #3
 800195e:	e004      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001960:	2302      	movs	r3, #2
 8001962:	e002      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001964:	2301      	movs	r3, #1
 8001966:	e000      	b.n	800196a <HAL_ADC_ConfigChannel+0x1ce>
 8001968:	2300      	movs	r3, #0
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	6852      	ldr	r2, [r2, #4]
 800196e:	201f      	movs	r0, #31
 8001970:	4002      	ands	r2, r0
 8001972:	4093      	lsls	r3, r2
 8001974:	000a      	movs	r2, r1
 8001976:	431a      	orrs	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	089b      	lsrs	r3, r3, #2
 8001982:	1c5a      	adds	r2, r3, #1
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	69db      	ldr	r3, [r3, #28]
 8001988:	429a      	cmp	r2, r3
 800198a:	d808      	bhi.n	800199e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6818      	ldr	r0, [r3, #0]
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	6859      	ldr	r1, [r3, #4]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	001a      	movs	r2, r3
 800199a:	f7ff fb99 	bl	80010d0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6818      	ldr	r0, [r3, #0]
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	6819      	ldr	r1, [r3, #0]
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	001a      	movs	r2, r3
 80019ac:	f7ff fbd4 	bl	8001158 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	db00      	blt.n	80019ba <HAL_ADC_ConfigChannel+0x21e>
 80019b8:	e0bc      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019ba:	4b50      	ldr	r3, [pc, #320]	; (8001afc <HAL_ADC_ConfigChannel+0x360>)
 80019bc:	0018      	movs	r0, r3
 80019be:	f7ff fb35 	bl	800102c <LL_ADC_GetCommonPathInternalCh>
 80019c2:	0003      	movs	r3, r0
 80019c4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a4d      	ldr	r2, [pc, #308]	; (8001b00 <HAL_ADC_ConfigChannel+0x364>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d122      	bne.n	8001a16 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80019d0:	693a      	ldr	r2, [r7, #16]
 80019d2:	2380      	movs	r3, #128	; 0x80
 80019d4:	041b      	lsls	r3, r3, #16
 80019d6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80019d8:	d11d      	bne.n	8001a16 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	2280      	movs	r2, #128	; 0x80
 80019de:	0412      	lsls	r2, r2, #16
 80019e0:	4313      	orrs	r3, r2
 80019e2:	4a46      	ldr	r2, [pc, #280]	; (8001afc <HAL_ADC_ConfigChannel+0x360>)
 80019e4:	0019      	movs	r1, r3
 80019e6:	0010      	movs	r0, r2
 80019e8:	f7ff fb0c 	bl	8001004 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019ec:	4b45      	ldr	r3, [pc, #276]	; (8001b04 <HAL_ADC_ConfigChannel+0x368>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4945      	ldr	r1, [pc, #276]	; (8001b08 <HAL_ADC_ConfigChannel+0x36c>)
 80019f2:	0018      	movs	r0, r3
 80019f4:	f7fe fb84 	bl	8000100 <__udivsi3>
 80019f8:	0003      	movs	r3, r0
 80019fa:	1c5a      	adds	r2, r3, #1
 80019fc:	0013      	movs	r3, r2
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	189b      	adds	r3, r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001a06:	e002      	b.n	8001a0e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f9      	bne.n	8001a08 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a14:	e08e      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a3c      	ldr	r2, [pc, #240]	; (8001b0c <HAL_ADC_ConfigChannel+0x370>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d10e      	bne.n	8001a3e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	2380      	movs	r3, #128	; 0x80
 8001a24:	045b      	lsls	r3, r3, #17
 8001a26:	4013      	ands	r3, r2
 8001a28:	d109      	bne.n	8001a3e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	2280      	movs	r2, #128	; 0x80
 8001a2e:	0452      	lsls	r2, r2, #17
 8001a30:	4313      	orrs	r3, r2
 8001a32:	4a32      	ldr	r2, [pc, #200]	; (8001afc <HAL_ADC_ConfigChannel+0x360>)
 8001a34:	0019      	movs	r1, r3
 8001a36:	0010      	movs	r0, r2
 8001a38:	f7ff fae4 	bl	8001004 <LL_ADC_SetCommonPathInternalCh>
 8001a3c:	e07a      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a33      	ldr	r2, [pc, #204]	; (8001b10 <HAL_ADC_ConfigChannel+0x374>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d000      	beq.n	8001a4a <HAL_ADC_ConfigChannel+0x2ae>
 8001a48:	e074      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	2380      	movs	r3, #128	; 0x80
 8001a4e:	03db      	lsls	r3, r3, #15
 8001a50:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001a52:	d000      	beq.n	8001a56 <HAL_ADC_ConfigChannel+0x2ba>
 8001a54:	e06e      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	2280      	movs	r2, #128	; 0x80
 8001a5a:	03d2      	lsls	r2, r2, #15
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	4a27      	ldr	r2, [pc, #156]	; (8001afc <HAL_ADC_ConfigChannel+0x360>)
 8001a60:	0019      	movs	r1, r3
 8001a62:	0010      	movs	r0, r2
 8001a64:	f7ff face 	bl	8001004 <LL_ADC_SetCommonPathInternalCh>
 8001a68:	e064      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	691a      	ldr	r2, [r3, #16]
 8001a6e:	2380      	movs	r3, #128	; 0x80
 8001a70:	061b      	lsls	r3, r3, #24
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d004      	beq.n	8001a80 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001a7a:	4a1f      	ldr	r2, [pc, #124]	; (8001af8 <HAL_ADC_ConfigChannel+0x35c>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d107      	bne.n	8001a90 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	0019      	movs	r1, r3
 8001a8a:	0010      	movs	r0, r2
 8001a8c:	f7ff fb51 	bl	8001132 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	da4d      	bge.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a98:	4b18      	ldr	r3, [pc, #96]	; (8001afc <HAL_ADC_ConfigChannel+0x360>)
 8001a9a:	0018      	movs	r0, r3
 8001a9c:	f7ff fac6 	bl	800102c <LL_ADC_GetCommonPathInternalCh>
 8001aa0:	0003      	movs	r3, r0
 8001aa2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a15      	ldr	r2, [pc, #84]	; (8001b00 <HAL_ADC_ConfigChannel+0x364>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d108      	bne.n	8001ac0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	4a18      	ldr	r2, [pc, #96]	; (8001b14 <HAL_ADC_ConfigChannel+0x378>)
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	4a11      	ldr	r2, [pc, #68]	; (8001afc <HAL_ADC_ConfigChannel+0x360>)
 8001ab6:	0019      	movs	r1, r3
 8001ab8:	0010      	movs	r0, r2
 8001aba:	f7ff faa3 	bl	8001004 <LL_ADC_SetCommonPathInternalCh>
 8001abe:	e039      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a11      	ldr	r2, [pc, #68]	; (8001b0c <HAL_ADC_ConfigChannel+0x370>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d108      	bne.n	8001adc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	4a12      	ldr	r2, [pc, #72]	; (8001b18 <HAL_ADC_ConfigChannel+0x37c>)
 8001ace:	4013      	ands	r3, r2
 8001ad0:	4a0a      	ldr	r2, [pc, #40]	; (8001afc <HAL_ADC_ConfigChannel+0x360>)
 8001ad2:	0019      	movs	r1, r3
 8001ad4:	0010      	movs	r0, r2
 8001ad6:	f7ff fa95 	bl	8001004 <LL_ADC_SetCommonPathInternalCh>
 8001ada:	e02b      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a0b      	ldr	r2, [pc, #44]	; (8001b10 <HAL_ADC_ConfigChannel+0x374>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d126      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	4a0c      	ldr	r2, [pc, #48]	; (8001b1c <HAL_ADC_ConfigChannel+0x380>)
 8001aea:	4013      	ands	r3, r2
 8001aec:	4a03      	ldr	r2, [pc, #12]	; (8001afc <HAL_ADC_ConfigChannel+0x360>)
 8001aee:	0019      	movs	r1, r3
 8001af0:	0010      	movs	r0, r2
 8001af2:	f7ff fa87 	bl	8001004 <LL_ADC_SetCommonPathInternalCh>
 8001af6:	e01d      	b.n	8001b34 <HAL_ADC_ConfigChannel+0x398>
 8001af8:	80000004 	.word	0x80000004
 8001afc:	40012708 	.word	0x40012708
 8001b00:	b0001000 	.word	0xb0001000
 8001b04:	20000000 	.word	0x20000000
 8001b08:	00030d40 	.word	0x00030d40
 8001b0c:	b8004000 	.word	0xb8004000
 8001b10:	b4002000 	.word	0xb4002000
 8001b14:	ff7fffff 	.word	0xff7fffff
 8001b18:	feffffff 	.word	0xfeffffff
 8001b1c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b24:	2220      	movs	r2, #32
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001b2c:	2317      	movs	r3, #23
 8001b2e:	18fb      	adds	r3, r7, r3
 8001b30:	2201      	movs	r2, #1
 8001b32:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2254      	movs	r2, #84	; 0x54
 8001b38:	2100      	movs	r1, #0
 8001b3a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001b3c:	2317      	movs	r3, #23
 8001b3e:	18fb      	adds	r3, r7, r3
 8001b40:	781b      	ldrb	r3, [r3, #0]
}
 8001b42:	0018      	movs	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	b006      	add	sp, #24
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	46c0      	nop			; (mov r8, r8)

08001b4c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001b54:	2300      	movs	r3, #0
 8001b56:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	f7ff fb51 	bl	8001204 <LL_ADC_IsEnabled>
 8001b62:	1e03      	subs	r3, r0, #0
 8001b64:	d000      	beq.n	8001b68 <ADC_Enable+0x1c>
 8001b66:	e069      	b.n	8001c3c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	4a36      	ldr	r2, [pc, #216]	; (8001c48 <ADC_Enable+0xfc>)
 8001b70:	4013      	ands	r3, r2
 8001b72:	d00d      	beq.n	8001b90 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b78:	2210      	movs	r2, #16
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b84:	2201      	movs	r2, #1
 8001b86:	431a      	orrs	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e056      	b.n	8001c3e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	0018      	movs	r0, r3
 8001b96:	f7ff fb23 	bl	80011e0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001b9a:	4b2c      	ldr	r3, [pc, #176]	; (8001c4c <ADC_Enable+0x100>)
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	f7ff fa45 	bl	800102c <LL_ADC_GetCommonPathInternalCh>
 8001ba2:	0002      	movs	r2, r0
 8001ba4:	2380      	movs	r3, #128	; 0x80
 8001ba6:	041b      	lsls	r3, r3, #16
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d00f      	beq.n	8001bcc <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001bac:	4b28      	ldr	r3, [pc, #160]	; (8001c50 <ADC_Enable+0x104>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4928      	ldr	r1, [pc, #160]	; (8001c54 <ADC_Enable+0x108>)
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	f7fe faa4 	bl	8000100 <__udivsi3>
 8001bb8:	0003      	movs	r3, r0
 8001bba:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001bbc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001bbe:	e002      	b.n	8001bc6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1f9      	bne.n	8001bc0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	7e5b      	ldrb	r3, [r3, #25]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d033      	beq.n	8001c3c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001bd4:	f7ff f9e8 	bl	8000fa8 <HAL_GetTick>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001bdc:	e027      	b.n	8001c2e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	0018      	movs	r0, r3
 8001be4:	f7ff fb0e 	bl	8001204 <LL_ADC_IsEnabled>
 8001be8:	1e03      	subs	r3, r0, #0
 8001bea:	d104      	bne.n	8001bf6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	f7ff faf5 	bl	80011e0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001bf6:	f7ff f9d7 	bl	8000fa8 <HAL_GetTick>
 8001bfa:	0002      	movs	r2, r0
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d914      	bls.n	8001c2e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d00d      	beq.n	8001c2e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c16:	2210      	movs	r2, #16
 8001c18:	431a      	orrs	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c22:	2201      	movs	r2, #1
 8001c24:	431a      	orrs	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e007      	b.n	8001c3e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2201      	movs	r2, #1
 8001c36:	4013      	ands	r3, r2
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d1d0      	bne.n	8001bde <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	0018      	movs	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	b004      	add	sp, #16
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	80000017 	.word	0x80000017
 8001c4c:	40012708 	.word	0x40012708
 8001c50:	20000000 	.word	0x20000000
 8001c54:	00030d40 	.word	0x00030d40

08001c58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c58:	b590      	push	{r4, r7, lr}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	0002      	movs	r2, r0
 8001c60:	6039      	str	r1, [r7, #0]
 8001c62:	1dfb      	adds	r3, r7, #7
 8001c64:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c66:	1dfb      	adds	r3, r7, #7
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b7f      	cmp	r3, #127	; 0x7f
 8001c6c:	d828      	bhi.n	8001cc0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c6e:	4a2f      	ldr	r2, [pc, #188]	; (8001d2c <__NVIC_SetPriority+0xd4>)
 8001c70:	1dfb      	adds	r3, r7, #7
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	b25b      	sxtb	r3, r3
 8001c76:	089b      	lsrs	r3, r3, #2
 8001c78:	33c0      	adds	r3, #192	; 0xc0
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	589b      	ldr	r3, [r3, r2]
 8001c7e:	1dfa      	adds	r2, r7, #7
 8001c80:	7812      	ldrb	r2, [r2, #0]
 8001c82:	0011      	movs	r1, r2
 8001c84:	2203      	movs	r2, #3
 8001c86:	400a      	ands	r2, r1
 8001c88:	00d2      	lsls	r2, r2, #3
 8001c8a:	21ff      	movs	r1, #255	; 0xff
 8001c8c:	4091      	lsls	r1, r2
 8001c8e:	000a      	movs	r2, r1
 8001c90:	43d2      	mvns	r2, r2
 8001c92:	401a      	ands	r2, r3
 8001c94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	019b      	lsls	r3, r3, #6
 8001c9a:	22ff      	movs	r2, #255	; 0xff
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	1dfb      	adds	r3, r7, #7
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	0018      	movs	r0, r3
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	4003      	ands	r3, r0
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cac:	481f      	ldr	r0, [pc, #124]	; (8001d2c <__NVIC_SetPriority+0xd4>)
 8001cae:	1dfb      	adds	r3, r7, #7
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	b25b      	sxtb	r3, r3
 8001cb4:	089b      	lsrs	r3, r3, #2
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	33c0      	adds	r3, #192	; 0xc0
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001cbe:	e031      	b.n	8001d24 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cc0:	4a1b      	ldr	r2, [pc, #108]	; (8001d30 <__NVIC_SetPriority+0xd8>)
 8001cc2:	1dfb      	adds	r3, r7, #7
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	0019      	movs	r1, r3
 8001cc8:	230f      	movs	r3, #15
 8001cca:	400b      	ands	r3, r1
 8001ccc:	3b08      	subs	r3, #8
 8001cce:	089b      	lsrs	r3, r3, #2
 8001cd0:	3306      	adds	r3, #6
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	18d3      	adds	r3, r2, r3
 8001cd6:	3304      	adds	r3, #4
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	1dfa      	adds	r2, r7, #7
 8001cdc:	7812      	ldrb	r2, [r2, #0]
 8001cde:	0011      	movs	r1, r2
 8001ce0:	2203      	movs	r2, #3
 8001ce2:	400a      	ands	r2, r1
 8001ce4:	00d2      	lsls	r2, r2, #3
 8001ce6:	21ff      	movs	r1, #255	; 0xff
 8001ce8:	4091      	lsls	r1, r2
 8001cea:	000a      	movs	r2, r1
 8001cec:	43d2      	mvns	r2, r2
 8001cee:	401a      	ands	r2, r3
 8001cf0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	019b      	lsls	r3, r3, #6
 8001cf6:	22ff      	movs	r2, #255	; 0xff
 8001cf8:	401a      	ands	r2, r3
 8001cfa:	1dfb      	adds	r3, r7, #7
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	0018      	movs	r0, r3
 8001d00:	2303      	movs	r3, #3
 8001d02:	4003      	ands	r3, r0
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d08:	4809      	ldr	r0, [pc, #36]	; (8001d30 <__NVIC_SetPriority+0xd8>)
 8001d0a:	1dfb      	adds	r3, r7, #7
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	001c      	movs	r4, r3
 8001d10:	230f      	movs	r3, #15
 8001d12:	4023      	ands	r3, r4
 8001d14:	3b08      	subs	r3, #8
 8001d16:	089b      	lsrs	r3, r3, #2
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	3306      	adds	r3, #6
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	18c3      	adds	r3, r0, r3
 8001d20:	3304      	adds	r3, #4
 8001d22:	601a      	str	r2, [r3, #0]
}
 8001d24:	46c0      	nop			; (mov r8, r8)
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b003      	add	sp, #12
 8001d2a:	bd90      	pop	{r4, r7, pc}
 8001d2c:	e000e100 	.word	0xe000e100
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	1e5a      	subs	r2, r3, #1
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	045b      	lsls	r3, r3, #17
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d301      	bcc.n	8001d4c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e010      	b.n	8001d6e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d4c:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <SysTick_Config+0x44>)
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	3a01      	subs	r2, #1
 8001d52:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d54:	2301      	movs	r3, #1
 8001d56:	425b      	negs	r3, r3
 8001d58:	2103      	movs	r1, #3
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f7ff ff7c 	bl	8001c58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d60:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <SysTick_Config+0x44>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d66:	4b04      	ldr	r3, [pc, #16]	; (8001d78 <SysTick_Config+0x44>)
 8001d68:	2207      	movs	r2, #7
 8001d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	0018      	movs	r0, r3
 8001d70:	46bd      	mov	sp, r7
 8001d72:	b002      	add	sp, #8
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	46c0      	nop			; (mov r8, r8)
 8001d78:	e000e010 	.word	0xe000e010

08001d7c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
 8001d86:	210f      	movs	r1, #15
 8001d88:	187b      	adds	r3, r7, r1
 8001d8a:	1c02      	adds	r2, r0, #0
 8001d8c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	187b      	adds	r3, r7, r1
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	b25b      	sxtb	r3, r3
 8001d96:	0011      	movs	r1, r2
 8001d98:	0018      	movs	r0, r3
 8001d9a:	f7ff ff5d 	bl	8001c58 <__NVIC_SetPriority>
}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	46bd      	mov	sp, r7
 8001da2:	b004      	add	sp, #16
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b082      	sub	sp, #8
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	0018      	movs	r0, r3
 8001db2:	f7ff ffbf 	bl	8001d34 <SysTick_Config>
 8001db6:	0003      	movs	r3, r0
}
 8001db8:	0018      	movs	r0, r3
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	b002      	add	sp, #8
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dce:	e147      	b.n	8002060 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	697a      	ldr	r2, [r7, #20]
 8001dd8:	4091      	lsls	r1, r2
 8001dda:	000a      	movs	r2, r1
 8001ddc:	4013      	ands	r3, r2
 8001dde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d100      	bne.n	8001de8 <HAL_GPIO_Init+0x28>
 8001de6:	e138      	b.n	800205a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	2203      	movs	r2, #3
 8001dee:	4013      	ands	r3, r2
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d005      	beq.n	8001e00 <HAL_GPIO_Init+0x40>
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2203      	movs	r2, #3
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d130      	bne.n	8001e62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	2203      	movs	r2, #3
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	0013      	movs	r3, r2
 8001e10:	43da      	mvns	r2, r3
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4013      	ands	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	68da      	ldr	r2, [r3, #12]
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	409a      	lsls	r2, r3
 8001e22:	0013      	movs	r3, r2
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e36:	2201      	movs	r2, #1
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	409a      	lsls	r2, r3
 8001e3c:	0013      	movs	r3, r2
 8001e3e:	43da      	mvns	r2, r3
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	091b      	lsrs	r3, r3, #4
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	401a      	ands	r2, r3
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	409a      	lsls	r2, r3
 8001e54:	0013      	movs	r3, r2
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2203      	movs	r2, #3
 8001e68:	4013      	ands	r3, r2
 8001e6a:	2b03      	cmp	r3, #3
 8001e6c:	d017      	beq.n	8001e9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	2203      	movs	r2, #3
 8001e7a:	409a      	lsls	r2, r3
 8001e7c:	0013      	movs	r3, r2
 8001e7e:	43da      	mvns	r2, r3
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	4013      	ands	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	689a      	ldr	r2, [r3, #8]
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	0013      	movs	r3, r2
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2203      	movs	r2, #3
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d123      	bne.n	8001ef2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	08da      	lsrs	r2, r3, #3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3208      	adds	r2, #8
 8001eb2:	0092      	lsls	r2, r2, #2
 8001eb4:	58d3      	ldr	r3, [r2, r3]
 8001eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	2207      	movs	r2, #7
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	220f      	movs	r2, #15
 8001ec2:	409a      	lsls	r2, r3
 8001ec4:	0013      	movs	r3, r2
 8001ec6:	43da      	mvns	r2, r3
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	2107      	movs	r1, #7
 8001ed6:	400b      	ands	r3, r1
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	409a      	lsls	r2, r3
 8001edc:	0013      	movs	r3, r2
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	08da      	lsrs	r2, r3, #3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3208      	adds	r2, #8
 8001eec:	0092      	lsls	r2, r2, #2
 8001eee:	6939      	ldr	r1, [r7, #16]
 8001ef0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	2203      	movs	r2, #3
 8001efe:	409a      	lsls	r2, r3
 8001f00:	0013      	movs	r3, r2
 8001f02:	43da      	mvns	r2, r3
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	4013      	ands	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2203      	movs	r2, #3
 8001f10:	401a      	ands	r2, r3
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	409a      	lsls	r2, r3
 8001f18:	0013      	movs	r3, r2
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	23c0      	movs	r3, #192	; 0xc0
 8001f2c:	029b      	lsls	r3, r3, #10
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d100      	bne.n	8001f34 <HAL_GPIO_Init+0x174>
 8001f32:	e092      	b.n	800205a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001f34:	4a50      	ldr	r2, [pc, #320]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	089b      	lsrs	r3, r3, #2
 8001f3a:	3318      	adds	r3, #24
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	589b      	ldr	r3, [r3, r2]
 8001f40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	2203      	movs	r2, #3
 8001f46:	4013      	ands	r3, r2
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	220f      	movs	r2, #15
 8001f4c:	409a      	lsls	r2, r3
 8001f4e:	0013      	movs	r3, r2
 8001f50:	43da      	mvns	r2, r3
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	4013      	ands	r3, r2
 8001f56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	23a0      	movs	r3, #160	; 0xa0
 8001f5c:	05db      	lsls	r3, r3, #23
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d013      	beq.n	8001f8a <HAL_GPIO_Init+0x1ca>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a45      	ldr	r2, [pc, #276]	; (800207c <HAL_GPIO_Init+0x2bc>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d00d      	beq.n	8001f86 <HAL_GPIO_Init+0x1c6>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a44      	ldr	r2, [pc, #272]	; (8002080 <HAL_GPIO_Init+0x2c0>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d007      	beq.n	8001f82 <HAL_GPIO_Init+0x1c2>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a43      	ldr	r2, [pc, #268]	; (8002084 <HAL_GPIO_Init+0x2c4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d101      	bne.n	8001f7e <HAL_GPIO_Init+0x1be>
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e006      	b.n	8001f8c <HAL_GPIO_Init+0x1cc>
 8001f7e:	2305      	movs	r3, #5
 8001f80:	e004      	b.n	8001f8c <HAL_GPIO_Init+0x1cc>
 8001f82:	2302      	movs	r3, #2
 8001f84:	e002      	b.n	8001f8c <HAL_GPIO_Init+0x1cc>
 8001f86:	2301      	movs	r3, #1
 8001f88:	e000      	b.n	8001f8c <HAL_GPIO_Init+0x1cc>
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	2103      	movs	r1, #3
 8001f90:	400a      	ands	r2, r1
 8001f92:	00d2      	lsls	r2, r2, #3
 8001f94:	4093      	lsls	r3, r2
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001f9c:	4936      	ldr	r1, [pc, #216]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	089b      	lsrs	r3, r3, #2
 8001fa2:	3318      	adds	r3, #24
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001faa:	4b33      	ldr	r3, [pc, #204]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	43da      	mvns	r2, r3
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685a      	ldr	r2, [r3, #4]
 8001fbe:	2380      	movs	r3, #128	; 0x80
 8001fc0:	035b      	lsls	r3, r3, #13
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d003      	beq.n	8001fce <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001fce:	4b2a      	ldr	r3, [pc, #168]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001fd4:	4b28      	ldr	r3, [pc, #160]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	43da      	mvns	r2, r3
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	039b      	lsls	r3, r3, #14
 8001fec:	4013      	ands	r3, r2
 8001fee:	d003      	beq.n	8001ff8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ff8:	4b1f      	ldr	r3, [pc, #124]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001ffe:	4a1e      	ldr	r2, [pc, #120]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 8002000:	2384      	movs	r3, #132	; 0x84
 8002002:	58d3      	ldr	r3, [r2, r3]
 8002004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	43da      	mvns	r2, r3
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	4013      	ands	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	2380      	movs	r3, #128	; 0x80
 8002016:	029b      	lsls	r3, r3, #10
 8002018:	4013      	ands	r3, r2
 800201a:	d003      	beq.n	8002024 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	4313      	orrs	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002024:	4914      	ldr	r1, [pc, #80]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 8002026:	2284      	movs	r2, #132	; 0x84
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800202c:	4a12      	ldr	r2, [pc, #72]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 800202e:	2380      	movs	r3, #128	; 0x80
 8002030:	58d3      	ldr	r3, [r2, r3]
 8002032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	43da      	mvns	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4013      	ands	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	2380      	movs	r3, #128	; 0x80
 8002044:	025b      	lsls	r3, r3, #9
 8002046:	4013      	ands	r3, r2
 8002048:	d003      	beq.n	8002052 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4313      	orrs	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002052:	4909      	ldr	r1, [pc, #36]	; (8002078 <HAL_GPIO_Init+0x2b8>)
 8002054:	2280      	movs	r2, #128	; 0x80
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	3301      	adds	r3, #1
 800205e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	40da      	lsrs	r2, r3
 8002068:	1e13      	subs	r3, r2, #0
 800206a:	d000      	beq.n	800206e <HAL_GPIO_Init+0x2ae>
 800206c:	e6b0      	b.n	8001dd0 <HAL_GPIO_Init+0x10>
  }
}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	46c0      	nop			; (mov r8, r8)
 8002072:	46bd      	mov	sp, r7
 8002074:	b006      	add	sp, #24
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40021800 	.word	0x40021800
 800207c:	50000400 	.word	0x50000400
 8002080:	50000800 	.word	0x50000800
 8002084:	50000c00 	.word	0x50000c00

08002088 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	0008      	movs	r0, r1
 8002092:	0011      	movs	r1, r2
 8002094:	1cbb      	adds	r3, r7, #2
 8002096:	1c02      	adds	r2, r0, #0
 8002098:	801a      	strh	r2, [r3, #0]
 800209a:	1c7b      	adds	r3, r7, #1
 800209c:	1c0a      	adds	r2, r1, #0
 800209e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020a0:	1c7b      	adds	r3, r7, #1
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d004      	beq.n	80020b2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020a8:	1cbb      	adds	r3, r7, #2
 80020aa:	881a      	ldrh	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020b0:	e003      	b.n	80020ba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020b2:	1cbb      	adds	r3, r7, #2
 80020b4:	881a      	ldrh	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	46bd      	mov	sp, r7
 80020be:	b002      	add	sp, #8
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80020cc:	4b19      	ldr	r3, [pc, #100]	; (8002134 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a19      	ldr	r2, [pc, #100]	; (8002138 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80020d2:	4013      	ands	r3, r2
 80020d4:	0019      	movs	r1, r3
 80020d6:	4b17      	ldr	r3, [pc, #92]	; (8002134 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	430a      	orrs	r2, r1
 80020dc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	2380      	movs	r3, #128	; 0x80
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d11f      	bne.n	8002128 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80020e8:	4b14      	ldr	r3, [pc, #80]	; (800213c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	0013      	movs	r3, r2
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	189b      	adds	r3, r3, r2
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4912      	ldr	r1, [pc, #72]	; (8002140 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80020f6:	0018      	movs	r0, r3
 80020f8:	f7fe f802 	bl	8000100 <__udivsi3>
 80020fc:	0003      	movs	r3, r0
 80020fe:	3301      	adds	r3, #1
 8002100:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002102:	e008      	b.n	8002116 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	3b01      	subs	r3, #1
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	e001      	b.n	8002116 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e009      	b.n	800212a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002116:	4b07      	ldr	r3, [pc, #28]	; (8002134 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002118:	695a      	ldr	r2, [r3, #20]
 800211a:	2380      	movs	r3, #128	; 0x80
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	401a      	ands	r2, r3
 8002120:	2380      	movs	r3, #128	; 0x80
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	429a      	cmp	r2, r3
 8002126:	d0ed      	beq.n	8002104 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	0018      	movs	r0, r3
 800212c:	46bd      	mov	sp, r7
 800212e:	b004      	add	sp, #16
 8002130:	bd80      	pop	{r7, pc}
 8002132:	46c0      	nop			; (mov r8, r8)
 8002134:	40007000 	.word	0x40007000
 8002138:	fffff9ff 	.word	0xfffff9ff
 800213c:	20000000 	.word	0x20000000
 8002140:	000f4240 	.word	0x000f4240

08002144 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002148:	4b03      	ldr	r3, [pc, #12]	; (8002158 <LL_RCC_GetAPB1Prescaler+0x14>)
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	23e0      	movs	r3, #224	; 0xe0
 800214e:	01db      	lsls	r3, r3, #7
 8002150:	4013      	ands	r3, r2
}
 8002152:	0018      	movs	r0, r3
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40021000 	.word	0x40021000

0800215c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b088      	sub	sp, #32
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e2f3      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2201      	movs	r2, #1
 8002174:	4013      	ands	r3, r2
 8002176:	d100      	bne.n	800217a <HAL_RCC_OscConfig+0x1e>
 8002178:	e07c      	b.n	8002274 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800217a:	4bc3      	ldr	r3, [pc, #780]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	2238      	movs	r2, #56	; 0x38
 8002180:	4013      	ands	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002184:	4bc0      	ldr	r3, [pc, #768]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	2203      	movs	r2, #3
 800218a:	4013      	ands	r3, r2
 800218c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	2b10      	cmp	r3, #16
 8002192:	d102      	bne.n	800219a <HAL_RCC_OscConfig+0x3e>
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	2b03      	cmp	r3, #3
 8002198:	d002      	beq.n	80021a0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	2b08      	cmp	r3, #8
 800219e:	d10b      	bne.n	80021b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a0:	4bb9      	ldr	r3, [pc, #740]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	2380      	movs	r3, #128	; 0x80
 80021a6:	029b      	lsls	r3, r3, #10
 80021a8:	4013      	ands	r3, r2
 80021aa:	d062      	beq.n	8002272 <HAL_RCC_OscConfig+0x116>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d15e      	bne.n	8002272 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e2ce      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	2380      	movs	r3, #128	; 0x80
 80021be:	025b      	lsls	r3, r3, #9
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d107      	bne.n	80021d4 <HAL_RCC_OscConfig+0x78>
 80021c4:	4bb0      	ldr	r3, [pc, #704]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4baf      	ldr	r3, [pc, #700]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80021ca:	2180      	movs	r1, #128	; 0x80
 80021cc:	0249      	lsls	r1, r1, #9
 80021ce:	430a      	orrs	r2, r1
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	e020      	b.n	8002216 <HAL_RCC_OscConfig+0xba>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	23a0      	movs	r3, #160	; 0xa0
 80021da:	02db      	lsls	r3, r3, #11
 80021dc:	429a      	cmp	r2, r3
 80021de:	d10e      	bne.n	80021fe <HAL_RCC_OscConfig+0xa2>
 80021e0:	4ba9      	ldr	r3, [pc, #676]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4ba8      	ldr	r3, [pc, #672]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80021e6:	2180      	movs	r1, #128	; 0x80
 80021e8:	02c9      	lsls	r1, r1, #11
 80021ea:	430a      	orrs	r2, r1
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	4ba6      	ldr	r3, [pc, #664]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	4ba5      	ldr	r3, [pc, #660]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80021f4:	2180      	movs	r1, #128	; 0x80
 80021f6:	0249      	lsls	r1, r1, #9
 80021f8:	430a      	orrs	r2, r1
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	e00b      	b.n	8002216 <HAL_RCC_OscConfig+0xba>
 80021fe:	4ba2      	ldr	r3, [pc, #648]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	4ba1      	ldr	r3, [pc, #644]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002204:	49a1      	ldr	r1, [pc, #644]	; (800248c <HAL_RCC_OscConfig+0x330>)
 8002206:	400a      	ands	r2, r1
 8002208:	601a      	str	r2, [r3, #0]
 800220a:	4b9f      	ldr	r3, [pc, #636]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	4b9e      	ldr	r3, [pc, #632]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002210:	499f      	ldr	r1, [pc, #636]	; (8002490 <HAL_RCC_OscConfig+0x334>)
 8002212:	400a      	ands	r2, r1
 8002214:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d014      	beq.n	8002248 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221e:	f7fe fec3 	bl	8000fa8 <HAL_GetTick>
 8002222:	0003      	movs	r3, r0
 8002224:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002228:	f7fe febe 	bl	8000fa8 <HAL_GetTick>
 800222c:	0002      	movs	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b64      	cmp	r3, #100	; 0x64
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e28d      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800223a:	4b93      	ldr	r3, [pc, #588]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	2380      	movs	r3, #128	; 0x80
 8002240:	029b      	lsls	r3, r3, #10
 8002242:	4013      	ands	r3, r2
 8002244:	d0f0      	beq.n	8002228 <HAL_RCC_OscConfig+0xcc>
 8002246:	e015      	b.n	8002274 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002248:	f7fe feae 	bl	8000fa8 <HAL_GetTick>
 800224c:	0003      	movs	r3, r0
 800224e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002250:	e008      	b.n	8002264 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002252:	f7fe fea9 	bl	8000fa8 <HAL_GetTick>
 8002256:	0002      	movs	r2, r0
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b64      	cmp	r3, #100	; 0x64
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e278      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002264:	4b88      	ldr	r3, [pc, #544]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	2380      	movs	r3, #128	; 0x80
 800226a:	029b      	lsls	r3, r3, #10
 800226c:	4013      	ands	r3, r2
 800226e:	d1f0      	bne.n	8002252 <HAL_RCC_OscConfig+0xf6>
 8002270:	e000      	b.n	8002274 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002272:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2202      	movs	r2, #2
 800227a:	4013      	ands	r3, r2
 800227c:	d100      	bne.n	8002280 <HAL_RCC_OscConfig+0x124>
 800227e:	e099      	b.n	80023b4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002280:	4b81      	ldr	r3, [pc, #516]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	2238      	movs	r2, #56	; 0x38
 8002286:	4013      	ands	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800228a:	4b7f      	ldr	r3, [pc, #508]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	2203      	movs	r2, #3
 8002290:	4013      	ands	r3, r2
 8002292:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	2b10      	cmp	r3, #16
 8002298:	d102      	bne.n	80022a0 <HAL_RCC_OscConfig+0x144>
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	2b02      	cmp	r3, #2
 800229e:	d002      	beq.n	80022a6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d135      	bne.n	8002312 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022a6:	4b78      	ldr	r3, [pc, #480]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	2380      	movs	r3, #128	; 0x80
 80022ac:	00db      	lsls	r3, r3, #3
 80022ae:	4013      	ands	r3, r2
 80022b0:	d005      	beq.n	80022be <HAL_RCC_OscConfig+0x162>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e24b      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022be:	4b72      	ldr	r3, [pc, #456]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	4a74      	ldr	r2, [pc, #464]	; (8002494 <HAL_RCC_OscConfig+0x338>)
 80022c4:	4013      	ands	r3, r2
 80022c6:	0019      	movs	r1, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	021a      	lsls	r2, r3, #8
 80022ce:	4b6e      	ldr	r3, [pc, #440]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80022d0:	430a      	orrs	r2, r1
 80022d2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d112      	bne.n	8002300 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80022da:	4b6b      	ldr	r3, [pc, #428]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a6e      	ldr	r2, [pc, #440]	; (8002498 <HAL_RCC_OscConfig+0x33c>)
 80022e0:	4013      	ands	r3, r2
 80022e2:	0019      	movs	r1, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	691a      	ldr	r2, [r3, #16]
 80022e8:	4b67      	ldr	r3, [pc, #412]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80022ea:	430a      	orrs	r2, r1
 80022ec:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80022ee:	4b66      	ldr	r3, [pc, #408]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	0adb      	lsrs	r3, r3, #11
 80022f4:	2207      	movs	r2, #7
 80022f6:	4013      	ands	r3, r2
 80022f8:	4a68      	ldr	r2, [pc, #416]	; (800249c <HAL_RCC_OscConfig+0x340>)
 80022fa:	40da      	lsrs	r2, r3
 80022fc:	4b68      	ldr	r3, [pc, #416]	; (80024a0 <HAL_RCC_OscConfig+0x344>)
 80022fe:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002300:	4b68      	ldr	r3, [pc, #416]	; (80024a4 <HAL_RCC_OscConfig+0x348>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	0018      	movs	r0, r3
 8002306:	f7fe fdf3 	bl	8000ef0 <HAL_InitTick>
 800230a:	1e03      	subs	r3, r0, #0
 800230c:	d051      	beq.n	80023b2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e221      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d030      	beq.n	800237c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800231a:	4b5b      	ldr	r3, [pc, #364]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a5e      	ldr	r2, [pc, #376]	; (8002498 <HAL_RCC_OscConfig+0x33c>)
 8002320:	4013      	ands	r3, r2
 8002322:	0019      	movs	r1, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691a      	ldr	r2, [r3, #16]
 8002328:	4b57      	ldr	r3, [pc, #348]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 800232a:	430a      	orrs	r2, r1
 800232c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800232e:	4b56      	ldr	r3, [pc, #344]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	4b55      	ldr	r3, [pc, #340]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002334:	2180      	movs	r1, #128	; 0x80
 8002336:	0049      	lsls	r1, r1, #1
 8002338:	430a      	orrs	r2, r1
 800233a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233c:	f7fe fe34 	bl	8000fa8 <HAL_GetTick>
 8002340:	0003      	movs	r3, r0
 8002342:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002346:	f7fe fe2f 	bl	8000fa8 <HAL_GetTick>
 800234a:	0002      	movs	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e1fe      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002358:	4b4b      	ldr	r3, [pc, #300]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	2380      	movs	r3, #128	; 0x80
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	4013      	ands	r3, r2
 8002362:	d0f0      	beq.n	8002346 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002364:	4b48      	ldr	r3, [pc, #288]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	4a4a      	ldr	r2, [pc, #296]	; (8002494 <HAL_RCC_OscConfig+0x338>)
 800236a:	4013      	ands	r3, r2
 800236c:	0019      	movs	r1, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	021a      	lsls	r2, r3, #8
 8002374:	4b44      	ldr	r3, [pc, #272]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002376:	430a      	orrs	r2, r1
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	e01b      	b.n	80023b4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800237c:	4b42      	ldr	r3, [pc, #264]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	4b41      	ldr	r3, [pc, #260]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002382:	4949      	ldr	r1, [pc, #292]	; (80024a8 <HAL_RCC_OscConfig+0x34c>)
 8002384:	400a      	ands	r2, r1
 8002386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002388:	f7fe fe0e 	bl	8000fa8 <HAL_GetTick>
 800238c:	0003      	movs	r3, r0
 800238e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002390:	e008      	b.n	80023a4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002392:	f7fe fe09 	bl	8000fa8 <HAL_GetTick>
 8002396:	0002      	movs	r2, r0
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e1d8      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023a4:	4b38      	ldr	r3, [pc, #224]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	2380      	movs	r3, #128	; 0x80
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4013      	ands	r3, r2
 80023ae:	d1f0      	bne.n	8002392 <HAL_RCC_OscConfig+0x236>
 80023b0:	e000      	b.n	80023b4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023b2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2208      	movs	r2, #8
 80023ba:	4013      	ands	r3, r2
 80023bc:	d047      	beq.n	800244e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80023be:	4b32      	ldr	r3, [pc, #200]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	2238      	movs	r2, #56	; 0x38
 80023c4:	4013      	ands	r3, r2
 80023c6:	2b18      	cmp	r3, #24
 80023c8:	d10a      	bne.n	80023e0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80023ca:	4b2f      	ldr	r3, [pc, #188]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80023cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ce:	2202      	movs	r2, #2
 80023d0:	4013      	ands	r3, r2
 80023d2:	d03c      	beq.n	800244e <HAL_RCC_OscConfig+0x2f2>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d138      	bne.n	800244e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e1ba      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d019      	beq.n	800241c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80023e8:	4b27      	ldr	r3, [pc, #156]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80023ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023ec:	4b26      	ldr	r3, [pc, #152]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 80023ee:	2101      	movs	r1, #1
 80023f0:	430a      	orrs	r2, r1
 80023f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f4:	f7fe fdd8 	bl	8000fa8 <HAL_GetTick>
 80023f8:	0003      	movs	r3, r0
 80023fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023fe:	f7fe fdd3 	bl	8000fa8 <HAL_GetTick>
 8002402:	0002      	movs	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e1a2      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002410:	4b1d      	ldr	r3, [pc, #116]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002414:	2202      	movs	r2, #2
 8002416:	4013      	ands	r3, r2
 8002418:	d0f1      	beq.n	80023fe <HAL_RCC_OscConfig+0x2a2>
 800241a:	e018      	b.n	800244e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800241c:	4b1a      	ldr	r3, [pc, #104]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 800241e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002420:	4b19      	ldr	r3, [pc, #100]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002422:	2101      	movs	r1, #1
 8002424:	438a      	bics	r2, r1
 8002426:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002428:	f7fe fdbe 	bl	8000fa8 <HAL_GetTick>
 800242c:	0003      	movs	r3, r0
 800242e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002430:	e008      	b.n	8002444 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002432:	f7fe fdb9 	bl	8000fa8 <HAL_GetTick>
 8002436:	0002      	movs	r2, r0
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d901      	bls.n	8002444 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	e188      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002444:	4b10      	ldr	r3, [pc, #64]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002446:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002448:	2202      	movs	r2, #2
 800244a:	4013      	ands	r3, r2
 800244c:	d1f1      	bne.n	8002432 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2204      	movs	r2, #4
 8002454:	4013      	ands	r3, r2
 8002456:	d100      	bne.n	800245a <HAL_RCC_OscConfig+0x2fe>
 8002458:	e0c6      	b.n	80025e8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800245a:	231f      	movs	r3, #31
 800245c:	18fb      	adds	r3, r7, r3
 800245e:	2200      	movs	r2, #0
 8002460:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002462:	4b09      	ldr	r3, [pc, #36]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	2238      	movs	r2, #56	; 0x38
 8002468:	4013      	ands	r3, r2
 800246a:	2b20      	cmp	r3, #32
 800246c:	d11e      	bne.n	80024ac <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800246e:	4b06      	ldr	r3, [pc, #24]	; (8002488 <HAL_RCC_OscConfig+0x32c>)
 8002470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002472:	2202      	movs	r2, #2
 8002474:	4013      	ands	r3, r2
 8002476:	d100      	bne.n	800247a <HAL_RCC_OscConfig+0x31e>
 8002478:	e0b6      	b.n	80025e8 <HAL_RCC_OscConfig+0x48c>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d000      	beq.n	8002484 <HAL_RCC_OscConfig+0x328>
 8002482:	e0b1      	b.n	80025e8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e166      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
 8002488:	40021000 	.word	0x40021000
 800248c:	fffeffff 	.word	0xfffeffff
 8002490:	fffbffff 	.word	0xfffbffff
 8002494:	ffff80ff 	.word	0xffff80ff
 8002498:	ffffc7ff 	.word	0xffffc7ff
 800249c:	00f42400 	.word	0x00f42400
 80024a0:	20000000 	.word	0x20000000
 80024a4:	20000004 	.word	0x20000004
 80024a8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80024ac:	4bac      	ldr	r3, [pc, #688]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80024ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024b0:	2380      	movs	r3, #128	; 0x80
 80024b2:	055b      	lsls	r3, r3, #21
 80024b4:	4013      	ands	r3, r2
 80024b6:	d101      	bne.n	80024bc <HAL_RCC_OscConfig+0x360>
 80024b8:	2301      	movs	r3, #1
 80024ba:	e000      	b.n	80024be <HAL_RCC_OscConfig+0x362>
 80024bc:	2300      	movs	r3, #0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d011      	beq.n	80024e6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80024c2:	4ba7      	ldr	r3, [pc, #668]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80024c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024c6:	4ba6      	ldr	r3, [pc, #664]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80024c8:	2180      	movs	r1, #128	; 0x80
 80024ca:	0549      	lsls	r1, r1, #21
 80024cc:	430a      	orrs	r2, r1
 80024ce:	63da      	str	r2, [r3, #60]	; 0x3c
 80024d0:	4ba3      	ldr	r3, [pc, #652]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80024d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024d4:	2380      	movs	r3, #128	; 0x80
 80024d6:	055b      	lsls	r3, r3, #21
 80024d8:	4013      	ands	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80024de:	231f      	movs	r3, #31
 80024e0:	18fb      	adds	r3, r7, r3
 80024e2:	2201      	movs	r2, #1
 80024e4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024e6:	4b9f      	ldr	r3, [pc, #636]	; (8002764 <HAL_RCC_OscConfig+0x608>)
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	2380      	movs	r3, #128	; 0x80
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	4013      	ands	r3, r2
 80024f0:	d11a      	bne.n	8002528 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024f2:	4b9c      	ldr	r3, [pc, #624]	; (8002764 <HAL_RCC_OscConfig+0x608>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	4b9b      	ldr	r3, [pc, #620]	; (8002764 <HAL_RCC_OscConfig+0x608>)
 80024f8:	2180      	movs	r1, #128	; 0x80
 80024fa:	0049      	lsls	r1, r1, #1
 80024fc:	430a      	orrs	r2, r1
 80024fe:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002500:	f7fe fd52 	bl	8000fa8 <HAL_GetTick>
 8002504:	0003      	movs	r3, r0
 8002506:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800250a:	f7fe fd4d 	bl	8000fa8 <HAL_GetTick>
 800250e:	0002      	movs	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e11c      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800251c:	4b91      	ldr	r3, [pc, #580]	; (8002764 <HAL_RCC_OscConfig+0x608>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	2380      	movs	r3, #128	; 0x80
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	4013      	ands	r3, r2
 8002526:	d0f0      	beq.n	800250a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d106      	bne.n	800253e <HAL_RCC_OscConfig+0x3e2>
 8002530:	4b8b      	ldr	r3, [pc, #556]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002532:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002534:	4b8a      	ldr	r3, [pc, #552]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002536:	2101      	movs	r1, #1
 8002538:	430a      	orrs	r2, r1
 800253a:	65da      	str	r2, [r3, #92]	; 0x5c
 800253c:	e01c      	b.n	8002578 <HAL_RCC_OscConfig+0x41c>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	2b05      	cmp	r3, #5
 8002544:	d10c      	bne.n	8002560 <HAL_RCC_OscConfig+0x404>
 8002546:	4b86      	ldr	r3, [pc, #536]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002548:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800254a:	4b85      	ldr	r3, [pc, #532]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 800254c:	2104      	movs	r1, #4
 800254e:	430a      	orrs	r2, r1
 8002550:	65da      	str	r2, [r3, #92]	; 0x5c
 8002552:	4b83      	ldr	r3, [pc, #524]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002554:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002556:	4b82      	ldr	r3, [pc, #520]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002558:	2101      	movs	r1, #1
 800255a:	430a      	orrs	r2, r1
 800255c:	65da      	str	r2, [r3, #92]	; 0x5c
 800255e:	e00b      	b.n	8002578 <HAL_RCC_OscConfig+0x41c>
 8002560:	4b7f      	ldr	r3, [pc, #508]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002562:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002564:	4b7e      	ldr	r3, [pc, #504]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002566:	2101      	movs	r1, #1
 8002568:	438a      	bics	r2, r1
 800256a:	65da      	str	r2, [r3, #92]	; 0x5c
 800256c:	4b7c      	ldr	r3, [pc, #496]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 800256e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002570:	4b7b      	ldr	r3, [pc, #492]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002572:	2104      	movs	r1, #4
 8002574:	438a      	bics	r2, r1
 8002576:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d014      	beq.n	80025aa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002580:	f7fe fd12 	bl	8000fa8 <HAL_GetTick>
 8002584:	0003      	movs	r3, r0
 8002586:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002588:	e009      	b.n	800259e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800258a:	f7fe fd0d 	bl	8000fa8 <HAL_GetTick>
 800258e:	0002      	movs	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	4a74      	ldr	r2, [pc, #464]	; (8002768 <HAL_RCC_OscConfig+0x60c>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e0db      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800259e:	4b70      	ldr	r3, [pc, #448]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80025a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025a2:	2202      	movs	r2, #2
 80025a4:	4013      	ands	r3, r2
 80025a6:	d0f0      	beq.n	800258a <HAL_RCC_OscConfig+0x42e>
 80025a8:	e013      	b.n	80025d2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025aa:	f7fe fcfd 	bl	8000fa8 <HAL_GetTick>
 80025ae:	0003      	movs	r3, r0
 80025b0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025b2:	e009      	b.n	80025c8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b4:	f7fe fcf8 	bl	8000fa8 <HAL_GetTick>
 80025b8:	0002      	movs	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	4a6a      	ldr	r2, [pc, #424]	; (8002768 <HAL_RCC_OscConfig+0x60c>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e0c6      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025c8:	4b65      	ldr	r3, [pc, #404]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80025ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025cc:	2202      	movs	r2, #2
 80025ce:	4013      	ands	r3, r2
 80025d0:	d1f0      	bne.n	80025b4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80025d2:	231f      	movs	r3, #31
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d105      	bne.n	80025e8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80025dc:	4b60      	ldr	r3, [pc, #384]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80025de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025e0:	4b5f      	ldr	r3, [pc, #380]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80025e2:	4962      	ldr	r1, [pc, #392]	; (800276c <HAL_RCC_OscConfig+0x610>)
 80025e4:	400a      	ands	r2, r1
 80025e6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	69db      	ldr	r3, [r3, #28]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d100      	bne.n	80025f2 <HAL_RCC_OscConfig+0x496>
 80025f0:	e0b0      	b.n	8002754 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025f2:	4b5b      	ldr	r3, [pc, #364]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	2238      	movs	r2, #56	; 0x38
 80025f8:	4013      	ands	r3, r2
 80025fa:	2b10      	cmp	r3, #16
 80025fc:	d100      	bne.n	8002600 <HAL_RCC_OscConfig+0x4a4>
 80025fe:	e078      	b.n	80026f2 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	69db      	ldr	r3, [r3, #28]
 8002604:	2b02      	cmp	r3, #2
 8002606:	d153      	bne.n	80026b0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002608:	4b55      	ldr	r3, [pc, #340]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b54      	ldr	r3, [pc, #336]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 800260e:	4958      	ldr	r1, [pc, #352]	; (8002770 <HAL_RCC_OscConfig+0x614>)
 8002610:	400a      	ands	r2, r1
 8002612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002614:	f7fe fcc8 	bl	8000fa8 <HAL_GetTick>
 8002618:	0003      	movs	r3, r0
 800261a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800261c:	e008      	b.n	8002630 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261e:	f7fe fcc3 	bl	8000fa8 <HAL_GetTick>
 8002622:	0002      	movs	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b02      	cmp	r3, #2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e092      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002630:	4b4b      	ldr	r3, [pc, #300]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	2380      	movs	r3, #128	; 0x80
 8002636:	049b      	lsls	r3, r3, #18
 8002638:	4013      	ands	r3, r2
 800263a:	d1f0      	bne.n	800261e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800263c:	4b48      	ldr	r3, [pc, #288]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	4a4c      	ldr	r2, [pc, #304]	; (8002774 <HAL_RCC_OscConfig+0x618>)
 8002642:	4013      	ands	r3, r2
 8002644:	0019      	movs	r1, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a1a      	ldr	r2, [r3, #32]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264e:	431a      	orrs	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002654:	021b      	lsls	r3, r3, #8
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800265c:	431a      	orrs	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	431a      	orrs	r2, r3
 8002664:	4b3e      	ldr	r3, [pc, #248]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002666:	430a      	orrs	r2, r1
 8002668:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800266a:	4b3d      	ldr	r3, [pc, #244]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	4b3c      	ldr	r3, [pc, #240]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002670:	2180      	movs	r1, #128	; 0x80
 8002672:	0449      	lsls	r1, r1, #17
 8002674:	430a      	orrs	r2, r1
 8002676:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002678:	4b39      	ldr	r3, [pc, #228]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 800267a:	68da      	ldr	r2, [r3, #12]
 800267c:	4b38      	ldr	r3, [pc, #224]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 800267e:	2180      	movs	r1, #128	; 0x80
 8002680:	0549      	lsls	r1, r1, #21
 8002682:	430a      	orrs	r2, r1
 8002684:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002686:	f7fe fc8f 	bl	8000fa8 <HAL_GetTick>
 800268a:	0003      	movs	r3, r0
 800268c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002690:	f7fe fc8a 	bl	8000fa8 <HAL_GetTick>
 8002694:	0002      	movs	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e059      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026a2:	4b2f      	ldr	r3, [pc, #188]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	2380      	movs	r3, #128	; 0x80
 80026a8:	049b      	lsls	r3, r3, #18
 80026aa:	4013      	ands	r3, r2
 80026ac:	d0f0      	beq.n	8002690 <HAL_RCC_OscConfig+0x534>
 80026ae:	e051      	b.n	8002754 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b0:	4b2b      	ldr	r3, [pc, #172]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4b2a      	ldr	r3, [pc, #168]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80026b6:	492e      	ldr	r1, [pc, #184]	; (8002770 <HAL_RCC_OscConfig+0x614>)
 80026b8:	400a      	ands	r2, r1
 80026ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026bc:	f7fe fc74 	bl	8000fa8 <HAL_GetTick>
 80026c0:	0003      	movs	r3, r0
 80026c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c6:	f7fe fc6f 	bl	8000fa8 <HAL_GetTick>
 80026ca:	0002      	movs	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e03e      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026d8:	4b21      	ldr	r3, [pc, #132]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	2380      	movs	r3, #128	; 0x80
 80026de:	049b      	lsls	r3, r3, #18
 80026e0:	4013      	ands	r3, r2
 80026e2:	d1f0      	bne.n	80026c6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80026e4:	4b1e      	ldr	r3, [pc, #120]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80026e6:	68da      	ldr	r2, [r3, #12]
 80026e8:	4b1d      	ldr	r3, [pc, #116]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 80026ea:	4923      	ldr	r1, [pc, #140]	; (8002778 <HAL_RCC_OscConfig+0x61c>)
 80026ec:	400a      	ands	r2, r1
 80026ee:	60da      	str	r2, [r3, #12]
 80026f0:	e030      	b.n	8002754 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d101      	bne.n	80026fe <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e02b      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80026fe:	4b18      	ldr	r3, [pc, #96]	; (8002760 <HAL_RCC_OscConfig+0x604>)
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	2203      	movs	r2, #3
 8002708:	401a      	ands	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	429a      	cmp	r2, r3
 8002710:	d11e      	bne.n	8002750 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	2270      	movs	r2, #112	; 0x70
 8002716:	401a      	ands	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d117      	bne.n	8002750 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	23fe      	movs	r3, #254	; 0xfe
 8002724:	01db      	lsls	r3, r3, #7
 8002726:	401a      	ands	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800272e:	429a      	cmp	r2, r3
 8002730:	d10e      	bne.n	8002750 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	23f8      	movs	r3, #248	; 0xf8
 8002736:	039b      	lsls	r3, r3, #14
 8002738:	401a      	ands	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800273e:	429a      	cmp	r2, r3
 8002740:	d106      	bne.n	8002750 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	0f5b      	lsrs	r3, r3, #29
 8002746:	075a      	lsls	r2, r3, #29
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e000      	b.n	8002756 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	0018      	movs	r0, r3
 8002758:	46bd      	mov	sp, r7
 800275a:	b008      	add	sp, #32
 800275c:	bd80      	pop	{r7, pc}
 800275e:	46c0      	nop			; (mov r8, r8)
 8002760:	40021000 	.word	0x40021000
 8002764:	40007000 	.word	0x40007000
 8002768:	00001388 	.word	0x00001388
 800276c:	efffffff 	.word	0xefffffff
 8002770:	feffffff 	.word	0xfeffffff
 8002774:	1fc1808c 	.word	0x1fc1808c
 8002778:	effefffc 	.word	0xeffefffc

0800277c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d101      	bne.n	8002790 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e0e9      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002790:	4b76      	ldr	r3, [pc, #472]	; (800296c <HAL_RCC_ClockConfig+0x1f0>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2207      	movs	r2, #7
 8002796:	4013      	ands	r3, r2
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	429a      	cmp	r2, r3
 800279c:	d91e      	bls.n	80027dc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279e:	4b73      	ldr	r3, [pc, #460]	; (800296c <HAL_RCC_ClockConfig+0x1f0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2207      	movs	r2, #7
 80027a4:	4393      	bics	r3, r2
 80027a6:	0019      	movs	r1, r3
 80027a8:	4b70      	ldr	r3, [pc, #448]	; (800296c <HAL_RCC_ClockConfig+0x1f0>)
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80027b0:	f7fe fbfa 	bl	8000fa8 <HAL_GetTick>
 80027b4:	0003      	movs	r3, r0
 80027b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027b8:	e009      	b.n	80027ce <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ba:	f7fe fbf5 	bl	8000fa8 <HAL_GetTick>
 80027be:	0002      	movs	r2, r0
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	4a6a      	ldr	r2, [pc, #424]	; (8002970 <HAL_RCC_ClockConfig+0x1f4>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e0ca      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027ce:	4b67      	ldr	r3, [pc, #412]	; (800296c <HAL_RCC_ClockConfig+0x1f0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2207      	movs	r2, #7
 80027d4:	4013      	ands	r3, r2
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d1ee      	bne.n	80027ba <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2202      	movs	r2, #2
 80027e2:	4013      	ands	r3, r2
 80027e4:	d015      	beq.n	8002812 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2204      	movs	r2, #4
 80027ec:	4013      	ands	r3, r2
 80027ee:	d006      	beq.n	80027fe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80027f0:	4b60      	ldr	r3, [pc, #384]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	4b5f      	ldr	r3, [pc, #380]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 80027f6:	21e0      	movs	r1, #224	; 0xe0
 80027f8:	01c9      	lsls	r1, r1, #7
 80027fa:	430a      	orrs	r2, r1
 80027fc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027fe:	4b5d      	ldr	r3, [pc, #372]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	4a5d      	ldr	r2, [pc, #372]	; (8002978 <HAL_RCC_ClockConfig+0x1fc>)
 8002804:	4013      	ands	r3, r2
 8002806:	0019      	movs	r1, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	4b59      	ldr	r3, [pc, #356]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 800280e:	430a      	orrs	r2, r1
 8002810:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2201      	movs	r2, #1
 8002818:	4013      	ands	r3, r2
 800281a:	d057      	beq.n	80028cc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d107      	bne.n	8002834 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002824:	4b53      	ldr	r3, [pc, #332]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	2380      	movs	r3, #128	; 0x80
 800282a:	029b      	lsls	r3, r3, #10
 800282c:	4013      	ands	r3, r2
 800282e:	d12b      	bne.n	8002888 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e097      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2b02      	cmp	r3, #2
 800283a:	d107      	bne.n	800284c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800283c:	4b4d      	ldr	r3, [pc, #308]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	049b      	lsls	r3, r3, #18
 8002844:	4013      	ands	r3, r2
 8002846:	d11f      	bne.n	8002888 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e08b      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d107      	bne.n	8002864 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002854:	4b47      	ldr	r3, [pc, #284]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	2380      	movs	r3, #128	; 0x80
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	4013      	ands	r3, r2
 800285e:	d113      	bne.n	8002888 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e07f      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	2b03      	cmp	r3, #3
 800286a:	d106      	bne.n	800287a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800286c:	4b41      	ldr	r3, [pc, #260]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 800286e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002870:	2202      	movs	r2, #2
 8002872:	4013      	ands	r3, r2
 8002874:	d108      	bne.n	8002888 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e074      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800287a:	4b3e      	ldr	r3, [pc, #248]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 800287c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800287e:	2202      	movs	r2, #2
 8002880:	4013      	ands	r3, r2
 8002882:	d101      	bne.n	8002888 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e06d      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002888:	4b3a      	ldr	r3, [pc, #232]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	2207      	movs	r2, #7
 800288e:	4393      	bics	r3, r2
 8002890:	0019      	movs	r1, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	4b37      	ldr	r3, [pc, #220]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 8002898:	430a      	orrs	r2, r1
 800289a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800289c:	f7fe fb84 	bl	8000fa8 <HAL_GetTick>
 80028a0:	0003      	movs	r3, r0
 80028a2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028a4:	e009      	b.n	80028ba <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028a6:	f7fe fb7f 	bl	8000fa8 <HAL_GetTick>
 80028aa:	0002      	movs	r2, r0
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	4a2f      	ldr	r2, [pc, #188]	; (8002970 <HAL_RCC_ClockConfig+0x1f4>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e054      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ba:	4b2e      	ldr	r3, [pc, #184]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2238      	movs	r2, #56	; 0x38
 80028c0:	401a      	ands	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d1ec      	bne.n	80028a6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028cc:	4b27      	ldr	r3, [pc, #156]	; (800296c <HAL_RCC_ClockConfig+0x1f0>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2207      	movs	r2, #7
 80028d2:	4013      	ands	r3, r2
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d21e      	bcs.n	8002918 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028da:	4b24      	ldr	r3, [pc, #144]	; (800296c <HAL_RCC_ClockConfig+0x1f0>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2207      	movs	r2, #7
 80028e0:	4393      	bics	r3, r2
 80028e2:	0019      	movs	r1, r3
 80028e4:	4b21      	ldr	r3, [pc, #132]	; (800296c <HAL_RCC_ClockConfig+0x1f0>)
 80028e6:	683a      	ldr	r2, [r7, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80028ec:	f7fe fb5c 	bl	8000fa8 <HAL_GetTick>
 80028f0:	0003      	movs	r3, r0
 80028f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028f4:	e009      	b.n	800290a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028f6:	f7fe fb57 	bl	8000fa8 <HAL_GetTick>
 80028fa:	0002      	movs	r2, r0
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	4a1b      	ldr	r2, [pc, #108]	; (8002970 <HAL_RCC_ClockConfig+0x1f4>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d901      	bls.n	800290a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e02c      	b.n	8002964 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800290a:	4b18      	ldr	r3, [pc, #96]	; (800296c <HAL_RCC_ClockConfig+0x1f0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2207      	movs	r2, #7
 8002910:	4013      	ands	r3, r2
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	429a      	cmp	r2, r3
 8002916:	d1ee      	bne.n	80028f6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2204      	movs	r2, #4
 800291e:	4013      	ands	r3, r2
 8002920:	d009      	beq.n	8002936 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002922:	4b14      	ldr	r3, [pc, #80]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	4a15      	ldr	r2, [pc, #84]	; (800297c <HAL_RCC_ClockConfig+0x200>)
 8002928:	4013      	ands	r3, r2
 800292a:	0019      	movs	r1, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68da      	ldr	r2, [r3, #12]
 8002930:	4b10      	ldr	r3, [pc, #64]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 8002932:	430a      	orrs	r2, r1
 8002934:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002936:	f000 f829 	bl	800298c <HAL_RCC_GetSysClockFreq>
 800293a:	0001      	movs	r1, r0
 800293c:	4b0d      	ldr	r3, [pc, #52]	; (8002974 <HAL_RCC_ClockConfig+0x1f8>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	0a1b      	lsrs	r3, r3, #8
 8002942:	220f      	movs	r2, #15
 8002944:	401a      	ands	r2, r3
 8002946:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <HAL_RCC_ClockConfig+0x204>)
 8002948:	0092      	lsls	r2, r2, #2
 800294a:	58d3      	ldr	r3, [r2, r3]
 800294c:	221f      	movs	r2, #31
 800294e:	4013      	ands	r3, r2
 8002950:	000a      	movs	r2, r1
 8002952:	40da      	lsrs	r2, r3
 8002954:	4b0b      	ldr	r3, [pc, #44]	; (8002984 <HAL_RCC_ClockConfig+0x208>)
 8002956:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002958:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <HAL_RCC_ClockConfig+0x20c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	0018      	movs	r0, r3
 800295e:	f7fe fac7 	bl	8000ef0 <HAL_InitTick>
 8002962:	0003      	movs	r3, r0
}
 8002964:	0018      	movs	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	b004      	add	sp, #16
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40022000 	.word	0x40022000
 8002970:	00001388 	.word	0x00001388
 8002974:	40021000 	.word	0x40021000
 8002978:	fffff0ff 	.word	0xfffff0ff
 800297c:	ffff8fff 	.word	0xffff8fff
 8002980:	08006078 	.word	0x08006078
 8002984:	20000000 	.word	0x20000000
 8002988:	20000004 	.word	0x20000004

0800298c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002992:	4b3c      	ldr	r3, [pc, #240]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	2238      	movs	r2, #56	; 0x38
 8002998:	4013      	ands	r3, r2
 800299a:	d10f      	bne.n	80029bc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800299c:	4b39      	ldr	r3, [pc, #228]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	0adb      	lsrs	r3, r3, #11
 80029a2:	2207      	movs	r2, #7
 80029a4:	4013      	ands	r3, r2
 80029a6:	2201      	movs	r2, #1
 80029a8:	409a      	lsls	r2, r3
 80029aa:	0013      	movs	r3, r2
 80029ac:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80029ae:	6839      	ldr	r1, [r7, #0]
 80029b0:	4835      	ldr	r0, [pc, #212]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xfc>)
 80029b2:	f7fd fba5 	bl	8000100 <__udivsi3>
 80029b6:	0003      	movs	r3, r0
 80029b8:	613b      	str	r3, [r7, #16]
 80029ba:	e05d      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029bc:	4b31      	ldr	r3, [pc, #196]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2238      	movs	r2, #56	; 0x38
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	d102      	bne.n	80029ce <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029c8:	4b30      	ldr	r3, [pc, #192]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x100>)
 80029ca:	613b      	str	r3, [r7, #16]
 80029cc:	e054      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029ce:	4b2d      	ldr	r3, [pc, #180]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	2238      	movs	r2, #56	; 0x38
 80029d4:	4013      	ands	r3, r2
 80029d6:	2b10      	cmp	r3, #16
 80029d8:	d138      	bne.n	8002a4c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80029da:	4b2a      	ldr	r3, [pc, #168]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	2203      	movs	r2, #3
 80029e0:	4013      	ands	r3, r2
 80029e2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029e4:	4b27      	ldr	r3, [pc, #156]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	091b      	lsrs	r3, r3, #4
 80029ea:	2207      	movs	r2, #7
 80029ec:	4013      	ands	r3, r2
 80029ee:	3301      	adds	r3, #1
 80029f0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d10d      	bne.n	8002a14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80029f8:	68b9      	ldr	r1, [r7, #8]
 80029fa:	4824      	ldr	r0, [pc, #144]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x100>)
 80029fc:	f7fd fb80 	bl	8000100 <__udivsi3>
 8002a00:	0003      	movs	r3, r0
 8002a02:	0019      	movs	r1, r3
 8002a04:	4b1f      	ldr	r3, [pc, #124]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	0a1b      	lsrs	r3, r3, #8
 8002a0a:	227f      	movs	r2, #127	; 0x7f
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	434b      	muls	r3, r1
 8002a10:	617b      	str	r3, [r7, #20]
        break;
 8002a12:	e00d      	b.n	8002a30 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002a14:	68b9      	ldr	r1, [r7, #8]
 8002a16:	481c      	ldr	r0, [pc, #112]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a18:	f7fd fb72 	bl	8000100 <__udivsi3>
 8002a1c:	0003      	movs	r3, r0
 8002a1e:	0019      	movs	r1, r3
 8002a20:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	0a1b      	lsrs	r3, r3, #8
 8002a26:	227f      	movs	r2, #127	; 0x7f
 8002a28:	4013      	ands	r3, r2
 8002a2a:	434b      	muls	r3, r1
 8002a2c:	617b      	str	r3, [r7, #20]
        break;
 8002a2e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002a30:	4b14      	ldr	r3, [pc, #80]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	0f5b      	lsrs	r3, r3, #29
 8002a36:	2207      	movs	r2, #7
 8002a38:	4013      	ands	r3, r2
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	6978      	ldr	r0, [r7, #20]
 8002a42:	f7fd fb5d 	bl	8000100 <__udivsi3>
 8002a46:	0003      	movs	r3, r0
 8002a48:	613b      	str	r3, [r7, #16]
 8002a4a:	e015      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002a4c:	4b0d      	ldr	r3, [pc, #52]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	2238      	movs	r2, #56	; 0x38
 8002a52:	4013      	ands	r3, r2
 8002a54:	2b20      	cmp	r3, #32
 8002a56:	d103      	bne.n	8002a60 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002a58:	2380      	movs	r3, #128	; 0x80
 8002a5a:	021b      	lsls	r3, r3, #8
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	e00b      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002a60:	4b08      	ldr	r3, [pc, #32]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2238      	movs	r2, #56	; 0x38
 8002a66:	4013      	ands	r3, r2
 8002a68:	2b18      	cmp	r3, #24
 8002a6a:	d103      	bne.n	8002a74 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002a6c:	23fa      	movs	r3, #250	; 0xfa
 8002a6e:	01db      	lsls	r3, r3, #7
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	e001      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002a78:	693b      	ldr	r3, [r7, #16]
}
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	b006      	add	sp, #24
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	46c0      	nop			; (mov r8, r8)
 8002a84:	40021000 	.word	0x40021000
 8002a88:	00f42400 	.word	0x00f42400
 8002a8c:	007a1200 	.word	0x007a1200

08002a90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a94:	4b02      	ldr	r3, [pc, #8]	; (8002aa0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a96:	681b      	ldr	r3, [r3, #0]
}
 8002a98:	0018      	movs	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	46c0      	nop			; (mov r8, r8)
 8002aa0:	20000000 	.word	0x20000000

08002aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aa4:	b5b0      	push	{r4, r5, r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002aa8:	f7ff fff2 	bl	8002a90 <HAL_RCC_GetHCLKFreq>
 8002aac:	0004      	movs	r4, r0
 8002aae:	f7ff fb49 	bl	8002144 <LL_RCC_GetAPB1Prescaler>
 8002ab2:	0003      	movs	r3, r0
 8002ab4:	0b1a      	lsrs	r2, r3, #12
 8002ab6:	4b05      	ldr	r3, [pc, #20]	; (8002acc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ab8:	0092      	lsls	r2, r2, #2
 8002aba:	58d3      	ldr	r3, [r2, r3]
 8002abc:	221f      	movs	r2, #31
 8002abe:	4013      	ands	r3, r2
 8002ac0:	40dc      	lsrs	r4, r3
 8002ac2:	0023      	movs	r3, r4
}
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bdb0      	pop	{r4, r5, r7, pc}
 8002aca:	46c0      	nop			; (mov r8, r8)
 8002acc:	080060b8 	.word	0x080060b8

08002ad0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002ad8:	2313      	movs	r3, #19
 8002ada:	18fb      	adds	r3, r7, r3
 8002adc:	2200      	movs	r2, #0
 8002ade:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ae0:	2312      	movs	r3, #18
 8002ae2:	18fb      	adds	r3, r7, r3
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	2380      	movs	r3, #128	; 0x80
 8002aee:	029b      	lsls	r3, r3, #10
 8002af0:	4013      	ands	r3, r2
 8002af2:	d100      	bne.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002af4:	e0a3      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002af6:	2011      	movs	r0, #17
 8002af8:	183b      	adds	r3, r7, r0
 8002afa:	2200      	movs	r2, #0
 8002afc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002afe:	4b7f      	ldr	r3, [pc, #508]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b02:	2380      	movs	r3, #128	; 0x80
 8002b04:	055b      	lsls	r3, r3, #21
 8002b06:	4013      	ands	r3, r2
 8002b08:	d110      	bne.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b0a:	4b7c      	ldr	r3, [pc, #496]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b0e:	4b7b      	ldr	r3, [pc, #492]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b10:	2180      	movs	r1, #128	; 0x80
 8002b12:	0549      	lsls	r1, r1, #21
 8002b14:	430a      	orrs	r2, r1
 8002b16:	63da      	str	r2, [r3, #60]	; 0x3c
 8002b18:	4b78      	ldr	r3, [pc, #480]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b1c:	2380      	movs	r3, #128	; 0x80
 8002b1e:	055b      	lsls	r3, r3, #21
 8002b20:	4013      	ands	r3, r2
 8002b22:	60bb      	str	r3, [r7, #8]
 8002b24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b26:	183b      	adds	r3, r7, r0
 8002b28:	2201      	movs	r2, #1
 8002b2a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b2c:	4b74      	ldr	r3, [pc, #464]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	4b73      	ldr	r3, [pc, #460]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b32:	2180      	movs	r1, #128	; 0x80
 8002b34:	0049      	lsls	r1, r1, #1
 8002b36:	430a      	orrs	r2, r1
 8002b38:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b3a:	f7fe fa35 	bl	8000fa8 <HAL_GetTick>
 8002b3e:	0003      	movs	r3, r0
 8002b40:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b42:	e00b      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b44:	f7fe fa30 	bl	8000fa8 <HAL_GetTick>
 8002b48:	0002      	movs	r2, r0
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d904      	bls.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002b52:	2313      	movs	r3, #19
 8002b54:	18fb      	adds	r3, r7, r3
 8002b56:	2203      	movs	r2, #3
 8002b58:	701a      	strb	r2, [r3, #0]
        break;
 8002b5a:	e005      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b5c:	4b68      	ldr	r3, [pc, #416]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	2380      	movs	r3, #128	; 0x80
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4013      	ands	r3, r2
 8002b66:	d0ed      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002b68:	2313      	movs	r3, #19
 8002b6a:	18fb      	adds	r3, r7, r3
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d154      	bne.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b72:	4b62      	ldr	r3, [pc, #392]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b76:	23c0      	movs	r3, #192	; 0xc0
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d019      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d014      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b8e:	4b5b      	ldr	r3, [pc, #364]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b92:	4a5c      	ldr	r2, [pc, #368]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b98:	4b58      	ldr	r3, [pc, #352]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b9a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b9c:	4b57      	ldr	r3, [pc, #348]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b9e:	2180      	movs	r1, #128	; 0x80
 8002ba0:	0249      	lsls	r1, r1, #9
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ba6:	4b55      	ldr	r3, [pc, #340]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ba8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002baa:	4b54      	ldr	r3, [pc, #336]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002bac:	4956      	ldr	r1, [pc, #344]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002bae:	400a      	ands	r2, r1
 8002bb0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bb2:	4b52      	ldr	r3, [pc, #328]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002bb4:	697a      	ldr	r2, [r7, #20]
 8002bb6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	d016      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc0:	f7fe f9f2 	bl	8000fa8 <HAL_GetTick>
 8002bc4:	0003      	movs	r3, r0
 8002bc6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bc8:	e00c      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bca:	f7fe f9ed 	bl	8000fa8 <HAL_GetTick>
 8002bce:	0002      	movs	r2, r0
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	4a4d      	ldr	r2, [pc, #308]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d904      	bls.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002bda:	2313      	movs	r3, #19
 8002bdc:	18fb      	adds	r3, r7, r3
 8002bde:	2203      	movs	r2, #3
 8002be0:	701a      	strb	r2, [r3, #0]
            break;
 8002be2:	e004      	b.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002be4:	4b45      	ldr	r3, [pc, #276]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be8:	2202      	movs	r2, #2
 8002bea:	4013      	ands	r3, r2
 8002bec:	d0ed      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002bee:	2313      	movs	r3, #19
 8002bf0:	18fb      	adds	r3, r7, r3
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10a      	bne.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bf8:	4b40      	ldr	r3, [pc, #256]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfc:	4a41      	ldr	r2, [pc, #260]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002bfe:	4013      	ands	r3, r2
 8002c00:	0019      	movs	r1, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695a      	ldr	r2, [r3, #20]
 8002c06:	4b3d      	ldr	r3, [pc, #244]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002c0c:	e00c      	b.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c0e:	2312      	movs	r3, #18
 8002c10:	18fb      	adds	r3, r7, r3
 8002c12:	2213      	movs	r2, #19
 8002c14:	18ba      	adds	r2, r7, r2
 8002c16:	7812      	ldrb	r2, [r2, #0]
 8002c18:	701a      	strb	r2, [r3, #0]
 8002c1a:	e005      	b.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c1c:	2312      	movs	r3, #18
 8002c1e:	18fb      	adds	r3, r7, r3
 8002c20:	2213      	movs	r2, #19
 8002c22:	18ba      	adds	r2, r7, r2
 8002c24:	7812      	ldrb	r2, [r2, #0]
 8002c26:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c28:	2311      	movs	r3, #17
 8002c2a:	18fb      	adds	r3, r7, r3
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d105      	bne.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c32:	4b32      	ldr	r3, [pc, #200]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c36:	4b31      	ldr	r3, [pc, #196]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c38:	4935      	ldr	r1, [pc, #212]	; (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002c3a:	400a      	ands	r2, r1
 8002c3c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2201      	movs	r2, #1
 8002c44:	4013      	ands	r3, r2
 8002c46:	d009      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c48:	4b2c      	ldr	r3, [pc, #176]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	4393      	bics	r3, r2
 8002c50:	0019      	movs	r1, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	4b29      	ldr	r3, [pc, #164]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2220      	movs	r2, #32
 8002c62:	4013      	ands	r3, r2
 8002c64:	d009      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c66:	4b25      	ldr	r3, [pc, #148]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c6a:	4a2a      	ldr	r2, [pc, #168]	; (8002d14 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	0019      	movs	r1, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	4b21      	ldr	r3, [pc, #132]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c76:	430a      	orrs	r2, r1
 8002c78:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	2380      	movs	r3, #128	; 0x80
 8002c80:	01db      	lsls	r3, r3, #7
 8002c82:	4013      	ands	r3, r2
 8002c84:	d015      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c86:	4b1d      	ldr	r3, [pc, #116]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	0899      	lsrs	r1, r3, #2
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691a      	ldr	r2, [r3, #16]
 8002c92:	4b1a      	ldr	r3, [pc, #104]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002c94:	430a      	orrs	r2, r1
 8002c96:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691a      	ldr	r2, [r3, #16]
 8002c9c:	2380      	movs	r3, #128	; 0x80
 8002c9e:	05db      	lsls	r3, r3, #23
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d106      	bne.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002ca4:	4b15      	ldr	r3, [pc, #84]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ca6:	68da      	ldr	r2, [r3, #12]
 8002ca8:	4b14      	ldr	r3, [pc, #80]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002caa:	2180      	movs	r1, #128	; 0x80
 8002cac:	0249      	lsls	r1, r1, #9
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	2380      	movs	r3, #128	; 0x80
 8002cb8:	011b      	lsls	r3, r3, #4
 8002cba:	4013      	ands	r3, r2
 8002cbc:	d016      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002cbe:	4b0f      	ldr	r3, [pc, #60]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc2:	4a15      	ldr	r2, [pc, #84]	; (8002d18 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	0019      	movs	r1, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	68da      	ldr	r2, [r3, #12]
 8002cd6:	2380      	movs	r3, #128	; 0x80
 8002cd8:	01db      	lsls	r3, r3, #7
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d106      	bne.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002cde:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ce0:	68da      	ldr	r2, [r3, #12]
 8002ce2:	4b06      	ldr	r3, [pc, #24]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ce4:	2180      	movs	r1, #128	; 0x80
 8002ce6:	0249      	lsls	r1, r1, #9
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002cec:	2312      	movs	r3, #18
 8002cee:	18fb      	adds	r3, r7, r3
 8002cf0:	781b      	ldrb	r3, [r3, #0]
}
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	b006      	add	sp, #24
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	46c0      	nop			; (mov r8, r8)
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	40007000 	.word	0x40007000
 8002d04:	fffffcff 	.word	0xfffffcff
 8002d08:	fffeffff 	.word	0xfffeffff
 8002d0c:	00001388 	.word	0x00001388
 8002d10:	efffffff 	.word	0xefffffff
 8002d14:	ffffcfff 	.word	0xffffcfff
 8002d18:	ffff3fff 	.word	0xffff3fff

08002d1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e0a8      	b.n	8002e80 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d109      	bne.n	8002d4a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	2382      	movs	r3, #130	; 0x82
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d009      	beq.n	8002d56 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	61da      	str	r2, [r3, #28]
 8002d48:	e005      	b.n	8002d56 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	225d      	movs	r2, #93	; 0x5d
 8002d60:	5c9b      	ldrb	r3, [r3, r2]
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d107      	bne.n	8002d78 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	225c      	movs	r2, #92	; 0x5c
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	0018      	movs	r0, r3
 8002d74:	f7fd fe00 	bl	8000978 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	225d      	movs	r2, #93	; 0x5d
 8002d7c:	2102      	movs	r1, #2
 8002d7e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2140      	movs	r1, #64	; 0x40
 8002d8c:	438a      	bics	r2, r1
 8002d8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	23e0      	movs	r3, #224	; 0xe0
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d902      	bls.n	8002da2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60fb      	str	r3, [r7, #12]
 8002da0:	e002      	b.n	8002da8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002da2:	2380      	movs	r3, #128	; 0x80
 8002da4:	015b      	lsls	r3, r3, #5
 8002da6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	68da      	ldr	r2, [r3, #12]
 8002dac:	23f0      	movs	r3, #240	; 0xf0
 8002dae:	011b      	lsls	r3, r3, #4
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d008      	beq.n	8002dc6 <HAL_SPI_Init+0xaa>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	23e0      	movs	r3, #224	; 0xe0
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d002      	beq.n	8002dc6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	2382      	movs	r3, #130	; 0x82
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	401a      	ands	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6899      	ldr	r1, [r3, #8]
 8002dd4:	2384      	movs	r3, #132	; 0x84
 8002dd6:	021b      	lsls	r3, r3, #8
 8002dd8:	400b      	ands	r3, r1
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	2102      	movs	r1, #2
 8002de2:	400b      	ands	r3, r1
 8002de4:	431a      	orrs	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	2101      	movs	r1, #1
 8002dec:	400b      	ands	r3, r1
 8002dee:	431a      	orrs	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6999      	ldr	r1, [r3, #24]
 8002df4:	2380      	movs	r3, #128	; 0x80
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	400b      	ands	r3, r1
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69db      	ldr	r3, [r3, #28]
 8002e00:	2138      	movs	r1, #56	; 0x38
 8002e02:	400b      	ands	r3, r1
 8002e04:	431a      	orrs	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	2180      	movs	r1, #128	; 0x80
 8002e0c:	400b      	ands	r3, r1
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	0011      	movs	r1, r2
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e16:	2380      	movs	r3, #128	; 0x80
 8002e18:	019b      	lsls	r3, r3, #6
 8002e1a:	401a      	ands	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	0c1b      	lsrs	r3, r3, #16
 8002e2a:	2204      	movs	r2, #4
 8002e2c:	401a      	ands	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e32:	2110      	movs	r1, #16
 8002e34:	400b      	ands	r3, r1
 8002e36:	431a      	orrs	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e3c:	2108      	movs	r1, #8
 8002e3e:	400b      	ands	r3, r1
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68d9      	ldr	r1, [r3, #12]
 8002e46:	23f0      	movs	r3, #240	; 0xf0
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	400b      	ands	r3, r1
 8002e4c:	431a      	orrs	r2, r3
 8002e4e:	0011      	movs	r1, r2
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	2380      	movs	r3, #128	; 0x80
 8002e54:	015b      	lsls	r3, r3, #5
 8002e56:	401a      	ands	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	69da      	ldr	r2, [r3, #28]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4907      	ldr	r1, [pc, #28]	; (8002e88 <HAL_SPI_Init+0x16c>)
 8002e6c:	400a      	ands	r2, r1
 8002e6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	225d      	movs	r2, #93	; 0x5d
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	0018      	movs	r0, r3
 8002e82:	46bd      	mov	sp, r7
 8002e84:	b004      	add	sp, #16
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	fffff7ff 	.word	0xfffff7ff

08002e8c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b088      	sub	sp, #32
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	603b      	str	r3, [r7, #0]
 8002e98:	1dbb      	adds	r3, r7, #6
 8002e9a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e9c:	231f      	movs	r3, #31
 8002e9e:	18fb      	adds	r3, r7, r3
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	225c      	movs	r2, #92	; 0x5c
 8002ea8:	5c9b      	ldrb	r3, [r3, r2]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d101      	bne.n	8002eb2 <HAL_SPI_Transmit+0x26>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e147      	b.n	8003142 <HAL_SPI_Transmit+0x2b6>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	225c      	movs	r2, #92	; 0x5c
 8002eb6:	2101      	movs	r1, #1
 8002eb8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002eba:	f7fe f875 	bl	8000fa8 <HAL_GetTick>
 8002ebe:	0003      	movs	r3, r0
 8002ec0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002ec2:	2316      	movs	r3, #22
 8002ec4:	18fb      	adds	r3, r7, r3
 8002ec6:	1dba      	adds	r2, r7, #6
 8002ec8:	8812      	ldrh	r2, [r2, #0]
 8002eca:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	225d      	movs	r2, #93	; 0x5d
 8002ed0:	5c9b      	ldrb	r3, [r3, r2]
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d004      	beq.n	8002ee2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002ed8:	231f      	movs	r3, #31
 8002eda:	18fb      	adds	r3, r7, r3
 8002edc:	2202      	movs	r2, #2
 8002ede:	701a      	strb	r2, [r3, #0]
    goto error;
 8002ee0:	e128      	b.n	8003134 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d003      	beq.n	8002ef0 <HAL_SPI_Transmit+0x64>
 8002ee8:	1dbb      	adds	r3, r7, #6
 8002eea:	881b      	ldrh	r3, [r3, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d104      	bne.n	8002efa <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002ef0:	231f      	movs	r3, #31
 8002ef2:	18fb      	adds	r3, r7, r3
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	701a      	strb	r2, [r3, #0]
    goto error;
 8002ef8:	e11c      	b.n	8003134 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	225d      	movs	r2, #93	; 0x5d
 8002efe:	2103      	movs	r1, #3
 8002f00:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	1dba      	adds	r2, r7, #6
 8002f12:	8812      	ldrh	r2, [r2, #0]
 8002f14:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	1dba      	adds	r2, r7, #6
 8002f1a:	8812      	ldrh	r2, [r2, #0]
 8002f1c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2244      	movs	r2, #68	; 0x44
 8002f28:	2100      	movs	r1, #0
 8002f2a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2246      	movs	r2, #70	; 0x46
 8002f30:	2100      	movs	r1, #0
 8002f32:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	2380      	movs	r3, #128	; 0x80
 8002f46:	021b      	lsls	r3, r3, #8
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d110      	bne.n	8002f6e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2140      	movs	r1, #64	; 0x40
 8002f58:	438a      	bics	r2, r1
 8002f5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2180      	movs	r1, #128	; 0x80
 8002f68:	01c9      	lsls	r1, r1, #7
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2240      	movs	r2, #64	; 0x40
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b40      	cmp	r3, #64	; 0x40
 8002f7a:	d007      	beq.n	8002f8c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2140      	movs	r1, #64	; 0x40
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	68da      	ldr	r2, [r3, #12]
 8002f90:	23e0      	movs	r3, #224	; 0xe0
 8002f92:	00db      	lsls	r3, r3, #3
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d952      	bls.n	800303e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d004      	beq.n	8002faa <HAL_SPI_Transmit+0x11e>
 8002fa0:	2316      	movs	r3, #22
 8002fa2:	18fb      	adds	r3, r7, r3
 8002fa4:	881b      	ldrh	r3, [r3, #0]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d143      	bne.n	8003032 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fae:	881a      	ldrh	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fba:	1c9a      	adds	r2, r3, #2
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002fce:	e030      	b.n	8003032 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	4013      	ands	r3, r2
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d112      	bne.n	8003004 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe2:	881a      	ldrh	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fee:	1c9a      	adds	r2, r3, #2
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003002:	e016      	b.n	8003032 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003004:	f7fd ffd0 	bl	8000fa8 <HAL_GetTick>
 8003008:	0002      	movs	r2, r0
 800300a:	69bb      	ldr	r3, [r7, #24]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d802      	bhi.n	800301a <HAL_SPI_Transmit+0x18e>
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	3301      	adds	r3, #1
 8003018:	d102      	bne.n	8003020 <HAL_SPI_Transmit+0x194>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d108      	bne.n	8003032 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8003020:	231f      	movs	r3, #31
 8003022:	18fb      	adds	r3, r7, r3
 8003024:	2203      	movs	r2, #3
 8003026:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	225d      	movs	r2, #93	; 0x5d
 800302c:	2101      	movs	r1, #1
 800302e:	5499      	strb	r1, [r3, r2]
          goto error;
 8003030:	e080      	b.n	8003134 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003036:	b29b      	uxth	r3, r3
 8003038:	2b00      	cmp	r3, #0
 800303a:	d1c9      	bne.n	8002fd0 <HAL_SPI_Transmit+0x144>
 800303c:	e053      	b.n	80030e6 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <HAL_SPI_Transmit+0x1c4>
 8003046:	2316      	movs	r3, #22
 8003048:	18fb      	adds	r3, r7, r3
 800304a:	881b      	ldrh	r3, [r3, #0]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d145      	bne.n	80030dc <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	330c      	adds	r3, #12
 800305a:	7812      	ldrb	r2, [r2, #0]
 800305c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003062:	1c5a      	adds	r2, r3, #1
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800306c:	b29b      	uxth	r3, r3
 800306e:	3b01      	subs	r3, #1
 8003070:	b29a      	uxth	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8003076:	e031      	b.n	80030dc <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2202      	movs	r2, #2
 8003080:	4013      	ands	r3, r2
 8003082:	2b02      	cmp	r3, #2
 8003084:	d113      	bne.n	80030ae <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	330c      	adds	r3, #12
 8003090:	7812      	ldrb	r2, [r2, #0]
 8003092:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003098:	1c5a      	adds	r2, r3, #1
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	3b01      	subs	r3, #1
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80030ac:	e016      	b.n	80030dc <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030ae:	f7fd ff7b 	bl	8000fa8 <HAL_GetTick>
 80030b2:	0002      	movs	r2, r0
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d802      	bhi.n	80030c4 <HAL_SPI_Transmit+0x238>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	3301      	adds	r3, #1
 80030c2:	d102      	bne.n	80030ca <HAL_SPI_Transmit+0x23e>
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d108      	bne.n	80030dc <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80030ca:	231f      	movs	r3, #31
 80030cc:	18fb      	adds	r3, r7, r3
 80030ce:	2203      	movs	r2, #3
 80030d0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	225d      	movs	r2, #93	; 0x5d
 80030d6:	2101      	movs	r1, #1
 80030d8:	5499      	strb	r1, [r3, r2]
          goto error;
 80030da:	e02b      	b.n	8003134 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1c8      	bne.n	8003078 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	6839      	ldr	r1, [r7, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	0018      	movs	r0, r3
 80030ee:	f000 f95d 	bl	80033ac <SPI_EndRxTxTransaction>
 80030f2:	1e03      	subs	r3, r0, #0
 80030f4:	d002      	beq.n	80030fc <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2220      	movs	r2, #32
 80030fa:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d10a      	bne.n	800311a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003104:	2300      	movs	r3, #0
 8003106:	613b      	str	r3, [r7, #16]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	613b      	str	r3, [r7, #16]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	613b      	str	r3, [r7, #16]
 8003118:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800311e:	2b00      	cmp	r3, #0
 8003120:	d004      	beq.n	800312c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8003122:	231f      	movs	r3, #31
 8003124:	18fb      	adds	r3, r7, r3
 8003126:	2201      	movs	r2, #1
 8003128:	701a      	strb	r2, [r3, #0]
 800312a:	e003      	b.n	8003134 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	225d      	movs	r2, #93	; 0x5d
 8003130:	2101      	movs	r1, #1
 8003132:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	225c      	movs	r2, #92	; 0x5c
 8003138:	2100      	movs	r1, #0
 800313a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800313c:	231f      	movs	r3, #31
 800313e:	18fb      	adds	r3, r7, r3
 8003140:	781b      	ldrb	r3, [r3, #0]
}
 8003142:	0018      	movs	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	b008      	add	sp, #32
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	603b      	str	r3, [r7, #0]
 8003158:	1dfb      	adds	r3, r7, #7
 800315a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800315c:	f7fd ff24 	bl	8000fa8 <HAL_GetTick>
 8003160:	0002      	movs	r2, r0
 8003162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	18d3      	adds	r3, r2, r3
 800316a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800316c:	f7fd ff1c 	bl	8000fa8 <HAL_GetTick>
 8003170:	0003      	movs	r3, r0
 8003172:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003174:	4b3a      	ldr	r3, [pc, #232]	; (8003260 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	015b      	lsls	r3, r3, #5
 800317a:	0d1b      	lsrs	r3, r3, #20
 800317c:	69fa      	ldr	r2, [r7, #28]
 800317e:	4353      	muls	r3, r2
 8003180:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003182:	e058      	b.n	8003236 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	3301      	adds	r3, #1
 8003188:	d055      	beq.n	8003236 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800318a:	f7fd ff0d 	bl	8000fa8 <HAL_GetTick>
 800318e:	0002      	movs	r2, r0
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	69fa      	ldr	r2, [r7, #28]
 8003196:	429a      	cmp	r2, r3
 8003198:	d902      	bls.n	80031a0 <SPI_WaitFlagStateUntilTimeout+0x54>
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d142      	bne.n	8003226 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	21e0      	movs	r1, #224	; 0xe0
 80031ac:	438a      	bics	r2, r1
 80031ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	2382      	movs	r3, #130	; 0x82
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d113      	bne.n	80031e4 <SPI_WaitFlagStateUntilTimeout+0x98>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	2380      	movs	r3, #128	; 0x80
 80031c2:	021b      	lsls	r3, r3, #8
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d005      	beq.n	80031d4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	2380      	movs	r3, #128	; 0x80
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d107      	bne.n	80031e4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2140      	movs	r1, #64	; 0x40
 80031e0:	438a      	bics	r2, r1
 80031e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031e8:	2380      	movs	r3, #128	; 0x80
 80031ea:	019b      	lsls	r3, r3, #6
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d110      	bne.n	8003212 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	491a      	ldr	r1, [pc, #104]	; (8003264 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80031fc:	400a      	ands	r2, r1
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2180      	movs	r1, #128	; 0x80
 800320c:	0189      	lsls	r1, r1, #6
 800320e:	430a      	orrs	r2, r1
 8003210:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	225d      	movs	r2, #93	; 0x5d
 8003216:	2101      	movs	r1, #1
 8003218:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	225c      	movs	r2, #92	; 0x5c
 800321e:	2100      	movs	r1, #0
 8003220:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e017      	b.n	8003256 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800322c:	2300      	movs	r3, #0
 800322e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	3b01      	subs	r3, #1
 8003234:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	4013      	ands	r3, r2
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	425a      	negs	r2, r3
 8003246:	4153      	adcs	r3, r2
 8003248:	b2db      	uxtb	r3, r3
 800324a:	001a      	movs	r2, r3
 800324c:	1dfb      	adds	r3, r7, #7
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	429a      	cmp	r2, r3
 8003252:	d197      	bne.n	8003184 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	0018      	movs	r0, r3
 8003258:	46bd      	mov	sp, r7
 800325a:	b008      	add	sp, #32
 800325c:	bd80      	pop	{r7, pc}
 800325e:	46c0      	nop			; (mov r8, r8)
 8003260:	20000000 	.word	0x20000000
 8003264:	ffffdfff 	.word	0xffffdfff

08003268 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08a      	sub	sp, #40	; 0x28
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
 8003274:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003276:	2317      	movs	r3, #23
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	2200      	movs	r2, #0
 800327c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800327e:	f7fd fe93 	bl	8000fa8 <HAL_GetTick>
 8003282:	0002      	movs	r2, r0
 8003284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	18d3      	adds	r3, r2, r3
 800328c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800328e:	f7fd fe8b 	bl	8000fa8 <HAL_GetTick>
 8003292:	0003      	movs	r3, r0
 8003294:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	330c      	adds	r3, #12
 800329c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800329e:	4b41      	ldr	r3, [pc, #260]	; (80033a4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	0013      	movs	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	189b      	adds	r3, r3, r2
 80032a8:	00da      	lsls	r2, r3, #3
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	0d1b      	lsrs	r3, r3, #20
 80032ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b0:	4353      	muls	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80032b4:	e068      	b.n	8003388 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	23c0      	movs	r3, #192	; 0xc0
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	429a      	cmp	r2, r3
 80032be:	d10a      	bne.n	80032d6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d107      	bne.n	80032d6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	2117      	movs	r1, #23
 80032ce:	187b      	adds	r3, r7, r1
 80032d0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80032d2:	187b      	adds	r3, r7, r1
 80032d4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	3301      	adds	r3, #1
 80032da:	d055      	beq.n	8003388 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032dc:	f7fd fe64 	bl	8000fa8 <HAL_GetTick>
 80032e0:	0002      	movs	r2, r0
 80032e2:	6a3b      	ldr	r3, [r7, #32]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d902      	bls.n	80032f2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80032ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d142      	bne.n	8003378 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	21e0      	movs	r1, #224	; 0xe0
 80032fe:	438a      	bics	r2, r1
 8003300:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	2382      	movs	r3, #130	; 0x82
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	429a      	cmp	r2, r3
 800330c:	d113      	bne.n	8003336 <SPI_WaitFifoStateUntilTimeout+0xce>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	689a      	ldr	r2, [r3, #8]
 8003312:	2380      	movs	r3, #128	; 0x80
 8003314:	021b      	lsls	r3, r3, #8
 8003316:	429a      	cmp	r2, r3
 8003318:	d005      	beq.n	8003326 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	2380      	movs	r3, #128	; 0x80
 8003320:	00db      	lsls	r3, r3, #3
 8003322:	429a      	cmp	r2, r3
 8003324:	d107      	bne.n	8003336 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2140      	movs	r1, #64	; 0x40
 8003332:	438a      	bics	r2, r1
 8003334:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800333a:	2380      	movs	r3, #128	; 0x80
 800333c:	019b      	lsls	r3, r3, #6
 800333e:	429a      	cmp	r2, r3
 8003340:	d110      	bne.n	8003364 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4916      	ldr	r1, [pc, #88]	; (80033a8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800334e:	400a      	ands	r2, r1
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2180      	movs	r1, #128	; 0x80
 800335e:	0189      	lsls	r1, r1, #6
 8003360:	430a      	orrs	r2, r1
 8003362:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	225d      	movs	r2, #93	; 0x5d
 8003368:	2101      	movs	r1, #1
 800336a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	225c      	movs	r2, #92	; 0x5c
 8003370:	2100      	movs	r1, #0
 8003372:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e010      	b.n	800339a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d101      	bne.n	8003382 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800337e:	2300      	movs	r3, #0
 8003380:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	3b01      	subs	r3, #1
 8003386:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	4013      	ands	r3, r2
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	429a      	cmp	r2, r3
 8003396:	d18e      	bne.n	80032b6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	0018      	movs	r0, r3
 800339c:	46bd      	mov	sp, r7
 800339e:	b00a      	add	sp, #40	; 0x28
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	20000000 	.word	0x20000000
 80033a8:	ffffdfff 	.word	0xffffdfff

080033ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af02      	add	r7, sp, #8
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	23c0      	movs	r3, #192	; 0xc0
 80033bc:	0159      	lsls	r1, r3, #5
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	9300      	str	r3, [sp, #0]
 80033c4:	0013      	movs	r3, r2
 80033c6:	2200      	movs	r2, #0
 80033c8:	f7ff ff4e 	bl	8003268 <SPI_WaitFifoStateUntilTimeout>
 80033cc:	1e03      	subs	r3, r0, #0
 80033ce:	d007      	beq.n	80033e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033d4:	2220      	movs	r2, #32
 80033d6:	431a      	orrs	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e027      	b.n	8003430 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80033e0:	68ba      	ldr	r2, [r7, #8]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	0013      	movs	r3, r2
 80033ea:	2200      	movs	r2, #0
 80033ec:	2180      	movs	r1, #128	; 0x80
 80033ee:	f7ff fead 	bl	800314c <SPI_WaitFlagStateUntilTimeout>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d007      	beq.n	8003406 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033fa:	2220      	movs	r2, #32
 80033fc:	431a      	orrs	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e014      	b.n	8003430 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	23c0      	movs	r3, #192	; 0xc0
 800340a:	00d9      	lsls	r1, r3, #3
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	0013      	movs	r3, r2
 8003414:	2200      	movs	r2, #0
 8003416:	f7ff ff27 	bl	8003268 <SPI_WaitFifoStateUntilTimeout>
 800341a:	1e03      	subs	r3, r0, #0
 800341c:	d007      	beq.n	800342e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003422:	2220      	movs	r2, #32
 8003424:	431a      	orrs	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e000      	b.n	8003430 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	0018      	movs	r0, r3
 8003432:	46bd      	mov	sp, r7
 8003434:	b004      	add	sp, #16
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e04a      	b.n	80034e0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	223d      	movs	r2, #61	; 0x3d
 800344e:	5c9b      	ldrb	r3, [r3, r2]
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d107      	bne.n	8003466 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	223c      	movs	r2, #60	; 0x3c
 800345a:	2100      	movs	r1, #0
 800345c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	0018      	movs	r0, r3
 8003462:	f7fd fbed 	bl	8000c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	223d      	movs	r2, #61	; 0x3d
 800346a:	2102      	movs	r1, #2
 800346c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3304      	adds	r3, #4
 8003476:	0019      	movs	r1, r3
 8003478:	0010      	movs	r0, r2
 800347a:	f000 fa6d 	bl	8003958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2248      	movs	r2, #72	; 0x48
 8003482:	2101      	movs	r1, #1
 8003484:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	223e      	movs	r2, #62	; 0x3e
 800348a:	2101      	movs	r1, #1
 800348c:	5499      	strb	r1, [r3, r2]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	223f      	movs	r2, #63	; 0x3f
 8003492:	2101      	movs	r1, #1
 8003494:	5499      	strb	r1, [r3, r2]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2240      	movs	r2, #64	; 0x40
 800349a:	2101      	movs	r1, #1
 800349c:	5499      	strb	r1, [r3, r2]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2241      	movs	r2, #65	; 0x41
 80034a2:	2101      	movs	r1, #1
 80034a4:	5499      	strb	r1, [r3, r2]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2242      	movs	r2, #66	; 0x42
 80034aa:	2101      	movs	r1, #1
 80034ac:	5499      	strb	r1, [r3, r2]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2243      	movs	r2, #67	; 0x43
 80034b2:	2101      	movs	r1, #1
 80034b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2244      	movs	r2, #68	; 0x44
 80034ba:	2101      	movs	r1, #1
 80034bc:	5499      	strb	r1, [r3, r2]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2245      	movs	r2, #69	; 0x45
 80034c2:	2101      	movs	r1, #1
 80034c4:	5499      	strb	r1, [r3, r2]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2246      	movs	r2, #70	; 0x46
 80034ca:	2101      	movs	r1, #1
 80034cc:	5499      	strb	r1, [r3, r2]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2247      	movs	r2, #71	; 0x47
 80034d2:	2101      	movs	r1, #1
 80034d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	223d      	movs	r2, #61	; 0x3d
 80034da:	2101      	movs	r1, #1
 80034dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b002      	add	sp, #8
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d101      	bne.n	80034fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e04a      	b.n	8003590 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	223d      	movs	r2, #61	; 0x3d
 80034fe:	5c9b      	ldrb	r3, [r3, r2]
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d107      	bne.n	8003516 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	223c      	movs	r2, #60	; 0x3c
 800350a:	2100      	movs	r1, #0
 800350c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	0018      	movs	r0, r3
 8003512:	f000 f841 	bl	8003598 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	223d      	movs	r2, #61	; 0x3d
 800351a:	2102      	movs	r1, #2
 800351c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	3304      	adds	r3, #4
 8003526:	0019      	movs	r1, r3
 8003528:	0010      	movs	r0, r2
 800352a:	f000 fa15 	bl	8003958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2248      	movs	r2, #72	; 0x48
 8003532:	2101      	movs	r1, #1
 8003534:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	223e      	movs	r2, #62	; 0x3e
 800353a:	2101      	movs	r1, #1
 800353c:	5499      	strb	r1, [r3, r2]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	223f      	movs	r2, #63	; 0x3f
 8003542:	2101      	movs	r1, #1
 8003544:	5499      	strb	r1, [r3, r2]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2240      	movs	r2, #64	; 0x40
 800354a:	2101      	movs	r1, #1
 800354c:	5499      	strb	r1, [r3, r2]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2241      	movs	r2, #65	; 0x41
 8003552:	2101      	movs	r1, #1
 8003554:	5499      	strb	r1, [r3, r2]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2242      	movs	r2, #66	; 0x42
 800355a:	2101      	movs	r1, #1
 800355c:	5499      	strb	r1, [r3, r2]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2243      	movs	r2, #67	; 0x43
 8003562:	2101      	movs	r1, #1
 8003564:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2244      	movs	r2, #68	; 0x44
 800356a:	2101      	movs	r1, #1
 800356c:	5499      	strb	r1, [r3, r2]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2245      	movs	r2, #69	; 0x45
 8003572:	2101      	movs	r1, #1
 8003574:	5499      	strb	r1, [r3, r2]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2246      	movs	r2, #70	; 0x46
 800357a:	2101      	movs	r1, #1
 800357c:	5499      	strb	r1, [r3, r2]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2247      	movs	r2, #71	; 0x47
 8003582:	2101      	movs	r1, #1
 8003584:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	223d      	movs	r2, #61	; 0x3d
 800358a:	2101      	movs	r1, #1
 800358c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	0018      	movs	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	b002      	add	sp, #8
 8003596:	bd80      	pop	{r7, pc}

08003598 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80035a0:	46c0      	nop			; (mov r8, r8)
 80035a2:	46bd      	mov	sp, r7
 80035a4:	b002      	add	sp, #8
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d108      	bne.n	80035ca <HAL_TIM_PWM_Start+0x22>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	223e      	movs	r2, #62	; 0x3e
 80035bc:	5c9b      	ldrb	r3, [r3, r2]
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	3b01      	subs	r3, #1
 80035c2:	1e5a      	subs	r2, r3, #1
 80035c4:	4193      	sbcs	r3, r2
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	e037      	b.n	800363a <HAL_TIM_PWM_Start+0x92>
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	2b04      	cmp	r3, #4
 80035ce:	d108      	bne.n	80035e2 <HAL_TIM_PWM_Start+0x3a>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	223f      	movs	r2, #63	; 0x3f
 80035d4:	5c9b      	ldrb	r3, [r3, r2]
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	3b01      	subs	r3, #1
 80035da:	1e5a      	subs	r2, r3, #1
 80035dc:	4193      	sbcs	r3, r2
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	e02b      	b.n	800363a <HAL_TIM_PWM_Start+0x92>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	2b08      	cmp	r3, #8
 80035e6:	d108      	bne.n	80035fa <HAL_TIM_PWM_Start+0x52>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2240      	movs	r2, #64	; 0x40
 80035ec:	5c9b      	ldrb	r3, [r3, r2]
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	3b01      	subs	r3, #1
 80035f2:	1e5a      	subs	r2, r3, #1
 80035f4:	4193      	sbcs	r3, r2
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	e01f      	b.n	800363a <HAL_TIM_PWM_Start+0x92>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	2b0c      	cmp	r3, #12
 80035fe:	d108      	bne.n	8003612 <HAL_TIM_PWM_Start+0x6a>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2241      	movs	r2, #65	; 0x41
 8003604:	5c9b      	ldrb	r3, [r3, r2]
 8003606:	b2db      	uxtb	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	1e5a      	subs	r2, r3, #1
 800360c:	4193      	sbcs	r3, r2
 800360e:	b2db      	uxtb	r3, r3
 8003610:	e013      	b.n	800363a <HAL_TIM_PWM_Start+0x92>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	2b10      	cmp	r3, #16
 8003616:	d108      	bne.n	800362a <HAL_TIM_PWM_Start+0x82>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2242      	movs	r2, #66	; 0x42
 800361c:	5c9b      	ldrb	r3, [r3, r2]
 800361e:	b2db      	uxtb	r3, r3
 8003620:	3b01      	subs	r3, #1
 8003622:	1e5a      	subs	r2, r3, #1
 8003624:	4193      	sbcs	r3, r2
 8003626:	b2db      	uxtb	r3, r3
 8003628:	e007      	b.n	800363a <HAL_TIM_PWM_Start+0x92>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2243      	movs	r2, #67	; 0x43
 800362e:	5c9b      	ldrb	r3, [r3, r2]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	3b01      	subs	r3, #1
 8003634:	1e5a      	subs	r2, r3, #1
 8003636:	4193      	sbcs	r3, r2
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e07b      	b.n	800373a <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d104      	bne.n	8003652 <HAL_TIM_PWM_Start+0xaa>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	223e      	movs	r2, #62	; 0x3e
 800364c:	2102      	movs	r1, #2
 800364e:	5499      	strb	r1, [r3, r2]
 8003650:	e023      	b.n	800369a <HAL_TIM_PWM_Start+0xf2>
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	2b04      	cmp	r3, #4
 8003656:	d104      	bne.n	8003662 <HAL_TIM_PWM_Start+0xba>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	223f      	movs	r2, #63	; 0x3f
 800365c:	2102      	movs	r1, #2
 800365e:	5499      	strb	r1, [r3, r2]
 8003660:	e01b      	b.n	800369a <HAL_TIM_PWM_Start+0xf2>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	2b08      	cmp	r3, #8
 8003666:	d104      	bne.n	8003672 <HAL_TIM_PWM_Start+0xca>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2240      	movs	r2, #64	; 0x40
 800366c:	2102      	movs	r1, #2
 800366e:	5499      	strb	r1, [r3, r2]
 8003670:	e013      	b.n	800369a <HAL_TIM_PWM_Start+0xf2>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2b0c      	cmp	r3, #12
 8003676:	d104      	bne.n	8003682 <HAL_TIM_PWM_Start+0xda>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2241      	movs	r2, #65	; 0x41
 800367c:	2102      	movs	r1, #2
 800367e:	5499      	strb	r1, [r3, r2]
 8003680:	e00b      	b.n	800369a <HAL_TIM_PWM_Start+0xf2>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2b10      	cmp	r3, #16
 8003686:	d104      	bne.n	8003692 <HAL_TIM_PWM_Start+0xea>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2242      	movs	r2, #66	; 0x42
 800368c:	2102      	movs	r1, #2
 800368e:	5499      	strb	r1, [r3, r2]
 8003690:	e003      	b.n	800369a <HAL_TIM_PWM_Start+0xf2>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2243      	movs	r2, #67	; 0x43
 8003696:	2102      	movs	r1, #2
 8003698:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6839      	ldr	r1, [r7, #0]
 80036a0:	2201      	movs	r2, #1
 80036a2:	0018      	movs	r0, r3
 80036a4:	f000 fc6e 	bl	8003f84 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a25      	ldr	r2, [pc, #148]	; (8003744 <HAL_TIM_PWM_Start+0x19c>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d009      	beq.n	80036c6 <HAL_TIM_PWM_Start+0x11e>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a24      	ldr	r2, [pc, #144]	; (8003748 <HAL_TIM_PWM_Start+0x1a0>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d004      	beq.n	80036c6 <HAL_TIM_PWM_Start+0x11e>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a22      	ldr	r2, [pc, #136]	; (800374c <HAL_TIM_PWM_Start+0x1a4>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d101      	bne.n	80036ca <HAL_TIM_PWM_Start+0x122>
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <HAL_TIM_PWM_Start+0x124>
 80036ca:	2300      	movs	r3, #0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d008      	beq.n	80036e2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2180      	movs	r1, #128	; 0x80
 80036dc:	0209      	lsls	r1, r1, #8
 80036de:	430a      	orrs	r2, r1
 80036e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a17      	ldr	r2, [pc, #92]	; (8003744 <HAL_TIM_PWM_Start+0x19c>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d004      	beq.n	80036f6 <HAL_TIM_PWM_Start+0x14e>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a17      	ldr	r2, [pc, #92]	; (8003750 <HAL_TIM_PWM_Start+0x1a8>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d116      	bne.n	8003724 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	4a15      	ldr	r2, [pc, #84]	; (8003754 <HAL_TIM_PWM_Start+0x1ac>)
 80036fe:	4013      	ands	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2b06      	cmp	r3, #6
 8003706:	d016      	beq.n	8003736 <HAL_TIM_PWM_Start+0x18e>
 8003708:	68fa      	ldr	r2, [r7, #12]
 800370a:	2380      	movs	r3, #128	; 0x80
 800370c:	025b      	lsls	r3, r3, #9
 800370e:	429a      	cmp	r2, r3
 8003710:	d011      	beq.n	8003736 <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2101      	movs	r1, #1
 800371e:	430a      	orrs	r2, r1
 8003720:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003722:	e008      	b.n	8003736 <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2101      	movs	r1, #1
 8003730:	430a      	orrs	r2, r1
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	e000      	b.n	8003738 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003736:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	0018      	movs	r0, r3
 800373c:	46bd      	mov	sp, r7
 800373e:	b004      	add	sp, #16
 8003740:	bd80      	pop	{r7, pc}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	40012c00 	.word	0x40012c00
 8003748:	40014400 	.word	0x40014400
 800374c:	40014800 	.word	0x40014800
 8003750:	40000400 	.word	0x40000400
 8003754:	00010007 	.word	0x00010007

08003758 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b086      	sub	sp, #24
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003764:	2317      	movs	r3, #23
 8003766:	18fb      	adds	r3, r7, r3
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	223c      	movs	r2, #60	; 0x3c
 8003770:	5c9b      	ldrb	r3, [r3, r2]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d101      	bne.n	800377a <HAL_TIM_PWM_ConfigChannel+0x22>
 8003776:	2302      	movs	r3, #2
 8003778:	e0e5      	b.n	8003946 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	223c      	movs	r2, #60	; 0x3c
 800377e:	2101      	movs	r1, #1
 8003780:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b14      	cmp	r3, #20
 8003786:	d900      	bls.n	800378a <HAL_TIM_PWM_ConfigChannel+0x32>
 8003788:	e0d1      	b.n	800392e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	009a      	lsls	r2, r3, #2
 800378e:	4b70      	ldr	r3, [pc, #448]	; (8003950 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003790:	18d3      	adds	r3, r2, r3
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68ba      	ldr	r2, [r7, #8]
 800379c:	0011      	movs	r1, r2
 800379e:	0018      	movs	r0, r3
 80037a0:	f000 f954 	bl	8003a4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	699a      	ldr	r2, [r3, #24]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2108      	movs	r1, #8
 80037b0:	430a      	orrs	r2, r1
 80037b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	699a      	ldr	r2, [r3, #24]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2104      	movs	r1, #4
 80037c0:	438a      	bics	r2, r1
 80037c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6999      	ldr	r1, [r3, #24]
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	691a      	ldr	r2, [r3, #16]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	430a      	orrs	r2, r1
 80037d4:	619a      	str	r2, [r3, #24]
      break;
 80037d6:	e0af      	b.n	8003938 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	0011      	movs	r1, r2
 80037e0:	0018      	movs	r0, r3
 80037e2:	f000 f9b3 	bl	8003b4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	699a      	ldr	r2, [r3, #24]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2180      	movs	r1, #128	; 0x80
 80037f2:	0109      	lsls	r1, r1, #4
 80037f4:	430a      	orrs	r2, r1
 80037f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	699a      	ldr	r2, [r3, #24]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4954      	ldr	r1, [pc, #336]	; (8003954 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003804:	400a      	ands	r2, r1
 8003806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6999      	ldr	r1, [r3, #24]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	021a      	lsls	r2, r3, #8
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	619a      	str	r2, [r3, #24]
      break;
 800381c:	e08c      	b.n	8003938 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	0011      	movs	r1, r2
 8003826:	0018      	movs	r0, r3
 8003828:	f000 fa0e 	bl	8003c48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	69da      	ldr	r2, [r3, #28]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2108      	movs	r1, #8
 8003838:	430a      	orrs	r2, r1
 800383a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	69da      	ldr	r2, [r3, #28]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2104      	movs	r1, #4
 8003848:	438a      	bics	r2, r1
 800384a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	69d9      	ldr	r1, [r3, #28]
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	691a      	ldr	r2, [r3, #16]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	61da      	str	r2, [r3, #28]
      break;
 800385e:	e06b      	b.n	8003938 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68ba      	ldr	r2, [r7, #8]
 8003866:	0011      	movs	r1, r2
 8003868:	0018      	movs	r0, r3
 800386a:	f000 fa6f 	bl	8003d4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	69da      	ldr	r2, [r3, #28]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2180      	movs	r1, #128	; 0x80
 800387a:	0109      	lsls	r1, r1, #4
 800387c:	430a      	orrs	r2, r1
 800387e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	69da      	ldr	r2, [r3, #28]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4932      	ldr	r1, [pc, #200]	; (8003954 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800388c:	400a      	ands	r2, r1
 800388e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	69d9      	ldr	r1, [r3, #28]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	021a      	lsls	r2, r3, #8
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	61da      	str	r2, [r3, #28]
      break;
 80038a4:	e048      	b.n	8003938 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68ba      	ldr	r2, [r7, #8]
 80038ac:	0011      	movs	r1, r2
 80038ae:	0018      	movs	r0, r3
 80038b0:	f000 fab0 	bl	8003e14 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2108      	movs	r1, #8
 80038c0:	430a      	orrs	r2, r1
 80038c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2104      	movs	r1, #4
 80038d0:	438a      	bics	r2, r1
 80038d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	691a      	ldr	r2, [r3, #16]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80038e6:	e027      	b.n	8003938 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	0011      	movs	r1, r2
 80038f0:	0018      	movs	r0, r3
 80038f2:	f000 fae9 	bl	8003ec8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2180      	movs	r1, #128	; 0x80
 8003902:	0109      	lsls	r1, r1, #4
 8003904:	430a      	orrs	r2, r1
 8003906:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4910      	ldr	r1, [pc, #64]	; (8003954 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003914:	400a      	ands	r2, r1
 8003916:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	021a      	lsls	r2, r3, #8
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	430a      	orrs	r2, r1
 800392a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800392c:	e004      	b.n	8003938 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800392e:	2317      	movs	r3, #23
 8003930:	18fb      	adds	r3, r7, r3
 8003932:	2201      	movs	r2, #1
 8003934:	701a      	strb	r2, [r3, #0]
      break;
 8003936:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	223c      	movs	r2, #60	; 0x3c
 800393c:	2100      	movs	r1, #0
 800393e:	5499      	strb	r1, [r3, r2]

  return status;
 8003940:	2317      	movs	r3, #23
 8003942:	18fb      	adds	r3, r7, r3
 8003944:	781b      	ldrb	r3, [r3, #0]
}
 8003946:	0018      	movs	r0, r3
 8003948:	46bd      	mov	sp, r7
 800394a:	b006      	add	sp, #24
 800394c:	bd80      	pop	{r7, pc}
 800394e:	46c0      	nop			; (mov r8, r8)
 8003950:	080060d8 	.word	0x080060d8
 8003954:	fffffbff 	.word	0xfffffbff

08003958 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a32      	ldr	r2, [pc, #200]	; (8003a34 <TIM_Base_SetConfig+0xdc>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d003      	beq.n	8003978 <TIM_Base_SetConfig+0x20>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a31      	ldr	r2, [pc, #196]	; (8003a38 <TIM_Base_SetConfig+0xe0>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d108      	bne.n	800398a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2270      	movs	r2, #112	; 0x70
 800397c:	4393      	bics	r3, r2
 800397e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	4313      	orrs	r3, r2
 8003988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a29      	ldr	r2, [pc, #164]	; (8003a34 <TIM_Base_SetConfig+0xdc>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d00f      	beq.n	80039b2 <TIM_Base_SetConfig+0x5a>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a28      	ldr	r2, [pc, #160]	; (8003a38 <TIM_Base_SetConfig+0xe0>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d00b      	beq.n	80039b2 <TIM_Base_SetConfig+0x5a>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a27      	ldr	r2, [pc, #156]	; (8003a3c <TIM_Base_SetConfig+0xe4>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d007      	beq.n	80039b2 <TIM_Base_SetConfig+0x5a>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a26      	ldr	r2, [pc, #152]	; (8003a40 <TIM_Base_SetConfig+0xe8>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d003      	beq.n	80039b2 <TIM_Base_SetConfig+0x5a>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a25      	ldr	r2, [pc, #148]	; (8003a44 <TIM_Base_SetConfig+0xec>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d108      	bne.n	80039c4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	4a24      	ldr	r2, [pc, #144]	; (8003a48 <TIM_Base_SetConfig+0xf0>)
 80039b6:	4013      	ands	r3, r2
 80039b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2280      	movs	r2, #128	; 0x80
 80039c8:	4393      	bics	r3, r2
 80039ca:	001a      	movs	r2, r3
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	689a      	ldr	r2, [r3, #8]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a11      	ldr	r2, [pc, #68]	; (8003a34 <TIM_Base_SetConfig+0xdc>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d007      	beq.n	8003a02 <TIM_Base_SetConfig+0xaa>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a12      	ldr	r2, [pc, #72]	; (8003a40 <TIM_Base_SetConfig+0xe8>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d003      	beq.n	8003a02 <TIM_Base_SetConfig+0xaa>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a11      	ldr	r2, [pc, #68]	; (8003a44 <TIM_Base_SetConfig+0xec>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d103      	bne.n	8003a0a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	691a      	ldr	r2, [r3, #16]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	2201      	movs	r2, #1
 8003a16:	4013      	ands	r3, r2
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d106      	bne.n	8003a2a <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	2201      	movs	r2, #1
 8003a22:	4393      	bics	r3, r2
 8003a24:	001a      	movs	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	611a      	str	r2, [r3, #16]
  }
}
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	b004      	add	sp, #16
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	46c0      	nop			; (mov r8, r8)
 8003a34:	40012c00 	.word	0x40012c00
 8003a38:	40000400 	.word	0x40000400
 8003a3c:	40002000 	.word	0x40002000
 8003a40:	40014400 	.word	0x40014400
 8003a44:	40014800 	.word	0x40014800
 8003a48:	fffffcff 	.word	0xfffffcff

08003a4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	2201      	movs	r2, #1
 8003a62:	4393      	bics	r3, r2
 8003a64:	001a      	movs	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	4a2e      	ldr	r2, [pc, #184]	; (8003b34 <TIM_OC1_SetConfig+0xe8>)
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2203      	movs	r2, #3
 8003a82:	4393      	bics	r3, r2
 8003a84:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	2202      	movs	r2, #2
 8003a94:	4393      	bics	r3, r2
 8003a96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a24      	ldr	r2, [pc, #144]	; (8003b38 <TIM_OC1_SetConfig+0xec>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d007      	beq.n	8003aba <TIM_OC1_SetConfig+0x6e>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a23      	ldr	r2, [pc, #140]	; (8003b3c <TIM_OC1_SetConfig+0xf0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d003      	beq.n	8003aba <TIM_OC1_SetConfig+0x6e>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a22      	ldr	r2, [pc, #136]	; (8003b40 <TIM_OC1_SetConfig+0xf4>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d10c      	bne.n	8003ad4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	2208      	movs	r2, #8
 8003abe:	4393      	bics	r3, r2
 8003ac0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	2204      	movs	r2, #4
 8003ad0:	4393      	bics	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a18      	ldr	r2, [pc, #96]	; (8003b38 <TIM_OC1_SetConfig+0xec>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d007      	beq.n	8003aec <TIM_OC1_SetConfig+0xa0>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a17      	ldr	r2, [pc, #92]	; (8003b3c <TIM_OC1_SetConfig+0xf0>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d003      	beq.n	8003aec <TIM_OC1_SetConfig+0xa0>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a16      	ldr	r2, [pc, #88]	; (8003b40 <TIM_OC1_SetConfig+0xf4>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d111      	bne.n	8003b10 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	4a15      	ldr	r2, [pc, #84]	; (8003b44 <TIM_OC1_SetConfig+0xf8>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	4a14      	ldr	r2, [pc, #80]	; (8003b48 <TIM_OC1_SetConfig+0xfc>)
 8003af8:	4013      	ands	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685a      	ldr	r2, [r3, #4]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	697a      	ldr	r2, [r7, #20]
 8003b28:	621a      	str	r2, [r3, #32]
}
 8003b2a:	46c0      	nop			; (mov r8, r8)
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b006      	add	sp, #24
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	46c0      	nop			; (mov r8, r8)
 8003b34:	fffeff8f 	.word	0xfffeff8f
 8003b38:	40012c00 	.word	0x40012c00
 8003b3c:	40014400 	.word	0x40014400
 8003b40:	40014800 	.word	0x40014800
 8003b44:	fffffeff 	.word	0xfffffeff
 8003b48:	fffffdff 	.word	0xfffffdff

08003b4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a1b      	ldr	r3, [r3, #32]
 8003b60:	2210      	movs	r2, #16
 8003b62:	4393      	bics	r3, r2
 8003b64:	001a      	movs	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	4a2c      	ldr	r2, [pc, #176]	; (8003c2c <TIM_OC2_SetConfig+0xe0>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	4a2b      	ldr	r2, [pc, #172]	; (8003c30 <TIM_OC2_SetConfig+0xe4>)
 8003b82:	4013      	ands	r3, r2
 8003b84:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	021b      	lsls	r3, r3, #8
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	2220      	movs	r2, #32
 8003b96:	4393      	bics	r3, r2
 8003b98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	011b      	lsls	r3, r3, #4
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a22      	ldr	r2, [pc, #136]	; (8003c34 <TIM_OC2_SetConfig+0xe8>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d10d      	bne.n	8003bca <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2280      	movs	r2, #128	; 0x80
 8003bb2:	4393      	bics	r3, r2
 8003bb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	2240      	movs	r2, #64	; 0x40
 8003bc6:	4393      	bics	r3, r2
 8003bc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a19      	ldr	r2, [pc, #100]	; (8003c34 <TIM_OC2_SetConfig+0xe8>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d007      	beq.n	8003be2 <TIM_OC2_SetConfig+0x96>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a18      	ldr	r2, [pc, #96]	; (8003c38 <TIM_OC2_SetConfig+0xec>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d003      	beq.n	8003be2 <TIM_OC2_SetConfig+0x96>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a17      	ldr	r2, [pc, #92]	; (8003c3c <TIM_OC2_SetConfig+0xf0>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d113      	bne.n	8003c0a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	4a16      	ldr	r2, [pc, #88]	; (8003c40 <TIM_OC2_SetConfig+0xf4>)
 8003be6:	4013      	ands	r3, r2
 8003be8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	4a15      	ldr	r2, [pc, #84]	; (8003c44 <TIM_OC2_SetConfig+0xf8>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	699b      	ldr	r3, [r3, #24]
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	693a      	ldr	r2, [r7, #16]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	697a      	ldr	r2, [r7, #20]
 8003c22:	621a      	str	r2, [r3, #32]
}
 8003c24:	46c0      	nop			; (mov r8, r8)
 8003c26:	46bd      	mov	sp, r7
 8003c28:	b006      	add	sp, #24
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	feff8fff 	.word	0xfeff8fff
 8003c30:	fffffcff 	.word	0xfffffcff
 8003c34:	40012c00 	.word	0x40012c00
 8003c38:	40014400 	.word	0x40014400
 8003c3c:	40014800 	.word	0x40014800
 8003c40:	fffffbff 	.word	0xfffffbff
 8003c44:	fffff7ff 	.word	0xfffff7ff

08003c48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a1b      	ldr	r3, [r3, #32]
 8003c5c:	4a31      	ldr	r2, [pc, #196]	; (8003d24 <TIM_OC3_SetConfig+0xdc>)
 8003c5e:	401a      	ands	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4a2d      	ldr	r2, [pc, #180]	; (8003d28 <TIM_OC3_SetConfig+0xe0>)
 8003c74:	4013      	ands	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2203      	movs	r2, #3
 8003c7c:	4393      	bics	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	4a27      	ldr	r2, [pc, #156]	; (8003d2c <TIM_OC3_SetConfig+0xe4>)
 8003c8e:	4013      	ands	r3, r2
 8003c90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	021b      	lsls	r3, r3, #8
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a23      	ldr	r2, [pc, #140]	; (8003d30 <TIM_OC3_SetConfig+0xe8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d10d      	bne.n	8003cc2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	4a22      	ldr	r2, [pc, #136]	; (8003d34 <TIM_OC3_SetConfig+0xec>)
 8003caa:	4013      	ands	r3, r2
 8003cac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	021b      	lsls	r3, r3, #8
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	4a1e      	ldr	r2, [pc, #120]	; (8003d38 <TIM_OC3_SetConfig+0xf0>)
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a1a      	ldr	r2, [pc, #104]	; (8003d30 <TIM_OC3_SetConfig+0xe8>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d007      	beq.n	8003cda <TIM_OC3_SetConfig+0x92>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a1b      	ldr	r2, [pc, #108]	; (8003d3c <TIM_OC3_SetConfig+0xf4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d003      	beq.n	8003cda <TIM_OC3_SetConfig+0x92>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a1a      	ldr	r2, [pc, #104]	; (8003d40 <TIM_OC3_SetConfig+0xf8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d113      	bne.n	8003d02 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	4a19      	ldr	r2, [pc, #100]	; (8003d44 <TIM_OC3_SetConfig+0xfc>)
 8003cde:	4013      	ands	r3, r2
 8003ce0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	4a18      	ldr	r2, [pc, #96]	; (8003d48 <TIM_OC3_SetConfig+0x100>)
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	011b      	lsls	r3, r3, #4
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	011b      	lsls	r3, r3, #4
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	621a      	str	r2, [r3, #32]
}
 8003d1c:	46c0      	nop			; (mov r8, r8)
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	b006      	add	sp, #24
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	fffffeff 	.word	0xfffffeff
 8003d28:	fffeff8f 	.word	0xfffeff8f
 8003d2c:	fffffdff 	.word	0xfffffdff
 8003d30:	40012c00 	.word	0x40012c00
 8003d34:	fffff7ff 	.word	0xfffff7ff
 8003d38:	fffffbff 	.word	0xfffffbff
 8003d3c:	40014400 	.word	0x40014400
 8003d40:	40014800 	.word	0x40014800
 8003d44:	ffffefff 	.word	0xffffefff
 8003d48:	ffffdfff 	.word	0xffffdfff

08003d4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a1b      	ldr	r3, [r3, #32]
 8003d60:	4a24      	ldr	r2, [pc, #144]	; (8003df4 <TIM_OC4_SetConfig+0xa8>)
 8003d62:	401a      	ands	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	69db      	ldr	r3, [r3, #28]
 8003d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4a20      	ldr	r2, [pc, #128]	; (8003df8 <TIM_OC4_SetConfig+0xac>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	4a1f      	ldr	r2, [pc, #124]	; (8003dfc <TIM_OC4_SetConfig+0xb0>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	021b      	lsls	r3, r3, #8
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	4a1b      	ldr	r2, [pc, #108]	; (8003e00 <TIM_OC4_SetConfig+0xb4>)
 8003d94:	4013      	ands	r3, r2
 8003d96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	031b      	lsls	r3, r3, #12
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a17      	ldr	r2, [pc, #92]	; (8003e04 <TIM_OC4_SetConfig+0xb8>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d007      	beq.n	8003dbc <TIM_OC4_SetConfig+0x70>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a16      	ldr	r2, [pc, #88]	; (8003e08 <TIM_OC4_SetConfig+0xbc>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d003      	beq.n	8003dbc <TIM_OC4_SetConfig+0x70>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4a15      	ldr	r2, [pc, #84]	; (8003e0c <TIM_OC4_SetConfig+0xc0>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d109      	bne.n	8003dd0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	4a14      	ldr	r2, [pc, #80]	; (8003e10 <TIM_OC4_SetConfig+0xc4>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	695b      	ldr	r3, [r3, #20]
 8003dc8:	019b      	lsls	r3, r3, #6
 8003dca:	697a      	ldr	r2, [r7, #20]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	621a      	str	r2, [r3, #32]
}
 8003dea:	46c0      	nop			; (mov r8, r8)
 8003dec:	46bd      	mov	sp, r7
 8003dee:	b006      	add	sp, #24
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	46c0      	nop			; (mov r8, r8)
 8003df4:	ffffefff 	.word	0xffffefff
 8003df8:	feff8fff 	.word	0xfeff8fff
 8003dfc:	fffffcff 	.word	0xfffffcff
 8003e00:	ffffdfff 	.word	0xffffdfff
 8003e04:	40012c00 	.word	0x40012c00
 8003e08:	40014400 	.word	0x40014400
 8003e0c:	40014800 	.word	0x40014800
 8003e10:	ffffbfff 	.word	0xffffbfff

08003e14 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b086      	sub	sp, #24
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a1b      	ldr	r3, [r3, #32]
 8003e22:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	4a21      	ldr	r2, [pc, #132]	; (8003eb0 <TIM_OC5_SetConfig+0x9c>)
 8003e2a:	401a      	ands	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	4a1d      	ldr	r2, [pc, #116]	; (8003eb4 <TIM_OC5_SetConfig+0xa0>)
 8003e40:	4013      	ands	r3, r2
 8003e42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	4a19      	ldr	r2, [pc, #100]	; (8003eb8 <TIM_OC5_SetConfig+0xa4>)
 8003e52:	4013      	ands	r3, r2
 8003e54:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	041b      	lsls	r3, r3, #16
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a15      	ldr	r2, [pc, #84]	; (8003ebc <TIM_OC5_SetConfig+0xa8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d007      	beq.n	8003e7a <TIM_OC5_SetConfig+0x66>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a14      	ldr	r2, [pc, #80]	; (8003ec0 <TIM_OC5_SetConfig+0xac>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d003      	beq.n	8003e7a <TIM_OC5_SetConfig+0x66>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a13      	ldr	r2, [pc, #76]	; (8003ec4 <TIM_OC5_SetConfig+0xb0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d109      	bne.n	8003e8e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	4a0c      	ldr	r2, [pc, #48]	; (8003eb0 <TIM_OC5_SetConfig+0x9c>)
 8003e7e:	4013      	ands	r3, r2
 8003e80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	021b      	lsls	r3, r3, #8
 8003e88:	697a      	ldr	r2, [r7, #20]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	621a      	str	r2, [r3, #32]
}
 8003ea8:	46c0      	nop			; (mov r8, r8)
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	b006      	add	sp, #24
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	fffeffff 	.word	0xfffeffff
 8003eb4:	fffeff8f 	.word	0xfffeff8f
 8003eb8:	fffdffff 	.word	0xfffdffff
 8003ebc:	40012c00 	.word	0x40012c00
 8003ec0:	40014400 	.word	0x40014400
 8003ec4:	40014800 	.word	0x40014800

08003ec8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b086      	sub	sp, #24
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	4a22      	ldr	r2, [pc, #136]	; (8003f68 <TIM_OC6_SetConfig+0xa0>)
 8003ede:	401a      	ands	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4a1e      	ldr	r2, [pc, #120]	; (8003f6c <TIM_OC6_SetConfig+0xa4>)
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	021b      	lsls	r3, r3, #8
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	4a1a      	ldr	r2, [pc, #104]	; (8003f70 <TIM_OC6_SetConfig+0xa8>)
 8003f08:	4013      	ands	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	051b      	lsls	r3, r3, #20
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a16      	ldr	r2, [pc, #88]	; (8003f74 <TIM_OC6_SetConfig+0xac>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d007      	beq.n	8003f30 <TIM_OC6_SetConfig+0x68>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a15      	ldr	r2, [pc, #84]	; (8003f78 <TIM_OC6_SetConfig+0xb0>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d003      	beq.n	8003f30 <TIM_OC6_SetConfig+0x68>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a14      	ldr	r2, [pc, #80]	; (8003f7c <TIM_OC6_SetConfig+0xb4>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d109      	bne.n	8003f44 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	4a13      	ldr	r2, [pc, #76]	; (8003f80 <TIM_OC6_SetConfig+0xb8>)
 8003f34:	4013      	ands	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	029b      	lsls	r3, r3, #10
 8003f3e:	697a      	ldr	r2, [r7, #20]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	697a      	ldr	r2, [r7, #20]
 8003f48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	621a      	str	r2, [r3, #32]
}
 8003f5e:	46c0      	nop			; (mov r8, r8)
 8003f60:	46bd      	mov	sp, r7
 8003f62:	b006      	add	sp, #24
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	ffefffff 	.word	0xffefffff
 8003f6c:	feff8fff 	.word	0xfeff8fff
 8003f70:	ffdfffff 	.word	0xffdfffff
 8003f74:	40012c00 	.word	0x40012c00
 8003f78:	40014400 	.word	0x40014400
 8003f7c:	40014800 	.word	0x40014800
 8003f80:	fffbffff 	.word	0xfffbffff

08003f84 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	221f      	movs	r2, #31
 8003f94:	4013      	ands	r3, r2
 8003f96:	2201      	movs	r2, #1
 8003f98:	409a      	lsls	r2, r3
 8003f9a:	0013      	movs	r3, r2
 8003f9c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	43d2      	mvns	r2, r2
 8003fa6:	401a      	ands	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6a1a      	ldr	r2, [r3, #32]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	211f      	movs	r1, #31
 8003fb4:	400b      	ands	r3, r1
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	4099      	lsls	r1, r3
 8003fba:	000b      	movs	r3, r1
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	621a      	str	r2, [r3, #32]
}
 8003fc2:	46c0      	nop			; (mov r8, r8)
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	b006      	add	sp, #24
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	223c      	movs	r2, #60	; 0x3c
 8003fde:	5c9b      	ldrb	r3, [r3, r2]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d101      	bne.n	8003fe8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	e06f      	b.n	80040c8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	223c      	movs	r2, #60	; 0x3c
 8003fec:	2101      	movs	r1, #1
 8003fee:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	22ff      	movs	r2, #255	; 0xff
 8003ff4:	4393      	bics	r3, r2
 8003ff6:	001a      	movs	r2, r3
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	4a33      	ldr	r2, [pc, #204]	; (80040d0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8004004:	401a      	ands	r2, r3
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	4313      	orrs	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4a30      	ldr	r2, [pc, #192]	; (80040d4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8004012:	401a      	ands	r2, r3
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	4313      	orrs	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	4a2e      	ldr	r2, [pc, #184]	; (80040d8 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8004020:	401a      	ands	r2, r3
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4313      	orrs	r3, r2
 8004028:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	4a2b      	ldr	r2, [pc, #172]	; (80040dc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800402e:	401a      	ands	r2, r3
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	4313      	orrs	r3, r2
 8004036:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	4a29      	ldr	r2, [pc, #164]	; (80040e0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800403c:	401a      	ands	r2, r3
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	4a26      	ldr	r2, [pc, #152]	; (80040e4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800404a:	401a      	ands	r2, r3
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004050:	4313      	orrs	r3, r2
 8004052:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4a24      	ldr	r2, [pc, #144]	; (80040e8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004058:	401a      	ands	r2, r3
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	041b      	lsls	r3, r3, #16
 8004060:	4313      	orrs	r3, r2
 8004062:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	4a21      	ldr	r2, [pc, #132]	; (80040ec <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004068:	401a      	ands	r2, r3
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	69db      	ldr	r3, [r3, #28]
 800406e:	4313      	orrs	r3, r2
 8004070:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a1e      	ldr	r2, [pc, #120]	; (80040f0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d11c      	bne.n	80040b6 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4a1d      	ldr	r2, [pc, #116]	; (80040f4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004080:	401a      	ands	r2, r3
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004086:	051b      	lsls	r3, r3, #20
 8004088:	4313      	orrs	r3, r2
 800408a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4a1a      	ldr	r2, [pc, #104]	; (80040f8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004090:	401a      	ands	r2, r3
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	4313      	orrs	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	4a17      	ldr	r2, [pc, #92]	; (80040fc <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800409e:	401a      	ands	r2, r3
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	4313      	orrs	r3, r2
 80040a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	4a15      	ldr	r2, [pc, #84]	; (8004100 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80040ac:	401a      	ands	r2, r3
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b2:	4313      	orrs	r3, r2
 80040b4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68fa      	ldr	r2, [r7, #12]
 80040bc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	223c      	movs	r2, #60	; 0x3c
 80040c2:	2100      	movs	r1, #0
 80040c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	0018      	movs	r0, r3
 80040ca:	46bd      	mov	sp, r7
 80040cc:	b004      	add	sp, #16
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	fffffcff 	.word	0xfffffcff
 80040d4:	fffffbff 	.word	0xfffffbff
 80040d8:	fffff7ff 	.word	0xfffff7ff
 80040dc:	ffffefff 	.word	0xffffefff
 80040e0:	ffffdfff 	.word	0xffffdfff
 80040e4:	ffffbfff 	.word	0xffffbfff
 80040e8:	fff0ffff 	.word	0xfff0ffff
 80040ec:	efffffff 	.word	0xefffffff
 80040f0:	40012c00 	.word	0x40012c00
 80040f4:	ff0fffff 	.word	0xff0fffff
 80040f8:	feffffff 	.word	0xfeffffff
 80040fc:	fdffffff 	.word	0xfdffffff
 8004100:	dfffffff 	.word	0xdfffffff

08004104 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e04e      	b.n	80041b4 <HAL_HalfDuplex_Init+0xb0>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2288      	movs	r2, #136	; 0x88
 800411a:	589b      	ldr	r3, [r3, r2]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d107      	bne.n	8004130 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2284      	movs	r2, #132	; 0x84
 8004124:	2100      	movs	r1, #0
 8004126:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	0018      	movs	r0, r3
 800412c:	f7fc fe34 	bl	8000d98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2288      	movs	r2, #136	; 0x88
 8004134:	2124      	movs	r1, #36	; 0x24
 8004136:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2101      	movs	r1, #1
 8004144:	438a      	bics	r2, r1
 8004146:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414c:	2b00      	cmp	r3, #0
 800414e:	d003      	beq.n	8004158 <HAL_HalfDuplex_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	0018      	movs	r0, r3
 8004154:	f000 f99e 	bl	8004494 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	0018      	movs	r0, r3
 800415c:	f000 f830 	bl	80041c0 <UART_SetConfig>
 8004160:	0003      	movs	r3, r0
 8004162:	2b01      	cmp	r3, #1
 8004164:	d101      	bne.n	800416a <HAL_HalfDuplex_Init+0x66>
  {
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e024      	b.n	80041b4 <HAL_HalfDuplex_Init+0xb0>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4911      	ldr	r1, [pc, #68]	; (80041bc <HAL_HalfDuplex_Init+0xb8>)
 8004176:	400a      	ands	r2, r1
 8004178:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2122      	movs	r1, #34	; 0x22
 8004186:	438a      	bics	r2, r1
 8004188:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	689a      	ldr	r2, [r3, #8]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2108      	movs	r1, #8
 8004196:	430a      	orrs	r2, r1
 8004198:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	2101      	movs	r1, #1
 80041a6:	430a      	orrs	r2, r1
 80041a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	0018      	movs	r0, r3
 80041ae:	f000 fa25 	bl	80045fc <UART_CheckIdleState>
 80041b2:	0003      	movs	r3, r0
}
 80041b4:	0018      	movs	r0, r3
 80041b6:	46bd      	mov	sp, r7
 80041b8:	b002      	add	sp, #8
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	ffffb7ff 	.word	0xffffb7ff

080041c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b088      	sub	sp, #32
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80041c8:	231a      	movs	r3, #26
 80041ca:	18fb      	adds	r3, r7, r3
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689a      	ldr	r2, [r3, #8]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	431a      	orrs	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	431a      	orrs	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	69db      	ldr	r3, [r3, #28]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4aa1      	ldr	r2, [pc, #644]	; (8004474 <UART_SetConfig+0x2b4>)
 80041f0:	4013      	ands	r3, r2
 80041f2:	0019      	movs	r1, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	69fa      	ldr	r2, [r7, #28]
 80041fa:	430a      	orrs	r2, r1
 80041fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	4a9c      	ldr	r2, [pc, #624]	; (8004478 <UART_SetConfig+0x2b8>)
 8004206:	4013      	ands	r3, r2
 8004208:	0019      	movs	r1, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68da      	ldr	r2, [r3, #12]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	69fa      	ldr	r2, [r7, #28]
 8004222:	4313      	orrs	r3, r2
 8004224:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	4a93      	ldr	r2, [pc, #588]	; (800447c <UART_SetConfig+0x2bc>)
 800422e:	4013      	ands	r3, r2
 8004230:	0019      	movs	r1, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	69fa      	ldr	r2, [r7, #28]
 8004238:	430a      	orrs	r2, r1
 800423a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004242:	220f      	movs	r2, #15
 8004244:	4393      	bics	r3, r2
 8004246:	0019      	movs	r1, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a89      	ldr	r2, [pc, #548]	; (8004480 <UART_SetConfig+0x2c0>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d127      	bne.n	80042ae <UART_SetConfig+0xee>
 800425e:	4b89      	ldr	r3, [pc, #548]	; (8004484 <UART_SetConfig+0x2c4>)
 8004260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004262:	2203      	movs	r2, #3
 8004264:	4013      	ands	r3, r2
 8004266:	2b03      	cmp	r3, #3
 8004268:	d017      	beq.n	800429a <UART_SetConfig+0xda>
 800426a:	d81b      	bhi.n	80042a4 <UART_SetConfig+0xe4>
 800426c:	2b02      	cmp	r3, #2
 800426e:	d00a      	beq.n	8004286 <UART_SetConfig+0xc6>
 8004270:	d818      	bhi.n	80042a4 <UART_SetConfig+0xe4>
 8004272:	2b00      	cmp	r3, #0
 8004274:	d002      	beq.n	800427c <UART_SetConfig+0xbc>
 8004276:	2b01      	cmp	r3, #1
 8004278:	d00a      	beq.n	8004290 <UART_SetConfig+0xd0>
 800427a:	e013      	b.n	80042a4 <UART_SetConfig+0xe4>
 800427c:	231b      	movs	r3, #27
 800427e:	18fb      	adds	r3, r7, r3
 8004280:	2200      	movs	r2, #0
 8004282:	701a      	strb	r2, [r3, #0]
 8004284:	e021      	b.n	80042ca <UART_SetConfig+0x10a>
 8004286:	231b      	movs	r3, #27
 8004288:	18fb      	adds	r3, r7, r3
 800428a:	2202      	movs	r2, #2
 800428c:	701a      	strb	r2, [r3, #0]
 800428e:	e01c      	b.n	80042ca <UART_SetConfig+0x10a>
 8004290:	231b      	movs	r3, #27
 8004292:	18fb      	adds	r3, r7, r3
 8004294:	2204      	movs	r2, #4
 8004296:	701a      	strb	r2, [r3, #0]
 8004298:	e017      	b.n	80042ca <UART_SetConfig+0x10a>
 800429a:	231b      	movs	r3, #27
 800429c:	18fb      	adds	r3, r7, r3
 800429e:	2208      	movs	r2, #8
 80042a0:	701a      	strb	r2, [r3, #0]
 80042a2:	e012      	b.n	80042ca <UART_SetConfig+0x10a>
 80042a4:	231b      	movs	r3, #27
 80042a6:	18fb      	adds	r3, r7, r3
 80042a8:	2210      	movs	r2, #16
 80042aa:	701a      	strb	r2, [r3, #0]
 80042ac:	e00d      	b.n	80042ca <UART_SetConfig+0x10a>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a75      	ldr	r2, [pc, #468]	; (8004488 <UART_SetConfig+0x2c8>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d104      	bne.n	80042c2 <UART_SetConfig+0x102>
 80042b8:	231b      	movs	r3, #27
 80042ba:	18fb      	adds	r3, r7, r3
 80042bc:	2200      	movs	r2, #0
 80042be:	701a      	strb	r2, [r3, #0]
 80042c0:	e003      	b.n	80042ca <UART_SetConfig+0x10a>
 80042c2:	231b      	movs	r3, #27
 80042c4:	18fb      	adds	r3, r7, r3
 80042c6:	2210      	movs	r2, #16
 80042c8:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	69da      	ldr	r2, [r3, #28]
 80042ce:	2380      	movs	r3, #128	; 0x80
 80042d0:	021b      	lsls	r3, r3, #8
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d000      	beq.n	80042d8 <UART_SetConfig+0x118>
 80042d6:	e065      	b.n	80043a4 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 80042d8:	231b      	movs	r3, #27
 80042da:	18fb      	adds	r3, r7, r3
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	2b08      	cmp	r3, #8
 80042e0:	d015      	beq.n	800430e <UART_SetConfig+0x14e>
 80042e2:	dc18      	bgt.n	8004316 <UART_SetConfig+0x156>
 80042e4:	2b04      	cmp	r3, #4
 80042e6:	d00d      	beq.n	8004304 <UART_SetConfig+0x144>
 80042e8:	dc15      	bgt.n	8004316 <UART_SetConfig+0x156>
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d002      	beq.n	80042f4 <UART_SetConfig+0x134>
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d005      	beq.n	80042fe <UART_SetConfig+0x13e>
 80042f2:	e010      	b.n	8004316 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042f4:	f7fe fbd6 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 80042f8:	0003      	movs	r3, r0
 80042fa:	617b      	str	r3, [r7, #20]
        break;
 80042fc:	e012      	b.n	8004324 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042fe:	4b63      	ldr	r3, [pc, #396]	; (800448c <UART_SetConfig+0x2cc>)
 8004300:	617b      	str	r3, [r7, #20]
        break;
 8004302:	e00f      	b.n	8004324 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004304:	f7fe fb42 	bl	800298c <HAL_RCC_GetSysClockFreq>
 8004308:	0003      	movs	r3, r0
 800430a:	617b      	str	r3, [r7, #20]
        break;
 800430c:	e00a      	b.n	8004324 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800430e:	2380      	movs	r3, #128	; 0x80
 8004310:	021b      	lsls	r3, r3, #8
 8004312:	617b      	str	r3, [r7, #20]
        break;
 8004314:	e006      	b.n	8004324 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8004316:	2300      	movs	r3, #0
 8004318:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800431a:	231a      	movs	r3, #26
 800431c:	18fb      	adds	r3, r7, r3
 800431e:	2201      	movs	r2, #1
 8004320:	701a      	strb	r2, [r3, #0]
        break;
 8004322:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d100      	bne.n	800432c <UART_SetConfig+0x16c>
 800432a:	e08d      	b.n	8004448 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004330:	4b57      	ldr	r3, [pc, #348]	; (8004490 <UART_SetConfig+0x2d0>)
 8004332:	0052      	lsls	r2, r2, #1
 8004334:	5ad3      	ldrh	r3, [r2, r3]
 8004336:	0019      	movs	r1, r3
 8004338:	6978      	ldr	r0, [r7, #20]
 800433a:	f7fb fee1 	bl	8000100 <__udivsi3>
 800433e:	0003      	movs	r3, r0
 8004340:	005a      	lsls	r2, r3, #1
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	085b      	lsrs	r3, r3, #1
 8004348:	18d2      	adds	r2, r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	0019      	movs	r1, r3
 8004350:	0010      	movs	r0, r2
 8004352:	f7fb fed5 	bl	8000100 <__udivsi3>
 8004356:	0003      	movs	r3, r0
 8004358:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	2b0f      	cmp	r3, #15
 800435e:	d91c      	bls.n	800439a <UART_SetConfig+0x1da>
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	2380      	movs	r3, #128	; 0x80
 8004364:	025b      	lsls	r3, r3, #9
 8004366:	429a      	cmp	r2, r3
 8004368:	d217      	bcs.n	800439a <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	b29a      	uxth	r2, r3
 800436e:	200e      	movs	r0, #14
 8004370:	183b      	adds	r3, r7, r0
 8004372:	210f      	movs	r1, #15
 8004374:	438a      	bics	r2, r1
 8004376:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	085b      	lsrs	r3, r3, #1
 800437c:	b29b      	uxth	r3, r3
 800437e:	2207      	movs	r2, #7
 8004380:	4013      	ands	r3, r2
 8004382:	b299      	uxth	r1, r3
 8004384:	183b      	adds	r3, r7, r0
 8004386:	183a      	adds	r2, r7, r0
 8004388:	8812      	ldrh	r2, [r2, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	183a      	adds	r2, r7, r0
 8004394:	8812      	ldrh	r2, [r2, #0]
 8004396:	60da      	str	r2, [r3, #12]
 8004398:	e056      	b.n	8004448 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800439a:	231a      	movs	r3, #26
 800439c:	18fb      	adds	r3, r7, r3
 800439e:	2201      	movs	r2, #1
 80043a0:	701a      	strb	r2, [r3, #0]
 80043a2:	e051      	b.n	8004448 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043a4:	231b      	movs	r3, #27
 80043a6:	18fb      	adds	r3, r7, r3
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	2b08      	cmp	r3, #8
 80043ac:	d015      	beq.n	80043da <UART_SetConfig+0x21a>
 80043ae:	dc18      	bgt.n	80043e2 <UART_SetConfig+0x222>
 80043b0:	2b04      	cmp	r3, #4
 80043b2:	d00d      	beq.n	80043d0 <UART_SetConfig+0x210>
 80043b4:	dc15      	bgt.n	80043e2 <UART_SetConfig+0x222>
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <UART_SetConfig+0x200>
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d005      	beq.n	80043ca <UART_SetConfig+0x20a>
 80043be:	e010      	b.n	80043e2 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043c0:	f7fe fb70 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 80043c4:	0003      	movs	r3, r0
 80043c6:	617b      	str	r3, [r7, #20]
        break;
 80043c8:	e012      	b.n	80043f0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043ca:	4b30      	ldr	r3, [pc, #192]	; (800448c <UART_SetConfig+0x2cc>)
 80043cc:	617b      	str	r3, [r7, #20]
        break;
 80043ce:	e00f      	b.n	80043f0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043d0:	f7fe fadc 	bl	800298c <HAL_RCC_GetSysClockFreq>
 80043d4:	0003      	movs	r3, r0
 80043d6:	617b      	str	r3, [r7, #20]
        break;
 80043d8:	e00a      	b.n	80043f0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043da:	2380      	movs	r3, #128	; 0x80
 80043dc:	021b      	lsls	r3, r3, #8
 80043de:	617b      	str	r3, [r7, #20]
        break;
 80043e0:	e006      	b.n	80043f0 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80043e6:	231a      	movs	r3, #26
 80043e8:	18fb      	adds	r3, r7, r3
 80043ea:	2201      	movs	r2, #1
 80043ec:	701a      	strb	r2, [r3, #0]
        break;
 80043ee:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d028      	beq.n	8004448 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043fa:	4b25      	ldr	r3, [pc, #148]	; (8004490 <UART_SetConfig+0x2d0>)
 80043fc:	0052      	lsls	r2, r2, #1
 80043fe:	5ad3      	ldrh	r3, [r2, r3]
 8004400:	0019      	movs	r1, r3
 8004402:	6978      	ldr	r0, [r7, #20]
 8004404:	f7fb fe7c 	bl	8000100 <__udivsi3>
 8004408:	0003      	movs	r3, r0
 800440a:	001a      	movs	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	085b      	lsrs	r3, r3, #1
 8004412:	18d2      	adds	r2, r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	0019      	movs	r1, r3
 800441a:	0010      	movs	r0, r2
 800441c:	f7fb fe70 	bl	8000100 <__udivsi3>
 8004420:	0003      	movs	r3, r0
 8004422:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	2b0f      	cmp	r3, #15
 8004428:	d90a      	bls.n	8004440 <UART_SetConfig+0x280>
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	2380      	movs	r3, #128	; 0x80
 800442e:	025b      	lsls	r3, r3, #9
 8004430:	429a      	cmp	r2, r3
 8004432:	d205      	bcs.n	8004440 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	b29a      	uxth	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	60da      	str	r2, [r3, #12]
 800443e:	e003      	b.n	8004448 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8004440:	231a      	movs	r3, #26
 8004442:	18fb      	adds	r3, r7, r3
 8004444:	2201      	movs	r2, #1
 8004446:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	226a      	movs	r2, #106	; 0x6a
 800444c:	2101      	movs	r1, #1
 800444e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2268      	movs	r2, #104	; 0x68
 8004454:	2101      	movs	r1, #1
 8004456:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004464:	231a      	movs	r3, #26
 8004466:	18fb      	adds	r3, r7, r3
 8004468:	781b      	ldrb	r3, [r3, #0]
}
 800446a:	0018      	movs	r0, r3
 800446c:	46bd      	mov	sp, r7
 800446e:	b008      	add	sp, #32
 8004470:	bd80      	pop	{r7, pc}
 8004472:	46c0      	nop			; (mov r8, r8)
 8004474:	cfff69f3 	.word	0xcfff69f3
 8004478:	ffffcfff 	.word	0xffffcfff
 800447c:	11fff4ff 	.word	0x11fff4ff
 8004480:	40013800 	.word	0x40013800
 8004484:	40021000 	.word	0x40021000
 8004488:	40004400 	.word	0x40004400
 800448c:	00f42400 	.word	0x00f42400
 8004490:	0800612c 	.word	0x0800612c

08004494 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a0:	2208      	movs	r2, #8
 80044a2:	4013      	ands	r3, r2
 80044a4:	d00b      	beq.n	80044be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	4a4a      	ldr	r2, [pc, #296]	; (80045d8 <UART_AdvFeatureConfig+0x144>)
 80044ae:	4013      	ands	r3, r2
 80044b0:	0019      	movs	r1, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c2:	2201      	movs	r2, #1
 80044c4:	4013      	ands	r3, r2
 80044c6:	d00b      	beq.n	80044e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	4a43      	ldr	r2, [pc, #268]	; (80045dc <UART_AdvFeatureConfig+0x148>)
 80044d0:	4013      	ands	r3, r2
 80044d2:	0019      	movs	r1, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	430a      	orrs	r2, r1
 80044de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e4:	2202      	movs	r2, #2
 80044e6:	4013      	ands	r3, r2
 80044e8:	d00b      	beq.n	8004502 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	4a3b      	ldr	r2, [pc, #236]	; (80045e0 <UART_AdvFeatureConfig+0x14c>)
 80044f2:	4013      	ands	r3, r2
 80044f4:	0019      	movs	r1, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004506:	2204      	movs	r2, #4
 8004508:	4013      	ands	r3, r2
 800450a:	d00b      	beq.n	8004524 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	4a34      	ldr	r2, [pc, #208]	; (80045e4 <UART_AdvFeatureConfig+0x150>)
 8004514:	4013      	ands	r3, r2
 8004516:	0019      	movs	r1, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	430a      	orrs	r2, r1
 8004522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004528:	2210      	movs	r2, #16
 800452a:	4013      	ands	r3, r2
 800452c:	d00b      	beq.n	8004546 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	4a2c      	ldr	r2, [pc, #176]	; (80045e8 <UART_AdvFeatureConfig+0x154>)
 8004536:	4013      	ands	r3, r2
 8004538:	0019      	movs	r1, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	430a      	orrs	r2, r1
 8004544:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800454a:	2220      	movs	r2, #32
 800454c:	4013      	ands	r3, r2
 800454e:	d00b      	beq.n	8004568 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	4a25      	ldr	r2, [pc, #148]	; (80045ec <UART_AdvFeatureConfig+0x158>)
 8004558:	4013      	ands	r3, r2
 800455a:	0019      	movs	r1, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	430a      	orrs	r2, r1
 8004566:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800456c:	2240      	movs	r2, #64	; 0x40
 800456e:	4013      	ands	r3, r2
 8004570:	d01d      	beq.n	80045ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	4a1d      	ldr	r2, [pc, #116]	; (80045f0 <UART_AdvFeatureConfig+0x15c>)
 800457a:	4013      	ands	r3, r2
 800457c:	0019      	movs	r1, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	430a      	orrs	r2, r1
 8004588:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800458e:	2380      	movs	r3, #128	; 0x80
 8004590:	035b      	lsls	r3, r3, #13
 8004592:	429a      	cmp	r2, r3
 8004594:	d10b      	bne.n	80045ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	4a15      	ldr	r2, [pc, #84]	; (80045f4 <UART_AdvFeatureConfig+0x160>)
 800459e:	4013      	ands	r3, r2
 80045a0:	0019      	movs	r1, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b2:	2280      	movs	r2, #128	; 0x80
 80045b4:	4013      	ands	r3, r2
 80045b6:	d00b      	beq.n	80045d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	4a0e      	ldr	r2, [pc, #56]	; (80045f8 <UART_AdvFeatureConfig+0x164>)
 80045c0:	4013      	ands	r3, r2
 80045c2:	0019      	movs	r1, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	430a      	orrs	r2, r1
 80045ce:	605a      	str	r2, [r3, #4]
  }
}
 80045d0:	46c0      	nop			; (mov r8, r8)
 80045d2:	46bd      	mov	sp, r7
 80045d4:	b002      	add	sp, #8
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	ffff7fff 	.word	0xffff7fff
 80045dc:	fffdffff 	.word	0xfffdffff
 80045e0:	fffeffff 	.word	0xfffeffff
 80045e4:	fffbffff 	.word	0xfffbffff
 80045e8:	ffffefff 	.word	0xffffefff
 80045ec:	ffffdfff 	.word	0xffffdfff
 80045f0:	ffefffff 	.word	0xffefffff
 80045f4:	ff9fffff 	.word	0xff9fffff
 80045f8:	fff7ffff 	.word	0xfff7ffff

080045fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b092      	sub	sp, #72	; 0x48
 8004600:	af02      	add	r7, sp, #8
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2290      	movs	r2, #144	; 0x90
 8004608:	2100      	movs	r1, #0
 800460a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800460c:	f7fc fccc 	bl	8000fa8 <HAL_GetTick>
 8004610:	0003      	movs	r3, r0
 8004612:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2208      	movs	r2, #8
 800461c:	4013      	ands	r3, r2
 800461e:	2b08      	cmp	r3, #8
 8004620:	d12d      	bne.n	800467e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004622:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004624:	2280      	movs	r2, #128	; 0x80
 8004626:	0391      	lsls	r1, r2, #14
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	4a47      	ldr	r2, [pc, #284]	; (8004748 <UART_CheckIdleState+0x14c>)
 800462c:	9200      	str	r2, [sp, #0]
 800462e:	2200      	movs	r2, #0
 8004630:	f000 f88e 	bl	8004750 <UART_WaitOnFlagUntilTimeout>
 8004634:	1e03      	subs	r3, r0, #0
 8004636:	d022      	beq.n	800467e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004638:	f3ef 8310 	mrs	r3, PRIMASK
 800463c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800463e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004640:	63bb      	str	r3, [r7, #56]	; 0x38
 8004642:	2301      	movs	r3, #1
 8004644:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004648:	f383 8810 	msr	PRIMASK, r3
}
 800464c:	46c0      	nop			; (mov r8, r8)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2180      	movs	r1, #128	; 0x80
 800465a:	438a      	bics	r2, r1
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004660:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004664:	f383 8810 	msr	PRIMASK, r3
}
 8004668:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2288      	movs	r2, #136	; 0x88
 800466e:	2120      	movs	r1, #32
 8004670:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2284      	movs	r2, #132	; 0x84
 8004676:	2100      	movs	r1, #0
 8004678:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e060      	b.n	8004740 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2204      	movs	r2, #4
 8004686:	4013      	ands	r3, r2
 8004688:	2b04      	cmp	r3, #4
 800468a:	d146      	bne.n	800471a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800468c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800468e:	2280      	movs	r2, #128	; 0x80
 8004690:	03d1      	lsls	r1, r2, #15
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	4a2c      	ldr	r2, [pc, #176]	; (8004748 <UART_CheckIdleState+0x14c>)
 8004696:	9200      	str	r2, [sp, #0]
 8004698:	2200      	movs	r2, #0
 800469a:	f000 f859 	bl	8004750 <UART_WaitOnFlagUntilTimeout>
 800469e:	1e03      	subs	r3, r0, #0
 80046a0:	d03b      	beq.n	800471a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046a2:	f3ef 8310 	mrs	r3, PRIMASK
 80046a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80046a8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046aa:	637b      	str	r3, [r7, #52]	; 0x34
 80046ac:	2301      	movs	r3, #1
 80046ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	f383 8810 	msr	PRIMASK, r3
}
 80046b6:	46c0      	nop			; (mov r8, r8)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4922      	ldr	r1, [pc, #136]	; (800474c <UART_CheckIdleState+0x150>)
 80046c4:	400a      	ands	r2, r1
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	f383 8810 	msr	PRIMASK, r3
}
 80046d2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046d4:	f3ef 8310 	mrs	r3, PRIMASK
 80046d8:	61bb      	str	r3, [r7, #24]
  return(result);
 80046da:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046dc:	633b      	str	r3, [r7, #48]	; 0x30
 80046de:	2301      	movs	r3, #1
 80046e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	f383 8810 	msr	PRIMASK, r3
}
 80046e8:	46c0      	nop			; (mov r8, r8)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	689a      	ldr	r2, [r3, #8]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2101      	movs	r1, #1
 80046f6:	438a      	bics	r2, r1
 80046f8:	609a      	str	r2, [r3, #8]
 80046fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046fe:	6a3b      	ldr	r3, [r7, #32]
 8004700:	f383 8810 	msr	PRIMASK, r3
}
 8004704:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	228c      	movs	r2, #140	; 0x8c
 800470a:	2120      	movs	r1, #32
 800470c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2284      	movs	r2, #132	; 0x84
 8004712:	2100      	movs	r1, #0
 8004714:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e012      	b.n	8004740 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2288      	movs	r2, #136	; 0x88
 800471e:	2120      	movs	r1, #32
 8004720:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	228c      	movs	r2, #140	; 0x8c
 8004726:	2120      	movs	r1, #32
 8004728:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2284      	movs	r2, #132	; 0x84
 800473a:	2100      	movs	r1, #0
 800473c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	0018      	movs	r0, r3
 8004742:	46bd      	mov	sp, r7
 8004744:	b010      	add	sp, #64	; 0x40
 8004746:	bd80      	pop	{r7, pc}
 8004748:	01ffffff 	.word	0x01ffffff
 800474c:	fffffedf 	.word	0xfffffedf

08004750 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	603b      	str	r3, [r7, #0]
 800475c:	1dfb      	adds	r3, r7, #7
 800475e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004760:	e051      	b.n	8004806 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	3301      	adds	r3, #1
 8004766:	d04e      	beq.n	8004806 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004768:	f7fc fc1e 	bl	8000fa8 <HAL_GetTick>
 800476c:	0002      	movs	r2, r0
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	429a      	cmp	r2, r3
 8004776:	d302      	bcc.n	800477e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d101      	bne.n	8004782 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e051      	b.n	8004826 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2204      	movs	r2, #4
 800478a:	4013      	ands	r3, r2
 800478c:	d03b      	beq.n	8004806 <UART_WaitOnFlagUntilTimeout+0xb6>
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	2b80      	cmp	r3, #128	; 0x80
 8004792:	d038      	beq.n	8004806 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b40      	cmp	r3, #64	; 0x40
 8004798:	d035      	beq.n	8004806 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	69db      	ldr	r3, [r3, #28]
 80047a0:	2208      	movs	r2, #8
 80047a2:	4013      	ands	r3, r2
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	d111      	bne.n	80047cc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2208      	movs	r2, #8
 80047ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	0018      	movs	r0, r3
 80047b4:	f000 f83c 	bl	8004830 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2290      	movs	r2, #144	; 0x90
 80047bc:	2108      	movs	r1, #8
 80047be:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2284      	movs	r2, #132	; 0x84
 80047c4:	2100      	movs	r1, #0
 80047c6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e02c      	b.n	8004826 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	69da      	ldr	r2, [r3, #28]
 80047d2:	2380      	movs	r3, #128	; 0x80
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	401a      	ands	r2, r3
 80047d8:	2380      	movs	r3, #128	; 0x80
 80047da:	011b      	lsls	r3, r3, #4
 80047dc:	429a      	cmp	r2, r3
 80047de:	d112      	bne.n	8004806 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2280      	movs	r2, #128	; 0x80
 80047e6:	0112      	lsls	r2, r2, #4
 80047e8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	0018      	movs	r0, r3
 80047ee:	f000 f81f 	bl	8004830 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2290      	movs	r2, #144	; 0x90
 80047f6:	2120      	movs	r1, #32
 80047f8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2284      	movs	r2, #132	; 0x84
 80047fe:	2100      	movs	r1, #0
 8004800:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e00f      	b.n	8004826 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	4013      	ands	r3, r2
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	425a      	negs	r2, r3
 8004816:	4153      	adcs	r3, r2
 8004818:	b2db      	uxtb	r3, r3
 800481a:	001a      	movs	r2, r3
 800481c:	1dfb      	adds	r3, r7, #7
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	429a      	cmp	r2, r3
 8004822:	d09e      	beq.n	8004762 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	0018      	movs	r0, r3
 8004828:	46bd      	mov	sp, r7
 800482a:	b004      	add	sp, #16
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b08e      	sub	sp, #56	; 0x38
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004838:	f3ef 8310 	mrs	r3, PRIMASK
 800483c:	617b      	str	r3, [r7, #20]
  return(result);
 800483e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004840:	637b      	str	r3, [r7, #52]	; 0x34
 8004842:	2301      	movs	r3, #1
 8004844:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	f383 8810 	msr	PRIMASK, r3
}
 800484c:	46c0      	nop			; (mov r8, r8)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4926      	ldr	r1, [pc, #152]	; (80048f4 <UART_EndRxTransfer+0xc4>)
 800485a:	400a      	ands	r2, r1
 800485c:	601a      	str	r2, [r3, #0]
 800485e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004860:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	f383 8810 	msr	PRIMASK, r3
}
 8004868:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800486a:	f3ef 8310 	mrs	r3, PRIMASK
 800486e:	623b      	str	r3, [r7, #32]
  return(result);
 8004870:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004872:	633b      	str	r3, [r7, #48]	; 0x30
 8004874:	2301      	movs	r3, #1
 8004876:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487a:	f383 8810 	msr	PRIMASK, r3
}
 800487e:	46c0      	nop			; (mov r8, r8)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	491b      	ldr	r1, [pc, #108]	; (80048f8 <UART_EndRxTransfer+0xc8>)
 800488c:	400a      	ands	r2, r1
 800488e:	609a      	str	r2, [r3, #8]
 8004890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004892:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004896:	f383 8810 	msr	PRIMASK, r3
}
 800489a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d118      	bne.n	80048d6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048a4:	f3ef 8310 	mrs	r3, PRIMASK
 80048a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80048aa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048ae:	2301      	movs	r3, #1
 80048b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f383 8810 	msr	PRIMASK, r3
}
 80048b8:	46c0      	nop			; (mov r8, r8)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2110      	movs	r1, #16
 80048c6:	438a      	bics	r2, r1
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	f383 8810 	msr	PRIMASK, r3
}
 80048d4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	228c      	movs	r2, #140	; 0x8c
 80048da:	2120      	movs	r1, #32
 80048dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	675a      	str	r2, [r3, #116]	; 0x74
}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	46bd      	mov	sp, r7
 80048ee:	b00e      	add	sp, #56	; 0x38
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	46c0      	nop			; (mov r8, r8)
 80048f4:	fffffedf 	.word	0xfffffedf
 80048f8:	effffffe 	.word	0xeffffffe

080048fc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2284      	movs	r2, #132	; 0x84
 8004908:	5c9b      	ldrb	r3, [r3, r2]
 800490a:	2b01      	cmp	r3, #1
 800490c:	d101      	bne.n	8004912 <HAL_UARTEx_DisableFifoMode+0x16>
 800490e:	2302      	movs	r3, #2
 8004910:	e027      	b.n	8004962 <HAL_UARTEx_DisableFifoMode+0x66>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2284      	movs	r2, #132	; 0x84
 8004916:	2101      	movs	r1, #1
 8004918:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2288      	movs	r2, #136	; 0x88
 800491e:	2124      	movs	r1, #36	; 0x24
 8004920:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2101      	movs	r1, #1
 8004936:	438a      	bics	r2, r1
 8004938:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	4a0b      	ldr	r2, [pc, #44]	; (800496c <HAL_UARTEx_DisableFifoMode+0x70>)
 800493e:	4013      	ands	r3, r2
 8004940:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2288      	movs	r2, #136	; 0x88
 8004954:	2120      	movs	r1, #32
 8004956:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2284      	movs	r2, #132	; 0x84
 800495c:	2100      	movs	r1, #0
 800495e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	0018      	movs	r0, r3
 8004964:	46bd      	mov	sp, r7
 8004966:	b004      	add	sp, #16
 8004968:	bd80      	pop	{r7, pc}
 800496a:	46c0      	nop			; (mov r8, r8)
 800496c:	dfffffff 	.word	0xdfffffff

08004970 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2284      	movs	r2, #132	; 0x84
 800497e:	5c9b      	ldrb	r3, [r3, r2]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d101      	bne.n	8004988 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004984:	2302      	movs	r3, #2
 8004986:	e02e      	b.n	80049e6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2284      	movs	r2, #132	; 0x84
 800498c:	2101      	movs	r1, #1
 800498e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2288      	movs	r2, #136	; 0x88
 8004994:	2124      	movs	r1, #36	; 0x24
 8004996:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2101      	movs	r1, #1
 80049ac:	438a      	bics	r2, r1
 80049ae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	00db      	lsls	r3, r3, #3
 80049b8:	08d9      	lsrs	r1, r3, #3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	683a      	ldr	r2, [r7, #0]
 80049c0:	430a      	orrs	r2, r1
 80049c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	0018      	movs	r0, r3
 80049c8:	f000 f854 	bl	8004a74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2288      	movs	r2, #136	; 0x88
 80049d8:	2120      	movs	r1, #32
 80049da:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2284      	movs	r2, #132	; 0x84
 80049e0:	2100      	movs	r1, #0
 80049e2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	0018      	movs	r0, r3
 80049e8:	46bd      	mov	sp, r7
 80049ea:	b004      	add	sp, #16
 80049ec:	bd80      	pop	{r7, pc}
	...

080049f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2284      	movs	r2, #132	; 0x84
 80049fe:	5c9b      	ldrb	r3, [r3, r2]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d101      	bne.n	8004a08 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004a04:	2302      	movs	r3, #2
 8004a06:	e02f      	b.n	8004a68 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2284      	movs	r2, #132	; 0x84
 8004a0c:	2101      	movs	r1, #1
 8004a0e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2288      	movs	r2, #136	; 0x88
 8004a14:	2124      	movs	r1, #36	; 0x24
 8004a16:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	438a      	bics	r2, r1
 8004a2e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	4a0e      	ldr	r2, [pc, #56]	; (8004a70 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004a38:	4013      	ands	r3, r2
 8004a3a:	0019      	movs	r1, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	430a      	orrs	r2, r1
 8004a44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f000 f813 	bl	8004a74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2288      	movs	r2, #136	; 0x88
 8004a5a:	2120      	movs	r1, #32
 8004a5c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2284      	movs	r2, #132	; 0x84
 8004a62:	2100      	movs	r1, #0
 8004a64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	0018      	movs	r0, r3
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b004      	add	sp, #16
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	f1ffffff 	.word	0xf1ffffff

08004a74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d108      	bne.n	8004a96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	226a      	movs	r2, #106	; 0x6a
 8004a88:	2101      	movs	r1, #1
 8004a8a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2268      	movs	r2, #104	; 0x68
 8004a90:	2101      	movs	r1, #1
 8004a92:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004a94:	e043      	b.n	8004b1e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004a96:	260f      	movs	r6, #15
 8004a98:	19bb      	adds	r3, r7, r6
 8004a9a:	2208      	movs	r2, #8
 8004a9c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004a9e:	200e      	movs	r0, #14
 8004aa0:	183b      	adds	r3, r7, r0
 8004aa2:	2208      	movs	r2, #8
 8004aa4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	0e5b      	lsrs	r3, r3, #25
 8004aae:	b2da      	uxtb	r2, r3
 8004ab0:	240d      	movs	r4, #13
 8004ab2:	193b      	adds	r3, r7, r4
 8004ab4:	2107      	movs	r1, #7
 8004ab6:	400a      	ands	r2, r1
 8004ab8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	0f5b      	lsrs	r3, r3, #29
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	250c      	movs	r5, #12
 8004ac6:	197b      	adds	r3, r7, r5
 8004ac8:	2107      	movs	r1, #7
 8004aca:	400a      	ands	r2, r1
 8004acc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004ace:	183b      	adds	r3, r7, r0
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	197a      	adds	r2, r7, r5
 8004ad4:	7812      	ldrb	r2, [r2, #0]
 8004ad6:	4914      	ldr	r1, [pc, #80]	; (8004b28 <UARTEx_SetNbDataToProcess+0xb4>)
 8004ad8:	5c8a      	ldrb	r2, [r1, r2]
 8004ada:	435a      	muls	r2, r3
 8004adc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004ade:	197b      	adds	r3, r7, r5
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	4a12      	ldr	r2, [pc, #72]	; (8004b2c <UARTEx_SetNbDataToProcess+0xb8>)
 8004ae4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004ae6:	0019      	movs	r1, r3
 8004ae8:	f7fb fb94 	bl	8000214 <__divsi3>
 8004aec:	0003      	movs	r3, r0
 8004aee:	b299      	uxth	r1, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	226a      	movs	r2, #106	; 0x6a
 8004af4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004af6:	19bb      	adds	r3, r7, r6
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	193a      	adds	r2, r7, r4
 8004afc:	7812      	ldrb	r2, [r2, #0]
 8004afe:	490a      	ldr	r1, [pc, #40]	; (8004b28 <UARTEx_SetNbDataToProcess+0xb4>)
 8004b00:	5c8a      	ldrb	r2, [r1, r2]
 8004b02:	435a      	muls	r2, r3
 8004b04:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004b06:	193b      	adds	r3, r7, r4
 8004b08:	781b      	ldrb	r3, [r3, #0]
 8004b0a:	4a08      	ldr	r2, [pc, #32]	; (8004b2c <UARTEx_SetNbDataToProcess+0xb8>)
 8004b0c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b0e:	0019      	movs	r1, r3
 8004b10:	f7fb fb80 	bl	8000214 <__divsi3>
 8004b14:	0003      	movs	r3, r0
 8004b16:	b299      	uxth	r1, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2268      	movs	r2, #104	; 0x68
 8004b1c:	5299      	strh	r1, [r3, r2]
}
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	46bd      	mov	sp, r7
 8004b22:	b005      	add	sp, #20
 8004b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b26:	46c0      	nop			; (mov r8, r8)
 8004b28:	08006144 	.word	0x08006144
 8004b2c:	0800614c 	.word	0x0800614c

08004b30 <DEV_SPI_WRite>:
	HAL_Delay(xms);
}


void DEV_SPI_WRite(UBYTE _dat)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	0002      	movs	r2, r0
 8004b38:	1dfb      	adds	r3, r7, #7
 8004b3a:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&_dat, 1, 500);
 8004b3c:	23fa      	movs	r3, #250	; 0xfa
 8004b3e:	005b      	lsls	r3, r3, #1
 8004b40:	1df9      	adds	r1, r7, #7
 8004b42:	4804      	ldr	r0, [pc, #16]	; (8004b54 <DEV_SPI_WRite+0x24>)
 8004b44:	2201      	movs	r2, #1
 8004b46:	f7fe f9a1 	bl	8002e8c <HAL_SPI_Transmit>
}
 8004b4a:	46c0      	nop			; (mov r8, r8)
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	b002      	add	sp, #8
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	200000f8 	.word	0x200000f8

08004b58 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
    DEV_Digital_Write(DEV_DC_PIN, 1);
 8004b5c:	2380      	movs	r3, #128	; 0x80
 8004b5e:	021b      	lsls	r3, r3, #8
 8004b60:	480d      	ldr	r0, [pc, #52]	; (8004b98 <DEV_Module_Init+0x40>)
 8004b62:	2201      	movs	r2, #1
 8004b64:	0019      	movs	r1, r3
 8004b66:	f7fd fa8f 	bl	8002088 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_CS_PIN, 1);
 8004b6a:	2380      	movs	r3, #128	; 0x80
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	480b      	ldr	r0, [pc, #44]	; (8004b9c <DEV_Module_Init+0x44>)
 8004b70:	2201      	movs	r2, #1
 8004b72:	0019      	movs	r1, r3
 8004b74:	f7fd fa88 	bl	8002088 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_RST_PIN, 1);
 8004b78:	23a0      	movs	r3, #160	; 0xa0
 8004b7a:	05db      	lsls	r3, r3, #23
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	2108      	movs	r1, #8
 8004b80:	0018      	movs	r0, r3
 8004b82:	f7fd fa81 	bl	8002088 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8004b86:	4b06      	ldr	r3, [pc, #24]	; (8004ba0 <DEV_Module_Init+0x48>)
 8004b88:	2100      	movs	r1, #0
 8004b8a:	0018      	movs	r0, r3
 8004b8c:	f7fe fd0c 	bl	80035a8 <HAL_TIM_PWM_Start>
		return 0;
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	0018      	movs	r0, r3
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	50000800 	.word	0x50000800
 8004b9c:	50000400 	.word	0x50000400
 8004ba0:	2000015c 	.word	0x2000015c

08004ba4 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8004ba4:	b5b0      	push	{r4, r5, r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	0005      	movs	r5, r0
 8004bac:	000c      	movs	r4, r1
 8004bae:	0010      	movs	r0, r2
 8004bb0:	0019      	movs	r1, r3
 8004bb2:	1dbb      	adds	r3, r7, #6
 8004bb4:	1c2a      	adds	r2, r5, #0
 8004bb6:	801a      	strh	r2, [r3, #0]
 8004bb8:	1d3b      	adds	r3, r7, #4
 8004bba:	1c22      	adds	r2, r4, #0
 8004bbc:	801a      	strh	r2, [r3, #0]
 8004bbe:	1cbb      	adds	r3, r7, #2
 8004bc0:	1c02      	adds	r2, r0, #0
 8004bc2:	801a      	strh	r2, [r3, #0]
 8004bc4:	003b      	movs	r3, r7
 8004bc6:	1c0a      	adds	r2, r1, #0
 8004bc8:	801a      	strh	r2, [r3, #0]
    Paint.WidthMemory = Width;
 8004bca:	4b1c      	ldr	r3, [pc, #112]	; (8004c3c <Paint_NewImage+0x98>)
 8004bcc:	1dba      	adds	r2, r7, #6
 8004bce:	8812      	ldrh	r2, [r2, #0]
 8004bd0:	811a      	strh	r2, [r3, #8]
    Paint.HeightMemory = Height;
 8004bd2:	4b1a      	ldr	r3, [pc, #104]	; (8004c3c <Paint_NewImage+0x98>)
 8004bd4:	1d3a      	adds	r2, r7, #4
 8004bd6:	8812      	ldrh	r2, [r2, #0]
 8004bd8:	815a      	strh	r2, [r3, #10]
    Paint.Color = Color;    
 8004bda:	4b18      	ldr	r3, [pc, #96]	; (8004c3c <Paint_NewImage+0x98>)
 8004bdc:	003a      	movs	r2, r7
 8004bde:	8812      	ldrh	r2, [r2, #0]
 8004be0:	819a      	strh	r2, [r3, #12]
    Paint.WidthByte = Width;
 8004be2:	4b16      	ldr	r3, [pc, #88]	; (8004c3c <Paint_NewImage+0x98>)
 8004be4:	1dba      	adds	r2, r7, #6
 8004be6:	8812      	ldrh	r2, [r2, #0]
 8004be8:	825a      	strh	r2, [r3, #18]
    Paint.HeightByte = Height;    
 8004bea:	4b14      	ldr	r3, [pc, #80]	; (8004c3c <Paint_NewImage+0x98>)
 8004bec:	1d3a      	adds	r2, r7, #4
 8004bee:	8812      	ldrh	r2, [r2, #0]
 8004bf0:	829a      	strh	r2, [r3, #20]
   
    Paint.Rotate = Rotate;
 8004bf2:	4b12      	ldr	r3, [pc, #72]	; (8004c3c <Paint_NewImage+0x98>)
 8004bf4:	1cba      	adds	r2, r7, #2
 8004bf6:	8812      	ldrh	r2, [r2, #0]
 8004bf8:	81da      	strh	r2, [r3, #14]
    Paint.Mirror = MIRROR_NONE;
 8004bfa:	4b10      	ldr	r3, [pc, #64]	; (8004c3c <Paint_NewImage+0x98>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8004c00:	1cbb      	adds	r3, r7, #2
 8004c02:	881b      	ldrh	r3, [r3, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d003      	beq.n	8004c10 <Paint_NewImage+0x6c>
 8004c08:	1cbb      	adds	r3, r7, #2
 8004c0a:	881b      	ldrh	r3, [r3, #0]
 8004c0c:	2bb4      	cmp	r3, #180	; 0xb4
 8004c0e:	d108      	bne.n	8004c22 <Paint_NewImage+0x7e>
        Paint.Width = Width;
 8004c10:	4b0a      	ldr	r3, [pc, #40]	; (8004c3c <Paint_NewImage+0x98>)
 8004c12:	1dba      	adds	r2, r7, #6
 8004c14:	8812      	ldrh	r2, [r2, #0]
 8004c16:	809a      	strh	r2, [r3, #4]
        Paint.Height = Height;
 8004c18:	4b08      	ldr	r3, [pc, #32]	; (8004c3c <Paint_NewImage+0x98>)
 8004c1a:	1d3a      	adds	r2, r7, #4
 8004c1c:	8812      	ldrh	r2, [r2, #0]
 8004c1e:	80da      	strh	r2, [r3, #6]
 8004c20:	e008      	b.n	8004c34 <Paint_NewImage+0x90>
    } else {
        Paint.Width = Height;
 8004c22:	4b06      	ldr	r3, [pc, #24]	; (8004c3c <Paint_NewImage+0x98>)
 8004c24:	1d3a      	adds	r2, r7, #4
 8004c26:	8812      	ldrh	r2, [r2, #0]
 8004c28:	809a      	strh	r2, [r3, #4]
        Paint.Height = Width;
 8004c2a:	4b04      	ldr	r3, [pc, #16]	; (8004c3c <Paint_NewImage+0x98>)
 8004c2c:	1dba      	adds	r2, r7, #6
 8004c2e:	8812      	ldrh	r2, [r2, #0]
 8004c30:	80da      	strh	r2, [r3, #6]
    }
}
 8004c32:	46c0      	nop			; (mov r8, r8)
 8004c34:	46c0      	nop			; (mov r8, r8)
 8004c36:	46bd      	mov	sp, r7
 8004c38:	b002      	add	sp, #8
 8004c3a:	bdb0      	pop	{r4, r5, r7, pc}
 8004c3c:	20000240 	.word	0x20000240

08004c40 <Paint_SetClearFuntion>:
function:	Select Clear Funtion
parameter:
      Clear :   Pointer to Clear funtion 
******************************************************************************/
void Paint_SetClearFuntion(void (*Clear)(UWORD))
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  CLEAR=Clear;
 8004c48:	4b03      	ldr	r3, [pc, #12]	; (8004c58 <Paint_SetClearFuntion+0x18>)
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	601a      	str	r2, [r3, #0]
}
 8004c4e:	46c0      	nop			; (mov r8, r8)
 8004c50:	46bd      	mov	sp, r7
 8004c52:	b002      	add	sp, #8
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	46c0      	nop			; (mov r8, r8)
 8004c58:	2000025c 	.word	0x2000025c

08004c5c <Paint_SetDisplayFuntion>:
function:	Select DisplayF untion
parameter:
      Display :   Pointer to display funtion 
******************************************************************************/
void Paint_SetDisplayFuntion(void (*Display)(UWORD,UWORD,UWORD))
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  DISPLAY=Display;
 8004c64:	4b03      	ldr	r3, [pc, #12]	; (8004c74 <Paint_SetDisplayFuntion+0x18>)
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	601a      	str	r2, [r3, #0]
}
 8004c6a:	46c0      	nop			; (mov r8, r8)
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	b002      	add	sp, #8
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	46c0      	nop			; (mov r8, r8)
 8004c74:	20000258 	.word	0x20000258

08004c78 <Paint_SetPixel>:
    Xpoint  :   At point X
    Ypoint  :   At point Y
    Color   :   Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8004c78:	b590      	push	{r4, r7, lr}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	0004      	movs	r4, r0
 8004c80:	0008      	movs	r0, r1
 8004c82:	0011      	movs	r1, r2
 8004c84:	1dbb      	adds	r3, r7, #6
 8004c86:	1c22      	adds	r2, r4, #0
 8004c88:	801a      	strh	r2, [r3, #0]
 8004c8a:	1d3b      	adds	r3, r7, #4
 8004c8c:	1c02      	adds	r2, r0, #0
 8004c8e:	801a      	strh	r2, [r3, #0]
 8004c90:	1cbb      	adds	r3, r7, #2
 8004c92:	1c0a      	adds	r2, r1, #0
 8004c94:	801a      	strh	r2, [r3, #0]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8004c96:	4b66      	ldr	r3, [pc, #408]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004c98:	889b      	ldrh	r3, [r3, #4]
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	1dba      	adds	r2, r7, #6
 8004c9e:	8812      	ldrh	r2, [r2, #0]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d900      	bls.n	8004ca6 <Paint_SetPixel+0x2e>
 8004ca4:	e0b9      	b.n	8004e1a <Paint_SetPixel+0x1a2>
 8004ca6:	4b62      	ldr	r3, [pc, #392]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004ca8:	88db      	ldrh	r3, [r3, #6]
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	1d3a      	adds	r2, r7, #4
 8004cae:	8812      	ldrh	r2, [r2, #0]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d900      	bls.n	8004cb6 <Paint_SetPixel+0x3e>
 8004cb4:	e0b1      	b.n	8004e1a <Paint_SetPixel+0x1a2>
        return;
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8004cb6:	4b5e      	ldr	r3, [pc, #376]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004cb8:	89db      	ldrh	r3, [r3, #14]
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	2287      	movs	r2, #135	; 0x87
 8004cbe:	0052      	lsls	r2, r2, #1
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d040      	beq.n	8004d46 <Paint_SetPixel+0xce>
 8004cc4:	2287      	movs	r2, #135	; 0x87
 8004cc6:	0052      	lsls	r2, r2, #1
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	dd00      	ble.n	8004cce <Paint_SetPixel+0x56>
 8004ccc:	e0a7      	b.n	8004e1e <Paint_SetPixel+0x1a6>
 8004cce:	2bb4      	cmp	r3, #180	; 0xb4
 8004cd0:	d022      	beq.n	8004d18 <Paint_SetPixel+0xa0>
 8004cd2:	dd00      	ble.n	8004cd6 <Paint_SetPixel+0x5e>
 8004cd4:	e0a3      	b.n	8004e1e <Paint_SetPixel+0x1a6>
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d002      	beq.n	8004ce0 <Paint_SetPixel+0x68>
 8004cda:	2b5a      	cmp	r3, #90	; 0x5a
 8004cdc:	d00b      	beq.n	8004cf6 <Paint_SetPixel+0x7e>
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;

    default:
        return;
 8004cde:	e09e      	b.n	8004e1e <Paint_SetPixel+0x1a6>
        X = Xpoint;
 8004ce0:	230e      	movs	r3, #14
 8004ce2:	18fb      	adds	r3, r7, r3
 8004ce4:	1dba      	adds	r2, r7, #6
 8004ce6:	8812      	ldrh	r2, [r2, #0]
 8004ce8:	801a      	strh	r2, [r3, #0]
        Y = Ypoint;  
 8004cea:	230c      	movs	r3, #12
 8004cec:	18fb      	adds	r3, r7, r3
 8004cee:	1d3a      	adds	r2, r7, #4
 8004cf0:	8812      	ldrh	r2, [r2, #0]
 8004cf2:	801a      	strh	r2, [r3, #0]
        break;
 8004cf4:	e038      	b.n	8004d68 <Paint_SetPixel+0xf0>
        X = Paint.WidthMemory - Ypoint - 1;
 8004cf6:	4b4e      	ldr	r3, [pc, #312]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004cf8:	891b      	ldrh	r3, [r3, #8]
 8004cfa:	b29a      	uxth	r2, r3
 8004cfc:	1d3b      	adds	r3, r7, #4
 8004cfe:	881b      	ldrh	r3, [r3, #0]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	230e      	movs	r3, #14
 8004d06:	18fb      	adds	r3, r7, r3
 8004d08:	3a01      	subs	r2, #1
 8004d0a:	801a      	strh	r2, [r3, #0]
        Y = Xpoint;
 8004d0c:	230c      	movs	r3, #12
 8004d0e:	18fb      	adds	r3, r7, r3
 8004d10:	1dba      	adds	r2, r7, #6
 8004d12:	8812      	ldrh	r2, [r2, #0]
 8004d14:	801a      	strh	r2, [r3, #0]
        break;
 8004d16:	e027      	b.n	8004d68 <Paint_SetPixel+0xf0>
        X = Paint.WidthMemory - Xpoint - 1;
 8004d18:	4b45      	ldr	r3, [pc, #276]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004d1a:	891b      	ldrh	r3, [r3, #8]
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	1dbb      	adds	r3, r7, #6
 8004d20:	881b      	ldrh	r3, [r3, #0]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	230e      	movs	r3, #14
 8004d28:	18fb      	adds	r3, r7, r3
 8004d2a:	3a01      	subs	r2, #1
 8004d2c:	801a      	strh	r2, [r3, #0]
        Y = Paint.HeightMemory - Ypoint - 1;
 8004d2e:	4b40      	ldr	r3, [pc, #256]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004d30:	895b      	ldrh	r3, [r3, #10]
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	1d3b      	adds	r3, r7, #4
 8004d36:	881b      	ldrh	r3, [r3, #0]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	230c      	movs	r3, #12
 8004d3e:	18fb      	adds	r3, r7, r3
 8004d40:	3a01      	subs	r2, #1
 8004d42:	801a      	strh	r2, [r3, #0]
        break;
 8004d44:	e010      	b.n	8004d68 <Paint_SetPixel+0xf0>
        X = Ypoint;
 8004d46:	230e      	movs	r3, #14
 8004d48:	18fb      	adds	r3, r7, r3
 8004d4a:	1d3a      	adds	r2, r7, #4
 8004d4c:	8812      	ldrh	r2, [r2, #0]
 8004d4e:	801a      	strh	r2, [r3, #0]
        Y = Paint.HeightMemory - Xpoint - 1;
 8004d50:	4b37      	ldr	r3, [pc, #220]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004d52:	895b      	ldrh	r3, [r3, #10]
 8004d54:	b29a      	uxth	r2, r3
 8004d56:	1dbb      	adds	r3, r7, #6
 8004d58:	881b      	ldrh	r3, [r3, #0]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	230c      	movs	r3, #12
 8004d60:	18fb      	adds	r3, r7, r3
 8004d62:	3a01      	subs	r2, #1
 8004d64:	801a      	strh	r2, [r3, #0]
        break;
 8004d66:	46c0      	nop			; (mov r8, r8)
    }
    
    switch(Paint.Mirror) {
 8004d68:	4b31      	ldr	r3, [pc, #196]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004d6a:	8a1b      	ldrh	r3, [r3, #16]
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	2b03      	cmp	r3, #3
 8004d70:	d020      	beq.n	8004db4 <Paint_SetPixel+0x13c>
 8004d72:	dc56      	bgt.n	8004e22 <Paint_SetPixel+0x1aa>
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d011      	beq.n	8004d9c <Paint_SetPixel+0x124>
 8004d78:	dc53      	bgt.n	8004e22 <Paint_SetPixel+0x1aa>
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d031      	beq.n	8004de2 <Paint_SetPixel+0x16a>
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d000      	beq.n	8004d84 <Paint_SetPixel+0x10c>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
        Y = Paint.HeightMemory - Y - 1;
        break;
    default:
        return;
 8004d82:	e04e      	b.n	8004e22 <Paint_SetPixel+0x1aa>
        X = Paint.WidthMemory - X - 1;
 8004d84:	4b2a      	ldr	r3, [pc, #168]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004d86:	891b      	ldrh	r3, [r3, #8]
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	210e      	movs	r1, #14
 8004d8c:	187b      	adds	r3, r7, r1
 8004d8e:	881b      	ldrh	r3, [r3, #0]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	187b      	adds	r3, r7, r1
 8004d96:	3a01      	subs	r2, #1
 8004d98:	801a      	strh	r2, [r3, #0]
        break;
 8004d9a:	e023      	b.n	8004de4 <Paint_SetPixel+0x16c>
        Y = Paint.HeightMemory - Y - 1;
 8004d9c:	4b24      	ldr	r3, [pc, #144]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004d9e:	895b      	ldrh	r3, [r3, #10]
 8004da0:	b29a      	uxth	r2, r3
 8004da2:	210c      	movs	r1, #12
 8004da4:	187b      	adds	r3, r7, r1
 8004da6:	881b      	ldrh	r3, [r3, #0]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	187b      	adds	r3, r7, r1
 8004dae:	3a01      	subs	r2, #1
 8004db0:	801a      	strh	r2, [r3, #0]
        break;
 8004db2:	e017      	b.n	8004de4 <Paint_SetPixel+0x16c>
        X = Paint.WidthMemory - X - 1;
 8004db4:	4b1e      	ldr	r3, [pc, #120]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004db6:	891b      	ldrh	r3, [r3, #8]
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	210e      	movs	r1, #14
 8004dbc:	187b      	adds	r3, r7, r1
 8004dbe:	881b      	ldrh	r3, [r3, #0]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	187b      	adds	r3, r7, r1
 8004dc6:	3a01      	subs	r2, #1
 8004dc8:	801a      	strh	r2, [r3, #0]
        Y = Paint.HeightMemory - Y - 1;
 8004dca:	4b19      	ldr	r3, [pc, #100]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004dcc:	895b      	ldrh	r3, [r3, #10]
 8004dce:	b29a      	uxth	r2, r3
 8004dd0:	210c      	movs	r1, #12
 8004dd2:	187b      	adds	r3, r7, r1
 8004dd4:	881b      	ldrh	r3, [r3, #0]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	187b      	adds	r3, r7, r1
 8004ddc:	3a01      	subs	r2, #1
 8004dde:	801a      	strh	r2, [r3, #0]
        break;
 8004de0:	e000      	b.n	8004de4 <Paint_SetPixel+0x16c>
        break;
 8004de2:	46c0      	nop			; (mov r8, r8)
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8004de4:	4b12      	ldr	r3, [pc, #72]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004de6:	891b      	ldrh	r3, [r3, #8]
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	200e      	movs	r0, #14
 8004dec:	183a      	adds	r2, r7, r0
 8004dee:	8812      	ldrh	r2, [r2, #0]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d818      	bhi.n	8004e26 <Paint_SetPixel+0x1ae>
 8004df4:	4b0e      	ldr	r3, [pc, #56]	; (8004e30 <Paint_SetPixel+0x1b8>)
 8004df6:	895b      	ldrh	r3, [r3, #10]
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	210c      	movs	r1, #12
 8004dfc:	187a      	adds	r2, r7, r1
 8004dfe:	8812      	ldrh	r2, [r2, #0]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d810      	bhi.n	8004e26 <Paint_SetPixel+0x1ae>
        return;
    }
    
   // UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
		DISPLAY(X,Y, Color);
 8004e04:	4b0b      	ldr	r3, [pc, #44]	; (8004e34 <Paint_SetPixel+0x1bc>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	1cba      	adds	r2, r7, #2
 8004e0a:	8814      	ldrh	r4, [r2, #0]
 8004e0c:	187a      	adds	r2, r7, r1
 8004e0e:	8811      	ldrh	r1, [r2, #0]
 8004e10:	183a      	adds	r2, r7, r0
 8004e12:	8810      	ldrh	r0, [r2, #0]
 8004e14:	0022      	movs	r2, r4
 8004e16:	4798      	blx	r3
 8004e18:	e006      	b.n	8004e28 <Paint_SetPixel+0x1b0>
        return;
 8004e1a:	46c0      	nop			; (mov r8, r8)
 8004e1c:	e004      	b.n	8004e28 <Paint_SetPixel+0x1b0>
        return;
 8004e1e:	46c0      	nop			; (mov r8, r8)
 8004e20:	e002      	b.n	8004e28 <Paint_SetPixel+0x1b0>
        return;
 8004e22:	46c0      	nop			; (mov r8, r8)
 8004e24:	e000      	b.n	8004e28 <Paint_SetPixel+0x1b0>
        return;
 8004e26:	46c0      	nop			; (mov r8, r8)
}
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	b005      	add	sp, #20
 8004e2c:	bd90      	pop	{r4, r7, pc}
 8004e2e:	46c0      	nop			; (mov r8, r8)
 8004e30:	20000240 	.word	0x20000240
 8004e34:	20000258 	.word	0x20000258

08004e38 <Paint_Clear>:
function:	Clear the color of the picture
parameter:
    Color   :   Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{	
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	0002      	movs	r2, r0
 8004e40:	1dbb      	adds	r3, r7, #6
 8004e42:	801a      	strh	r2, [r3, #0]
	CLEAR(Color);
 8004e44:	4b04      	ldr	r3, [pc, #16]	; (8004e58 <Paint_Clear+0x20>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	1dba      	adds	r2, r7, #6
 8004e4a:	8812      	ldrh	r2, [r2, #0]
 8004e4c:	0010      	movs	r0, r2
 8004e4e:	4798      	blx	r3
}
 8004e50:	46c0      	nop			; (mov r8, r8)
 8004e52:	46bd      	mov	sp, r7
 8004e54:	b002      	add	sp, #8
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	2000025c 	.word	0x2000025c

08004e5c <Paint_ClearWindows>:
    Ystart :   Y starting point
    Xend   :   x end point
    Yend   :   y end point
******************************************************************************/
void Paint_ClearWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, UWORD Color)
{
 8004e5c:	b5b0      	push	{r4, r5, r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	0005      	movs	r5, r0
 8004e64:	000c      	movs	r4, r1
 8004e66:	0010      	movs	r0, r2
 8004e68:	0019      	movs	r1, r3
 8004e6a:	1dbb      	adds	r3, r7, #6
 8004e6c:	1c2a      	adds	r2, r5, #0
 8004e6e:	801a      	strh	r2, [r3, #0]
 8004e70:	1d3b      	adds	r3, r7, #4
 8004e72:	1c22      	adds	r2, r4, #0
 8004e74:	801a      	strh	r2, [r3, #0]
 8004e76:	1cbb      	adds	r3, r7, #2
 8004e78:	1c02      	adds	r2, r0, #0
 8004e7a:	801a      	strh	r2, [r3, #0]
 8004e7c:	003b      	movs	r3, r7
 8004e7e:	1c0a      	adds	r2, r1, #0
 8004e80:	801a      	strh	r2, [r3, #0]
    UWORD X, Y;
    for (Y = Ystart; Y < Yend; Y++) {
 8004e82:	230c      	movs	r3, #12
 8004e84:	18fb      	adds	r3, r7, r3
 8004e86:	1d3a      	adds	r2, r7, #4
 8004e88:	8812      	ldrh	r2, [r2, #0]
 8004e8a:	801a      	strh	r2, [r3, #0]
 8004e8c:	e024      	b.n	8004ed8 <Paint_ClearWindows+0x7c>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 8004e8e:	230e      	movs	r3, #14
 8004e90:	18fb      	adds	r3, r7, r3
 8004e92:	1dba      	adds	r2, r7, #6
 8004e94:	8812      	ldrh	r2, [r2, #0]
 8004e96:	801a      	strh	r2, [r3, #0]
 8004e98:	e011      	b.n	8004ebe <Paint_ClearWindows+0x62>
            Paint_SetPixel(X, Y, Color);
 8004e9a:	2320      	movs	r3, #32
 8004e9c:	18fb      	adds	r3, r7, r3
 8004e9e:	881a      	ldrh	r2, [r3, #0]
 8004ea0:	230c      	movs	r3, #12
 8004ea2:	18fb      	adds	r3, r7, r3
 8004ea4:	8819      	ldrh	r1, [r3, #0]
 8004ea6:	240e      	movs	r4, #14
 8004ea8:	193b      	adds	r3, r7, r4
 8004eaa:	881b      	ldrh	r3, [r3, #0]
 8004eac:	0018      	movs	r0, r3
 8004eae:	f7ff fee3 	bl	8004c78 <Paint_SetPixel>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 8004eb2:	0021      	movs	r1, r4
 8004eb4:	187b      	adds	r3, r7, r1
 8004eb6:	881a      	ldrh	r2, [r3, #0]
 8004eb8:	187b      	adds	r3, r7, r1
 8004eba:	3201      	adds	r2, #1
 8004ebc:	801a      	strh	r2, [r3, #0]
 8004ebe:	230e      	movs	r3, #14
 8004ec0:	18fa      	adds	r2, r7, r3
 8004ec2:	1cbb      	adds	r3, r7, #2
 8004ec4:	8812      	ldrh	r2, [r2, #0]
 8004ec6:	881b      	ldrh	r3, [r3, #0]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d3e6      	bcc.n	8004e9a <Paint_ClearWindows+0x3e>
    for (Y = Ystart; Y < Yend; Y++) {
 8004ecc:	210c      	movs	r1, #12
 8004ece:	187b      	adds	r3, r7, r1
 8004ed0:	881a      	ldrh	r2, [r3, #0]
 8004ed2:	187b      	adds	r3, r7, r1
 8004ed4:	3201      	adds	r2, #1
 8004ed6:	801a      	strh	r2, [r3, #0]
 8004ed8:	230c      	movs	r3, #12
 8004eda:	18fa      	adds	r2, r7, r3
 8004edc:	003b      	movs	r3, r7
 8004ede:	8812      	ldrh	r2, [r2, #0]
 8004ee0:	881b      	ldrh	r3, [r3, #0]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d3d3      	bcc.n	8004e8e <Paint_ClearWindows+0x32>
        }
    }
}
 8004ee6:	46c0      	nop			; (mov r8, r8)
 8004ee8:	46c0      	nop			; (mov r8, r8)
 8004eea:	46bd      	mov	sp, r7
 8004eec:	b004      	add	sp, #16
 8004eee:	bdb0      	pop	{r4, r5, r7, pc}

08004ef0 <Paint_DrawPoint>:
    Color		:   Set color
    Dot_Pixel	:	point size
******************************************************************************/
void Paint_DrawPoint( UWORD Xpoint,       UWORD Ypoint, UWORD Color,
                      DOT_PIXEL Dot_Pixel,DOT_STYLE Dot_FillWay)
{
 8004ef0:	b5b0      	push	{r4, r5, r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	0005      	movs	r5, r0
 8004ef8:	000c      	movs	r4, r1
 8004efa:	0010      	movs	r0, r2
 8004efc:	0019      	movs	r1, r3
 8004efe:	1dbb      	adds	r3, r7, #6
 8004f00:	1c2a      	adds	r2, r5, #0
 8004f02:	801a      	strh	r2, [r3, #0]
 8004f04:	1d3b      	adds	r3, r7, #4
 8004f06:	1c22      	adds	r2, r4, #0
 8004f08:	801a      	strh	r2, [r3, #0]
 8004f0a:	1cbb      	adds	r3, r7, #2
 8004f0c:	1c02      	adds	r2, r0, #0
 8004f0e:	801a      	strh	r2, [r3, #0]
 8004f10:	1c7b      	adds	r3, r7, #1
 8004f12:	1c0a      	adds	r2, r1, #0
 8004f14:	701a      	strb	r2, [r3, #0]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8004f16:	4b5f      	ldr	r3, [pc, #380]	; (8005094 <Paint_DrawPoint+0x1a4>)
 8004f18:	889b      	ldrh	r3, [r3, #4]
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	1dba      	adds	r2, r7, #6
 8004f1e:	8812      	ldrh	r2, [r2, #0]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d900      	bls.n	8004f26 <Paint_DrawPoint+0x36>
 8004f24:	e0b1      	b.n	800508a <Paint_DrawPoint+0x19a>
 8004f26:	4b5b      	ldr	r3, [pc, #364]	; (8005094 <Paint_DrawPoint+0x1a4>)
 8004f28:	88db      	ldrh	r3, [r3, #6]
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	1d3a      	adds	r2, r7, #4
 8004f2e:	8812      	ldrh	r2, [r2, #0]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d900      	bls.n	8004f36 <Paint_DrawPoint+0x46>
 8004f34:	e0a9      	b.n	800508a <Paint_DrawPoint+0x19a>
        return;
    }

    int16_t XDir_Num , YDir_Num;
    if (Dot_FillWay == DOT_FILL_AROUND) {
 8004f36:	2320      	movs	r3, #32
 8004f38:	18fb      	adds	r3, r7, r3
 8004f3a:	781b      	ldrb	r3, [r3, #0]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d161      	bne.n	8005004 <Paint_DrawPoint+0x114>
        for (XDir_Num = 0; XDir_Num < 2*Dot_Pixel - 1; XDir_Num++) {
 8004f40:	230e      	movs	r3, #14
 8004f42:	18fb      	adds	r3, r7, r3
 8004f44:	2200      	movs	r2, #0
 8004f46:	801a      	strh	r2, [r3, #0]
 8004f48:	e051      	b.n	8004fee <Paint_DrawPoint+0xfe>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 8004f4a:	230c      	movs	r3, #12
 8004f4c:	18fb      	adds	r3, r7, r3
 8004f4e:	2200      	movs	r2, #0
 8004f50:	801a      	strh	r2, [r3, #0]
 8004f52:	e039      	b.n	8004fc8 <Paint_DrawPoint+0xd8>
                if(Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 8004f54:	1dbb      	adds	r3, r7, #6
 8004f56:	881a      	ldrh	r2, [r3, #0]
 8004f58:	200e      	movs	r0, #14
 8004f5a:	183b      	adds	r3, r7, r0
 8004f5c:	2100      	movs	r1, #0
 8004f5e:	5e5b      	ldrsh	r3, [r3, r1]
 8004f60:	18d2      	adds	r2, r2, r3
 8004f62:	1c7b      	adds	r3, r7, #1
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	d438      	bmi.n	8004fdc <Paint_DrawPoint+0xec>
 8004f6a:	1d3b      	adds	r3, r7, #4
 8004f6c:	881a      	ldrh	r2, [r3, #0]
 8004f6e:	210c      	movs	r1, #12
 8004f70:	187b      	adds	r3, r7, r1
 8004f72:	2400      	movs	r4, #0
 8004f74:	5f1b      	ldrsh	r3, [r3, r4]
 8004f76:	18d2      	adds	r2, r2, r3
 8004f78:	1c7b      	adds	r3, r7, #1
 8004f7a:	781b      	ldrb	r3, [r3, #0]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	d42d      	bmi.n	8004fdc <Paint_DrawPoint+0xec>
                    break;
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 8004f80:	183b      	adds	r3, r7, r0
 8004f82:	881a      	ldrh	r2, [r3, #0]
 8004f84:	1dbb      	adds	r3, r7, #6
 8004f86:	881b      	ldrh	r3, [r3, #0]
 8004f88:	18d3      	adds	r3, r2, r3
 8004f8a:	b29a      	uxth	r2, r3
 8004f8c:	1c7b      	adds	r3, r7, #1
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	b298      	uxth	r0, r3
 8004f96:	000c      	movs	r4, r1
 8004f98:	187b      	adds	r3, r7, r1
 8004f9a:	881a      	ldrh	r2, [r3, #0]
 8004f9c:	1d3b      	adds	r3, r7, #4
 8004f9e:	881b      	ldrh	r3, [r3, #0]
 8004fa0:	18d3      	adds	r3, r2, r3
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	1c7b      	adds	r3, r7, #1
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	b299      	uxth	r1, r3
 8004fae:	1cbb      	adds	r3, r7, #2
 8004fb0:	881b      	ldrh	r3, [r3, #0]
 8004fb2:	001a      	movs	r2, r3
 8004fb4:	f7ff fe60 	bl	8004c78 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 8004fb8:	193b      	adds	r3, r7, r4
 8004fba:	2200      	movs	r2, #0
 8004fbc:	5e9b      	ldrsh	r3, [r3, r2]
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	193b      	adds	r3, r7, r4
 8004fc6:	801a      	strh	r2, [r3, #0]
 8004fc8:	230c      	movs	r3, #12
 8004fca:	18fb      	adds	r3, r7, r3
 8004fcc:	2200      	movs	r2, #0
 8004fce:	5e9a      	ldrsh	r2, [r3, r2]
 8004fd0:	1c7b      	adds	r3, r7, #1
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	dbbb      	blt.n	8004f54 <Paint_DrawPoint+0x64>
        for (XDir_Num = 0; XDir_Num < 2*Dot_Pixel - 1; XDir_Num++) {
 8004fdc:	210e      	movs	r1, #14
 8004fde:	187b      	adds	r3, r7, r1
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	5e9b      	ldrsh	r3, [r3, r2]
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	187b      	adds	r3, r7, r1
 8004fec:	801a      	strh	r2, [r3, #0]
 8004fee:	230e      	movs	r3, #14
 8004ff0:	18fb      	adds	r3, r7, r3
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	5e9a      	ldrsh	r2, [r3, r2]
 8004ff6:	1c7b      	adds	r3, r7, #1
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	005b      	lsls	r3, r3, #1
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	429a      	cmp	r2, r3
 8005000:	dba3      	blt.n	8004f4a <Paint_DrawPoint+0x5a>
 8005002:	e043      	b.n	800508c <Paint_DrawPoint+0x19c>
            }
        }
    } else {
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8005004:	230e      	movs	r3, #14
 8005006:	18fb      	adds	r3, r7, r3
 8005008:	2200      	movs	r2, #0
 800500a:	801a      	strh	r2, [r3, #0]
 800500c:	e034      	b.n	8005078 <Paint_DrawPoint+0x188>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 800500e:	230c      	movs	r3, #12
 8005010:	18fb      	adds	r3, r7, r3
 8005012:	2200      	movs	r2, #0
 8005014:	801a      	strh	r2, [r3, #0]
 8005016:	e01e      	b.n	8005056 <Paint_DrawPoint+0x166>
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 8005018:	230e      	movs	r3, #14
 800501a:	18fb      	adds	r3, r7, r3
 800501c:	881a      	ldrh	r2, [r3, #0]
 800501e:	1dbb      	adds	r3, r7, #6
 8005020:	881b      	ldrh	r3, [r3, #0]
 8005022:	18d3      	adds	r3, r2, r3
 8005024:	b29b      	uxth	r3, r3
 8005026:	3b01      	subs	r3, #1
 8005028:	b298      	uxth	r0, r3
 800502a:	240c      	movs	r4, #12
 800502c:	193b      	adds	r3, r7, r4
 800502e:	881a      	ldrh	r2, [r3, #0]
 8005030:	1d3b      	adds	r3, r7, #4
 8005032:	881b      	ldrh	r3, [r3, #0]
 8005034:	18d3      	adds	r3, r2, r3
 8005036:	b29b      	uxth	r3, r3
 8005038:	3b01      	subs	r3, #1
 800503a:	b299      	uxth	r1, r3
 800503c:	1cbb      	adds	r3, r7, #2
 800503e:	881b      	ldrh	r3, [r3, #0]
 8005040:	001a      	movs	r2, r3
 8005042:	f7ff fe19 	bl	8004c78 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 8005046:	193b      	adds	r3, r7, r4
 8005048:	2200      	movs	r2, #0
 800504a:	5e9b      	ldrsh	r3, [r3, r2]
 800504c:	b29b      	uxth	r3, r3
 800504e:	3301      	adds	r3, #1
 8005050:	b29a      	uxth	r2, r3
 8005052:	193b      	adds	r3, r7, r4
 8005054:	801a      	strh	r2, [r3, #0]
 8005056:	230c      	movs	r3, #12
 8005058:	18fb      	adds	r3, r7, r3
 800505a:	2200      	movs	r2, #0
 800505c:	5e9a      	ldrsh	r2, [r3, r2]
 800505e:	1c7b      	adds	r3, r7, #1
 8005060:	781b      	ldrb	r3, [r3, #0]
 8005062:	429a      	cmp	r2, r3
 8005064:	dbd8      	blt.n	8005018 <Paint_DrawPoint+0x128>
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8005066:	210e      	movs	r1, #14
 8005068:	187b      	adds	r3, r7, r1
 800506a:	2200      	movs	r2, #0
 800506c:	5e9b      	ldrsh	r3, [r3, r2]
 800506e:	b29b      	uxth	r3, r3
 8005070:	3301      	adds	r3, #1
 8005072:	b29a      	uxth	r2, r3
 8005074:	187b      	adds	r3, r7, r1
 8005076:	801a      	strh	r2, [r3, #0]
 8005078:	230e      	movs	r3, #14
 800507a:	18fb      	adds	r3, r7, r3
 800507c:	2200      	movs	r2, #0
 800507e:	5e9a      	ldrsh	r2, [r3, r2]
 8005080:	1c7b      	adds	r3, r7, #1
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	429a      	cmp	r2, r3
 8005086:	dbc2      	blt.n	800500e <Paint_DrawPoint+0x11e>
 8005088:	e000      	b.n	800508c <Paint_DrawPoint+0x19c>
        return;
 800508a:	46c0      	nop			; (mov r8, r8)
            }
        }
    }
}
 800508c:	46bd      	mov	sp, r7
 800508e:	b004      	add	sp, #16
 8005090:	bdb0      	pop	{r4, r5, r7, pc}
 8005092:	46c0      	nop			; (mov r8, r8)
 8005094:	20000240 	.word	0x20000240

08005098 <Paint_DrawLine>:
    Yend   End point Ypoint coordinate
    Color  The color of the line segment
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, 
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 8005098:	b5b0      	push	{r4, r5, r7, lr}
 800509a:	b08c      	sub	sp, #48	; 0x30
 800509c:	af02      	add	r7, sp, #8
 800509e:	0005      	movs	r5, r0
 80050a0:	000c      	movs	r4, r1
 80050a2:	0010      	movs	r0, r2
 80050a4:	0019      	movs	r1, r3
 80050a6:	1dbb      	adds	r3, r7, #6
 80050a8:	1c2a      	adds	r2, r5, #0
 80050aa:	801a      	strh	r2, [r3, #0]
 80050ac:	1d3b      	adds	r3, r7, #4
 80050ae:	1c22      	adds	r2, r4, #0
 80050b0:	801a      	strh	r2, [r3, #0]
 80050b2:	1cbb      	adds	r3, r7, #2
 80050b4:	1c02      	adds	r2, r0, #0
 80050b6:	801a      	strh	r2, [r3, #0]
 80050b8:	003b      	movs	r3, r7
 80050ba:	1c0a      	adds	r2, r1, #0
 80050bc:	801a      	strh	r2, [r3, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80050be:	4b66      	ldr	r3, [pc, #408]	; (8005258 <Paint_DrawLine+0x1c0>)
 80050c0:	889b      	ldrh	r3, [r3, #4]
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	1dba      	adds	r2, r7, #6
 80050c6:	8812      	ldrh	r2, [r2, #0]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d900      	bls.n	80050ce <Paint_DrawLine+0x36>
 80050cc:	e0bb      	b.n	8005246 <Paint_DrawLine+0x1ae>
 80050ce:	4b62      	ldr	r3, [pc, #392]	; (8005258 <Paint_DrawLine+0x1c0>)
 80050d0:	88db      	ldrh	r3, [r3, #6]
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	1d3a      	adds	r2, r7, #4
 80050d6:	8812      	ldrh	r2, [r2, #0]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d900      	bls.n	80050de <Paint_DrawLine+0x46>
 80050dc:	e0b3      	b.n	8005246 <Paint_DrawLine+0x1ae>
        Xend > Paint.Width || Yend > Paint.Height) {
 80050de:	4b5e      	ldr	r3, [pc, #376]	; (8005258 <Paint_DrawLine+0x1c0>)
 80050e0:	889b      	ldrh	r3, [r3, #4]
 80050e2:	b29b      	uxth	r3, r3
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80050e4:	1cba      	adds	r2, r7, #2
 80050e6:	8812      	ldrh	r2, [r2, #0]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d900      	bls.n	80050ee <Paint_DrawLine+0x56>
 80050ec:	e0ab      	b.n	8005246 <Paint_DrawLine+0x1ae>
        Xend > Paint.Width || Yend > Paint.Height) {
 80050ee:	4b5a      	ldr	r3, [pc, #360]	; (8005258 <Paint_DrawLine+0x1c0>)
 80050f0:	88db      	ldrh	r3, [r3, #6]
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	003a      	movs	r2, r7
 80050f6:	8812      	ldrh	r2, [r2, #0]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d900      	bls.n	80050fe <Paint_DrawLine+0x66>
 80050fc:	e0a3      	b.n	8005246 <Paint_DrawLine+0x1ae>
        return;
    }

    UWORD Xpoint = Xstart;
 80050fe:	2326      	movs	r3, #38	; 0x26
 8005100:	18fb      	adds	r3, r7, r3
 8005102:	1dba      	adds	r2, r7, #6
 8005104:	8812      	ldrh	r2, [r2, #0]
 8005106:	801a      	strh	r2, [r3, #0]
    UWORD Ypoint = Ystart;
 8005108:	2324      	movs	r3, #36	; 0x24
 800510a:	18fb      	adds	r3, r7, r3
 800510c:	1d3a      	adds	r2, r7, #4
 800510e:	8812      	ldrh	r2, [r2, #0]
 8005110:	801a      	strh	r2, [r3, #0]
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 8005112:	1cbb      	adds	r3, r7, #2
 8005114:	881a      	ldrh	r2, [r3, #0]
 8005116:	1dbb      	adds	r3, r7, #6
 8005118:	881b      	ldrh	r3, [r3, #0]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	17da      	asrs	r2, r3, #31
 800511e:	189b      	adds	r3, r3, r2
 8005120:	4053      	eors	r3, r2
 8005122:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 8005124:	003b      	movs	r3, r7
 8005126:	881a      	ldrh	r2, [r3, #0]
 8005128:	1d3b      	adds	r3, r7, #4
 800512a:	881b      	ldrh	r3, [r3, #0]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	17da      	asrs	r2, r3, #31
 8005130:	189b      	adds	r3, r3, r2
 8005132:	4053      	eors	r3, r2
 8005134:	425b      	negs	r3, r3
 8005136:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 8005138:	1dba      	adds	r2, r7, #6
 800513a:	1cbb      	adds	r3, r7, #2
 800513c:	8812      	ldrh	r2, [r2, #0]
 800513e:	881b      	ldrh	r3, [r3, #0]
 8005140:	429a      	cmp	r2, r3
 8005142:	d201      	bcs.n	8005148 <Paint_DrawLine+0xb0>
 8005144:	2301      	movs	r3, #1
 8005146:	e001      	b.n	800514c <Paint_DrawLine+0xb4>
 8005148:	2301      	movs	r3, #1
 800514a:	425b      	negs	r3, r3
 800514c:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 800514e:	1d3a      	adds	r2, r7, #4
 8005150:	003b      	movs	r3, r7
 8005152:	8812      	ldrh	r2, [r2, #0]
 8005154:	881b      	ldrh	r3, [r3, #0]
 8005156:	429a      	cmp	r2, r3
 8005158:	d201      	bcs.n	800515e <Paint_DrawLine+0xc6>
 800515a:	2301      	movs	r3, #1
 800515c:	e001      	b.n	8005162 <Paint_DrawLine+0xca>
 800515e:	2301      	movs	r3, #1
 8005160:	425b      	negs	r3, r3
 8005162:	60fb      	str	r3, [r7, #12]

    //Cumulative error
    int Esp = dx + dy;
 8005164:	69ba      	ldr	r2, [r7, #24]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	18d3      	adds	r3, r2, r3
 800516a:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 800516c:	231f      	movs	r3, #31
 800516e:	18fb      	adds	r3, r7, r3
 8005170:	2200      	movs	r2, #0
 8005172:	701a      	strb	r2, [r3, #0]

    for (;;) {
        Dotted_Len++;
 8005174:	251f      	movs	r5, #31
 8005176:	197b      	adds	r3, r7, r5
 8005178:	781a      	ldrb	r2, [r3, #0]
 800517a:	197b      	adds	r3, r7, r5
 800517c:	3201      	adds	r2, #1
 800517e:	701a      	strb	r2, [r3, #0]
        //Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0) {
 8005180:	2340      	movs	r3, #64	; 0x40
 8005182:	18fb      	adds	r3, r7, r3
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	2b01      	cmp	r3, #1
 8005188:	d11d      	bne.n	80051c6 <Paint_DrawLine+0x12e>
 800518a:	197b      	adds	r3, r7, r5
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	2103      	movs	r1, #3
 8005190:	0018      	movs	r0, r3
 8005192:	f7fb f83b 	bl	800020c <__aeabi_uidivmod>
 8005196:	000b      	movs	r3, r1
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	d113      	bne.n	80051c6 <Paint_DrawLine+0x12e>
            Paint_DrawPoint(Xpoint, Ypoint, IMAGE_BACKGROUND, Line_width, DOT_STYLE_DFT);
 800519e:	233c      	movs	r3, #60	; 0x3c
 80051a0:	18fb      	adds	r3, r7, r3
 80051a2:	781a      	ldrb	r2, [r3, #0]
 80051a4:	4c2d      	ldr	r4, [pc, #180]	; (800525c <Paint_DrawLine+0x1c4>)
 80051a6:	2324      	movs	r3, #36	; 0x24
 80051a8:	18fb      	adds	r3, r7, r3
 80051aa:	8819      	ldrh	r1, [r3, #0]
 80051ac:	2326      	movs	r3, #38	; 0x26
 80051ae:	18fb      	adds	r3, r7, r3
 80051b0:	8818      	ldrh	r0, [r3, #0]
 80051b2:	2301      	movs	r3, #1
 80051b4:	9300      	str	r3, [sp, #0]
 80051b6:	0013      	movs	r3, r2
 80051b8:	0022      	movs	r2, r4
 80051ba:	f7ff fe99 	bl	8004ef0 <Paint_DrawPoint>
            Dotted_Len = 0;
 80051be:	197b      	adds	r3, r7, r5
 80051c0:	2200      	movs	r2, #0
 80051c2:	701a      	strb	r2, [r3, #0]
 80051c4:	e010      	b.n	80051e8 <Paint_DrawLine+0x150>
        } else {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 80051c6:	233c      	movs	r3, #60	; 0x3c
 80051c8:	18fb      	adds	r3, r7, r3
 80051ca:	781c      	ldrb	r4, [r3, #0]
 80051cc:	2338      	movs	r3, #56	; 0x38
 80051ce:	18fb      	adds	r3, r7, r3
 80051d0:	881a      	ldrh	r2, [r3, #0]
 80051d2:	2324      	movs	r3, #36	; 0x24
 80051d4:	18fb      	adds	r3, r7, r3
 80051d6:	8819      	ldrh	r1, [r3, #0]
 80051d8:	2326      	movs	r3, #38	; 0x26
 80051da:	18fb      	adds	r3, r7, r3
 80051dc:	8818      	ldrh	r0, [r3, #0]
 80051de:	2301      	movs	r3, #1
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	0023      	movs	r3, r4
 80051e4:	f7ff fe84 	bl	8004ef0 <Paint_DrawPoint>
        }
        if (2 * Esp >= dy) {
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	dc11      	bgt.n	8005216 <Paint_DrawLine+0x17e>
            if (Xpoint == Xend)
 80051f2:	2026      	movs	r0, #38	; 0x26
 80051f4:	183a      	adds	r2, r7, r0
 80051f6:	1cbb      	adds	r3, r7, #2
 80051f8:	8812      	ldrh	r2, [r2, #0]
 80051fa:	881b      	ldrh	r3, [r3, #0]
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d024      	beq.n	800524a <Paint_DrawLine+0x1b2>
                break;
            Esp += dy;
 8005200:	6a3a      	ldr	r2, [r7, #32]
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	18d3      	adds	r3, r2, r3
 8005206:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	b299      	uxth	r1, r3
 800520c:	183b      	adds	r3, r7, r0
 800520e:	183a      	adds	r2, r7, r0
 8005210:	8812      	ldrh	r2, [r2, #0]
 8005212:	188a      	adds	r2, r1, r2
 8005214:	801a      	strh	r2, [r3, #0]
        }
        if (2 * Esp <= dx) {
 8005216:	6a3b      	ldr	r3, [r7, #32]
 8005218:	005b      	lsls	r3, r3, #1
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	429a      	cmp	r2, r3
 800521e:	dba9      	blt.n	8005174 <Paint_DrawLine+0xdc>
            if (Ypoint == Yend)
 8005220:	2024      	movs	r0, #36	; 0x24
 8005222:	183a      	adds	r2, r7, r0
 8005224:	003b      	movs	r3, r7
 8005226:	8812      	ldrh	r2, [r2, #0]
 8005228:	881b      	ldrh	r3, [r3, #0]
 800522a:	429a      	cmp	r2, r3
 800522c:	d00f      	beq.n	800524e <Paint_DrawLine+0x1b6>
                break;
            Esp += dx;
 800522e:	6a3a      	ldr	r2, [r7, #32]
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	18d3      	adds	r3, r2, r3
 8005234:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	b299      	uxth	r1, r3
 800523a:	183b      	adds	r3, r7, r0
 800523c:	183a      	adds	r2, r7, r0
 800523e:	8812      	ldrh	r2, [r2, #0]
 8005240:	188a      	adds	r2, r1, r2
 8005242:	801a      	strh	r2, [r3, #0]
        Dotted_Len++;
 8005244:	e796      	b.n	8005174 <Paint_DrawLine+0xdc>
        return;
 8005246:	46c0      	nop			; (mov r8, r8)
 8005248:	e002      	b.n	8005250 <Paint_DrawLine+0x1b8>
                break;
 800524a:	46c0      	nop			; (mov r8, r8)
 800524c:	e000      	b.n	8005250 <Paint_DrawLine+0x1b8>
                break;
 800524e:	46c0      	nop			; (mov r8, r8)
        }
    }
}
 8005250:	46bd      	mov	sp, r7
 8005252:	b00a      	add	sp, #40	; 0x28
 8005254:	bdb0      	pop	{r4, r5, r7, pc}
 8005256:	46c0      	nop			; (mov r8, r8)
 8005258:	20000240 	.word	0x20000240
 800525c:	0000ffff 	.word	0x0000ffff

08005260 <Paint_DrawRectangle>:
    Color  The color of the Rectangular segment
    Filled : Whether it is filled--- 1 solid 0empty
******************************************************************************/
void Paint_DrawRectangle( UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, 
                          UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Filled )
{
 8005260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005262:	b089      	sub	sp, #36	; 0x24
 8005264:	af04      	add	r7, sp, #16
 8005266:	0005      	movs	r5, r0
 8005268:	000c      	movs	r4, r1
 800526a:	0010      	movs	r0, r2
 800526c:	0019      	movs	r1, r3
 800526e:	1dbb      	adds	r3, r7, #6
 8005270:	1c2a      	adds	r2, r5, #0
 8005272:	801a      	strh	r2, [r3, #0]
 8005274:	1d3b      	adds	r3, r7, #4
 8005276:	1c22      	adds	r2, r4, #0
 8005278:	801a      	strh	r2, [r3, #0]
 800527a:	1cbb      	adds	r3, r7, #2
 800527c:	1c02      	adds	r2, r0, #0
 800527e:	801a      	strh	r2, [r3, #0]
 8005280:	003b      	movs	r3, r7
 8005282:	1c0a      	adds	r2, r1, #0
 8005284:	801a      	strh	r2, [r3, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8005286:	4b5b      	ldr	r3, [pc, #364]	; (80053f4 <Paint_DrawRectangle+0x194>)
 8005288:	889b      	ldrh	r3, [r3, #4]
 800528a:	b29b      	uxth	r3, r3
 800528c:	1dba      	adds	r2, r7, #6
 800528e:	8812      	ldrh	r2, [r2, #0]
 8005290:	429a      	cmp	r2, r3
 8005292:	d900      	bls.n	8005296 <Paint_DrawRectangle+0x36>
 8005294:	e0a9      	b.n	80053ea <Paint_DrawRectangle+0x18a>
 8005296:	4b57      	ldr	r3, [pc, #348]	; (80053f4 <Paint_DrawRectangle+0x194>)
 8005298:	88db      	ldrh	r3, [r3, #6]
 800529a:	b29b      	uxth	r3, r3
 800529c:	1d3a      	adds	r2, r7, #4
 800529e:	8812      	ldrh	r2, [r2, #0]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d900      	bls.n	80052a6 <Paint_DrawRectangle+0x46>
 80052a4:	e0a1      	b.n	80053ea <Paint_DrawRectangle+0x18a>
        Xend > Paint.Width || Yend > Paint.Height) {
 80052a6:	4b53      	ldr	r3, [pc, #332]	; (80053f4 <Paint_DrawRectangle+0x194>)
 80052a8:	889b      	ldrh	r3, [r3, #4]
 80052aa:	b29b      	uxth	r3, r3
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80052ac:	1cba      	adds	r2, r7, #2
 80052ae:	8812      	ldrh	r2, [r2, #0]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d900      	bls.n	80052b6 <Paint_DrawRectangle+0x56>
 80052b4:	e099      	b.n	80053ea <Paint_DrawRectangle+0x18a>
        Xend > Paint.Width || Yend > Paint.Height) {
 80052b6:	4b4f      	ldr	r3, [pc, #316]	; (80053f4 <Paint_DrawRectangle+0x194>)
 80052b8:	88db      	ldrh	r3, [r3, #6]
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	003a      	movs	r2, r7
 80052be:	8812      	ldrh	r2, [r2, #0]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d900      	bls.n	80052c6 <Paint_DrawRectangle+0x66>
 80052c4:	e091      	b.n	80053ea <Paint_DrawRectangle+0x18a>
        return;
    }

    if (Filled ) {
 80052c6:	2328      	movs	r3, #40	; 0x28
 80052c8:	2208      	movs	r2, #8
 80052ca:	189b      	adds	r3, r3, r2
 80052cc:	19db      	adds	r3, r3, r7
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d02b      	beq.n	800532c <Paint_DrawRectangle+0xcc>
        UWORD Ypoint;
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 80052d4:	230e      	movs	r3, #14
 80052d6:	18fb      	adds	r3, r7, r3
 80052d8:	1d3a      	adds	r2, r7, #4
 80052da:	8812      	ldrh	r2, [r2, #0]
 80052dc:	801a      	strh	r2, [r3, #0]
 80052de:	e01d      	b.n	800531c <Paint_DrawRectangle+0xbc>
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color ,Line_width, LINE_STYLE_SOLID);
 80052e0:	250e      	movs	r5, #14
 80052e2:	197b      	adds	r3, r7, r5
 80052e4:	881c      	ldrh	r4, [r3, #0]
 80052e6:	1cbb      	adds	r3, r7, #2
 80052e8:	881a      	ldrh	r2, [r3, #0]
 80052ea:	197b      	adds	r3, r7, r5
 80052ec:	8819      	ldrh	r1, [r3, #0]
 80052ee:	1dbb      	adds	r3, r7, #6
 80052f0:	8818      	ldrh	r0, [r3, #0]
 80052f2:	2300      	movs	r3, #0
 80052f4:	9302      	str	r3, [sp, #8]
 80052f6:	2324      	movs	r3, #36	; 0x24
 80052f8:	2608      	movs	r6, #8
 80052fa:	199b      	adds	r3, r3, r6
 80052fc:	19db      	adds	r3, r3, r7
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	9301      	str	r3, [sp, #4]
 8005302:	2320      	movs	r3, #32
 8005304:	199b      	adds	r3, r3, r6
 8005306:	19db      	adds	r3, r3, r7
 8005308:	881b      	ldrh	r3, [r3, #0]
 800530a:	9300      	str	r3, [sp, #0]
 800530c:	0023      	movs	r3, r4
 800530e:	f7ff fec3 	bl	8005098 <Paint_DrawLine>
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8005312:	197b      	adds	r3, r7, r5
 8005314:	881a      	ldrh	r2, [r3, #0]
 8005316:	197b      	adds	r3, r7, r5
 8005318:	3201      	adds	r2, #1
 800531a:	801a      	strh	r2, [r3, #0]
 800531c:	230e      	movs	r3, #14
 800531e:	18fa      	adds	r2, r7, r3
 8005320:	003b      	movs	r3, r7
 8005322:	8812      	ldrh	r2, [r2, #0]
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	429a      	cmp	r2, r3
 8005328:	d3da      	bcc.n	80052e0 <Paint_DrawRectangle+0x80>
 800532a:	e05f      	b.n	80053ec <Paint_DrawRectangle+0x18c>
        }
    } else {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color ,Line_width, LINE_STYLE_SOLID);
 800532c:	1d3b      	adds	r3, r7, #4
 800532e:	881c      	ldrh	r4, [r3, #0]
 8005330:	1cbb      	adds	r3, r7, #2
 8005332:	881a      	ldrh	r2, [r3, #0]
 8005334:	1d3b      	adds	r3, r7, #4
 8005336:	8819      	ldrh	r1, [r3, #0]
 8005338:	1dbb      	adds	r3, r7, #6
 800533a:	8818      	ldrh	r0, [r3, #0]
 800533c:	2300      	movs	r3, #0
 800533e:	9302      	str	r3, [sp, #8]
 8005340:	2524      	movs	r5, #36	; 0x24
 8005342:	2308      	movs	r3, #8
 8005344:	18ee      	adds	r6, r5, r3
 8005346:	19f3      	adds	r3, r6, r7
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	9301      	str	r3, [sp, #4]
 800534c:	2620      	movs	r6, #32
 800534e:	2308      	movs	r3, #8
 8005350:	18f3      	adds	r3, r6, r3
 8005352:	19db      	adds	r3, r3, r7
 8005354:	881b      	ldrh	r3, [r3, #0]
 8005356:	9300      	str	r3, [sp, #0]
 8005358:	0023      	movs	r3, r4
 800535a:	f7ff fe9d 	bl	8005098 <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color ,Line_width, LINE_STYLE_SOLID);
 800535e:	003b      	movs	r3, r7
 8005360:	881c      	ldrh	r4, [r3, #0]
 8005362:	1dbb      	adds	r3, r7, #6
 8005364:	881a      	ldrh	r2, [r3, #0]
 8005366:	1d3b      	adds	r3, r7, #4
 8005368:	8819      	ldrh	r1, [r3, #0]
 800536a:	1dbb      	adds	r3, r7, #6
 800536c:	8818      	ldrh	r0, [r3, #0]
 800536e:	2300      	movs	r3, #0
 8005370:	9302      	str	r3, [sp, #8]
 8005372:	2308      	movs	r3, #8
 8005374:	18eb      	adds	r3, r5, r3
 8005376:	19db      	adds	r3, r3, r7
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	9301      	str	r3, [sp, #4]
 800537c:	2308      	movs	r3, #8
 800537e:	18f3      	adds	r3, r6, r3
 8005380:	19db      	adds	r3, r3, r7
 8005382:	881b      	ldrh	r3, [r3, #0]
 8005384:	9300      	str	r3, [sp, #0]
 8005386:	0023      	movs	r3, r4
 8005388:	f7ff fe86 	bl	8005098 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color ,Line_width, LINE_STYLE_SOLID);
 800538c:	1d3b      	adds	r3, r7, #4
 800538e:	881c      	ldrh	r4, [r3, #0]
 8005390:	1cbb      	adds	r3, r7, #2
 8005392:	881a      	ldrh	r2, [r3, #0]
 8005394:	003b      	movs	r3, r7
 8005396:	8819      	ldrh	r1, [r3, #0]
 8005398:	1cbb      	adds	r3, r7, #2
 800539a:	8818      	ldrh	r0, [r3, #0]
 800539c:	2300      	movs	r3, #0
 800539e:	9302      	str	r3, [sp, #8]
 80053a0:	2308      	movs	r3, #8
 80053a2:	18eb      	adds	r3, r5, r3
 80053a4:	19db      	adds	r3, r3, r7
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	9301      	str	r3, [sp, #4]
 80053aa:	2308      	movs	r3, #8
 80053ac:	18f3      	adds	r3, r6, r3
 80053ae:	19db      	adds	r3, r3, r7
 80053b0:	881b      	ldrh	r3, [r3, #0]
 80053b2:	9300      	str	r3, [sp, #0]
 80053b4:	0023      	movs	r3, r4
 80053b6:	f7ff fe6f 	bl	8005098 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color ,Line_width, LINE_STYLE_SOLID);
 80053ba:	003b      	movs	r3, r7
 80053bc:	881c      	ldrh	r4, [r3, #0]
 80053be:	1dbb      	adds	r3, r7, #6
 80053c0:	881a      	ldrh	r2, [r3, #0]
 80053c2:	003b      	movs	r3, r7
 80053c4:	8819      	ldrh	r1, [r3, #0]
 80053c6:	1cbb      	adds	r3, r7, #2
 80053c8:	8818      	ldrh	r0, [r3, #0]
 80053ca:	2300      	movs	r3, #0
 80053cc:	9302      	str	r3, [sp, #8]
 80053ce:	2308      	movs	r3, #8
 80053d0:	18ed      	adds	r5, r5, r3
 80053d2:	19eb      	adds	r3, r5, r7
 80053d4:	781b      	ldrb	r3, [r3, #0]
 80053d6:	9301      	str	r3, [sp, #4]
 80053d8:	2308      	movs	r3, #8
 80053da:	18f3      	adds	r3, r6, r3
 80053dc:	19db      	adds	r3, r3, r7
 80053de:	881b      	ldrh	r3, [r3, #0]
 80053e0:	9300      	str	r3, [sp, #0]
 80053e2:	0023      	movs	r3, r4
 80053e4:	f7ff fe58 	bl	8005098 <Paint_DrawLine>
 80053e8:	e000      	b.n	80053ec <Paint_DrawRectangle+0x18c>
        return;
 80053ea:	46c0      	nop			; (mov r8, r8)
    }
}
 80053ec:	46bd      	mov	sp, r7
 80053ee:	b005      	add	sp, #20
 80053f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053f2:	46c0      	nop			; (mov r8, r8)
 80053f4:	20000240 	.word	0x20000240

080053f8 <Paint_DrawChar>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Background, UWORD Color_Foreground)
{
 80053f8:	b5b0      	push	{r4, r5, r7, lr}
 80053fa:	b088      	sub	sp, #32
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	0004      	movs	r4, r0
 8005400:	0008      	movs	r0, r1
 8005402:	0011      	movs	r1, r2
 8005404:	607b      	str	r3, [r7, #4]
 8005406:	250e      	movs	r5, #14
 8005408:	197b      	adds	r3, r7, r5
 800540a:	1c22      	adds	r2, r4, #0
 800540c:	801a      	strh	r2, [r3, #0]
 800540e:	240c      	movs	r4, #12
 8005410:	193b      	adds	r3, r7, r4
 8005412:	1c02      	adds	r2, r0, #0
 8005414:	801a      	strh	r2, [r3, #0]
 8005416:	200b      	movs	r0, #11
 8005418:	183b      	adds	r3, r7, r0
 800541a:	1c0a      	adds	r2, r1, #0
 800541c:	701a      	strb	r2, [r3, #0]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800541e:	4b66      	ldr	r3, [pc, #408]	; (80055b8 <Paint_DrawChar+0x1c0>)
 8005420:	889b      	ldrh	r3, [r3, #4]
 8005422:	b29b      	uxth	r3, r3
 8005424:	197a      	adds	r2, r7, r5
 8005426:	8812      	ldrh	r2, [r2, #0]
 8005428:	429a      	cmp	r2, r3
 800542a:	d900      	bls.n	800542e <Paint_DrawChar+0x36>
 800542c:	e0c0      	b.n	80055b0 <Paint_DrawChar+0x1b8>
 800542e:	4b62      	ldr	r3, [pc, #392]	; (80055b8 <Paint_DrawChar+0x1c0>)
 8005430:	88db      	ldrh	r3, [r3, #6]
 8005432:	b29b      	uxth	r3, r3
 8005434:	193a      	adds	r2, r7, r4
 8005436:	8812      	ldrh	r2, [r2, #0]
 8005438:	429a      	cmp	r2, r3
 800543a:	d900      	bls.n	800543e <Paint_DrawChar+0x46>
 800543c:	e0b8      	b.n	80055b0 <Paint_DrawChar+0x1b8>
        return;
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 800543e:	183b      	adds	r3, r7, r0
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	3b20      	subs	r3, #32
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	88d2      	ldrh	r2, [r2, #6]
 8005448:	4353      	muls	r3, r2
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	8892      	ldrh	r2, [r2, #4]
 800544e:	08d2      	lsrs	r2, r2, #3
 8005450:	b292      	uxth	r2, r2
 8005452:	0010      	movs	r0, r2
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	8892      	ldrh	r2, [r2, #4]
 8005458:	2107      	movs	r1, #7
 800545a:	400a      	ands	r2, r1
 800545c:	b292      	uxth	r2, r2
 800545e:	1e51      	subs	r1, r2, #1
 8005460:	418a      	sbcs	r2, r1
 8005462:	b2d2      	uxtb	r2, r2
 8005464:	1882      	adds	r2, r0, r2
 8005466:	4353      	muls	r3, r2
 8005468:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	18d3      	adds	r3, r2, r3
 8005472:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8005474:	231e      	movs	r3, #30
 8005476:	18fb      	adds	r3, r7, r3
 8005478:	2200      	movs	r2, #0
 800547a:	801a      	strh	r2, [r3, #0]
 800547c:	e08f      	b.n	800559e <Paint_DrawChar+0x1a6>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800547e:	231c      	movs	r3, #28
 8005480:	18fb      	adds	r3, r7, r3
 8005482:	2200      	movs	r2, #0
 8005484:	801a      	strh	r2, [r3, #0]
 8005486:	e072      	b.n	800556e <Paint_DrawChar+0x176>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8005488:	2330      	movs	r3, #48	; 0x30
 800548a:	18fb      	adds	r3, r7, r3
 800548c:	881b      	ldrh	r3, [r3, #0]
 800548e:	4a4b      	ldr	r2, [pc, #300]	; (80055bc <Paint_DrawChar+0x1c4>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d122      	bne.n	80054da <Paint_DrawChar+0xe2>
                if (*ptr & (0x80 >> (Column % 8)))
 8005494:	69bb      	ldr	r3, [r7, #24]
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	0019      	movs	r1, r3
 800549a:	201c      	movs	r0, #28
 800549c:	183b      	adds	r3, r7, r0
 800549e:	881b      	ldrh	r3, [r3, #0]
 80054a0:	2207      	movs	r2, #7
 80054a2:	4013      	ands	r3, r2
 80054a4:	2280      	movs	r2, #128	; 0x80
 80054a6:	411a      	asrs	r2, r3
 80054a8:	0013      	movs	r3, r2
 80054aa:	400b      	ands	r3, r1
 80054ac:	d04e      	beq.n	800554c <Paint_DrawChar+0x154>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80054ae:	230e      	movs	r3, #14
 80054b0:	18fa      	adds	r2, r7, r3
 80054b2:	183b      	adds	r3, r7, r0
 80054b4:	8812      	ldrh	r2, [r2, #0]
 80054b6:	881b      	ldrh	r3, [r3, #0]
 80054b8:	18d3      	adds	r3, r2, r3
 80054ba:	b298      	uxth	r0, r3
 80054bc:	230c      	movs	r3, #12
 80054be:	18fa      	adds	r2, r7, r3
 80054c0:	231e      	movs	r3, #30
 80054c2:	18fb      	adds	r3, r7, r3
 80054c4:	8812      	ldrh	r2, [r2, #0]
 80054c6:	881b      	ldrh	r3, [r3, #0]
 80054c8:	18d3      	adds	r3, r2, r3
 80054ca:	b299      	uxth	r1, r3
 80054cc:	2334      	movs	r3, #52	; 0x34
 80054ce:	18fb      	adds	r3, r7, r3
 80054d0:	881b      	ldrh	r3, [r3, #0]
 80054d2:	001a      	movs	r2, r3
 80054d4:	f7ff fbd0 	bl	8004c78 <Paint_SetPixel>
 80054d8:	e038      	b.n	800554c <Paint_DrawChar+0x154>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	0019      	movs	r1, r3
 80054e0:	201c      	movs	r0, #28
 80054e2:	183b      	adds	r3, r7, r0
 80054e4:	881b      	ldrh	r3, [r3, #0]
 80054e6:	2207      	movs	r2, #7
 80054e8:	4013      	ands	r3, r2
 80054ea:	2280      	movs	r2, #128	; 0x80
 80054ec:	411a      	asrs	r2, r3
 80054ee:	0013      	movs	r3, r2
 80054f0:	400b      	ands	r3, r1
 80054f2:	d015      	beq.n	8005520 <Paint_DrawChar+0x128>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80054f4:	230e      	movs	r3, #14
 80054f6:	18fa      	adds	r2, r7, r3
 80054f8:	183b      	adds	r3, r7, r0
 80054fa:	8812      	ldrh	r2, [r2, #0]
 80054fc:	881b      	ldrh	r3, [r3, #0]
 80054fe:	18d3      	adds	r3, r2, r3
 8005500:	b298      	uxth	r0, r3
 8005502:	230c      	movs	r3, #12
 8005504:	18fa      	adds	r2, r7, r3
 8005506:	231e      	movs	r3, #30
 8005508:	18fb      	adds	r3, r7, r3
 800550a:	8812      	ldrh	r2, [r2, #0]
 800550c:	881b      	ldrh	r3, [r3, #0]
 800550e:	18d3      	adds	r3, r2, r3
 8005510:	b299      	uxth	r1, r3
 8005512:	2334      	movs	r3, #52	; 0x34
 8005514:	18fb      	adds	r3, r7, r3
 8005516:	881b      	ldrh	r3, [r3, #0]
 8005518:	001a      	movs	r2, r3
 800551a:	f7ff fbad 	bl	8004c78 <Paint_SetPixel>
 800551e:	e015      	b.n	800554c <Paint_DrawChar+0x154>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 8005520:	230e      	movs	r3, #14
 8005522:	18fa      	adds	r2, r7, r3
 8005524:	231c      	movs	r3, #28
 8005526:	18fb      	adds	r3, r7, r3
 8005528:	8812      	ldrh	r2, [r2, #0]
 800552a:	881b      	ldrh	r3, [r3, #0]
 800552c:	18d3      	adds	r3, r2, r3
 800552e:	b298      	uxth	r0, r3
 8005530:	230c      	movs	r3, #12
 8005532:	18fa      	adds	r2, r7, r3
 8005534:	231e      	movs	r3, #30
 8005536:	18fb      	adds	r3, r7, r3
 8005538:	8812      	ldrh	r2, [r2, #0]
 800553a:	881b      	ldrh	r3, [r3, #0]
 800553c:	18d3      	adds	r3, r2, r3
 800553e:	b299      	uxth	r1, r3
 8005540:	2330      	movs	r3, #48	; 0x30
 8005542:	18fb      	adds	r3, r7, r3
 8005544:	881b      	ldrh	r3, [r3, #0]
 8005546:	001a      	movs	r2, r3
 8005548:	f7ff fb96 	bl	8004c78 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 800554c:	231c      	movs	r3, #28
 800554e:	18fb      	adds	r3, r7, r3
 8005550:	881b      	ldrh	r3, [r3, #0]
 8005552:	2207      	movs	r2, #7
 8005554:	4013      	ands	r3, r2
 8005556:	b29b      	uxth	r3, r3
 8005558:	2b07      	cmp	r3, #7
 800555a:	d102      	bne.n	8005562 <Paint_DrawChar+0x16a>
                ptr++;
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	3301      	adds	r3, #1
 8005560:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8005562:	211c      	movs	r1, #28
 8005564:	187b      	adds	r3, r7, r1
 8005566:	881a      	ldrh	r2, [r3, #0]
 8005568:	187b      	adds	r3, r7, r1
 800556a:	3201      	adds	r2, #1
 800556c:	801a      	strh	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	889b      	ldrh	r3, [r3, #4]
 8005572:	221c      	movs	r2, #28
 8005574:	18ba      	adds	r2, r7, r2
 8005576:	8812      	ldrh	r2, [r2, #0]
 8005578:	429a      	cmp	r2, r3
 800557a:	d200      	bcs.n	800557e <Paint_DrawChar+0x186>
 800557c:	e784      	b.n	8005488 <Paint_DrawChar+0x90>
        }// Write a line
        if (Font->Width % 8 != 0)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	889b      	ldrh	r3, [r3, #4]
 8005582:	2207      	movs	r2, #7
 8005584:	4013      	ands	r3, r2
 8005586:	b29b      	uxth	r3, r3
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <Paint_DrawChar+0x19a>
            ptr++;
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	3301      	adds	r3, #1
 8005590:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8005592:	211e      	movs	r1, #30
 8005594:	187b      	adds	r3, r7, r1
 8005596:	881a      	ldrh	r2, [r3, #0]
 8005598:	187b      	adds	r3, r7, r1
 800559a:	3201      	adds	r2, #1
 800559c:	801a      	strh	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	88db      	ldrh	r3, [r3, #6]
 80055a2:	221e      	movs	r2, #30
 80055a4:	18ba      	adds	r2, r7, r2
 80055a6:	8812      	ldrh	r2, [r2, #0]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d200      	bcs.n	80055ae <Paint_DrawChar+0x1b6>
 80055ac:	e767      	b.n	800547e <Paint_DrawChar+0x86>
 80055ae:	e000      	b.n	80055b2 <Paint_DrawChar+0x1ba>
        return;
 80055b0:	46c0      	nop			; (mov r8, r8)
    }// Write all
}
 80055b2:	46bd      	mov	sp, r7
 80055b4:	b008      	add	sp, #32
 80055b6:	bdb0      	pop	{r4, r5, r7, pc}
 80055b8:	20000240 	.word	0x20000240
 80055bc:	0000ffff 	.word	0x0000ffff

080055c0 <Paint_DrawString_EN>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Background, UWORD Color_Foreground )
{
 80055c0:	b5b0      	push	{r4, r5, r7, lr}
 80055c2:	b088      	sub	sp, #32
 80055c4:	af02      	add	r7, sp, #8
 80055c6:	60ba      	str	r2, [r7, #8]
 80055c8:	607b      	str	r3, [r7, #4]
 80055ca:	240e      	movs	r4, #14
 80055cc:	193b      	adds	r3, r7, r4
 80055ce:	1c02      	adds	r2, r0, #0
 80055d0:	801a      	strh	r2, [r3, #0]
 80055d2:	200c      	movs	r0, #12
 80055d4:	183b      	adds	r3, r7, r0
 80055d6:	1c0a      	adds	r2, r1, #0
 80055d8:	801a      	strh	r2, [r3, #0]
    UWORD Xpoint = Xstart;
 80055da:	2316      	movs	r3, #22
 80055dc:	18fb      	adds	r3, r7, r3
 80055de:	0021      	movs	r1, r4
 80055e0:	187a      	adds	r2, r7, r1
 80055e2:	8812      	ldrh	r2, [r2, #0]
 80055e4:	801a      	strh	r2, [r3, #0]
    UWORD Ypoint = Ystart;
 80055e6:	2314      	movs	r3, #20
 80055e8:	18fb      	adds	r3, r7, r3
 80055ea:	183a      	adds	r2, r7, r0
 80055ec:	8812      	ldrh	r2, [r2, #0]
 80055ee:	801a      	strh	r2, [r3, #0]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 80055f0:	4b31      	ldr	r3, [pc, #196]	; (80056b8 <Paint_DrawString_EN+0xf8>)
 80055f2:	889b      	ldrh	r3, [r3, #4]
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	187a      	adds	r2, r7, r1
 80055f8:	8812      	ldrh	r2, [r2, #0]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d858      	bhi.n	80056b0 <Paint_DrawString_EN+0xf0>
 80055fe:	4b2e      	ldr	r3, [pc, #184]	; (80056b8 <Paint_DrawString_EN+0xf8>)
 8005600:	88db      	ldrh	r3, [r3, #6]
 8005602:	b29b      	uxth	r3, r3
 8005604:	183a      	adds	r2, r7, r0
 8005606:	8812      	ldrh	r2, [r2, #0]
 8005608:	429a      	cmp	r2, r3
 800560a:	d851      	bhi.n	80056b0 <Paint_DrawString_EN+0xf0>
        return;
    }

    while (* pString != '\0') {
 800560c:	e04b      	b.n	80056a6 <Paint_DrawString_EN+0xe6>
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 800560e:	2116      	movs	r1, #22
 8005610:	187b      	adds	r3, r7, r1
 8005612:	881b      	ldrh	r3, [r3, #0]
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	8892      	ldrh	r2, [r2, #4]
 8005618:	189b      	adds	r3, r3, r2
 800561a:	4a27      	ldr	r2, [pc, #156]	; (80056b8 <Paint_DrawString_EN+0xf8>)
 800561c:	8892      	ldrh	r2, [r2, #4]
 800561e:	b292      	uxth	r2, r2
 8005620:	4293      	cmp	r3, r2
 8005622:	dd0c      	ble.n	800563e <Paint_DrawString_EN+0x7e>
            Xpoint = Xstart;
 8005624:	187b      	adds	r3, r7, r1
 8005626:	220e      	movs	r2, #14
 8005628:	18ba      	adds	r2, r7, r2
 800562a:	8812      	ldrh	r2, [r2, #0]
 800562c:	801a      	strh	r2, [r3, #0]
            Ypoint += Font->Height;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	88d9      	ldrh	r1, [r3, #6]
 8005632:	2214      	movs	r2, #20
 8005634:	18bb      	adds	r3, r7, r2
 8005636:	18ba      	adds	r2, r7, r2
 8005638:	8812      	ldrh	r2, [r2, #0]
 800563a:	188a      	adds	r2, r1, r2
 800563c:	801a      	strh	r2, [r3, #0]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 800563e:	2114      	movs	r1, #20
 8005640:	187b      	adds	r3, r7, r1
 8005642:	881b      	ldrh	r3, [r3, #0]
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	88d2      	ldrh	r2, [r2, #6]
 8005648:	189b      	adds	r3, r3, r2
 800564a:	4a1b      	ldr	r2, [pc, #108]	; (80056b8 <Paint_DrawString_EN+0xf8>)
 800564c:	88d2      	ldrh	r2, [r2, #6]
 800564e:	b292      	uxth	r2, r2
 8005650:	4293      	cmp	r3, r2
 8005652:	dd0a      	ble.n	800566a <Paint_DrawString_EN+0xaa>
            Xpoint = Xstart;
 8005654:	2316      	movs	r3, #22
 8005656:	18fb      	adds	r3, r7, r3
 8005658:	220e      	movs	r2, #14
 800565a:	18ba      	adds	r2, r7, r2
 800565c:	8812      	ldrh	r2, [r2, #0]
 800565e:	801a      	strh	r2, [r3, #0]
            Ypoint = Ystart;
 8005660:	187b      	adds	r3, r7, r1
 8005662:	220c      	movs	r2, #12
 8005664:	18ba      	adds	r2, r7, r2
 8005666:	8812      	ldrh	r2, [r2, #0]
 8005668:	801a      	strh	r2, [r3, #0]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	781a      	ldrb	r2, [r3, #0]
 800566e:	687c      	ldr	r4, [r7, #4]
 8005670:	2314      	movs	r3, #20
 8005672:	18fb      	adds	r3, r7, r3
 8005674:	8819      	ldrh	r1, [r3, #0]
 8005676:	2516      	movs	r5, #22
 8005678:	197b      	adds	r3, r7, r5
 800567a:	8818      	ldrh	r0, [r3, #0]
 800567c:	232c      	movs	r3, #44	; 0x2c
 800567e:	18fb      	adds	r3, r7, r3
 8005680:	881b      	ldrh	r3, [r3, #0]
 8005682:	9301      	str	r3, [sp, #4]
 8005684:	2328      	movs	r3, #40	; 0x28
 8005686:	18fb      	adds	r3, r7, r3
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	9300      	str	r3, [sp, #0]
 800568c:	0023      	movs	r3, r4
 800568e:	f7ff feb3 	bl	80053f8 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	3301      	adds	r3, #1
 8005696:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	8899      	ldrh	r1, [r3, #4]
 800569c:	197b      	adds	r3, r7, r5
 800569e:	197a      	adds	r2, r7, r5
 80056a0:	8812      	ldrh	r2, [r2, #0]
 80056a2:	188a      	adds	r2, r1, r2
 80056a4:	801a      	strh	r2, [r3, #0]
    while (* pString != '\0') {
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1af      	bne.n	800560e <Paint_DrawString_EN+0x4e>
 80056ae:	e000      	b.n	80056b2 <Paint_DrawString_EN+0xf2>
        return;
 80056b0:	46c0      	nop			; (mov r8, r8)
    }
}
 80056b2:	46bd      	mov	sp, r7
 80056b4:	b006      	add	sp, #24
 80056b6:	bdb0      	pop	{r4, r5, r7, pc}
 80056b8:	20000240 	.word	0x20000240

080056bc <Paint_DrawNum>:
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
#define  ARRAY_LEN 255
void Paint_DrawNum(UWORD Xpoint, UWORD Ypoint, int32_t Nummber,
                   sFONT* Font, UWORD Color_Background, UWORD Color_Foreground )
{
 80056bc:	b5b0      	push	{r4, r5, r7, lr}
 80056be:	4c5f      	ldr	r4, [pc, #380]	; (800583c <Paint_DrawNum+0x180>)
 80056c0:	44a5      	add	sp, r4
 80056c2:	af02      	add	r7, sp, #8
 80056c4:	60ba      	str	r2, [r7, #8]
 80056c6:	607b      	str	r3, [r7, #4]
 80056c8:	4b5d      	ldr	r3, [pc, #372]	; (8005840 <Paint_DrawNum+0x184>)
 80056ca:	2486      	movs	r4, #134	; 0x86
 80056cc:	00a4      	lsls	r4, r4, #2
 80056ce:	191b      	adds	r3, r3, r4
 80056d0:	19db      	adds	r3, r3, r7
 80056d2:	1c02      	adds	r2, r0, #0
 80056d4:	801a      	strh	r2, [r3, #0]
 80056d6:	4b5b      	ldr	r3, [pc, #364]	; (8005844 <Paint_DrawNum+0x188>)
 80056d8:	0020      	movs	r0, r4
 80056da:	181b      	adds	r3, r3, r0
 80056dc:	19db      	adds	r3, r3, r7
 80056de:	1c0a      	adds	r2, r1, #0
 80056e0:	801a      	strh	r2, [r3, #0]
    int16_t Num_Bit = 0, Str_Bit = 0;
 80056e2:	4b59      	ldr	r3, [pc, #356]	; (8005848 <Paint_DrawNum+0x18c>)
 80056e4:	18fb      	adds	r3, r7, r3
 80056e6:	2200      	movs	r2, #0
 80056e8:	801a      	strh	r2, [r3, #0]
 80056ea:	2385      	movs	r3, #133	; 0x85
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	18fb      	adds	r3, r7, r3
 80056f0:	2200      	movs	r2, #0
 80056f2:	801a      	strh	r2, [r3, #0]
    uint8_t Str_Array[ARRAY_LEN] = {0}, Num_Array[ARRAY_LEN] = {0};
 80056f4:	4b55      	ldr	r3, [pc, #340]	; (800584c <Paint_DrawNum+0x190>)
 80056f6:	0004      	movs	r4, r0
 80056f8:	191b      	adds	r3, r3, r4
 80056fa:	19db      	adds	r3, r3, r7
 80056fc:	2200      	movs	r2, #0
 80056fe:	601a      	str	r2, [r3, #0]
 8005700:	3304      	adds	r3, #4
 8005702:	22fb      	movs	r2, #251	; 0xfb
 8005704:	2100      	movs	r1, #0
 8005706:	0018      	movs	r0, r3
 8005708:	f000 fc78 	bl	8005ffc <memset>
 800570c:	4b50      	ldr	r3, [pc, #320]	; (8005850 <Paint_DrawNum+0x194>)
 800570e:	191b      	adds	r3, r3, r4
 8005710:	19db      	adds	r3, r3, r7
 8005712:	2200      	movs	r2, #0
 8005714:	601a      	str	r2, [r3, #0]
 8005716:	3304      	adds	r3, #4
 8005718:	22fb      	movs	r2, #251	; 0xfb
 800571a:	2100      	movs	r1, #0
 800571c:	0018      	movs	r0, r3
 800571e:	f000 fc6d 	bl	8005ffc <memset>
    uint8_t *pStr = Str_Array;
 8005722:	2388      	movs	r3, #136	; 0x88
 8005724:	005b      	lsls	r3, r3, #1
 8005726:	18fb      	adds	r3, r7, r3
 8005728:	2284      	movs	r2, #132	; 0x84
 800572a:	0092      	lsls	r2, r2, #2
 800572c:	18ba      	adds	r2, r7, r2
 800572e:	6013      	str	r3, [r2, #0]

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8005730:	4b48      	ldr	r3, [pc, #288]	; (8005854 <Paint_DrawNum+0x198>)
 8005732:	889b      	ldrh	r3, [r3, #4]
 8005734:	b29b      	uxth	r3, r3
 8005736:	4a42      	ldr	r2, [pc, #264]	; (8005840 <Paint_DrawNum+0x184>)
 8005738:	1912      	adds	r2, r2, r4
 800573a:	19d2      	adds	r2, r2, r7
 800573c:	8812      	ldrh	r2, [r2, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d900      	bls.n	8005744 <Paint_DrawNum+0x88>
 8005742:	e075      	b.n	8005830 <Paint_DrawNum+0x174>
 8005744:	4b43      	ldr	r3, [pc, #268]	; (8005854 <Paint_DrawNum+0x198>)
 8005746:	88db      	ldrh	r3, [r3, #6]
 8005748:	b29b      	uxth	r3, r3
 800574a:	4a3e      	ldr	r2, [pc, #248]	; (8005844 <Paint_DrawNum+0x188>)
 800574c:	1912      	adds	r2, r2, r4
 800574e:	19d2      	adds	r2, r2, r7
 8005750:	8812      	ldrh	r2, [r2, #0]
 8005752:	429a      	cmp	r2, r3
 8005754:	d86c      	bhi.n	8005830 <Paint_DrawNum+0x174>
        return;
    }

    //Converts a number to a string
     do{
        Num_Array[Num_Bit] = Nummber % 10 + '0';
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	210a      	movs	r1, #10
 800575a:	0018      	movs	r0, r3
 800575c:	f7fa fe40 	bl	80003e0 <__aeabi_idivmod>
 8005760:	000b      	movs	r3, r1
 8005762:	b2da      	uxtb	r2, r3
 8005764:	4838      	ldr	r0, [pc, #224]	; (8005848 <Paint_DrawNum+0x18c>)
 8005766:	183b      	adds	r3, r7, r0
 8005768:	2100      	movs	r1, #0
 800576a:	5e5b      	ldrsh	r3, [r3, r1]
 800576c:	3230      	adds	r2, #48	; 0x30
 800576e:	b2d1      	uxtb	r1, r2
 8005770:	4a37      	ldr	r2, [pc, #220]	; (8005850 <Paint_DrawNum+0x194>)
 8005772:	2486      	movs	r4, #134	; 0x86
 8005774:	00a4      	lsls	r4, r4, #2
 8005776:	1912      	adds	r2, r2, r4
 8005778:	19d2      	adds	r2, r2, r7
 800577a:	54d1      	strb	r1, [r2, r3]
        Num_Bit++;
 800577c:	183b      	adds	r3, r7, r0
 800577e:	2200      	movs	r2, #0
 8005780:	5e9b      	ldrsh	r3, [r3, r2]
 8005782:	b29b      	uxth	r3, r3
 8005784:	3301      	adds	r3, #1
 8005786:	b29a      	uxth	r2, r3
 8005788:	183b      	adds	r3, r7, r0
 800578a:	801a      	strh	r2, [r3, #0]
        Nummber /= 10;
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	210a      	movs	r1, #10
 8005790:	0018      	movs	r0, r3
 8005792:	f7fa fd3f 	bl	8000214 <__divsi3>
 8005796:	0003      	movs	r3, r0
 8005798:	60bb      	str	r3, [r7, #8]
    }while (Nummber);
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d1da      	bne.n	8005756 <Paint_DrawNum+0x9a>

    //The string is inverted
    while (Num_Bit > 0) {
 80057a0:	e023      	b.n	80057ea <Paint_DrawNum+0x12e>
        Str_Array[Str_Bit] = Num_Array[Num_Bit - 1];
 80057a2:	4829      	ldr	r0, [pc, #164]	; (8005848 <Paint_DrawNum+0x18c>)
 80057a4:	183b      	adds	r3, r7, r0
 80057a6:	2200      	movs	r2, #0
 80057a8:	5e9b      	ldrsh	r3, [r3, r2]
 80057aa:	1e5a      	subs	r2, r3, #1
 80057ac:	2485      	movs	r4, #133	; 0x85
 80057ae:	00a4      	lsls	r4, r4, #2
 80057b0:	193b      	adds	r3, r7, r4
 80057b2:	2100      	movs	r1, #0
 80057b4:	5e5b      	ldrsh	r3, [r3, r1]
 80057b6:	4926      	ldr	r1, [pc, #152]	; (8005850 <Paint_DrawNum+0x194>)
 80057b8:	2586      	movs	r5, #134	; 0x86
 80057ba:	00ad      	lsls	r5, r5, #2
 80057bc:	1949      	adds	r1, r1, r5
 80057be:	19c9      	adds	r1, r1, r7
 80057c0:	5c89      	ldrb	r1, [r1, r2]
 80057c2:	4a22      	ldr	r2, [pc, #136]	; (800584c <Paint_DrawNum+0x190>)
 80057c4:	1952      	adds	r2, r2, r5
 80057c6:	19d2      	adds	r2, r2, r7
 80057c8:	54d1      	strb	r1, [r2, r3]
        Str_Bit ++;
 80057ca:	193b      	adds	r3, r7, r4
 80057cc:	2200      	movs	r2, #0
 80057ce:	5e9b      	ldrsh	r3, [r3, r2]
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	3301      	adds	r3, #1
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	193b      	adds	r3, r7, r4
 80057d8:	801a      	strh	r2, [r3, #0]
        Num_Bit --;
 80057da:	183b      	adds	r3, r7, r0
 80057dc:	2200      	movs	r2, #0
 80057de:	5e9b      	ldrsh	r3, [r3, r2]
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	3b01      	subs	r3, #1
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	183b      	adds	r3, r7, r0
 80057e8:	801a      	strh	r2, [r3, #0]
    while (Num_Bit > 0) {
 80057ea:	4b17      	ldr	r3, [pc, #92]	; (8005848 <Paint_DrawNum+0x18c>)
 80057ec:	18fb      	adds	r3, r7, r3
 80057ee:	2200      	movs	r2, #0
 80057f0:	5e9b      	ldrsh	r3, [r3, r2]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	dcd5      	bgt.n	80057a2 <Paint_DrawNum+0xe6>
    }
    
    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Background, Color_Foreground);
 80057f6:	687c      	ldr	r4, [r7, #4]
 80057f8:	2384      	movs	r3, #132	; 0x84
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	18fb      	adds	r3, r7, r3
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	4b10      	ldr	r3, [pc, #64]	; (8005844 <Paint_DrawNum+0x188>)
 8005802:	2086      	movs	r0, #134	; 0x86
 8005804:	0080      	lsls	r0, r0, #2
 8005806:	181b      	adds	r3, r3, r0
 8005808:	19db      	adds	r3, r3, r7
 800580a:	8819      	ldrh	r1, [r3, #0]
 800580c:	4b0c      	ldr	r3, [pc, #48]	; (8005840 <Paint_DrawNum+0x184>)
 800580e:	181b      	adds	r3, r3, r0
 8005810:	19db      	adds	r3, r3, r7
 8005812:	8818      	ldrh	r0, [r3, #0]
 8005814:	238b      	movs	r3, #139	; 0x8b
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	18fb      	adds	r3, r7, r3
 800581a:	881b      	ldrh	r3, [r3, #0]
 800581c:	9301      	str	r3, [sp, #4]
 800581e:	238a      	movs	r3, #138	; 0x8a
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	18fb      	adds	r3, r7, r3
 8005824:	881b      	ldrh	r3, [r3, #0]
 8005826:	9300      	str	r3, [sp, #0]
 8005828:	0023      	movs	r3, r4
 800582a:	f7ff fec9 	bl	80055c0 <Paint_DrawString_EN>
 800582e:	e000      	b.n	8005832 <Paint_DrawNum+0x176>
        return;
 8005830:	46c0      	nop			; (mov r8, r8)
}
 8005832:	46bd      	mov	sp, r7
 8005834:	2386      	movs	r3, #134	; 0x86
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	449d      	add	sp, r3
 800583a:	bdb0      	pop	{r4, r5, r7, pc}
 800583c:	fffffde0 	.word	0xfffffde0
 8005840:	fffffdf6 	.word	0xfffffdf6
 8005844:	fffffdf4 	.word	0xfffffdf4
 8005848:	00000216 	.word	0x00000216
 800584c:	fffffef8 	.word	0xfffffef8
 8005850:	fffffdf8 	.word	0xfffffdf8
 8005854:	20000240 	.word	0x20000240

08005858 <LCD_1IN28_Reset>:
/******************************************************************************
function :	Hardware reset
parameter:
******************************************************************************/
static void LCD_1IN28_Reset(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
	LCD_1IN28_CS_0;
 800585c:	2380      	movs	r3, #128	; 0x80
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	480f      	ldr	r0, [pc, #60]	; (80058a0 <LCD_1IN28_Reset+0x48>)
 8005862:	2200      	movs	r2, #0
 8005864:	0019      	movs	r1, r3
 8005866:	f7fc fc0f 	bl	8002088 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 800586a:	2064      	movs	r0, #100	; 0x64
 800586c:	f7fb fba6 	bl	8000fbc <HAL_Delay>
    LCD_1IN28_RST_0;
 8005870:	23a0      	movs	r3, #160	; 0xa0
 8005872:	05db      	lsls	r3, r3, #23
 8005874:	2200      	movs	r2, #0
 8005876:	2108      	movs	r1, #8
 8005878:	0018      	movs	r0, r3
 800587a:	f7fc fc05 	bl	8002088 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 800587e:	2064      	movs	r0, #100	; 0x64
 8005880:	f7fb fb9c 	bl	8000fbc <HAL_Delay>
    LCD_1IN28_RST_1;
 8005884:	23a0      	movs	r3, #160	; 0xa0
 8005886:	05db      	lsls	r3, r3, #23
 8005888:	2201      	movs	r2, #1
 800588a:	2108      	movs	r1, #8
 800588c:	0018      	movs	r0, r3
 800588e:	f7fc fbfb 	bl	8002088 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 8005892:	2064      	movs	r0, #100	; 0x64
 8005894:	f7fb fb92 	bl	8000fbc <HAL_Delay>
}
 8005898:	46c0      	nop			; (mov r8, r8)
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	46c0      	nop			; (mov r8, r8)
 80058a0:	50000400 	.word	0x50000400

080058a4 <LCD_1IN28_SendCommand>:
function :	send command
parameter:
     Reg : Command register
******************************************************************************/
static void LCD_1IN28_SendCommand(UBYTE Reg)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	0002      	movs	r2, r0
 80058ac:	1dfb      	adds	r3, r7, #7
 80058ae:	701a      	strb	r2, [r3, #0]
    LCD_1IN28_CS_0;
 80058b0:	2380      	movs	r3, #128	; 0x80
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	480d      	ldr	r0, [pc, #52]	; (80058ec <LCD_1IN28_SendCommand+0x48>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	0019      	movs	r1, r3
 80058ba:	f7fc fbe5 	bl	8002088 <HAL_GPIO_WritePin>
    LCD_1IN28_DC_0;
 80058be:	2380      	movs	r3, #128	; 0x80
 80058c0:	021b      	lsls	r3, r3, #8
 80058c2:	480b      	ldr	r0, [pc, #44]	; (80058f0 <LCD_1IN28_SendCommand+0x4c>)
 80058c4:	2200      	movs	r2, #0
 80058c6:	0019      	movs	r1, r3
 80058c8:	f7fc fbde 	bl	8002088 <HAL_GPIO_WritePin>
    DEV_SPI_WRITE(Reg);
 80058cc:	1dfb      	adds	r3, r7, #7
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	0018      	movs	r0, r3
 80058d2:	f7ff f92d 	bl	8004b30 <DEV_SPI_WRite>
    LCD_1IN28_CS_1;
 80058d6:	2380      	movs	r3, #128	; 0x80
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	4804      	ldr	r0, [pc, #16]	; (80058ec <LCD_1IN28_SendCommand+0x48>)
 80058dc:	2201      	movs	r2, #1
 80058de:	0019      	movs	r1, r3
 80058e0:	f7fc fbd2 	bl	8002088 <HAL_GPIO_WritePin>
}
 80058e4:	46c0      	nop			; (mov r8, r8)
 80058e6:	46bd      	mov	sp, r7
 80058e8:	b002      	add	sp, #8
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	50000400 	.word	0x50000400
 80058f0:	50000800 	.word	0x50000800

080058f4 <LCD_1IN28_SendData_8Bit>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void LCD_1IN28_SendData_8Bit(UBYTE Data)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b082      	sub	sp, #8
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	0002      	movs	r2, r0
 80058fc:	1dfb      	adds	r3, r7, #7
 80058fe:	701a      	strb	r2, [r3, #0]
    LCD_1IN28_CS_0;
 8005900:	2380      	movs	r3, #128	; 0x80
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	480d      	ldr	r0, [pc, #52]	; (800593c <LCD_1IN28_SendData_8Bit+0x48>)
 8005906:	2200      	movs	r2, #0
 8005908:	0019      	movs	r1, r3
 800590a:	f7fc fbbd 	bl	8002088 <HAL_GPIO_WritePin>
    LCD_1IN28_DC_1;
 800590e:	2380      	movs	r3, #128	; 0x80
 8005910:	021b      	lsls	r3, r3, #8
 8005912:	480b      	ldr	r0, [pc, #44]	; (8005940 <LCD_1IN28_SendData_8Bit+0x4c>)
 8005914:	2201      	movs	r2, #1
 8005916:	0019      	movs	r1, r3
 8005918:	f7fc fbb6 	bl	8002088 <HAL_GPIO_WritePin>
    DEV_SPI_WRITE(Data);
 800591c:	1dfb      	adds	r3, r7, #7
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	0018      	movs	r0, r3
 8005922:	f7ff f905 	bl	8004b30 <DEV_SPI_WRite>
    LCD_1IN28_CS_1;
 8005926:	2380      	movs	r3, #128	; 0x80
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	4804      	ldr	r0, [pc, #16]	; (800593c <LCD_1IN28_SendData_8Bit+0x48>)
 800592c:	2201      	movs	r2, #1
 800592e:	0019      	movs	r1, r3
 8005930:	f7fc fbaa 	bl	8002088 <HAL_GPIO_WritePin>
}
 8005934:	46c0      	nop			; (mov r8, r8)
 8005936:	46bd      	mov	sp, r7
 8005938:	b002      	add	sp, #8
 800593a:	bd80      	pop	{r7, pc}
 800593c:	50000400 	.word	0x50000400
 8005940:	50000800 	.word	0x50000800

08005944 <LCD_1IN28_SendData_16Bit>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void LCD_1IN28_SendData_16Bit(UWORD Data)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	0002      	movs	r2, r0
 800594c:	1dbb      	adds	r3, r7, #6
 800594e:	801a      	strh	r2, [r3, #0]
    LCD_1IN28_CS_0;
 8005950:	2380      	movs	r3, #128	; 0x80
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4812      	ldr	r0, [pc, #72]	; (80059a0 <LCD_1IN28_SendData_16Bit+0x5c>)
 8005956:	2200      	movs	r2, #0
 8005958:	0019      	movs	r1, r3
 800595a:	f7fc fb95 	bl	8002088 <HAL_GPIO_WritePin>
    LCD_1IN28_DC_1;
 800595e:	2380      	movs	r3, #128	; 0x80
 8005960:	021b      	lsls	r3, r3, #8
 8005962:	4810      	ldr	r0, [pc, #64]	; (80059a4 <LCD_1IN28_SendData_16Bit+0x60>)
 8005964:	2201      	movs	r2, #1
 8005966:	0019      	movs	r1, r3
 8005968:	f7fc fb8e 	bl	8002088 <HAL_GPIO_WritePin>
    DEV_SPI_WRITE(Data >> 8);
 800596c:	1dbb      	adds	r3, r7, #6
 800596e:	881b      	ldrh	r3, [r3, #0]
 8005970:	0a1b      	lsrs	r3, r3, #8
 8005972:	b29b      	uxth	r3, r3
 8005974:	b2db      	uxtb	r3, r3
 8005976:	0018      	movs	r0, r3
 8005978:	f7ff f8da 	bl	8004b30 <DEV_SPI_WRite>
    DEV_SPI_WRITE(Data);
 800597c:	1dbb      	adds	r3, r7, #6
 800597e:	881b      	ldrh	r3, [r3, #0]
 8005980:	b2db      	uxtb	r3, r3
 8005982:	0018      	movs	r0, r3
 8005984:	f7ff f8d4 	bl	8004b30 <DEV_SPI_WRite>
    LCD_1IN28_CS_1;
 8005988:	2380      	movs	r3, #128	; 0x80
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	4804      	ldr	r0, [pc, #16]	; (80059a0 <LCD_1IN28_SendData_16Bit+0x5c>)
 800598e:	2201      	movs	r2, #1
 8005990:	0019      	movs	r1, r3
 8005992:	f7fc fb79 	bl	8002088 <HAL_GPIO_WritePin>
}
 8005996:	46c0      	nop			; (mov r8, r8)
 8005998:	46bd      	mov	sp, r7
 800599a:	b002      	add	sp, #8
 800599c:	bd80      	pop	{r7, pc}
 800599e:	46c0      	nop			; (mov r8, r8)
 80059a0:	50000400 	.word	0x50000400
 80059a4:	50000800 	.word	0x50000800

080059a8 <LCD_1IN28_InitReg>:
/******************************************************************************
function :	Initialize the lcd register
parameter:
******************************************************************************/
static void LCD_1IN28_InitReg(void)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	af00      	add	r7, sp, #0
  LCD_1IN28_SendCommand(0xEF);
 80059ac:	20ef      	movs	r0, #239	; 0xef
 80059ae:	f7ff ff79 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendCommand(0xEB);
 80059b2:	20eb      	movs	r0, #235	; 0xeb
 80059b4:	f7ff ff76 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x14); 
 80059b8:	2014      	movs	r0, #20
 80059ba:	f7ff ff9b 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	
  LCD_1IN28_SendCommand(0xFE);			 
 80059be:	20fe      	movs	r0, #254	; 0xfe
 80059c0:	f7ff ff70 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendCommand(0xEF); 
 80059c4:	20ef      	movs	r0, #239	; 0xef
 80059c6:	f7ff ff6d 	bl	80058a4 <LCD_1IN28_SendCommand>

	LCD_1IN28_SendCommand(0xEB);	
 80059ca:	20eb      	movs	r0, #235	; 0xeb
 80059cc:	f7ff ff6a 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x14); 
 80059d0:	2014      	movs	r0, #20
 80059d2:	f7ff ff8f 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x84);			
 80059d6:	2084      	movs	r0, #132	; 0x84
 80059d8:	f7ff ff64 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x40); 
 80059dc:	2040      	movs	r0, #64	; 0x40
 80059de:	f7ff ff89 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x85);			
 80059e2:	2085      	movs	r0, #133	; 0x85
 80059e4:	f7ff ff5e 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF); 
 80059e8:	20ff      	movs	r0, #255	; 0xff
 80059ea:	f7ff ff83 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x86);			
 80059ee:	2086      	movs	r0, #134	; 0x86
 80059f0:	f7ff ff58 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF); 
 80059f4:	20ff      	movs	r0, #255	; 0xff
 80059f6:	f7ff ff7d 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x87);			
 80059fa:	2087      	movs	r0, #135	; 0x87
 80059fc:	f7ff ff52 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF);
 8005a00:	20ff      	movs	r0, #255	; 0xff
 8005a02:	f7ff ff77 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x88);			
 8005a06:	2088      	movs	r0, #136	; 0x88
 8005a08:	f7ff ff4c 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x0A);
 8005a0c:	200a      	movs	r0, #10
 8005a0e:	f7ff ff71 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x89);			
 8005a12:	2089      	movs	r0, #137	; 0x89
 8005a14:	f7ff ff46 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x21); 
 8005a18:	2021      	movs	r0, #33	; 0x21
 8005a1a:	f7ff ff6b 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8A);			
 8005a1e:	208a      	movs	r0, #138	; 0x8a
 8005a20:	f7ff ff40 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x00); 
 8005a24:	2000      	movs	r0, #0
 8005a26:	f7ff ff65 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8B);			
 8005a2a:	208b      	movs	r0, #139	; 0x8b
 8005a2c:	f7ff ff3a 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x80); 
 8005a30:	2080      	movs	r0, #128	; 0x80
 8005a32:	f7ff ff5f 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8C);			
 8005a36:	208c      	movs	r0, #140	; 0x8c
 8005a38:	f7ff ff34 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x01); 
 8005a3c:	2001      	movs	r0, #1
 8005a3e:	f7ff ff59 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8D);			
 8005a42:	208d      	movs	r0, #141	; 0x8d
 8005a44:	f7ff ff2e 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x01); 
 8005a48:	2001      	movs	r0, #1
 8005a4a:	f7ff ff53 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8E);			
 8005a4e:	208e      	movs	r0, #142	; 0x8e
 8005a50:	f7ff ff28 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF); 
 8005a54:	20ff      	movs	r0, #255	; 0xff
 8005a56:	f7ff ff4d 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8F);			
 8005a5a:	208f      	movs	r0, #143	; 0x8f
 8005a5c:	f7ff ff22 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF); 
 8005a60:	20ff      	movs	r0, #255	; 0xff
 8005a62:	f7ff ff47 	bl	80058f4 <LCD_1IN28_SendData_8Bit>


	LCD_1IN28_SendCommand(0xB6);
 8005a66:	20b6      	movs	r0, #182	; 0xb6
 8005a68:	f7ff ff1c 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x00);
 8005a6c:	2000      	movs	r0, #0
 8005a6e:	f7ff ff41 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x20);
 8005a72:	2020      	movs	r0, #32
 8005a74:	f7ff ff3e 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x36);
 8005a78:	2036      	movs	r0, #54	; 0x36
 8005a7a:	f7ff ff13 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x08);//Set as vertical screen
 8005a7e:	2008      	movs	r0, #8
 8005a80:	f7ff ff38 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x3A);			
 8005a84:	203a      	movs	r0, #58	; 0x3a
 8005a86:	f7ff ff0d 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x05); 
 8005a8a:	2005      	movs	r0, #5
 8005a8c:	f7ff ff32 	bl	80058f4 <LCD_1IN28_SendData_8Bit>


	LCD_1IN28_SendCommand(0x90);			
 8005a90:	2090      	movs	r0, #144	; 0x90
 8005a92:	f7ff ff07 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x08);
 8005a96:	2008      	movs	r0, #8
 8005a98:	f7ff ff2c 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8005a9c:	2008      	movs	r0, #8
 8005a9e:	f7ff ff29 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8005aa2:	2008      	movs	r0, #8
 8005aa4:	f7ff ff26 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08); 
 8005aa8:	2008      	movs	r0, #8
 8005aaa:	f7ff ff23 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xBD);			
 8005aae:	20bd      	movs	r0, #189	; 0xbd
 8005ab0:	f7ff fef8 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x06);
 8005ab4:	2006      	movs	r0, #6
 8005ab6:	f7ff ff1d 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	
	LCD_1IN28_SendCommand(0xBC);			
 8005aba:	20bc      	movs	r0, #188	; 0xbc
 8005abc:	f7ff fef2 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x00);	
 8005ac0:	2000      	movs	r0, #0
 8005ac2:	f7ff ff17 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xFF);			
 8005ac6:	20ff      	movs	r0, #255	; 0xff
 8005ac8:	f7ff feec 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x60);
 8005acc:	2060      	movs	r0, #96	; 0x60
 8005ace:	f7ff ff11 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x01);
 8005ad2:	2001      	movs	r0, #1
 8005ad4:	f7ff ff0e 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x04);
 8005ad8:	2004      	movs	r0, #4
 8005ada:	f7ff ff0b 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xC3);			
 8005ade:	20c3      	movs	r0, #195	; 0xc3
 8005ae0:	f7ff fee0 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x13);
 8005ae4:	2013      	movs	r0, #19
 8005ae6:	f7ff ff05 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendCommand(0xC4);			
 8005aea:	20c4      	movs	r0, #196	; 0xc4
 8005aec:	f7ff feda 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x13);
 8005af0:	2013      	movs	r0, #19
 8005af2:	f7ff feff 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xC9);			
 8005af6:	20c9      	movs	r0, #201	; 0xc9
 8005af8:	f7ff fed4 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x22);
 8005afc:	2022      	movs	r0, #34	; 0x22
 8005afe:	f7ff fef9 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xBE);			
 8005b02:	20be      	movs	r0, #190	; 0xbe
 8005b04:	f7ff fece 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x11); 
 8005b08:	2011      	movs	r0, #17
 8005b0a:	f7ff fef3 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xE1);			
 8005b0e:	20e1      	movs	r0, #225	; 0xe1
 8005b10:	f7ff fec8 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x10);
 8005b14:	2010      	movs	r0, #16
 8005b16:	f7ff feed 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0E);
 8005b1a:	200e      	movs	r0, #14
 8005b1c:	f7ff feea 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xDF);			
 8005b20:	20df      	movs	r0, #223	; 0xdf
 8005b22:	f7ff febf 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x21);
 8005b26:	2021      	movs	r0, #33	; 0x21
 8005b28:	f7ff fee4 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0c);
 8005b2c:	200c      	movs	r0, #12
 8005b2e:	f7ff fee1 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x02);
 8005b32:	2002      	movs	r0, #2
 8005b34:	f7ff fede 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xF0);   
 8005b38:	20f0      	movs	r0, #240	; 0xf0
 8005b3a:	f7ff feb3 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x45);
 8005b3e:	2045      	movs	r0, #69	; 0x45
 8005b40:	f7ff fed8 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x09);
 8005b44:	2009      	movs	r0, #9
 8005b46:	f7ff fed5 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8005b4a:	2008      	movs	r0, #8
 8005b4c:	f7ff fed2 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8005b50:	2008      	movs	r0, #8
 8005b52:	f7ff fecf 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x26);
 8005b56:	2026      	movs	r0, #38	; 0x26
 8005b58:	f7ff fecc 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x2A);
 8005b5c:	202a      	movs	r0, #42	; 0x2a
 8005b5e:	f7ff fec9 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

 	LCD_1IN28_SendCommand(0xF1);    
 8005b62:	20f1      	movs	r0, #241	; 0xf1
 8005b64:	f7ff fe9e 	bl	80058a4 <LCD_1IN28_SendCommand>
 	LCD_1IN28_SendData_8Bit(0x43);
 8005b68:	2043      	movs	r0, #67	; 0x43
 8005b6a:	f7ff fec3 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x70);
 8005b6e:	2070      	movs	r0, #112	; 0x70
 8005b70:	f7ff fec0 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x72);
 8005b74:	2072      	movs	r0, #114	; 0x72
 8005b76:	f7ff febd 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x36);
 8005b7a:	2036      	movs	r0, #54	; 0x36
 8005b7c:	f7ff feba 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x37);  
 8005b80:	2037      	movs	r0, #55	; 0x37
 8005b82:	f7ff feb7 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x6F);
 8005b86:	206f      	movs	r0, #111	; 0x6f
 8005b88:	f7ff feb4 	bl	80058f4 <LCD_1IN28_SendData_8Bit>


 	LCD_1IN28_SendCommand(0xF2);   
 8005b8c:	20f2      	movs	r0, #242	; 0xf2
 8005b8e:	f7ff fe89 	bl	80058a4 <LCD_1IN28_SendCommand>
 	LCD_1IN28_SendData_8Bit(0x45);
 8005b92:	2045      	movs	r0, #69	; 0x45
 8005b94:	f7ff feae 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x09);
 8005b98:	2009      	movs	r0, #9
 8005b9a:	f7ff feab 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x08);
 8005b9e:	2008      	movs	r0, #8
 8005ba0:	f7ff fea8 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x08);
 8005ba4:	2008      	movs	r0, #8
 8005ba6:	f7ff fea5 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x26);
 8005baa:	2026      	movs	r0, #38	; 0x26
 8005bac:	f7ff fea2 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x2A);
 8005bb0:	202a      	movs	r0, #42	; 0x2a
 8005bb2:	f7ff fe9f 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

 	LCD_1IN28_SendCommand(0xF3);   
 8005bb6:	20f3      	movs	r0, #243	; 0xf3
 8005bb8:	f7ff fe74 	bl	80058a4 <LCD_1IN28_SendCommand>
 	LCD_1IN28_SendData_8Bit(0x43);
 8005bbc:	2043      	movs	r0, #67	; 0x43
 8005bbe:	f7ff fe99 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x70);
 8005bc2:	2070      	movs	r0, #112	; 0x70
 8005bc4:	f7ff fe96 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x72);
 8005bc8:	2072      	movs	r0, #114	; 0x72
 8005bca:	f7ff fe93 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x36);
 8005bce:	2036      	movs	r0, #54	; 0x36
 8005bd0:	f7ff fe90 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x37); 
 8005bd4:	2037      	movs	r0, #55	; 0x37
 8005bd6:	f7ff fe8d 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x6F);
 8005bda:	206f      	movs	r0, #111	; 0x6f
 8005bdc:	f7ff fe8a 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xED);	
 8005be0:	20ed      	movs	r0, #237	; 0xed
 8005be2:	f7ff fe5f 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x1B); 
 8005be6:	201b      	movs	r0, #27
 8005be8:	f7ff fe84 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0B); 
 8005bec:	200b      	movs	r0, #11
 8005bee:	f7ff fe81 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xAE);			
 8005bf2:	20ae      	movs	r0, #174	; 0xae
 8005bf4:	f7ff fe56 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x77);
 8005bf8:	2077      	movs	r0, #119	; 0x77
 8005bfa:	f7ff fe7b 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	
	LCD_1IN28_SendCommand(0xCD);			
 8005bfe:	20cd      	movs	r0, #205	; 0xcd
 8005c00:	f7ff fe50 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x63);		
 8005c04:	2063      	movs	r0, #99	; 0x63
 8005c06:	f7ff fe75 	bl	80058f4 <LCD_1IN28_SendData_8Bit>


	LCD_1IN28_SendCommand(0x70);			
 8005c0a:	2070      	movs	r0, #112	; 0x70
 8005c0c:	f7ff fe4a 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x07);
 8005c10:	2007      	movs	r0, #7
 8005c12:	f7ff fe6f 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x07);
 8005c16:	2007      	movs	r0, #7
 8005c18:	f7ff fe6c 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x04);
 8005c1c:	2004      	movs	r0, #4
 8005c1e:	f7ff fe69 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0E); 
 8005c22:	200e      	movs	r0, #14
 8005c24:	f7ff fe66 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0F); 
 8005c28:	200f      	movs	r0, #15
 8005c2a:	f7ff fe63 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x09);
 8005c2e:	2009      	movs	r0, #9
 8005c30:	f7ff fe60 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x07);
 8005c34:	2007      	movs	r0, #7
 8005c36:	f7ff fe5d 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8005c3a:	2008      	movs	r0, #8
 8005c3c:	f7ff fe5a 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x03);
 8005c40:	2003      	movs	r0, #3
 8005c42:	f7ff fe57 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xE8);			
 8005c46:	20e8      	movs	r0, #232	; 0xe8
 8005c48:	f7ff fe2c 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x34);
 8005c4c:	2034      	movs	r0, #52	; 0x34
 8005c4e:	f7ff fe51 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x62);			
 8005c52:	2062      	movs	r0, #98	; 0x62
 8005c54:	f7ff fe26 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x18);
 8005c58:	2018      	movs	r0, #24
 8005c5a:	f7ff fe4b 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0D);
 8005c5e:	200d      	movs	r0, #13
 8005c60:	f7ff fe48 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x71);
 8005c64:	2071      	movs	r0, #113	; 0x71
 8005c66:	f7ff fe45 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xED);
 8005c6a:	20ed      	movs	r0, #237	; 0xed
 8005c6c:	f7ff fe42 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70); 
 8005c70:	2070      	movs	r0, #112	; 0x70
 8005c72:	f7ff fe3f 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70);
 8005c76:	2070      	movs	r0, #112	; 0x70
 8005c78:	f7ff fe3c 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x18);
 8005c7c:	2018      	movs	r0, #24
 8005c7e:	f7ff fe39 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0F);
 8005c82:	200f      	movs	r0, #15
 8005c84:	f7ff fe36 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x71);
 8005c88:	2071      	movs	r0, #113	; 0x71
 8005c8a:	f7ff fe33 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xEF);
 8005c8e:	20ef      	movs	r0, #239	; 0xef
 8005c90:	f7ff fe30 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70); 
 8005c94:	2070      	movs	r0, #112	; 0x70
 8005c96:	f7ff fe2d 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70);
 8005c9a:	2070      	movs	r0, #112	; 0x70
 8005c9c:	f7ff fe2a 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x63);			
 8005ca0:	2063      	movs	r0, #99	; 0x63
 8005ca2:	f7ff fdff 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x18);
 8005ca6:	2018      	movs	r0, #24
 8005ca8:	f7ff fe24 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x11);
 8005cac:	2011      	movs	r0, #17
 8005cae:	f7ff fe21 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x71);
 8005cb2:	2071      	movs	r0, #113	; 0x71
 8005cb4:	f7ff fe1e 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xF1);
 8005cb8:	20f1      	movs	r0, #241	; 0xf1
 8005cba:	f7ff fe1b 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70); 
 8005cbe:	2070      	movs	r0, #112	; 0x70
 8005cc0:	f7ff fe18 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70);
 8005cc4:	2070      	movs	r0, #112	; 0x70
 8005cc6:	f7ff fe15 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x18);
 8005cca:	2018      	movs	r0, #24
 8005ccc:	f7ff fe12 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x13);
 8005cd0:	2013      	movs	r0, #19
 8005cd2:	f7ff fe0f 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x71);
 8005cd6:	2071      	movs	r0, #113	; 0x71
 8005cd8:	f7ff fe0c 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xF3);
 8005cdc:	20f3      	movs	r0, #243	; 0xf3
 8005cde:	f7ff fe09 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70); 
 8005ce2:	2070      	movs	r0, #112	; 0x70
 8005ce4:	f7ff fe06 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70);
 8005ce8:	2070      	movs	r0, #112	; 0x70
 8005cea:	f7ff fe03 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x64);			
 8005cee:	2064      	movs	r0, #100	; 0x64
 8005cf0:	f7ff fdd8 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x28);
 8005cf4:	2028      	movs	r0, #40	; 0x28
 8005cf6:	f7ff fdfd 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x29);
 8005cfa:	2029      	movs	r0, #41	; 0x29
 8005cfc:	f7ff fdfa 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xF1);
 8005d00:	20f1      	movs	r0, #241	; 0xf1
 8005d02:	f7ff fdf7 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x01);
 8005d06:	2001      	movs	r0, #1
 8005d08:	f7ff fdf4 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xF1);
 8005d0c:	20f1      	movs	r0, #241	; 0xf1
 8005d0e:	f7ff fdf1 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8005d12:	2000      	movs	r0, #0
 8005d14:	f7ff fdee 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x07);
 8005d18:	2007      	movs	r0, #7
 8005d1a:	f7ff fdeb 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x66);			
 8005d1e:	2066      	movs	r0, #102	; 0x66
 8005d20:	f7ff fdc0 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x3C);
 8005d24:	203c      	movs	r0, #60	; 0x3c
 8005d26:	f7ff fde5 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8005d2a:	2000      	movs	r0, #0
 8005d2c:	f7ff fde2 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xCD);
 8005d30:	20cd      	movs	r0, #205	; 0xcd
 8005d32:	f7ff fddf 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x67);
 8005d36:	2067      	movs	r0, #103	; 0x67
 8005d38:	f7ff fddc 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x45);
 8005d3c:	2045      	movs	r0, #69	; 0x45
 8005d3e:	f7ff fdd9 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x45);
 8005d42:	2045      	movs	r0, #69	; 0x45
 8005d44:	f7ff fdd6 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x10);
 8005d48:	2010      	movs	r0, #16
 8005d4a:	f7ff fdd3 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8005d4e:	2000      	movs	r0, #0
 8005d50:	f7ff fdd0 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8005d54:	2000      	movs	r0, #0
 8005d56:	f7ff fdcd 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8005d5a:	2000      	movs	r0, #0
 8005d5c:	f7ff fdca 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x67);			
 8005d60:	2067      	movs	r0, #103	; 0x67
 8005d62:	f7ff fd9f 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x00);
 8005d66:	2000      	movs	r0, #0
 8005d68:	f7ff fdc4 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x3C);
 8005d6c:	203c      	movs	r0, #60	; 0x3c
 8005d6e:	f7ff fdc1 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8005d72:	2000      	movs	r0, #0
 8005d74:	f7ff fdbe 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8005d78:	2000      	movs	r0, #0
 8005d7a:	f7ff fdbb 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8005d7e:	2000      	movs	r0, #0
 8005d80:	f7ff fdb8 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x01);
 8005d84:	2001      	movs	r0, #1
 8005d86:	f7ff fdb5 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x54);
 8005d8a:	2054      	movs	r0, #84	; 0x54
 8005d8c:	f7ff fdb2 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x10);
 8005d90:	2010      	movs	r0, #16
 8005d92:	f7ff fdaf 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x32);
 8005d96:	2032      	movs	r0, #50	; 0x32
 8005d98:	f7ff fdac 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x98);
 8005d9c:	2098      	movs	r0, #152	; 0x98
 8005d9e:	f7ff fda9 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x74);			
 8005da2:	2074      	movs	r0, #116	; 0x74
 8005da4:	f7ff fd7e 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x10);	
 8005da8:	2010      	movs	r0, #16
 8005daa:	f7ff fda3 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x85);	
 8005dae:	2085      	movs	r0, #133	; 0x85
 8005db0:	f7ff fda0 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x80);
 8005db4:	2080      	movs	r0, #128	; 0x80
 8005db6:	f7ff fd9d 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00); 
 8005dba:	2000      	movs	r0, #0
 8005dbc:	f7ff fd9a 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00); 
 8005dc0:	2000      	movs	r0, #0
 8005dc2:	f7ff fd97 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x4E);
 8005dc6:	204e      	movs	r0, #78	; 0x4e
 8005dc8:	f7ff fd94 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);					
 8005dcc:	2000      	movs	r0, #0
 8005dce:	f7ff fd91 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	
  LCD_1IN28_SendCommand(0x98);			
 8005dd2:	2098      	movs	r0, #152	; 0x98
 8005dd4:	f7ff fd66 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x3e);
 8005dd8:	203e      	movs	r0, #62	; 0x3e
 8005dda:	f7ff fd8b 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x07);
 8005dde:	2007      	movs	r0, #7
 8005de0:	f7ff fd88 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x35);	
 8005de4:	2035      	movs	r0, #53	; 0x35
 8005de6:	f7ff fd5d 	bl	80058a4 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendCommand(0x21);
 8005dea:	2021      	movs	r0, #33	; 0x21
 8005dec:	f7ff fd5a 	bl	80058a4 <LCD_1IN28_SendCommand>

	LCD_1IN28_SendCommand(0x11);
 8005df0:	2011      	movs	r0, #17
 8005df2:	f7ff fd57 	bl	80058a4 <LCD_1IN28_SendCommand>
	DEV_Delay_ms(120);
 8005df6:	2078      	movs	r0, #120	; 0x78
 8005df8:	f7fb f8e0 	bl	8000fbc <HAL_Delay>
	LCD_1IN28_SendCommand(0x29);
 8005dfc:	2029      	movs	r0, #41	; 0x29
 8005dfe:	f7ff fd51 	bl	80058a4 <LCD_1IN28_SendCommand>
	DEV_Delay_ms(20);
 8005e02:	2014      	movs	r0, #20
 8005e04:	f7fb f8da 	bl	8000fbc <HAL_Delay>
}
 8005e08:	46c0      	nop			; (mov r8, r8)
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
	...

08005e10 <LCD_1IN28_SetAttributes>:
function:	Set the resolution and scanning method of the screen
parameter:
		Scan_dir:   Scan direction
********************************************************************************/
static void LCD_1IN28_SetAttributes(UBYTE Scan_dir)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	0002      	movs	r2, r0
 8005e18:	1dfb      	adds	r3, r7, #7
 8005e1a:	701a      	strb	r2, [r3, #0]
    //Get the screen scan direction
    LCD_1IN28.SCAN_DIR = Scan_dir;
 8005e1c:	4b16      	ldr	r3, [pc, #88]	; (8005e78 <LCD_1IN28_SetAttributes+0x68>)
 8005e1e:	1dfa      	adds	r2, r7, #7
 8005e20:	7812      	ldrb	r2, [r2, #0]
 8005e22:	711a      	strb	r2, [r3, #4]
    UBYTE MemoryAccessReg = 0x08;
 8005e24:	210f      	movs	r1, #15
 8005e26:	187b      	adds	r3, r7, r1
 8005e28:	2208      	movs	r2, #8
 8005e2a:	701a      	strb	r2, [r3, #0]

    //Get GRAM and LCD width and height
    if(Scan_dir == HORIZONTAL) {
 8005e2c:	1dfb      	adds	r3, r7, #7
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d109      	bne.n	8005e48 <LCD_1IN28_SetAttributes+0x38>
        LCD_1IN28.HEIGHT	= LCD_1IN28_HEIGHT;
 8005e34:	4b10      	ldr	r3, [pc, #64]	; (8005e78 <LCD_1IN28_SetAttributes+0x68>)
 8005e36:	22f0      	movs	r2, #240	; 0xf0
 8005e38:	805a      	strh	r2, [r3, #2]
        LCD_1IN28.WIDTH   = LCD_1IN28_WIDTH;
 8005e3a:	4b0f      	ldr	r3, [pc, #60]	; (8005e78 <LCD_1IN28_SetAttributes+0x68>)
 8005e3c:	22f0      	movs	r2, #240	; 0xf0
 8005e3e:	801a      	strh	r2, [r3, #0]
        MemoryAccessReg = 0XC8;
 8005e40:	187b      	adds	r3, r7, r1
 8005e42:	22c8      	movs	r2, #200	; 0xc8
 8005e44:	701a      	strb	r2, [r3, #0]
 8005e46:	e009      	b.n	8005e5c <LCD_1IN28_SetAttributes+0x4c>
    } else {
        LCD_1IN28.HEIGHT	= LCD_1IN28_WIDTH;
 8005e48:	4b0b      	ldr	r3, [pc, #44]	; (8005e78 <LCD_1IN28_SetAttributes+0x68>)
 8005e4a:	22f0      	movs	r2, #240	; 0xf0
 8005e4c:	805a      	strh	r2, [r3, #2]
        LCD_1IN28.WIDTH   = LCD_1IN28_HEIGHT;
 8005e4e:	4b0a      	ldr	r3, [pc, #40]	; (8005e78 <LCD_1IN28_SetAttributes+0x68>)
 8005e50:	22f0      	movs	r2, #240	; 0xf0
 8005e52:	801a      	strh	r2, [r3, #0]
        MemoryAccessReg = 0X68;
 8005e54:	230f      	movs	r3, #15
 8005e56:	18fb      	adds	r3, r7, r3
 8005e58:	2268      	movs	r2, #104	; 0x68
 8005e5a:	701a      	strb	r2, [r3, #0]
    }

    // Set the read / write scan direction of the frame memory
    LCD_1IN28_SendCommand(0x36); //MX, MY, RGB mode
 8005e5c:	2036      	movs	r0, #54	; 0x36
 8005e5e:	f7ff fd21 	bl	80058a4 <LCD_1IN28_SendCommand>
    LCD_1IN28_SendData_8Bit(MemoryAccessReg);	//0x08 set RGB
 8005e62:	230f      	movs	r3, #15
 8005e64:	18fb      	adds	r3, r7, r3
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	0018      	movs	r0, r3
 8005e6a:	f7ff fd43 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
}
 8005e6e:	46c0      	nop			; (mov r8, r8)
 8005e70:	46bd      	mov	sp, r7
 8005e72:	b004      	add	sp, #16
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	46c0      	nop			; (mov r8, r8)
 8005e78:	20000260 	.word	0x20000260

08005e7c <LCD_1IN28_Init>:
function :	Initialize the lcd
parameter:
********************************************************************************/

void LCD_1IN28_Init(UBYTE Scan_dir)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	0002      	movs	r2, r0
 8005e84:	1dfb      	adds	r3, r7, #7
 8005e86:	701a      	strb	r2, [r3, #0]

    //Hardware reset
    LCD_1IN28_Reset();
 8005e88:	f7ff fce6 	bl	8005858 <LCD_1IN28_Reset>

    //Set the resolution and scanning method of the screen
    //Not sure if this is needed
    LCD_1IN28_SetAttributes(Scan_dir);
 8005e8c:	1dfb      	adds	r3, r7, #7
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	0018      	movs	r0, r3
 8005e92:	f7ff ffbd 	bl	8005e10 <LCD_1IN28_SetAttributes>
    
    //Set the initialization register
    LCD_1IN28_InitReg();
 8005e96:	f7ff fd87 	bl	80059a8 <LCD_1IN28_InitReg>

}
 8005e9a:	46c0      	nop			; (mov r8, r8)
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	b002      	add	sp, #8
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <LCD_1IN28_SetWindows>:
		Ystart  :   Y direction Start coordinates
		Xend    :   X direction end coordinates
		Yend    :   Y direction end coordinates
********************************************************************************/
void LCD_1IN28_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 8005ea2:	b5b0      	push	{r4, r5, r7, lr}
 8005ea4:	b082      	sub	sp, #8
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	0005      	movs	r5, r0
 8005eaa:	000c      	movs	r4, r1
 8005eac:	0010      	movs	r0, r2
 8005eae:	0019      	movs	r1, r3
 8005eb0:	1dbb      	adds	r3, r7, #6
 8005eb2:	1c2a      	adds	r2, r5, #0
 8005eb4:	801a      	strh	r2, [r3, #0]
 8005eb6:	1d3b      	adds	r3, r7, #4
 8005eb8:	1c22      	adds	r2, r4, #0
 8005eba:	801a      	strh	r2, [r3, #0]
 8005ebc:	1cbb      	adds	r3, r7, #2
 8005ebe:	1c02      	adds	r2, r0, #0
 8005ec0:	801a      	strh	r2, [r3, #0]
 8005ec2:	003b      	movs	r3, r7
 8005ec4:	1c0a      	adds	r2, r1, #0
 8005ec6:	801a      	strh	r2, [r3, #0]
    //set the X coordinates
    LCD_1IN28_SendCommand(0x2A);
 8005ec8:	202a      	movs	r0, #42	; 0x2a
 8005eca:	f7ff fceb 	bl	80058a4 <LCD_1IN28_SendCommand>
    LCD_1IN28_SendData_8Bit(0x00);
 8005ece:	2000      	movs	r0, #0
 8005ed0:	f7ff fd10 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
    LCD_1IN28_SendData_8Bit(Xstart);
 8005ed4:	1dbb      	adds	r3, r7, #6
 8005ed6:	881b      	ldrh	r3, [r3, #0]
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	0018      	movs	r0, r3
 8005edc:	f7ff fd0a 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	  LCD_1IN28_SendData_8Bit(0x00);
 8005ee0:	2000      	movs	r0, #0
 8005ee2:	f7ff fd07 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
    LCD_1IN28_SendData_8Bit(Xend);
 8005ee6:	1cbb      	adds	r3, r7, #2
 8005ee8:	881b      	ldrh	r3, [r3, #0]
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	0018      	movs	r0, r3
 8005eee:	f7ff fd01 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

    //set the Y coordinates
    LCD_1IN28_SendCommand(0x2B);
 8005ef2:	202b      	movs	r0, #43	; 0x2b
 8005ef4:	f7ff fcd6 	bl	80058a4 <LCD_1IN28_SendCommand>
    LCD_1IN28_SendData_8Bit(0x00);
 8005ef8:	2000      	movs	r0, #0
 8005efa:	f7ff fcfb 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	  LCD_1IN28_SendData_8Bit(Ystart);
 8005efe:	1d3b      	adds	r3, r7, #4
 8005f00:	881b      	ldrh	r3, [r3, #0]
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	0018      	movs	r0, r3
 8005f06:	f7ff fcf5 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
	  LCD_1IN28_SendData_8Bit(0x00);
 8005f0a:	2000      	movs	r0, #0
 8005f0c:	f7ff fcf2 	bl	80058f4 <LCD_1IN28_SendData_8Bit>
    LCD_1IN28_SendData_8Bit(Yend);
 8005f10:	003b      	movs	r3, r7
 8005f12:	881b      	ldrh	r3, [r3, #0]
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	0018      	movs	r0, r3
 8005f18:	f7ff fcec 	bl	80058f4 <LCD_1IN28_SendData_8Bit>

    LCD_1IN28_SendCommand(0X2C);
 8005f1c:	202c      	movs	r0, #44	; 0x2c
 8005f1e:	f7ff fcc1 	bl	80058a4 <LCD_1IN28_SendCommand>
}
 8005f22:	46c0      	nop			; (mov r8, r8)
 8005f24:	46bd      	mov	sp, r7
 8005f26:	b002      	add	sp, #8
 8005f28:	bdb0      	pop	{r4, r5, r7, pc}

08005f2a <LCD_1IN28_Clear>:
/******************************************************************************
function :	Clear screen
parameter:
******************************************************************************/
void LCD_1IN28_Clear(UWORD Color)
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	b084      	sub	sp, #16
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	0002      	movs	r2, r0
 8005f32:	1dbb      	adds	r3, r7, #6
 8005f34:	801a      	strh	r2, [r3, #0]
    UWORD i,j;
    LCD_1IN28_SetWindows(0, 0, LCD_1IN28_WIDTH-1, LCD_1IN28_HEIGHT-1);
 8005f36:	23ef      	movs	r3, #239	; 0xef
 8005f38:	22ef      	movs	r2, #239	; 0xef
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	f7ff ffb0 	bl	8005ea2 <LCD_1IN28_SetWindows>

	for(i = 0; i < LCD_1IN28_WIDTH; i++){
 8005f42:	230e      	movs	r3, #14
 8005f44:	18fb      	adds	r3, r7, r3
 8005f46:	2200      	movs	r2, #0
 8005f48:	801a      	strh	r2, [r3, #0]
 8005f4a:	e01a      	b.n	8005f82 <LCD_1IN28_Clear+0x58>
		for(j = 0; j < LCD_1IN28_HEIGHT; j++){
 8005f4c:	230c      	movs	r3, #12
 8005f4e:	18fb      	adds	r3, r7, r3
 8005f50:	2200      	movs	r2, #0
 8005f52:	801a      	strh	r2, [r3, #0]
 8005f54:	e00a      	b.n	8005f6c <LCD_1IN28_Clear+0x42>
			LCD_1IN28_SendData_16Bit(Color);
 8005f56:	1dbb      	adds	r3, r7, #6
 8005f58:	881b      	ldrh	r3, [r3, #0]
 8005f5a:	0018      	movs	r0, r3
 8005f5c:	f7ff fcf2 	bl	8005944 <LCD_1IN28_SendData_16Bit>
		for(j = 0; j < LCD_1IN28_HEIGHT; j++){
 8005f60:	210c      	movs	r1, #12
 8005f62:	187b      	adds	r3, r7, r1
 8005f64:	881a      	ldrh	r2, [r3, #0]
 8005f66:	187b      	adds	r3, r7, r1
 8005f68:	3201      	adds	r2, #1
 8005f6a:	801a      	strh	r2, [r3, #0]
 8005f6c:	230c      	movs	r3, #12
 8005f6e:	18fb      	adds	r3, r7, r3
 8005f70:	881b      	ldrh	r3, [r3, #0]
 8005f72:	2bef      	cmp	r3, #239	; 0xef
 8005f74:	d9ef      	bls.n	8005f56 <LCD_1IN28_Clear+0x2c>
	for(i = 0; i < LCD_1IN28_WIDTH; i++){
 8005f76:	210e      	movs	r1, #14
 8005f78:	187b      	adds	r3, r7, r1
 8005f7a:	881a      	ldrh	r2, [r3, #0]
 8005f7c:	187b      	adds	r3, r7, r1
 8005f7e:	3201      	adds	r2, #1
 8005f80:	801a      	strh	r2, [r3, #0]
 8005f82:	230e      	movs	r3, #14
 8005f84:	18fb      	adds	r3, r7, r3
 8005f86:	881b      	ldrh	r3, [r3, #0]
 8005f88:	2bef      	cmp	r3, #239	; 0xef
 8005f8a:	d9df      	bls.n	8005f4c <LCD_1IN28_Clear+0x22>
		}
	 }
}
 8005f8c:	46c0      	nop			; (mov r8, r8)
 8005f8e:	46c0      	nop			; (mov r8, r8)
 8005f90:	46bd      	mov	sp, r7
 8005f92:	b004      	add	sp, #16
 8005f94:	bd80      	pop	{r7, pc}

08005f96 <LCD_1IN28_DrawPaint>:
	    X	: 	Set the X coordinate
	    Y	:	Set the Y coordinate
	  Color :	Set the color
******************************************************************************/
void LCD_1IN28_DrawPaint(UWORD x, UWORD y, UWORD Color)
{
 8005f96:	b590      	push	{r4, r7, lr}
 8005f98:	b083      	sub	sp, #12
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	0004      	movs	r4, r0
 8005f9e:	0008      	movs	r0, r1
 8005fa0:	0011      	movs	r1, r2
 8005fa2:	1dbb      	adds	r3, r7, #6
 8005fa4:	1c22      	adds	r2, r4, #0
 8005fa6:	801a      	strh	r2, [r3, #0]
 8005fa8:	1d3b      	adds	r3, r7, #4
 8005faa:	1c02      	adds	r2, r0, #0
 8005fac:	801a      	strh	r2, [r3, #0]
 8005fae:	1cbb      	adds	r3, r7, #2
 8005fb0:	1c0a      	adds	r2, r1, #0
 8005fb2:	801a      	strh	r2, [r3, #0]
	LCD_1IN28_SetWindows(x,y,x,y);
 8005fb4:	1d3b      	adds	r3, r7, #4
 8005fb6:	881c      	ldrh	r4, [r3, #0]
 8005fb8:	1dbb      	adds	r3, r7, #6
 8005fba:	881a      	ldrh	r2, [r3, #0]
 8005fbc:	1d3b      	adds	r3, r7, #4
 8005fbe:	8819      	ldrh	r1, [r3, #0]
 8005fc0:	1dbb      	adds	r3, r7, #6
 8005fc2:	8818      	ldrh	r0, [r3, #0]
 8005fc4:	0023      	movs	r3, r4
 8005fc6:	f7ff ff6c 	bl	8005ea2 <LCD_1IN28_SetWindows>
	LCD_1IN28_SendData_16Bit(Color); 	    
 8005fca:	1cbb      	adds	r3, r7, #2
 8005fcc:	881b      	ldrh	r3, [r3, #0]
 8005fce:	0018      	movs	r0, r3
 8005fd0:	f7ff fcb8 	bl	8005944 <LCD_1IN28_SendData_16Bit>
}
 8005fd4:	46c0      	nop			; (mov r8, r8)
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	b003      	add	sp, #12
 8005fda:	bd90      	pop	{r4, r7, pc}

08005fdc <LCD_1IN28_SetBackLight>:
	Setting backlight
parameter	:
	  value : Range 0~1000   Duty cycle is value/1000	
*******************************************************************************/
void LCD_1IN28_SetBackLight(UWORD Value)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b082      	sub	sp, #8
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	0002      	movs	r2, r0
 8005fe4:	1dbb      	adds	r3, r7, #6
 8005fe6:	801a      	strh	r2, [r3, #0]
	DEV_Set_PWM(Value);
 8005fe8:	4b03      	ldr	r3, [pc, #12]	; (8005ff8 <LCD_1IN28_SetBackLight+0x1c>)
 8005fea:	1dba      	adds	r2, r7, #6
 8005fec:	8812      	ldrh	r2, [r2, #0]
 8005fee:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005ff0:	46c0      	nop			; (mov r8, r8)
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	b002      	add	sp, #8
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	40014400 	.word	0x40014400

08005ffc <memset>:
 8005ffc:	0003      	movs	r3, r0
 8005ffe:	1882      	adds	r2, r0, r2
 8006000:	4293      	cmp	r3, r2
 8006002:	d100      	bne.n	8006006 <memset+0xa>
 8006004:	4770      	bx	lr
 8006006:	7019      	strb	r1, [r3, #0]
 8006008:	3301      	adds	r3, #1
 800600a:	e7f9      	b.n	8006000 <memset+0x4>

0800600c <__libc_init_array>:
 800600c:	b570      	push	{r4, r5, r6, lr}
 800600e:	2600      	movs	r6, #0
 8006010:	4c0c      	ldr	r4, [pc, #48]	; (8006044 <__libc_init_array+0x38>)
 8006012:	4d0d      	ldr	r5, [pc, #52]	; (8006048 <__libc_init_array+0x3c>)
 8006014:	1b64      	subs	r4, r4, r5
 8006016:	10a4      	asrs	r4, r4, #2
 8006018:	42a6      	cmp	r6, r4
 800601a:	d109      	bne.n	8006030 <__libc_init_array+0x24>
 800601c:	2600      	movs	r6, #0
 800601e:	f000 f819 	bl	8006054 <_init>
 8006022:	4c0a      	ldr	r4, [pc, #40]	; (800604c <__libc_init_array+0x40>)
 8006024:	4d0a      	ldr	r5, [pc, #40]	; (8006050 <__libc_init_array+0x44>)
 8006026:	1b64      	subs	r4, r4, r5
 8006028:	10a4      	asrs	r4, r4, #2
 800602a:	42a6      	cmp	r6, r4
 800602c:	d105      	bne.n	800603a <__libc_init_array+0x2e>
 800602e:	bd70      	pop	{r4, r5, r6, pc}
 8006030:	00b3      	lsls	r3, r6, #2
 8006032:	58eb      	ldr	r3, [r5, r3]
 8006034:	4798      	blx	r3
 8006036:	3601      	adds	r6, #1
 8006038:	e7ee      	b.n	8006018 <__libc_init_array+0xc>
 800603a:	00b3      	lsls	r3, r6, #2
 800603c:	58eb      	ldr	r3, [r5, r3]
 800603e:	4798      	blx	r3
 8006040:	3601      	adds	r6, #1
 8006042:	e7f2      	b.n	800602a <__libc_init_array+0x1e>
 8006044:	08006d34 	.word	0x08006d34
 8006048:	08006d34 	.word	0x08006d34
 800604c:	08006d38 	.word	0x08006d38
 8006050:	08006d34 	.word	0x08006d34

08006054 <_init>:
 8006054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006056:	46c0      	nop			; (mov r8, r8)
 8006058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800605a:	bc08      	pop	{r3}
 800605c:	469e      	mov	lr, r3
 800605e:	4770      	bx	lr

08006060 <_fini>:
 8006060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006062:	46c0      	nop			; (mov r8, r8)
 8006064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006066:	bc08      	pop	{r3}
 8006068:	469e      	mov	lr, r3
 800606a:	4770      	bx	lr
