Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bf17e1aacaa24bd8bada1fcb2be429d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 8 for port inB [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:81]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port opcode [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:82]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 8 for port out [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:86]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 8 for port in_0 [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 8 for port out [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:101]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 8 for port in [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:111]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 6 for port out [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:131]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 6 for port in [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:135]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port alu_op [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:140]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v" Line 8. Module counterNbits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/memory32x8_bi.v" Line 7. Module memory32x8_bi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v" Line 15. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v" Line 5. Module bufferNbits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterNbits
Compiling module xil_defaultlib.registerNbits_neg(N=5)
Compiling module xil_defaultlib.muxNbits
Compiling module xil_defaultlib.memory32x8_bi
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.registerNbits_neg
Compiling module xil_defaultlib.muxNbits(N=8)
Compiling module xil_defaultlib.registerNbits
Compiling module xil_defaultlib.bufferNbits
Compiling module xil_defaultlib.registerNbits_neg(N=6)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
