\hypertarget{structxilinx__aix__i2c__timing}{}\section{xilinx\+\_\+aix\+\_\+i2c\+\_\+timing Struct Reference}
\label{structxilinx__aix__i2c__timing}\index{xilinx\_aix\_i2c\_timing@{xilinx\_aix\_i2c\_timing}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_a1e74cc767383dd9a2bbf5722de162a81}\label{structxilinx__aix__i2c__timing_a1e74cc767383dd9a2bbf5722de162a81}} 
uint32\+\_\+t {\bfseries valid\+\_\+mask}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_afc6054d60d11a5454ae83076cb410145}\label{structxilinx__aix__i2c__timing_afc6054d60d11a5454ae83076cb410145}} 
uint32\+\_\+t {\bfseries A\+X\+I\+\_\+\+C\+L\+O\+CK}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_a01011eec18f1ee01aef4cb1f775f1663}\label{structxilinx__aix__i2c__timing_a01011eec18f1ee01aef4cb1f775f1663}} 
uint32\+\_\+t {\bfseries S\+C\+L\+\_\+\+I\+N\+E\+R\+T\+I\+A\+L\+\_\+\+D\+E\+L\+AY}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_a17a5ecc2b85bc04d5fd4c19198703f55}\label{structxilinx__aix__i2c__timing_a17a5ecc2b85bc04d5fd4c19198703f55}} 
uint32\+\_\+t {\bfseries T\+S\+U\+S\+TA}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_a0e4db31c2185e968fe203a9b7e2c3900}\label{structxilinx__aix__i2c__timing_a0e4db31c2185e968fe203a9b7e2c3900}} 
uint32\+\_\+t {\bfseries T\+S\+U\+S\+TO}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_a51349f4be72525e66df692a75c70c279}\label{structxilinx__aix__i2c__timing_a51349f4be72525e66df692a75c70c279}} 
uint32\+\_\+t {\bfseries T\+H\+D\+S\+TA}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_ab5cdce8759ed7d9690d08261046ca254}\label{structxilinx__aix__i2c__timing_ab5cdce8759ed7d9690d08261046ca254}} 
uint32\+\_\+t {\bfseries T\+S\+U\+D\+AT}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_a741267952c279a26469c34f5b4c1af26}\label{structxilinx__aix__i2c__timing_a741267952c279a26469c34f5b4c1af26}} 
uint32\+\_\+t {\bfseries T\+B\+UF}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_a5ef406a05d9916d4f74b6f9a94a61475}\label{structxilinx__aix__i2c__timing_a5ef406a05d9916d4f74b6f9a94a61475}} 
uint32\+\_\+t {\bfseries T\+H\+I\+GH}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_a8265787998714b73bd39156e64438ac5}\label{structxilinx__aix__i2c__timing_a8265787998714b73bd39156e64438ac5}} 
uint32\+\_\+t {\bfseries T\+L\+OW}
\item 
\mbox{\Hypertarget{structxilinx__aix__i2c__timing_ab46c3aada9229fb0696dc428adda14cb}\label{structxilinx__aix__i2c__timing_ab46c3aada9229fb0696dc428adda14cb}} 
uint32\+\_\+t {\bfseries T\+H\+D\+D\+AT}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cpukit/include/dev/i2c/xilinx-\/axi-\/i2c.\+h\end{DoxyCompactItemize}
