INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA tech/zynq_test/1-zynq_experiment/1-FPGA Design Flow using Vivado/2016_2_zynq_sources/lab1/lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA tech/zynq_test/1-zynq_experiment/1-FPGA Design Flow using Vivado/2016_2_zynq_sources/lab1/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lmh/zynq_experiment_1/zynq_experiment_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
