INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yy/Downloads/Zhou_337564/FSM Verilog with 2 always blocks/FSM Verilog with 2 always blocks.srcs/sources_1/new/preamble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preamble
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yy/Downloads/Zhou_337564/FSM Verilog with 2 always blocks/FSM Verilog with 2 always blocks.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_preamble_simple
