\hypertarget{structMPU__Type}{}\section{M\+P\+U\+\_\+\+Type Struct Reference}
\label{structMPU__Type}\index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}


{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{LPC17xx_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structMPU__Type_a6ae8a8c3a4909ae41447168d793608f7}{T\+Y\+PE}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_aab33593671948b93b1c0908d78779328}{C\+T\+RL}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_afd8de96a5d574c3953e2106e782f9833}{R\+NR}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_a3f2e2448a77aadacd9f394f6c4c708d9}{R\+B\+AR}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_adc65d266d15ce9ba57b3d127e8267f03}{R\+A\+SR}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_a4dbcffa0a71c31e521b645b34b40e639}{R\+B\+A\+R\+\_\+\+A1}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_a94222f9a8637b5329016e18f08af7185}{R\+A\+S\+R\+\_\+\+A1}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_a8703a00626dba046b841c0db6c78c395}{R\+B\+A\+R\+\_\+\+A2}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_a0aac7727a6225c6aa00627c36d51d014}{R\+A\+S\+R\+\_\+\+A2}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_a9fda17c37b85ef317c7c8688ff8c5804}{R\+B\+A\+R\+\_\+\+A3}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structMPU__Type_aced0b908173b9a4bae4f59452f0cdb0d}{R\+A\+S\+R\+\_\+\+A3}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+T\+RL}{CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+C\+T\+RL}\hypertarget{structMPU__Type_aab33593671948b93b1c0908d78779328}{}\label{structMPU__Type_aab33593671948b93b1c0908d78779328}
Offset\+: 0x04 M\+PU Control Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+A\+SR@{R\+A\+SR}}
\index{R\+A\+SR@{R\+A\+SR}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+A\+SR}{RASR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+A\+SR}\hypertarget{structMPU__Type_adc65d266d15ce9ba57b3d127e8267f03}{}\label{structMPU__Type_adc65d266d15ce9ba57b3d127e8267f03}
Offset\+: 0x10 M\+PU Region Attribute and Size Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+A\+S\+R\+\_\+\+A1@{R\+A\+S\+R\+\_\+\+A1}}
\index{R\+A\+S\+R\+\_\+\+A1@{R\+A\+S\+R\+\_\+\+A1}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+A\+S\+R\+\_\+\+A1}{RASR_A1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+A\+S\+R\+\_\+\+A1}\hypertarget{structMPU__Type_a94222f9a8637b5329016e18f08af7185}{}\label{structMPU__Type_a94222f9a8637b5329016e18f08af7185}
Offset\+: 0x18 M\+PU Alias 1 Region Attribute and Size Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+A\+S\+R\+\_\+\+A2@{R\+A\+S\+R\+\_\+\+A2}}
\index{R\+A\+S\+R\+\_\+\+A2@{R\+A\+S\+R\+\_\+\+A2}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+A\+S\+R\+\_\+\+A2}{RASR_A2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+A\+S\+R\+\_\+\+A2}\hypertarget{structMPU__Type_a0aac7727a6225c6aa00627c36d51d014}{}\label{structMPU__Type_a0aac7727a6225c6aa00627c36d51d014}
Offset\+: 0x20 M\+PU Alias 2 Region Attribute and Size Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+A\+S\+R\+\_\+\+A3@{R\+A\+S\+R\+\_\+\+A3}}
\index{R\+A\+S\+R\+\_\+\+A3@{R\+A\+S\+R\+\_\+\+A3}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+A\+S\+R\+\_\+\+A3}{RASR_A3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+A\+S\+R\+\_\+\+A3}\hypertarget{structMPU__Type_aced0b908173b9a4bae4f59452f0cdb0d}{}\label{structMPU__Type_aced0b908173b9a4bae4f59452f0cdb0d}
Offset\+: 0x28 M\+PU Alias 3 Region Attribute and Size Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+B\+AR@{R\+B\+AR}}
\index{R\+B\+AR@{R\+B\+AR}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+B\+AR}{RBAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+B\+AR}\hypertarget{structMPU__Type_a3f2e2448a77aadacd9f394f6c4c708d9}{}\label{structMPU__Type_a3f2e2448a77aadacd9f394f6c4c708d9}
Offset\+: 0x0C M\+PU Region Base Address Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+B\+A\+R\+\_\+\+A1@{R\+B\+A\+R\+\_\+\+A1}}
\index{R\+B\+A\+R\+\_\+\+A1@{R\+B\+A\+R\+\_\+\+A1}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+B\+A\+R\+\_\+\+A1}{RBAR_A1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+B\+A\+R\+\_\+\+A1}\hypertarget{structMPU__Type_a4dbcffa0a71c31e521b645b34b40e639}{}\label{structMPU__Type_a4dbcffa0a71c31e521b645b34b40e639}
Offset\+: 0x14 M\+PU Alias 1 Region Base Address Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+B\+A\+R\+\_\+\+A2@{R\+B\+A\+R\+\_\+\+A2}}
\index{R\+B\+A\+R\+\_\+\+A2@{R\+B\+A\+R\+\_\+\+A2}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+B\+A\+R\+\_\+\+A2}{RBAR_A2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+B\+A\+R\+\_\+\+A2}\hypertarget{structMPU__Type_a8703a00626dba046b841c0db6c78c395}{}\label{structMPU__Type_a8703a00626dba046b841c0db6c78c395}
Offset\+: 0x1C M\+PU Alias 2 Region Base Address Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+B\+A\+R\+\_\+\+A3@{R\+B\+A\+R\+\_\+\+A3}}
\index{R\+B\+A\+R\+\_\+\+A3@{R\+B\+A\+R\+\_\+\+A3}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+B\+A\+R\+\_\+\+A3}{RBAR_A3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+B\+A\+R\+\_\+\+A3}\hypertarget{structMPU__Type_a9fda17c37b85ef317c7c8688ff8c5804}{}\label{structMPU__Type_a9fda17c37b85ef317c7c8688ff8c5804}
Offset\+: 0x24 M\+PU Alias 3 Region Base Address Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!R\+NR@{R\+NR}}
\index{R\+NR@{R\+NR}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+NR}{RNR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+R\+NR}\hypertarget{structMPU__Type_afd8de96a5d574c3953e2106e782f9833}{}\label{structMPU__Type_afd8de96a5d574c3953e2106e782f9833}
Offset\+: 0x08 M\+PU Region R\+N\+Rber Register \index{M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}!T\+Y\+PE@{T\+Y\+PE}}
\index{T\+Y\+PE@{T\+Y\+PE}!M\+P\+U\+\_\+\+Type@{M\+P\+U\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+Y\+PE}{TYPE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t M\+P\+U\+\_\+\+Type\+::\+T\+Y\+PE}\hypertarget{structMPU__Type_a6ae8a8c3a4909ae41447168d793608f7}{}\label{structMPU__Type_a6ae8a8c3a4909ae41447168d793608f7}
Offset\+: 0x00 M\+PU Type Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/var/www/html/\+S\+J\+S\+U-\/\+D\+E\+V-\/\+Linux/firmware/default/lib/\+L0\+\_\+\+Low\+Level/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\end{DoxyCompactItemize}
