{"vcs1":{"timestamp_begin":1682301982.525564461, "rt":0.91, "ut":0.27, "st":0.12}}
{"vcselab":{"timestamp_begin":1682301983.466850133, "rt":1.29, "ut":0.23, "st":0.26}}
{"link":{"timestamp_begin":1682301984.786148606, "rt":1.82, "ut":0.07, "st":1.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682301982.216142763}
{"VCS_COMP_START_TIME": 1682301982.216142763}
{"VCS_COMP_END_TIME": 1682306054.913116117}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339936}}
{"stitch_vcselab": {"peak_mem": 238988}}
