--
-- Definition of a single port ROM for KCPSM program defined by 2028_s3kit_example1.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2028_s3kit_example1.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2028_s3kit_example1.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2028_s3kit_example1.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "00A80000009800000088000000800000C0010000810100000108000001010000";
attribute INIT_01 of ram_256_x_16 : label is  "000000005C1600005C1700005C18000000FF0000020300008F01000000B80000";
attribute INIT_02 of ram_256_x_16 : label is  "00040000010B00000108000000800000010400004029000080200000C0200000";
attribute INIT_03 of ram_256_x_16 : label is  "0088000001040000503700000180000080010000503F00005039000000880000";
attribute INIT_04 of ram_256_x_16 : label is  "5048000001980000010400004050000080100000C01000000000000001100000";
attribute INIT_05 of ram_256_x_16 : label is  "0104000050590000019000008001000050610000505B00000098000060A80000";
attribute INIT_06 of ram_256_x_16 : label is  "01A80000010400004072000080100000C0100000000000000120000000980000";
attribute INIT_07 of ram_256_x_16 : label is  "507B000001A000008001000050830000507D000000A8000060A80000506A0000";
attribute INIT_08 of ram_256_x_16 : label is  "509600005093000000B0000000040000010B00000130000000A8000001040000";
attribute INIT_09 of ram_256_x_16 : label is  "8001000050A4000050A1000000B8000060A800005091000001A8000080010000";
attribute INIT_0A of ram_256_x_16 : label is  "58B100005000000001010000000000004013000060A80000509F000001B00000";
attribute INIT_0B of ram_256_x_16 : label is  "005000002040000020400000202000002020000040B200005000000001400000";
attribute INIT_0C of ram_256_x_16 : label is  "2020000054CC000000FF000054CB000060F900000053000054CB000060F90000";
attribute INIT_0D of ram_256_x_16 : label is  "60F90000004900005415000060F9000000460000204000002040000020200000";
attribute INIT_0E of ram_256_x_16 : label is  "C2010000C30100000218000040E5000050EA0000000800000400000054150000";
attribute INIT_0F of ram_256_x_16 : label is  "017000004000000050F900000001000040E40000C001000000000000C1010000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"00A80000009800000088000000800000C0010000810100000108000001010000",
               INIT_01 => X"000000005C1600005C1700005C18000000FF0000020300008F01000000B80000",
               INIT_02 => X"00040000010B00000108000000800000010400004029000080200000C0200000",
               INIT_03 => X"0088000001040000503700000180000080010000503F00005039000000880000",
               INIT_04 => X"5048000001980000010400004050000080100000C01000000000000001100000",
               INIT_05 => X"0104000050590000019000008001000050610000505B00000098000060A80000",
               INIT_06 => X"01A80000010400004072000080100000C0100000000000000120000000980000",
               INIT_07 => X"507B000001A000008001000050830000507D000000A8000060A80000506A0000",
               INIT_08 => X"509600005093000000B0000000040000010B00000130000000A8000001040000",
               INIT_09 => X"8001000050A4000050A1000000B8000060A800005091000001A8000080010000",
               INIT_0A => X"58B100005000000001010000000000004013000060A80000509F000001B00000",
               INIT_0B => X"005000002040000020400000202000002020000040B200005000000001400000",
               INIT_0C => X"2020000054CC000000FF000054CB000060F900000053000054CB000060F90000",
               INIT_0D => X"60F90000004900005415000060F9000000460000204000002040000020200000",
               INIT_0E => X"C2010000C30100000218000040E5000050EA0000000800000400000054150000",
               INIT_0F => X"017000004000000050F900000001000040E40000C001000000000000C1010000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2028_s3kit_example1.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

