;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2020-06-25 23:59:23
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x2D2D0000  	11565
0x0008	0x2D250000  	11557
0x000C	0x2D250000  	11557
0x0010	0x2D250000  	11557
0x0014	0x2D250000  	11557
0x0018	0x2D250000  	11557
0x001C	0x2D250000  	11557
0x0020	0x2D250000  	11557
0x0024	0x2D250000  	11557
0x0028	0x2D250000  	11557
0x002C	0x2D250000  	11557
0x0030	0x2D250000  	11557
0x0034	0x2D250000  	11557
0x0038	0x2D250000  	11557
0x003C	0x2D250000  	11557
0x0040	0x2D250000  	11557
0x0044	0x2D250000  	11557
0x0048	0x2D250000  	11557
0x004C	0x2D250000  	11557
0x0050	0x2D250000  	11557
0x0054	0x2D250000  	11557
0x0058	0x2C490000  	11337
0x005C	0x2D250000  	11557
0x0060	0x2D250000  	11557
0x0064	0x2D250000  	11557
0x0068	0x2D250000  	11557
0x006C	0x2D250000  	11557
0x0070	0x2D250000  	11557
0x0074	0x2D250000  	11557
0x0078	0x2D250000  	11557
0x007C	0x2D250000  	11557
0x0080	0x2D250000  	11557
0x0084	0x2D250000  	11557
0x0088	0x2D250000  	11557
0x008C	0x2D250000  	11557
0x0090	0x2D250000  	11557
0x0094	0x2D250000  	11557
0x0098	0x2D250000  	11557
0x009C	0x2D250000  	11557
0x00A0	0x2D250000  	11557
0x00A4	0x2D250000  	11557
0x00A8	0x2D250000  	11557
0x00AC	0x2D250000  	11557
0x00B0	0x2D250000  	11557
0x00B4	0x2D250000  	11557
0x00B8	0x2D250000  	11557
0x00BC	0x2D250000  	11557
0x00C0	0x2D250000  	11557
0x00C4	0x2D250000  	11557
0x00C8	0x2D250000  	11557
0x00CC	0x2D250000  	11557
0x00D0	0x2D250000  	11557
0x00D4	0x2C7D0000  	11389
0x00D8	0x2D250000  	11557
0x00DC	0x2D250000  	11557
0x00E0	0x2D250000  	11557
0x00E4	0x2D250000  	11557
0x00E8	0x2D250000  	11557
0x00EC	0x2D250000  	11557
0x00F0	0x2D250000  	11557
0x00F4	0x2D250000  	11557
0x00F8	0x2D250000  	11557
0x00FC	0x2D250000  	11557
0x0100	0x2D250000  	11557
0x0104	0x2D250000  	11557
0x0108	0x2D250000  	11557
0x010C	0x2D250000  	11557
0x0110	0x2D250000  	11557
0x0114	0x2D250000  	11557
0x0118	0x2D250000  	11557
0x011C	0x2D250000  	11557
0x0120	0x2D250000  	11557
0x0124	0x2D250000  	11557
0x0128	0x2D250000  	11557
0x012C	0x2D250000  	11557
0x0130	0x2D250000  	11557
0x0134	0x2D250000  	11557
0x0138	0x2D250000  	11557
0x013C	0x2D250000  	11557
0x0140	0x2D250000  	11557
0x0144	0x2D250000  	11557
0x0148	0x2D250000  	11557
0x014C	0x2D250000  	11557
0x0150	0x2D250000  	11557
0x0154	0x2D250000  	11557
0x0158	0x2D250000  	11557
0x015C	0x2D250000  	11557
0x0160	0x2D250000  	11557
0x0164	0x2D250000  	11557
0x0168	0x2D250000  	11557
0x016C	0x2D250000  	11557
0x0170	0x2D250000  	11557
0x0174	0x2D250000  	11557
0x0178	0x2D250000  	11557
0x017C	0x2D250000  	11557
0x0180	0x2D250000  	11557
0x0184	0x2D250000  	11557
; end of ____SysVT
_main:
0x2D2C	0xB081    SUB	SP, SP, #4
0x2D2E	0xF000F835  BL	11676
0x2D32	0xF7FFFF73  BL	11292
0x2D36	0xF000FE1D  BL	14708
0x2D3A	0xF000F9DF  BL	12540
0x2D3E	0xF000FDD9  BL	14580
0x2D42	0xF7FFFDBD  BL	_vUARTTxInit+0
0x2D46	0xF7FFFE1F  BL	_vUARTRxInit+0
0x2D4A	0x237F    MOVS	R3, #127
0x2D4C	0x2205    MOVS	R2, #5
0x2D4E	0x2105    MOVS	R1, #5
0x2D50	0x2005    MOVS	R0, #5
0x2D52	0xF7FFFE39  BL	_ucRF4463Setup+0
0x2D56	0xF7FFFDC7  BL	_vUART1ResetRxBuffer+0
0x2D5A	0x2200    MOVS	R2, #0
0x2D5C	0xB252    SXTB	R2, R2
0x2D5E	0x490D    LDR	R1, [PC, #52]
0x2D60	0x480D    LDR	R0, [PC, #52]
0x2D62	0xB404    PUSH	(R2)
0x2D64	0xB402    PUSH	(R1)
0x2D66	0xB401    PUSH	(R0)
0x2D68	0xF7FFFDE4  BL	_PrintOut+0
0x2D6C	0xB003    ADD	SP, SP, #12
L_main120:
0x2D6E	0xF7FFFDD9  BL	_ucRF4463GetIRQFlag+0
0x2D72	0x2801    CMP	R0, #1
0x2D74	0xD103    BNE	L_main122
0x2D76	0xF7FFFF15  BL	_vRF4463MesageHandler+0
0x2D7A	0xF7FFFE1B  BL	_vRF4463ResetIRQFlag+0
L_main122:
0x2D7E	0xF7FFFD69  BL	_ucUART1MessageReady+0
0x2D82	0x2801    CMP	R0, #1
0x2D84	0xD103    BNE	L_main123
0x2D86	0xF7FFFD43  BL	_vUART1MessageHandler+0
0x2D8A	0xF7FFFD91  BL	_vUART1ResetIRQFlag+0
L_main123:
0x2D8E	0xE7EE    B	L_main120
L_end_main:
L__main_end_loop:
0x2D90	0xE7FE    B	L__main_end_loop
0x2D92	0xBF00    NOP
0x2D94	0x38320000  	?lstr_22_main+0
0x2D98	0x0A850000  	_vDebugPrint+0
; end of _main
_vUARTTxInit:
0x28C0	0xB081    SUB	SP, SP, #4
0x28C2	0xF8CDE000  STR	LR, [SP, #0]
0x28C6	0x2001    MOVS	R0, #1
0x28C8	0xB401    PUSH	(R0)
0x28CA	0xF2400300  MOVW	R3, #0
0x28CE	0xF2400200  MOVW	R2, #0
0x28D2	0xF2400100  MOVW	R1, #0
0x28D6	0xF44F30E1  MOV	R0, #115200
0x28DA	0xF7FEFAA5  BL	_vUART1_Init_Advanced+0
0x28DE	0xB001    ADD	SP, SP, #4
L_end_vUARTTxInit:
0x28E0	0xF8DDE000  LDR	LR, [SP, #0]
0x28E4	0xB001    ADD	SP, SP, #4
0x28E6	0x4770    BX	LR
; end of _vUARTTxInit
_vUART1_Init_Advanced:
; uiStopBits start address is: 12 (R3)
; uiParity start address is: 8 (R2)
; uiDataBits start address is: 4 (R1)
; ulBaudRate start address is: 0 (R0)
0x0E28	0xB081    SUB	SP, SP, #4
0x0E2A	0x4606    MOV	R6, R0
; uiStopBits end address is: 12 (R3)
; uiParity end address is: 8 (R2)
; uiDataBits end address is: 4 (R1)
; ulBaudRate end address is: 0 (R0)
; ulBaudRate start address is: 24 (R6)
; uiDataBits start address is: 4 (R1)
; uiParity start address is: 8 (R2)
; uiStopBits start address is: 12 (R3)
; ucTerminalMap start address is: 0 (R0)
0x0E2C	0xF89D0004  LDRB	R0, [SP, #4]
0x0E30	0x2501    MOVS	R5, #1
0x0E32	0xB26D    SXTB	R5, R5
0x0E34	0x4C58    LDR	R4, [PC, #352]
0x0E36	0x6025    STR	R5, [R4, #0]
0x0E38	0x4C58    LDR	R4, [PC, #352]
0x0E3A	0x6025    STR	R5, [R4, #0]
0x0E3C	0x4C58    LDR	R4, [PC, #352]
0x0E3E	0x6025    STR	R5, [R4, #0]
0x0E40	0xF5B63FE1  CMP	R6, #115200
0x0E44	0xD10C    BNE	L_vUART1_Init_Advanced82
; ulBaudRate end address is: 24 (R6)
0x0E46	0x2609    MOVS	R6, #9
0x0E48	0x4D56    LDR	R5, [PC, #344]
0x0E4A	0x782C    LDRB	R4, [R5, #0]
0x0E4C	0xF3660403  BFI	R4, R6, #0, #4
0x0E50	0x702C    STRB	R4, [R5, #0]
0x0E52	0x262D    MOVS	R6, #45
0x0E54	0x4D53    LDR	R5, [PC, #332]
0x0E56	0x882C    LDRH	R4, [R5, #0]
0x0E58	0xF366140F  BFI	R4, R6, #4, #12
0x0E5C	0x802C    STRH	R4, [R5, #0]
0x0E5E	0xE00E    B	L_vUART1_Init_Advanced83
L_vUART1_Init_Advanced82:
; ulBaudRate start address is: 24 (R6)
0x0E60	0xF5B62F61  CMP	R6, #921600
0x0E64	0xD10B    BNE	L_vUART1_Init_Advanced84
; ulBaudRate end address is: 24 (R6)
0x0E66	0x260B    MOVS	R6, #11
0x0E68	0x4D4E    LDR	R5, [PC, #312]
0x0E6A	0x782C    LDRB	R4, [R5, #0]
0x0E6C	0xF3660403  BFI	R4, R6, #0, #4
0x0E70	0x702C    STRB	R4, [R5, #0]
0x0E72	0x2605    MOVS	R6, #5
0x0E74	0x4D4B    LDR	R5, [PC, #300]
0x0E76	0x882C    LDRH	R4, [R5, #0]
0x0E78	0xF366140F  BFI	R4, R6, #4, #12
0x0E7C	0x802C    STRH	R4, [R5, #0]
L_vUART1_Init_Advanced84:
L_vUART1_Init_Advanced83:
0x0E7E	0xEA420501  ORR	R5, R2, R1, LSL #0
0x0E82	0xB2AD    UXTH	R5, R5
; uiDataBits end address is: 4 (R1)
; uiParity end address is: 8 (R2)
0x0E84	0x4C48    LDR	R4, [PC, #288]
0x0E86	0x6824    LDR	R4, [R4, #0]
0x0E88	0xEA440505  ORR	R5, R4, R5, LSL #0
0x0E8C	0x4C46    LDR	R4, [PC, #280]
0x0E8E	0x6025    STR	R5, [R4, #0]
0x0E90	0x4C46    LDR	R4, [PC, #280]
0x0E92	0x6824    LDR	R4, [R4, #0]
0x0E94	0xEA440503  ORR	R5, R4, R3, LSL #0
; uiStopBits end address is: 12 (R3)
0x0E98	0x4C44    LDR	R4, [PC, #272]
0x0E9A	0x6025    STR	R5, [R4, #0]
0x0E9C	0xE075    B	L_vUART1_Init_Advanced85
; ucTerminalMap end address is: 0 (R0)
L_vUART1_Init_Advanced87:
0x0E9E	0x2501    MOVS	R5, #1
0x0EA0	0xB26D    SXTB	R5, R5
0x0EA2	0x4C43    LDR	R4, [PC, #268]
0x0EA4	0x6025    STR	R5, [R4, #0]
0x0EA6	0x2602    MOVS	R6, #2
0x0EA8	0x4D42    LDR	R5, [PC, #264]
0x0EAA	0x682C    LDR	R4, [R5, #0]
0x0EAC	0xF3665415  BFI	R4, R6, #20, #2
0x0EB0	0x602C    STR	R4, [R5, #0]
0x0EB2	0x2700    MOVS	R7, #0
0x0EB4	0xB27F    SXTB	R7, R7
0x0EB6	0x4C40    LDR	R4, [PC, #256]
0x0EB8	0x6027    STR	R7, [R4, #0]
0x0EBA	0x2603    MOVS	R6, #3
0x0EBC	0x4D3F    LDR	R5, [PC, #252]
0x0EBE	0x682C    LDR	R4, [R5, #0]
0x0EC0	0xF3665415  BFI	R4, R6, #20, #2
0x0EC4	0x602C    STR	R4, [R5, #0]
0x0EC6	0x2600    MOVS	R6, #0
0x0EC8	0x4D3D    LDR	R5, [PC, #244]
0x0ECA	0x682C    LDR	R4, [R5, #0]
0x0ECC	0xF3665415  BFI	R4, R6, #20, #2
0x0ED0	0x602C    STR	R4, [R5, #0]
0x0ED2	0x2607    MOVS	R6, #7
0x0ED4	0x4D3B    LDR	R5, [PC, #236]
0x0ED6	0x882C    LDRH	R4, [R5, #0]
0x0ED8	0xF366240B  BFI	R4, R6, #8, #4
0x0EDC	0x802C    STRH	R4, [R5, #0]
0x0EDE	0x2602    MOVS	R6, #2
0x0EE0	0x4D34    LDR	R5, [PC, #208]
0x0EE2	0x682C    LDR	R4, [R5, #0]
0x0EE4	0xF3664493  BFI	R4, R6, #18, #2
0x0EE8	0x602C    STR	R4, [R5, #0]
0x0EEA	0x4C37    LDR	R4, [PC, #220]
0x0EEC	0x6027    STR	R7, [R4, #0]
0x0EEE	0x2603    MOVS	R6, #3
0x0EF0	0x4D32    LDR	R5, [PC, #200]
0x0EF2	0x682C    LDR	R4, [R5, #0]
0x0EF4	0xF3664493  BFI	R4, R6, #18, #2
0x0EF8	0x602C    STR	R4, [R5, #0]
0x0EFA	0x2600    MOVS	R6, #0
0x0EFC	0x4D30    LDR	R5, [PC, #192]
0x0EFE	0x682C    LDR	R4, [R5, #0]
0x0F00	0xF3664493  BFI	R4, R6, #18, #2
0x0F04	0x602C    STR	R4, [R5, #0]
0x0F06	0x2607    MOVS	R6, #7
0x0F08	0x4D2E    LDR	R5, [PC, #184]
0x0F0A	0x782C    LDRB	R4, [R5, #0]
0x0F0C	0xF3661407  BFI	R4, R6, #4, #4
0x0F10	0x702C    STRB	R4, [R5, #0]
0x0F12	0xE03F    B	L_vUART1_Init_Advanced86
L_vUART1_Init_Advanced88:
0x0F14	0x2501    MOVS	R5, #1
0x0F16	0xB26D    SXTB	R5, R5
0x0F18	0x4C2C    LDR	R4, [PC, #176]
0x0F1A	0x6025    STR	R5, [R4, #0]
0x0F1C	0x2602    MOVS	R6, #2
0x0F1E	0x4D2C    LDR	R5, [PC, #176]
0x0F20	0x882C    LDRH	R4, [R5, #0]
0x0F22	0xF366340D  BFI	R4, R6, #12, #2
0x0F26	0x802C    STRH	R4, [R5, #0]
0x0F28	0x2700    MOVS	R7, #0
0x0F2A	0xB27F    SXTB	R7, R7
0x0F2C	0x4C29    LDR	R4, [PC, #164]
0x0F2E	0x6027    STR	R7, [R4, #0]
0x0F30	0x2603    MOVS	R6, #3
0x0F32	0x4D29    LDR	R5, [PC, #164]
0x0F34	0x882C    LDRH	R4, [R5, #0]
0x0F36	0xF366340D  BFI	R4, R6, #12, #2
0x0F3A	0x802C    STRH	R4, [R5, #0]
0x0F3C	0x2600    MOVS	R6, #0
0x0F3E	0x4D27    LDR	R5, [PC, #156]
0x0F40	0x882C    LDRH	R4, [R5, #0]
0x0F42	0xF366340D  BFI	R4, R6, #12, #2
0x0F46	0x802C    STRH	R4, [R5, #0]
0x0F48	0x2607    MOVS	R6, #7
0x0F4A	0x4D25    LDR	R5, [PC, #148]
0x0F4C	0x682C    LDR	R4, [R5, #0]
0x0F4E	0xF366641B  BFI	R4, R6, #24, #4
0x0F52	0x602C    STR	R4, [R5, #0]
0x0F54	0x2602    MOVS	R6, #2
0x0F56	0x4D1E    LDR	R5, [PC, #120]
0x0F58	0x882C    LDRH	R4, [R5, #0]
0x0F5A	0xF366348F  BFI	R4, R6, #14, #2
0x0F5E	0x802C    STRH	R4, [R5, #0]
0x0F60	0x4C20    LDR	R4, [PC, #128]
0x0F62	0x6027    STR	R7, [R4, #0]
0x0F64	0x2603    MOVS	R6, #3
0x0F66	0x4D1C    LDR	R5, [PC, #112]
0x0F68	0x882C    LDRH	R4, [R5, #0]
0x0F6A	0xF366348F  BFI	R4, R6, #14, #2
0x0F6E	0x802C    STRH	R4, [R5, #0]
0x0F70	0x2600    MOVS	R6, #0
0x0F72	0x4D1A    LDR	R5, [PC, #104]
0x0F74	0x882C    LDRH	R4, [R5, #0]
0x0F76	0xF366348F  BFI	R4, R6, #14, #2
0x0F7A	0x802C    STRH	R4, [R5, #0]
0x0F7C	0x2607    MOVS	R6, #7
0x0F7E	0x4D18    LDR	R5, [PC, #96]
0x0F80	0x682C    LDR	R4, [R5, #0]
0x0F82	0xF366741F  BFI	R4, R6, #28, #4
0x0F86	0x602C    STR	R4, [R5, #0]
0x0F88	0xE004    B	L_vUART1_Init_Advanced86
L_vUART1_Init_Advanced85:
; ucTerminalMap start address is: 0 (R0)
0x0F8A	0x2800    CMP	R0, #0
0x0F8C	0xF43FAF87  BEQ	L_vUART1_Init_Advanced87
0x0F90	0x2801    CMP	R0, #1
0x0F92	0xD0BF    BEQ	L_vUART1_Init_Advanced88
; ucTerminalMap end address is: 0 (R0)
L_vUART1_Init_Advanced86:
L_end_vUART1_Init_Advanced:
0x0F94	0xB001    ADD	SP, SP, #4
0x0F96	0x4770    BX	LR
0x0F98	0x08904247  	RCC_APB2ENRbits+0
0x0F9C	0x018C4222  	USART1_CR1bits+0
0x0FA0	0x01B44222  	USART1_CR1bits+0
0x0FA4	0x10084001  	USART1_BRRbits+0
0x0FA8	0x100C4001  	USART1_CR1+0
0x0FAC	0x10104001  	USART1_CR2+0
0x0FB0	0x06004247  	RCC_AHB1ENRbits+0
0x0FB4	0x00004002  	GPIOA_MODERbits+0
0x0FB8	0x00A84240  	GPIOA_OTYPERbits+0
0x0FBC	0x00084002  	GPIOA_OSPEEDRbits+0
0x0FC0	0x000C4002  	GPIOA_PUPDRbits+0
0x0FC4	0x00244002  	GPIOA_AFRHbits+0
0x0FC8	0x00A44240  	GPIOA_OTYPERbits+0
0x0FCC	0x06044247  	RCC_AHB1ENRbits+0
0x0FD0	0x04004002  	GPIOB_MODERbits+0
0x0FD4	0x80984240  	GPIOB_OTYPERbits+0
0x0FD8	0x04084002  	GPIOB_OSPEEDRbits+0
0x0FDC	0x040C4002  	GPIOB_PUPDRbits+0
0x0FE0	0x04204002  	GPIOB_AFRLbits+0
0x0FE4	0x809C4240  	GPIOB_OTYPERbits+0
; end of _vUART1_Init_Advanced
_vUARTRxInit:
0x2988	0xB081    SUB	SP, SP, #4
0x298A	0xF8CDE000  STR	LR, [SP, #0]
0x298E	0x2101    MOVS	R1, #1
0x2990	0xB249    SXTB	R1, R1
0x2992	0x4806    LDR	R0, [PC, #24]
0x2994	0x6001    STR	R1, [R0, #0]
0x2996	0x4806    LDR	R0, [PC, #24]
0x2998	0x6001    STR	R1, [R0, #0]
0x299A	0xF2400035  MOVW	R0, #53
0x299E	0xF7FEFB85  BL	_NVIC_IntEnable+0
L_end_vUARTRxInit:
0x29A2	0xF8DDE000  LDR	LR, [SP, #0]
0x29A6	0xB001    ADD	SP, SP, #4
0x29A8	0x4770    BX	LR
0x29AA	0xBF00    NOP
0x29AC	0x01884222  	USART1_CR1bits+0
0x29B0	0x01944222  	USART1_CR1bits+0
; end of _vUARTRxInit
_NVIC_IntEnable:
; ivt start address is: 0 (R0)
0x10AC	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
0x10AE	0x2804    CMP	R0, #4
0x10B0	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
0x10B2	0x4919    LDR	R1, [PC, #100]
0x10B4	0x6809    LDR	R1, [R1, #0]
0x10B6	0xF4413280  ORR	R2, R1, #65536
0x10BA	0x4917    LDR	R1, [PC, #92]
0x10BC	0x600A    STR	R2, [R1, #0]
0x10BE	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
; ivt start address is: 0 (R0)
0x10C0	0x2805    CMP	R0, #5
0x10C2	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
0x10C4	0x4914    LDR	R1, [PC, #80]
0x10C6	0x6809    LDR	R1, [R1, #0]
0x10C8	0xF4413200  ORR	R2, R1, #131072
0x10CC	0x4912    LDR	R1, [PC, #72]
0x10CE	0x600A    STR	R2, [R1, #0]
0x10D0	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
; ivt start address is: 0 (R0)
0x10D2	0x2806    CMP	R0, #6
0x10D4	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
0x10D6	0x4910    LDR	R1, [PC, #64]
0x10D8	0x6809    LDR	R1, [R1, #0]
0x10DA	0xF4412280  ORR	R2, R1, #262144
0x10DE	0x490E    LDR	R1, [PC, #56]
0x10E0	0x600A    STR	R2, [R1, #0]
0x10E2	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
; ivt start address is: 0 (R0)
0x10E4	0x280F    CMP	R0, #15
0x10E6	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
0x10E8	0x490C    LDR	R1, [PC, #48]
0x10EA	0x6809    LDR	R1, [R1, #0]
0x10EC	0xF0410202  ORR	R2, R1, #2
0x10F0	0x490A    LDR	R1, [PC, #40]
0x10F2	0x600A    STR	R2, [R1, #0]
0x10F4	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
; ivt start address is: 0 (R0)
0x10F6	0x2810    CMP	R0, #16
0x10F8	0xD30B    BCC	L_NVIC_IntEnable14
0x10FA	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x10FE	0x0961    LSRS	R1, R4, #5
0x1100	0x008A    LSLS	R2, R1, #2
0x1102	0x4907    LDR	R1, [PC, #28]
0x1104	0x188B    ADDS	R3, R1, R2
0x1106	0xF004021F  AND	R2, R4, #31
0x110A	0xF04F0101  MOV	R1, #1
0x110E	0x4091    LSLS	R1, R2
0x1110	0x6019    STR	R1, [R3, #0]
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
L_end_NVIC_IntEnable:
0x1112	0xB001    ADD	SP, SP, #4
0x1114	0x4770    BX	LR
0x1116	0xBF00    NOP
0x1118	0xED24E000  	SCB_SHCRS+0
0x111C	0xE010E000  	STK_CTRL+0
0x1120	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_ucRF4463Setup:
0x29C8	0xB086    SUB	SP, SP, #24
0x29CA	0xF8CDE000  STR	LR, [SP, #0]
0x29CE	0xF88D0008  STRB	R0, [SP, #8]
0x29D2	0xF88D100C  STRB	R1, [SP, #12]
0x29D6	0xF8AD2010  STRH	R2, [SP, #16]
0x29DA	0xF88D3014  STRB	R3, [SP, #20]
0x29DE	0x2401    MOVS	R4, #1
0x29E0	0xF88D4004  STRB	R4, [SP, #4]
0x29E4	0x4A5F    LDR	R2, [PC, #380]
0x29E6	0xF2403104  MOVW	R1, #772
0x29EA	0x2002    MOVS	R0, #2
0x29EC	0xF7FEFAFC  BL	_SPI1_Init_Advanced+0
0x29F0	0xF2401100  MOVW	R1, #256
0x29F4	0x485C    LDR	R0, [PC, #368]
0x29F6	0xF7FFFECF  BL	_GPIO_Digital_Output+0
0x29FA	0xF2402100  MOVW	R1, #512
0x29FE	0x485A    LDR	R0, [PC, #360]
0x2A00	0xF7FFFECA  BL	_GPIO_Digital_Output+0
0x2A04	0xF2400102  MOVW	R1, #2
0x2A08	0x4858    LDR	R0, [PC, #352]
0x2A0A	0xF7FFFEC5  BL	_GPIO_Digital_Output+0
0x2A0E	0xF2400104  MOVW	R1, #4
0x2A12	0x4856    LDR	R0, [PC, #344]
0x2A14	0xF7FFFEC0  BL	_GPIO_Digital_Output+0
0x2A18	0xF2400101  MOVW	R1, #1
0x2A1C	0x4853    LDR	R0, [PC, #332]
0x2A1E	0xF7FEFC19  BL	_GPIO_Digital_Input+0
0x2A22	0x2501    MOVS	R5, #1
0x2A24	0xB26D    SXTB	R5, R5
0x2A26	0x4C52    LDR	R4, [PC, #328]
0x2A28	0x6025    STR	R5, [R4, #0]
0x2A2A	0x4C52    LDR	R4, [PC, #328]
0x2A2C	0x6824    LDR	R4, [R4, #0]
0x2A2E	0xF0440503  ORR	R5, R4, #3
0x2A32	0x4C50    LDR	R4, [PC, #320]
0x2A34	0x6025    STR	R5, [R4, #0]
0x2A36	0x2501    MOVS	R5, #1
0x2A38	0x4C4F    LDR	R4, [PC, #316]
0x2A3A	0x6025    STR	R5, [R4, #0]
0x2A3C	0x2501    MOVS	R5, #1
0x2A3E	0x4C4F    LDR	R4, [PC, #316]
0x2A40	0x6025    STR	R5, [R4, #0]
0x2A42	0x4E4F    LDR	R6, [PC, #316]
0x2A44	0x4D4F    LDR	R5, [PC, #316]
0x2A46	0xF89D400C  LDRB	R4, [SP, #12]
0x2A4A	0xB410    PUSH	(R4)
0x2A4C	0xB440    PUSH	(R6)
0x2A4E	0xB420    PUSH	(R5)
0x2A50	0xF7FFFF70  BL	_PrintOut+0
0x2A54	0xB003    ADD	SP, SP, #12
0x2A56	0x4E4C    LDR	R6, [PC, #304]
0x2A58	0x4D4A    LDR	R5, [PC, #296]
0x2A5A	0xF89D4008  LDRB	R4, [SP, #8]
0x2A5E	0xB410    PUSH	(R4)
0x2A60	0xB440    PUSH	(R6)
0x2A62	0xB420    PUSH	(R5)
0x2A64	0xF7FFFF66  BL	_PrintOut+0
0x2A68	0xB003    ADD	SP, SP, #12
0x2A6A	0x4E48    LDR	R6, [PC, #288]
0x2A6C	0x4D45    LDR	R5, [PC, #276]
0x2A6E	0xF8BD4010  LDRH	R4, [SP, #16]
0x2A72	0xB410    PUSH	(R4)
0x2A74	0xB440    PUSH	(R6)
0x2A76	0xB420    PUSH	(R5)
0x2A78	0xF7FFFF5C  BL	_PrintOut+0
0x2A7C	0xB003    ADD	SP, SP, #12
0x2A7E	0x4E44    LDR	R6, [PC, #272]
0x2A80	0x4D40    LDR	R5, [PC, #256]
0x2A82	0xF89D4014  LDRB	R4, [SP, #20]
0x2A86	0xB410    PUSH	(R4)
0x2A88	0xB440    PUSH	(R6)
0x2A8A	0xB420    PUSH	(R5)
0x2A8C	0xF7FFFF52  BL	_PrintOut+0
0x2A90	0xB003    ADD	SP, SP, #12
0x2A92	0xF89D3014  LDRB	R3, [SP, #20]
0x2A96	0xF8BD2010  LDRH	R2, [SP, #16]
0x2A9A	0xF89D100C  LDRB	R1, [SP, #12]
0x2A9E	0xF89D0008  LDRB	R0, [SP, #8]
0x2AA2	0xF7FFFD1D  BL	_vRf4463Init+0
0x2AA6	0x2400    MOVS	R4, #0
0x2AA8	0xF88D4015  STRB	R4, [SP, #21]
L_ucRF4463Setup16:
0x2AAC	0xF89D4015  LDRB	R4, [SP, #21]
0x2AB0	0x2C0F    CMP	R4, #15
0x2AB2	0xD228    BCS	L_ucRF4463Setup17
0x2AB4	0xF7FEFBDA  BL	_ucRf4463DeviceAvailability+0
0x2AB8	0xB950    CBNZ	R0, L_ucRF4463Setup19
0x2ABA	0xF89D6015  LDRB	R6, [SP, #21]
0x2ABE	0x4D35    LDR	R5, [PC, #212]
0x2AC0	0x4C30    LDR	R4, [PC, #192]
0x2AC2	0xB440    PUSH	(R6)
0x2AC4	0xB420    PUSH	(R5)
0x2AC6	0xB410    PUSH	(R4)
0x2AC8	0xF7FFFF34  BL	_PrintOut+0
0x2ACC	0xB003    ADD	SP, SP, #12
0x2ACE	0xE01A    B	L_ucRF4463Setup17
L_ucRF4463Setup19:
0x2AD0	0xF89D6015  LDRB	R6, [SP, #21]
0x2AD4	0x4D30    LDR	R5, [PC, #192]
0x2AD6	0x4C2B    LDR	R4, [PC, #172]
0x2AD8	0xB440    PUSH	(R6)
0x2ADA	0xB420    PUSH	(R5)
0x2ADC	0xB410    PUSH	(R4)
0x2ADE	0xF7FFFF29  BL	_PrintOut+0
0x2AE2	0xB003    ADD	SP, SP, #12
0x2AE4	0xF64B177E  MOVW	R7, #47486
0x2AE8	0xF2C0072A  MOVT	R7, #42
0x2AEC	0xBF00    NOP
0x2AEE	0xBF00    NOP
L_ucRF4463Setup21:
0x2AF0	0x1E7F    SUBS	R7, R7, #1
0x2AF2	0xD1FD    BNE	L_ucRF4463Setup21
0x2AF4	0xBF00    NOP
0x2AF6	0xBF00    NOP
0x2AF8	0xBF00    NOP
0x2AFA	0xF89D4015  LDRB	R4, [SP, #21]
0x2AFE	0x1C64    ADDS	R4, R4, #1
0x2B00	0xF88D4015  STRB	R4, [SP, #21]
0x2B04	0xE7D2    B	L_ucRF4463Setup16
L_ucRF4463Setup17:
0x2B06	0xF89D4015  LDRB	R4, [SP, #21]
0x2B0A	0x2C0F    CMP	R4, #15
0x2B0C	0xD10B    BNE	L_ucRF4463Setup23
0x2B0E	0x2600    MOVS	R6, #0
0x2B10	0xB276    SXTB	R6, R6
0x2B12	0x4D22    LDR	R5, [PC, #136]
0x2B14	0x4C1B    LDR	R4, [PC, #108]
0x2B16	0xB440    PUSH	(R6)
0x2B18	0xB420    PUSH	(R5)
0x2B1A	0xB410    PUSH	(R4)
0x2B1C	0xF7FFFF0A  BL	_PrintOut+0
0x2B20	0xB003    ADD	SP, SP, #12
0x2B22	0x2001    MOVS	R0, #1
0x2B24	0xE01A    B	L_end_ucRF4463Setup
L_ucRF4463Setup23:
L_ucRF4463Setup24:
0x2B26	0xF89D4004  LDRB	R4, [SP, #4]
0x2B2A	0xB124    CBZ	R4, L_ucRF4463Setup25
0x2B2C	0xF7FFFE42  BL	_ucRf4463EnterStandbyMode+0
0x2B30	0xF88D0004  STRB	R0, [SP, #4]
0x2B34	0xE7F7    B	L_ucRF4463Setup24
L_ucRF4463Setup25:
0x2B36	0xF2400016  MOVW	R0, #22
0x2B3A	0xF7FEFAB7  BL	_NVIC_IntEnable+0
0x2B3E	0xF7FFFF0D  BL	_ucRf4463ClearInterrupts+0
0x2B42	0xF7FEFA7B  BL	_ucRf4463RxInit+0
0x2B46	0x2600    MOVS	R6, #0
0x2B48	0xB276    SXTB	R6, R6
0x2B4A	0x4D15    LDR	R5, [PC, #84]
0x2B4C	0x4C0D    LDR	R4, [PC, #52]
0x2B4E	0xB440    PUSH	(R6)
0x2B50	0xB420    PUSH	(R5)
0x2B52	0xB410    PUSH	(R4)
0x2B54	0xF7FFFEEE  BL	_PrintOut+0
0x2B58	0xB003    ADD	SP, SP, #12
0x2B5A	0x2000    MOVS	R0, #0
L_end_ucRF4463Setup:
0x2B5C	0xF8DDE000  LDR	LR, [SP, #0]
0x2B60	0xB006    ADD	SP, SP, #24
0x2B62	0x4770    BX	LR
0x2B64	0x35780000  	__GPIO_MODULE_SPI1_PB345+0
0x2B68	0x08004002  	GPIOC_BASE+0
0x2B6C	0x0C004002  	GPIOD_BASE+0
0x2B70	0x08B84247  	RCC_APB2ENRbits+0
0x2B74	0x38084001  	SYSCFG_EXTICR1+0
0x2B78	0x80004227  	EXTI_IMR+0
0x2B7C	0x81804227  	EXTI_FTSR+0
0x2B80	0x37CA0000  	?lstr_5_main+0
0x2B84	0x0A850000  	_vDebugPrint+0
0x2B88	0x37AE0000  	?lstr_6_main+0
0x2B8C	0x38000000  	?lstr_7_main+0
0x2B90	0x37E60000  	?lstr_8_main+0
0x2B94	0x36ED0000  	?lstr_9_main+0
0x2B98	0x37100000  	?lstr_10_main+0
0x2B9C	0x36C90000  	?lstr_11_main+0
0x2BA0	0x38BC0000  	?lstr_12_main+0
; end of _ucRF4463Setup
_SPI1_Init_Advanced:
; module start address is: 8 (R2)
0x0FE8	0xB083    SUB	SP, SP, #12
0x0FEA	0xF8CDE000  STR	LR, [SP, #0]
0x0FEE	0xF88D0004  STRB	R0, [SP, #4]
0x0FF2	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
0x0FF4	0x4C0B    LDR	R4, [PC, #44]
0x0FF6	0x4B0C    LDR	R3, [PC, #48]
0x0FF8	0x601C    STR	R4, [R3, #0]
0x0FFA	0x4C0C    LDR	R4, [PC, #48]
0x0FFC	0x4B0C    LDR	R3, [PC, #48]
0x0FFE	0x601C    STR	R4, [R3, #0]
0x1000	0x2401    MOVS	R4, #1
0x1002	0xB264    SXTB	R4, R4
0x1004	0x4B0B    LDR	R3, [PC, #44]
0x1006	0x601C    STR	R4, [R3, #0]
0x1008	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x100A	0xF7FFFD51  BL	_GPIO_Alternate_Function_Enable+0
0x100E	0x9A02    LDR	R2, [SP, #8]
0x1010	0xF89D1004  LDRB	R1, [SP, #4]
0x1014	0x4808    LDR	R0, [PC, #32]
0x1016	0xF7FFFD6F  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
L_end_SPI1_Init_Advanced:
0x101A	0xF8DDE000  LDR	LR, [SP, #0]
0x101E	0xB003    ADD	SP, SP, #12
0x1020	0x4770    BX	LR
0x1022	0xBF00    NOP
0x1024	0x048D0000  	_SPI1_Read+0
0x1028	0x01902000  	_SPI_Rd_Ptr+0
0x102C	0xFFFFFFFF  	_SPI1_Write+0
0x1030	0x01942000  	_SPI_Wr_Ptr+0
0x1034	0x08B04247  	RCC_APB2ENR+0
0x1038	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
_GPIO_Alternate_Function_Enable:
; module start address is: 0 (R0)
0x0AB0	0xB083    SUB	SP, SP, #12
0x0AB2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
; i start address is: 16 (R4)
0x0AB6	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0AB8	0x00A1    LSLS	R1, R4, #2
0x0ABA	0x1841    ADDS	R1, R0, R1
0x0ABC	0x6809    LDR	R1, [R1, #0]
0x0ABE	0xF1B13FFF  CMP	R1, #-1
0x0AC2	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
0x0AC4	0xF2000134  ADDW	R1, R0, #52
0x0AC8	0x00A3    LSLS	R3, R4, #2
0x0ACA	0x18C9    ADDS	R1, R1, R3
0x0ACC	0x6809    LDR	R1, [R1, #0]
0x0ACE	0x460A    MOV	R2, R1
0x0AD0	0x18C1    ADDS	R1, R0, R3
0x0AD2	0x6809    LDR	R1, [R1, #0]
0x0AD4	0x9001    STR	R0, [SP, #4]
0x0AD6	0xF8AD4008  STRH	R4, [SP, #8]
0x0ADA	0x4608    MOV	R0, R1
0x0ADC	0x4611    MOV	R1, R2
0x0ADE	0xF7FFFD29  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x0AE2	0xF8BD4008  LDRH	R4, [SP, #8]
0x0AE6	0x9801    LDR	R0, [SP, #4]
0x0AE8	0x1C64    ADDS	R4, R4, #1
0x0AEA	0xB2A4    UXTH	R4, R4
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0AEC	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
L_end_GPIO_Alternate_Function_Enable:
0x0AEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF2	0xB003    ADD	SP, SP, #12
0x0AF4	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0534	0xB083    SUB	SP, SP, #12
0x0536	0xF8CDE000  STR	LR, [SP, #0]
0x053A	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
0x053C	0xF00403FF  AND	R3, R4, #255
0x0540	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0542	0x4610    MOV	R0, R2
0x0544	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0548	0x4694    MOV	R12, R2
0x054A	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x054C	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0550	0x4693    MOV	R11, R2
0x0552	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0554	0x4A2D    LDR	R2, [PC, #180]
0x0556	0x9202    STR	R2, [SP, #8]
0x0558	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x055A	0x4A2D    LDR	R2, [PC, #180]
0x055C	0x9202    STR	R2, [SP, #8]
0x055E	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0560	0x4A2C    LDR	R2, [PC, #176]
0x0562	0x9202    STR	R2, [SP, #8]
0x0564	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x0566	0x4A2C    LDR	R2, [PC, #176]
0x0568	0x9202    STR	R2, [SP, #8]
0x056A	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x056C	0x4A2B    LDR	R2, [PC, #172]
0x056E	0x9202    STR	R2, [SP, #8]
0x0570	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x0572	0x4A2B    LDR	R2, [PC, #172]
0x0574	0x9202    STR	R2, [SP, #8]
0x0576	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x0578	0x4A2A    LDR	R2, [PC, #168]
0x057A	0x9202    STR	R2, [SP, #8]
0x057C	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x057E	0x4A2A    LDR	R2, [PC, #168]
0x0580	0x9202    STR	R2, [SP, #8]
0x0582	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x0584	0x4A29    LDR	R2, [PC, #164]
0x0586	0x9202    STR	R2, [SP, #8]
0x0588	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x058A	0x2800    CMP	R0, #0
0x058C	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x058E	0x2801    CMP	R0, #1
0x0590	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x0592	0x2802    CMP	R0, #2
0x0594	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x0596	0x2803    CMP	R0, #3
0x0598	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x059A	0x2804    CMP	R0, #4
0x059C	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x059E	0x2805    CMP	R0, #5
0x05A0	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x05A2	0x2806    CMP	R0, #6
0x05A4	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x05A6	0x2807    CMP	R0, #7
0x05A8	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x05AA	0x2808    CMP	R0, #8
0x05AC	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
0x05AE	0x2201    MOVS	R2, #1
0x05B0	0xB212    SXTH	R2, R2
0x05B2	0xFA02F20C  LSL	R2, R2, R12
0x05B6	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x05BA	0x9802    LDR	R0, [SP, #8]
0x05BC	0x460A    MOV	R2, R1
0x05BE	0xF8BD1004  LDRH	R1, [SP, #4]
0x05C2	0xF7FFFE47  BL	_GPIO_Config+0
0x05C6	0x9A02    LDR	R2, [SP, #8]
0x05C8	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
0x05CC	0xF1BC0F07  CMP	R12, #7
0x05D0	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
0x05D2	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x05D4	0x4610    MOV	R0, R2
0x05D6	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x05DA	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x05DC	0x9101    STR	R1, [SP, #4]
0x05DE	0x4601    MOV	R1, R0
0x05E0	0x9801    LDR	R0, [SP, #4]
0x05E2	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
0x05E4	0x4660    MOV	R0, R12
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x05E6	0x0083    LSLS	R3, R0, #2
0x05E8	0xF04F020F  MOV	R2, #15
0x05EC	0x409A    LSLS	R2, R3
0x05EE	0x43D3    MVN	R3, R2
0x05F0	0x680A    LDR	R2, [R1, #0]
0x05F2	0x401A    ANDS	R2, R3
0x05F4	0x600A    STR	R2, [R1, #0]
0x05F6	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x05F8	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x05FC	0x680A    LDR	R2, [R1, #0]
0x05FE	0x431A    ORRS	R2, R3
0x0600	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
L_end_GPIO_Config_Pin_Alternate_Function:
0x0602	0xF8DDE000  LDR	LR, [SP, #0]
0x0606	0xB003    ADD	SP, SP, #12
0x0608	0x4770    BX	LR
0x060A	0xBF00    NOP
0x060C	0x00004002  	#1073872896
0x0610	0x04004002  	#1073873920
0x0614	0x08004002  	#1073874944
0x0618	0x0C004002  	#1073875968
0x061C	0x10004002  	#1073876992
0x0620	0x14004002  	#1073878016
0x0624	0x18004002  	#1073879040
0x0628	0x1C004002  	#1073880064
0x062C	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0254	0xB084    SUB	SP, SP, #16
0x0256	0xF8CDE000  STR	LR, [SP, #0]
0x025A	0xB28D    UXTH	R5, R1
0x025C	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
0x025E	0x4B86    LDR	R3, [PC, #536]
0x0260	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0264	0x461F    MOV	R7, R3
0x0266	0x4618    MOV	R0, R3
0x0268	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
0x026C	0xF1B50FFF  CMP	R5, #255
0x0270	0xD120    BNE	L_GPIO_Config22
0x0272	0x683C    LDR	R4, [R7, #0]
0x0274	0x4B81    LDR	R3, [PC, #516]
0x0276	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x027A	0x4618    MOV	R0, R3
0x027C	0x4B80    LDR	R3, [PC, #512]
0x027E	0x429E    CMP	R6, R3
0x0280	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
0x0282	0xF2455355  MOVW	R3, #21845
0x0286	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
0x028A	0x603B    STR	R3, [R7, #0]
0x028C	0x1D3D    ADDS	R5, R7, #4
0x028E	0x682C    LDR	R4, [R5, #0]
0x0290	0xF06F03FF  MVN	R3, #255
0x0294	0xEA040303  AND	R3, R4, R3, LSL #0
0x0298	0x602B    STR	R3, [R5, #0]
0x029A	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x029E	0x682C    LDR	R4, [R5, #0]
0x02A0	0xF64F73FF  MOVW	R3, #65535
0x02A4	0xEA440303  ORR	R3, R4, R3, LSL #0
0x02A8	0x602B    STR	R3, [R5, #0]
0x02AA	0xE0E1    B	L_end_GPIO_Config
L_GPIO_Config23:
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02AC	0x2E42    CMP	R6, #66
0x02AE	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
0x02B0	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
0x02B2	0xE0DD    B	L_end_GPIO_Config
L_GPIO_Config24:
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
0x02B4	0x4B73    LDR	R3, [PC, #460]
0x02B6	0x429D    CMP	R5, R3
0x02B8	0xD113    BNE	L_GPIO_Config25
0x02BA	0x4B71    LDR	R3, [PC, #452]
0x02BC	0x429E    CMP	R6, R3
0x02BE	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
0x02C0	0xF04F3355  MOV	R3, #1431655765
0x02C4	0x603B    STR	R3, [R7, #0]
0x02C6	0x1D3C    ADDS	R4, R7, #4
0x02C8	0x2300    MOVS	R3, #0
0x02CA	0x6023    STR	R3, [R4, #0]
0x02CC	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x02D0	0xF04F33FF  MOV	R3, #-1
0x02D4	0x6023    STR	R3, [R4, #0]
0x02D6	0xE0CB    B	L_end_GPIO_Config
L_GPIO_Config26:
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02D8	0x2E42    CMP	R6, #66
0x02DA	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
0x02DC	0x2300    MOVS	R3, #0
0x02DE	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
0x02E0	0xE0C6    B	L_end_GPIO_Config
L_GPIO_Config27:
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
0x02E2	0xF0060301  AND	R3, R6, #1
0x02E6	0xB10B    CBZ	R3, L_GPIO_Config28
; mode start address is: 0 (R0)
0x02E8	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x02EA	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
0x02EC	0xF0060308  AND	R3, R6, #8
0x02F0	0xB10B    CBZ	R3, L_GPIO_Config30
; mode start address is: 0 (R0)
0x02F2	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x02F4	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
0x02F6	0xF0060304  AND	R3, R6, #4
0x02FA	0xB10B    CBZ	R3, L_GPIO_Config32
; mode start address is: 0 (R0)
0x02FC	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x02FE	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
; mode start address is: 0 (R0)
0x0300	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
; mode start address is: 0 (R0)
0x0302	0x4B61    LDR	R3, [PC, #388]
0x0304	0xEA060303  AND	R3, R6, R3, LSL #0
0x0308	0xB10B    CBZ	R3, L_GPIO_Config34
; speed start address is: 4 (R1)
0x030A	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x030C	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
0x030E	0xF4066380  AND	R3, R6, #1024
0x0312	0xB10B    CBZ	R3, L_GPIO_Config36
; speed start address is: 4 (R1)
0x0314	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0316	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
0x0318	0xF4067300  AND	R3, R6, #512
0x031C	0xB10B    CBZ	R3, L_GPIO_Config38
; speed start address is: 4 (R1)
0x031E	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0320	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
; speed start address is: 4 (R1)
0x0322	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
; speed start address is: 4 (R1)
0x0324	0xF0060320  AND	R3, R6, #32
0x0328	0xB10B    CBZ	R3, L_GPIO_Config40
; otype start address is: 8 (R2)
0x032A	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x032C	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
; otype start address is: 8 (R2)
0x032E	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
; otype start address is: 8 (R2)
0x0330	0xF4067380  AND	R3, R6, #256
0x0334	0xB10B    CBZ	R3, L_GPIO_Config42
; pull start address is: 12 (R3)
0x0336	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0338	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
0x033A	0xF0060380  AND	R3, R6, #128
0x033E	0xB10B    CBZ	R3, L_GPIO_Config44
; pull start address is: 12 (R3)
0x0340	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x0342	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
; pull start address is: 12 (R3)
0x0344	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0346	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x034A	0x9201    STR	R2, [SP, #4]
0x034C	0xFA1FF985  UXTH	R9, R5
0x0350	0x46B0    MOV	R8, R6
0x0352	0x4606    MOV	R6, R0
0x0354	0x4618    MOV	R0, R3
0x0356	0x460A    MOV	R2, R1
0x0358	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x035A	0xF1BA0F10  CMP	R10, #16
0x035E	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0362	0xF04F0301  MOV	R3, #1
0x0366	0xFA03F40A  LSL	R4, R3, R10
0x036A	0xEA090304  AND	R3, R9, R4, LSL #0
0x036E	0x42A3    CMP	R3, R4
0x0370	0xF040807B  BNE	L_GPIO_Config49
0x0374	0xEA4F044A  LSL	R4, R10, #1
0x0378	0xF04F0303  MOV	R3, #3
0x037C	0x40A3    LSLS	R3, R4
0x037E	0x43DC    MVN	R4, R3
0x0380	0x683B    LDR	R3, [R7, #0]
0x0382	0x4023    ANDS	R3, R4
0x0384	0x603B    STR	R3, [R7, #0]
0x0386	0xEA4F034A  LSL	R3, R10, #1
0x038A	0xFA06F403  LSL	R4, R6, R3
0x038E	0x683B    LDR	R3, [R7, #0]
0x0390	0x4323    ORRS	R3, R4
0x0392	0x603B    STR	R3, [R7, #0]
0x0394	0xF008030C  AND	R3, R8, #12
0x0398	0xB33B    CBZ	R3, L_GPIO_Config50
0x039A	0xF2070508  ADDW	R5, R7, #8
0x039E	0xEA4F044A  LSL	R4, R10, #1
0x03A2	0xF04F0303  MOV	R3, #3
0x03A6	0x40A3    LSLS	R3, R4
0x03A8	0x43DC    MVN	R4, R3
0x03AA	0x682B    LDR	R3, [R5, #0]
0x03AC	0x4023    ANDS	R3, R4
0x03AE	0x602B    STR	R3, [R5, #0]
0x03B0	0xF2070508  ADDW	R5, R7, #8
0x03B4	0xEA4F034A  LSL	R3, R10, #1
0x03B8	0xFA02F403  LSL	R4, R2, R3
0x03BC	0x682B    LDR	R3, [R5, #0]
0x03BE	0x4323    ORRS	R3, R4
0x03C0	0x602B    STR	R3, [R5, #0]
0x03C2	0x1D3D    ADDS	R5, R7, #4
0x03C4	0xFA1FF48A  UXTH	R4, R10
0x03C8	0xF04F0301  MOV	R3, #1
0x03CC	0x40A3    LSLS	R3, R4
0x03CE	0x43DC    MVN	R4, R3
0x03D0	0x682B    LDR	R3, [R5, #0]
0x03D2	0x4023    ANDS	R3, R4
0x03D4	0x602B    STR	R3, [R5, #0]
0x03D6	0x1D3D    ADDS	R5, R7, #4
0x03D8	0xFA1FF48A  UXTH	R4, R10
0x03DC	0xB28B    UXTH	R3, R1
0x03DE	0xFA03F404  LSL	R4, R3, R4
0x03E2	0xB2A4    UXTH	R4, R4
0x03E4	0x682B    LDR	R3, [R5, #0]
0x03E6	0x4323    ORRS	R3, R4
0x03E8	0x602B    STR	R3, [R5, #0]
L_GPIO_Config50:
0x03EA	0xF207050C  ADDW	R5, R7, #12
0x03EE	0xFA1FF38A  UXTH	R3, R10
0x03F2	0x005C    LSLS	R4, R3, #1
0x03F4	0xB2A4    UXTH	R4, R4
0x03F6	0xF04F0303  MOV	R3, #3
0x03FA	0x40A3    LSLS	R3, R4
0x03FC	0x43DC    MVN	R4, R3
0x03FE	0x682B    LDR	R3, [R5, #0]
0x0400	0x4023    ANDS	R3, R4
0x0402	0x602B    STR	R3, [R5, #0]
0x0404	0xF207050C  ADDW	R5, R7, #12
0x0408	0xEA4F034A  LSL	R3, R10, #1
0x040C	0xFA00F403  LSL	R4, R0, R3
0x0410	0x682B    LDR	R3, [R5, #0]
0x0412	0x4323    ORRS	R3, R4
0x0414	0x602B    STR	R3, [R5, #0]
0x0416	0xF0080308  AND	R3, R8, #8
0x041A	0xB333    CBZ	R3, L_GPIO_Config51
0x041C	0xF4080370  AND	R3, R8, #15728640
0x0420	0x0D1B    LSRS	R3, R3, #20
0x0422	0xF88D300C  STRB	R3, [SP, #12]
0x0426	0xF1BA0F07  CMP	R10, #7
0x042A	0xD905    BLS	L_GPIO_Config52
0x042C	0xF2070324  ADDW	R3, R7, #36
0x0430	0x9302    STR	R3, [SP, #8]
0x0432	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
; pos end address is: 20 (R5)
0x0436	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
0x0438	0xF2070320  ADDW	R3, R7, #32
0x043C	0x9302    STR	R3, [SP, #8]
; pos start address is: 20 (R5)
0x043E	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
L_GPIO_Config53:
; pos start address is: 20 (R5)
0x0440	0x00AC    LSLS	R4, R5, #2
0x0442	0xF04F030F  MOV	R3, #15
0x0446	0x40A3    LSLS	R3, R4
0x0448	0x43DC    MVN	R4, R3
0x044A	0x9B02    LDR	R3, [SP, #8]
0x044C	0x681B    LDR	R3, [R3, #0]
0x044E	0xEA030404  AND	R4, R3, R4, LSL #0
0x0452	0x9B02    LDR	R3, [SP, #8]
0x0454	0x601C    STR	R4, [R3, #0]
0x0456	0xF89D400C  LDRB	R4, [SP, #12]
0x045A	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x045C	0x409C    LSLS	R4, R3
0x045E	0x9B02    LDR	R3, [SP, #8]
0x0460	0x681B    LDR	R3, [R3, #0]
0x0462	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0466	0x9B02    LDR	R3, [SP, #8]
0x0468	0x601C    STR	R4, [R3, #0]
L_GPIO_Config51:
L_GPIO_Config49:
0x046A	0xF10A0A01  ADD	R10, R10, #1
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x046E	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
L_end_GPIO_Config:
0x0470	0xF8DDE000  LDR	LR, [SP, #0]
0x0474	0xB004    ADD	SP, SP, #16
0x0476	0x4770    BX	LR
0x0478	0xFC00FFFF  	#-1024
0x047C	0x0000FFFF  	#-65536
0x0480	0x00140008  	#524308
0x0484	0xFFFF0000  	#65535
0x0488	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
; gpio_port start address is: 0 (R0)
0x01AC	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
0x01AE	0x491E    LDR	R1, [PC, #120]
0x01B0	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01B4	0x4608    MOV	R0, R1
; pos start address is: 8 (R2)
0x01B6	0x2200    MOVS	R2, #0
0x01B8	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01BA	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x01BC	0xE02C    B	L_GPIO_Clk_Enable1
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01BE	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x01C0	0xE02A    B	L_GPIO_Clk_Enable1
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01C2	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01C4	0xE028    B	L_GPIO_Clk_Enable1
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01C6	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01C8	0xE026    B	L_GPIO_Clk_Enable1
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01CA	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01CC	0xE024    B	L_GPIO_Clk_Enable1
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01CE	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01D0	0xE022    B	L_GPIO_Clk_Enable1
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01D2	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01D4	0xE020    B	L_GPIO_Clk_Enable1
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01D6	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01D8	0xE01E    B	L_GPIO_Clk_Enable1
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01DA	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01DE	0xE01B    B	L_GPIO_Clk_Enable1
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01E0	0x4912    LDR	R1, [PC, #72]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01E6	0x4912    LDR	R1, [PC, #72]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01EC	0x4911    LDR	R1, [PC, #68]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01F2	0x4911    LDR	R1, [PC, #68]
0x01F4	0x4288    CMP	R0, R1
0x01F6	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01F8	0x4910    LDR	R1, [PC, #64]
0x01FA	0x4288    CMP	R0, R1
0x01FC	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01FE	0x4910    LDR	R1, [PC, #64]
0x0200	0x4288    CMP	R0, R1
0x0202	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0204	0x490F    LDR	R1, [PC, #60]
0x0206	0x4288    CMP	R0, R1
0x0208	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x020A	0x490F    LDR	R1, [PC, #60]
0x020C	0x4288    CMP	R0, R1
0x020E	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0210	0x490E    LDR	R1, [PC, #56]
0x0212	0x4288    CMP	R0, R1
0x0214	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0216	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
; pos start address is: 0 (R0)
0x0218	0x490D    LDR	R1, [PC, #52]
0x021A	0x6809    LDR	R1, [R1, #0]
0x021C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0220	0x490B    LDR	R1, [PC, #44]
0x0222	0x600A    STR	R2, [R1, #0]
L_end_GPIO_Clk_Enable:
0x0224	0xB001    ADD	SP, SP, #4
0x0226	0x4770    BX	LR
0x0228	0xFC00FFFF  	#-1024
0x022C	0x00004002  	#1073872896
0x0230	0x04004002  	#1073873920
0x0234	0x08004002  	#1073874944
0x0238	0x0C004002  	#1073875968
0x023C	0x10004002  	#1073876992
0x0240	0x14004002  	#1073878016
0x0244	0x18004002  	#1073879040
0x0248	0x1C004002  	#1073880064
0x024C	0x20004002  	#1073881088
0x0250	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
__Lib_SPI_123_SPIx_Init_Advanced:
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0AF8	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
0x0AFA	0x2300    MOVS	R3, #0
0x0AFC	0x6003    STR	R3, [R0, #0]
0x0AFE	0x00CB    LSLS	R3, R1, #3
0x0B00	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0B02	0xEA420303  ORR	R3, R2, R3, LSL #0
0x0B06	0x6804    LDR	R4, [R0, #0]
0x0B08	0xB29B    UXTH	R3, R3
0x0B0A	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0B0E	0x6003    STR	R3, [R0, #0]
0x0B10	0x1D05    ADDS	R5, R0, #4
0x0B12	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0B14	0x461C    MOV	R4, R3
0x0B16	0x682B    LDR	R3, [R5, #0]
0x0B18	0xF3640382  BFI	R3, R4, #2, #1
0x0B1C	0x602B    STR	R3, [R5, #0]
0x0B1E	0xF200051C  ADDW	R5, R0, #28
0x0B22	0x2400    MOVS	R4, #0
0x0B24	0x682B    LDR	R3, [R5, #0]
0x0B26	0xF36423CB  BFI	R3, R4, #11, #1
0x0B2A	0x602B    STR	R3, [R5, #0]
0x0B2C	0x2401    MOVS	R4, #1
0x0B2E	0x6803    LDR	R3, [R0, #0]
0x0B30	0xF3641386  BFI	R3, R4, #6, #1
0x0B34	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
L_end_SPIx_Init_Advanced:
0x0B36	0xB001    ADD	SP, SP, #4
0x0B38	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_GPIO_Digital_Output:
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2798	0xB081    SUB	SP, SP, #4
0x279A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x279E	0x4A04    LDR	R2, [PC, #16]
0x27A0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x27A2	0xF7FDFD57  BL	_GPIO_Config+0
L_end_GPIO_Digital_Output:
0x27A6	0xF8DDE000  LDR	LR, [SP, #0]
0x27AA	0xB001    ADD	SP, SP, #4
0x27AC	0x4770    BX	LR
0x27AE	0xBF00    NOP
0x27B0	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Digital_Input:
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1254	0xB081    SUB	SP, SP, #4
0x1256	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x125A	0xF04F0242  MOV	R2, #66
0x125E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1260	0xF7FEFFF8  BL	_GPIO_Config+0
L_end_GPIO_Digital_Input:
0x1264	0xF8DDE000  LDR	LR, [SP, #0]
0x1268	0xB001    ADD	SP, SP, #4
0x126A	0x4770    BX	LR
; end of _GPIO_Digital_Input
_PrintOut:
0x2934	0xB082    SUB	SP, SP, #8
0x2936	0xF8CDE000  STR	LR, [SP, #0]
; prntoutfunc start address is: 16 (R4)
0x293A	0x9C02    LDR	R4, [SP, #8]
0x293C	0x9803    LDR	R0, [SP, #12]
0x293E	0x9003    STR	R0, [SP, #12]
0x2940	0xA901    ADD	R1, SP, #4
0x2942	0xA803    ADD	R0, SP, #12
0x2944	0x1D00    ADDS	R0, R0, #4
0x2946	0x6008    STR	R0, [R1, #0]
0x2948	0x460A    MOV	R2, R1
0x294A	0x9903    LDR	R1, [SP, #12]
0x294C	0x4620    MOV	R0, R4
; prntoutfunc end address is: 16 (R4)
0x294E	0xF7FEFCAF  BL	__doprntout+0
L_end_PrintOut:
0x2952	0xF8DDE000  LDR	LR, [SP, #0]
0x2956	0xB002    ADD	SP, SP, #8
0x2958	0x4770    BX	LR
; end of _PrintOut
__doprntout:
0x12B0	0xB090    SUB	SP, SP, #64
0x12B2	0xF8CDE000  STR	LR, [SP, #0]
0x12B6	0x900A    STR	R0, [SP, #40]
0x12B8	0x910B    STR	R1, [SP, #44]
0x12BA	0x920C    STR	R2, [SP, #48]
0x12BC	0xF2400300  MOVW	R3, #0
0x12C0	0xF8AD3024  STRH	R3, [SP, #36]
L__doprntout10:
0x12C4	0x9C0B    LDR	R4, [SP, #44]
0x12C6	0x9B0B    LDR	R3, [SP, #44]
0x12C8	0x1C5B    ADDS	R3, R3, #1
0x12CA	0x930B    STR	R3, [SP, #44]
0x12CC	0x7823    LDRB	R3, [R4, #0]
0x12CE	0xF88D300E  STRB	R3, [SP, #14]
0x12D2	0x2B00    CMP	R3, #0
0x12D4	0xF00180F4  BEQ	L__doprntout11
0x12D8	0xF89D300E  LDRB	R3, [SP, #14]
0x12DC	0x2B25    CMP	R3, #37
0x12DE	0xD004    BEQ	L__doprntout12
0x12E0	0xF89D000E  LDRB	R0, [SP, #14]
0x12E4	0x9C0A    LDR	R4, [SP, #40]
0x12E6	0x47A0    BLX	R4
0x12E8	0xE7EC    B	L__doprntout10
L__doprntout12:
0x12EA	0x2300    MOVS	R3, #0
0x12EC	0xB21B    SXTH	R3, R3
0x12EE	0xF8AD3010  STRH	R3, [SP, #16]
0x12F2	0x2300    MOVS	R3, #0
0x12F4	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout13:
0x12F8	0xE031    B	L__doprntout16
L__doprntout18:
0x12FA	0xF8BD3012  LDRH	R3, [SP, #18]
0x12FE	0xF0430308  ORR	R3, R3, #8
0x1302	0xF8AD3012  STRH	R3, [SP, #18]
0x1306	0x9B0B    LDR	R3, [SP, #44]
0x1308	0x1C5B    ADDS	R3, R3, #1
0x130A	0x930B    STR	R3, [SP, #44]
0x130C	0xE03C    B	L__doprntout15
L__doprntout19:
0x130E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1312	0xF0430301  ORR	R3, R3, #1
0x1316	0xF8AD3012  STRH	R3, [SP, #18]
0x131A	0x9B0B    LDR	R3, [SP, #44]
0x131C	0x1C5B    ADDS	R3, R3, #1
0x131E	0x930B    STR	R3, [SP, #44]
0x1320	0xE032    B	L__doprntout15
L__doprntout20:
0x1322	0xF8BD3012  LDRH	R3, [SP, #18]
0x1326	0xF0430302  ORR	R3, R3, #2
0x132A	0xF8AD3012  STRH	R3, [SP, #18]
0x132E	0x9B0B    LDR	R3, [SP, #44]
0x1330	0x1C5B    ADDS	R3, R3, #1
0x1332	0x930B    STR	R3, [SP, #44]
0x1334	0xE028    B	L__doprntout15
L__doprntout21:
0x1336	0xF8BD3012  LDRH	R3, [SP, #18]
0x133A	0xF4436300  ORR	R3, R3, #2048
0x133E	0xF8AD3012  STRH	R3, [SP, #18]
0x1342	0x9B0B    LDR	R3, [SP, #44]
0x1344	0x1C5B    ADDS	R3, R3, #1
0x1346	0x930B    STR	R3, [SP, #44]
0x1348	0xE01E    B	L__doprntout15
L__doprntout22:
0x134A	0xF8BD3012  LDRH	R3, [SP, #18]
0x134E	0xF0430304  ORR	R3, R3, #4
0x1352	0xF8AD3012  STRH	R3, [SP, #18]
0x1356	0x9B0B    LDR	R3, [SP, #44]
0x1358	0x1C5B    ADDS	R3, R3, #1
0x135A	0x930B    STR	R3, [SP, #44]
0x135C	0xE014    B	L__doprntout15
L__doprntout16:
0x135E	0x9B0B    LDR	R3, [SP, #44]
0x1360	0x781B    LDRB	R3, [R3, #0]
0x1362	0x2B2D    CMP	R3, #45
0x1364	0xD0C9    BEQ	L__doprntout18
0x1366	0x9B0B    LDR	R3, [SP, #44]
0x1368	0x781B    LDRB	R3, [R3, #0]
0x136A	0x2B20    CMP	R3, #32
0x136C	0xD0CF    BEQ	L__doprntout19
0x136E	0x9B0B    LDR	R3, [SP, #44]
0x1370	0x781B    LDRB	R3, [R3, #0]
0x1372	0x2B2B    CMP	R3, #43
0x1374	0xD0D5    BEQ	L__doprntout20
0x1376	0x9B0B    LDR	R3, [SP, #44]
0x1378	0x781B    LDRB	R3, [R3, #0]
0x137A	0x2B23    CMP	R3, #35
0x137C	0xD0DB    BEQ	L__doprntout21
0x137E	0x9B0B    LDR	R3, [SP, #44]
0x1380	0x781B    LDRB	R3, [R3, #0]
0x1382	0x2B30    CMP	R3, #48
0x1384	0xD0E1    BEQ	L__doprntout22
0x1386	0xE000    B	L__doprntout14
L__doprntout15:
0x1388	0xE7B6    B	L__doprntout13
L__doprntout14:
0x138A	0xF8BD3012  LDRH	R3, [SP, #18]
0x138E	0xF0030302  AND	R3, R3, #2
0x1392	0xB29B    UXTH	R3, R3
0x1394	0xB13B    CBZ	R3, L__doprntout23
0x1396	0xF8BD4012  LDRH	R4, [SP, #18]
0x139A	0xF64F73FE  MOVW	R3, #65534
0x139E	0xEA040303  AND	R3, R4, R3, LSL #0
0x13A2	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout23:
0x13A6	0xF8BD3012  LDRH	R3, [SP, #18]
0x13AA	0xF0030308  AND	R3, R3, #8
0x13AE	0xB29B    UXTH	R3, R3
0x13B0	0xB13B    CBZ	R3, L__doprntout24
0x13B2	0xF8BD4012  LDRH	R4, [SP, #18]
0x13B6	0xF64F73FB  MOVW	R3, #65531
0x13BA	0xEA040303  AND	R3, R4, R3, LSL #0
0x13BE	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout24:
0x13C2	0x9B0B    LDR	R3, [SP, #44]
0x13C4	0x781B    LDRB	R3, [R3, #0]
0x13C6	0xB2D8    UXTB	R0, R3
0x13C8	0xF7FFFB66  BL	_isdigit+0
0x13CC	0xB1D0    CBZ	R0, L__doprntout25
0x13CE	0x2300    MOVS	R3, #0
0x13D0	0xB21B    SXTH	R3, R3
0x13D2	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout26:
0x13D6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x13DA	0x230A    MOVS	R3, #10
0x13DC	0xB21B    SXTH	R3, R3
0x13DE	0x435C    MULS	R4, R3, R4
0x13E0	0xB224    SXTH	R4, R4
0x13E2	0x9B0B    LDR	R3, [SP, #44]
0x13E4	0x781B    LDRB	R3, [R3, #0]
0x13E6	0x18E3    ADDS	R3, R4, R3
0x13E8	0xB21B    SXTH	R3, R3
0x13EA	0x3B30    SUBS	R3, #48
0x13EC	0xF8AD3010  STRH	R3, [SP, #16]
0x13F0	0x9B0B    LDR	R3, [SP, #44]
0x13F2	0x1C5B    ADDS	R3, R3, #1
0x13F4	0x930B    STR	R3, [SP, #44]
0x13F6	0x781B    LDRB	R3, [R3, #0]
0x13F8	0xB2D8    UXTB	R0, R3
0x13FA	0xF7FFFB4D  BL	_isdigit+0
0x13FE	0x2800    CMP	R0, #0
0x1400	0xD1E9    BNE	L__doprntout26
0x1402	0xE00F    B	L__doprntout29
L__doprntout25:
0x1404	0x9B0B    LDR	R3, [SP, #44]
0x1406	0x781B    LDRB	R3, [R3, #0]
0x1408	0x2B2A    CMP	R3, #42
0x140A	0xD10B    BNE	L__doprntout30
0x140C	0x9B0C    LDR	R3, [SP, #48]
0x140E	0x681D    LDR	R5, [R3, #0]
0x1410	0x1D2C    ADDS	R4, R5, #4
0x1412	0x9B0C    LDR	R3, [SP, #48]
0x1414	0x601C    STR	R4, [R3, #0]
0x1416	0xF9B53000  LDRSH	R3, [R5, #0]
0x141A	0xF8AD3010  STRH	R3, [SP, #16]
0x141E	0x9B0B    LDR	R3, [SP, #44]
0x1420	0x1C5B    ADDS	R3, R3, #1
0x1422	0x930B    STR	R3, [SP, #44]
L__doprntout30:
L__doprntout29:
0x1424	0x9B0B    LDR	R3, [SP, #44]
0x1426	0x781B    LDRB	R3, [R3, #0]
0x1428	0x2B2E    CMP	R3, #46
0x142A	0xD12E    BNE	L__doprntout31
0x142C	0x9B0B    LDR	R3, [SP, #44]
0x142E	0x1C5B    ADDS	R3, R3, #1
0x1430	0x930B    STR	R3, [SP, #44]
0x1432	0x781B    LDRB	R3, [R3, #0]
0x1434	0x2B2A    CMP	R3, #42
0x1436	0xD10C    BNE	L__doprntout32
0x1438	0x9B0C    LDR	R3, [SP, #48]
0x143A	0x681D    LDR	R5, [R3, #0]
0x143C	0x1D2C    ADDS	R4, R5, #4
0x143E	0x9B0C    LDR	R3, [SP, #48]
0x1440	0x601C    STR	R4, [R3, #0]
0x1442	0xF9B53000  LDRSH	R3, [R5, #0]
0x1446	0xF8AD300C  STRH	R3, [SP, #12]
0x144A	0x9B0B    LDR	R3, [SP, #44]
0x144C	0x1C5B    ADDS	R3, R3, #1
0x144E	0x930B    STR	R3, [SP, #44]
0x1450	0xE01A    B	L__doprntout33
L__doprntout32:
0x1452	0x2300    MOVS	R3, #0
0x1454	0xB21B    SXTH	R3, R3
0x1456	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout34:
0x145A	0x9B0B    LDR	R3, [SP, #44]
0x145C	0x781B    LDRB	R3, [R3, #0]
0x145E	0xB2D8    UXTB	R0, R3
0x1460	0xF7FFFB1A  BL	_isdigit+0
0x1464	0xB180    CBZ	R0, L__doprntout35
0x1466	0xF9BD400C  LDRSH	R4, [SP, #12]
0x146A	0x230A    MOVS	R3, #10
0x146C	0xB21B    SXTH	R3, R3
0x146E	0x435C    MULS	R4, R3, R4
0x1470	0xB224    SXTH	R4, R4
0x1472	0x9B0B    LDR	R3, [SP, #44]
0x1474	0x781B    LDRB	R3, [R3, #0]
0x1476	0x18E3    ADDS	R3, R4, R3
0x1478	0xB21B    SXTH	R3, R3
0x147A	0x3B30    SUBS	R3, #48
0x147C	0xF8AD300C  STRH	R3, [SP, #12]
0x1480	0x9B0B    LDR	R3, [SP, #44]
0x1482	0x1C5B    ADDS	R3, R3, #1
0x1484	0x930B    STR	R3, [SP, #44]
0x1486	0xE7E8    B	L__doprntout34
L__doprntout35:
L__doprntout33:
0x1488	0xE009    B	L__doprntout36
L__doprntout31:
0x148A	0x2300    MOVS	R3, #0
0x148C	0xB21B    SXTH	R3, R3
0x148E	0xF8AD300C  STRH	R3, [SP, #12]
0x1492	0xF8BD3012  LDRH	R3, [SP, #18]
0x1496	0xF4435380  ORR	R3, R3, #4096
0x149A	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout36:
____doprntout_loop:
0x149E	0x9C0B    LDR	R4, [SP, #44]
0x14A0	0x9B0B    LDR	R3, [SP, #44]
0x14A2	0x1C5B    ADDS	R3, R3, #1
0x14A4	0x930B    STR	R3, [SP, #44]
0x14A6	0x7823    LDRB	R3, [R4, #0]
0x14A8	0xF88D300E  STRB	R3, [SP, #14]
0x14AC	0xE0C0    B	L__doprntout37
L__doprntout39:
0x14AE	0xF9BD0024  LDRSH	R0, [SP, #36]
0x14B2	0xF001B807  B	L_end__doprntout
L__doprntout40:
L__doprntout41:
0x14B6	0xF8BD3012  LDRH	R3, [SP, #18]
0x14BA	0xF0430310  ORR	R3, R3, #16
0x14BE	0xF8AD3012  STRH	R3, [SP, #18]
0x14C2	0xE7EC    B	____doprntout_loop
L__doprntout42:
0x14C4	0xF8BD3012  LDRH	R3, [SP, #18]
0x14C8	0xF4436380  ORR	R3, R3, #1024
0x14CC	0xF8AD3012  STRH	R3, [SP, #18]
0x14D0	0xE0FD    B	L__doprntout38
L__doprntout43:
0x14D2	0xF8BD3012  LDRH	R3, [SP, #18]
0x14D6	0xF0430320  ORR	R3, R3, #32
0x14DA	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout44:
0x14DE	0xF8BD3012  LDRH	R3, [SP, #18]
0x14E2	0xF4437380  ORR	R3, R3, #256
0x14E6	0xF8AD3012  STRH	R3, [SP, #18]
0x14EA	0xE0F0    B	L__doprntout38
L__doprntout45:
0x14EC	0xF8BD3012  LDRH	R3, [SP, #18]
0x14F0	0xF4437300  ORR	R3, R3, #512
0x14F4	0xF8AD3012  STRH	R3, [SP, #18]
0x14F8	0xE0E9    B	L__doprntout38
L__doprntout46:
0x14FA	0xF8BD3012  LDRH	R3, [SP, #18]
0x14FE	0xF0430340  ORR	R3, R3, #64
0x1502	0xF8AD3012  STRH	R3, [SP, #18]
0x1506	0xE0E2    B	L__doprntout38
L__doprntout47:
L__doprntout48:
0x1508	0xE0E1    B	L__doprntout38
L__doprntout49:
L__doprntout50:
0x150A	0xF8BD3012  LDRH	R3, [SP, #18]
0x150E	0xF0430320  ORR	R3, R3, #32
0x1512	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout51:
0x1516	0xF8BD3012  LDRH	R3, [SP, #18]
0x151A	0xF0430380  ORR	R3, R3, #128
0x151E	0xF8AD3012  STRH	R3, [SP, #18]
0x1522	0xE0D4    B	L__doprntout38
L__doprntout52:
0x1524	0x9B0C    LDR	R3, [SP, #48]
0x1526	0x681D    LDR	R5, [R3, #0]
0x1528	0x1D2C    ADDS	R4, R5, #4
0x152A	0x9B0C    LDR	R3, [SP, #48]
0x152C	0x601C    STR	R4, [R3, #0]
0x152E	0x682B    LDR	R3, [R5, #0]
0x1530	0x9307    STR	R3, [SP, #28]
0x1532	0xB90B    CBNZ	R3, L__doprntout53
0x1534	0x4BF9    LDR	R3, [PC, #996]
0x1536	0x9307    STR	R3, [SP, #28]
L__doprntout53:
0x1538	0x2300    MOVS	R3, #0
0x153A	0xF8AD3020  STRH	R3, [SP, #32]
L__doprntout54:
0x153E	0xF8BD4020  LDRH	R4, [SP, #32]
0x1542	0x9B07    LDR	R3, [SP, #28]
0x1544	0x191B    ADDS	R3, R3, R4
0x1546	0x781B    LDRB	R3, [R3, #0]
0x1548	0xB12B    CBZ	R3, L__doprntout55
0x154A	0xF8BD3020  LDRH	R3, [SP, #32]
0x154E	0x1C5B    ADDS	R3, R3, #1
0x1550	0xF8AD3020  STRH	R3, [SP, #32]
0x1554	0xE7F3    B	L__doprntout54
L__doprntout55:
____doprntout_dostring:
0x1556	0xF9BD300C  LDRSH	R3, [SP, #12]
0x155A	0xB14B    CBZ	R3, L___doprntout318
0x155C	0xF8BD4020  LDRH	R4, [SP, #32]
0x1560	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1564	0x42A3    CMP	R3, R4
0x1566	0xD203    BCS	L___doprntout317
L___doprntout316:
0x1568	0xF9BD300C  LDRSH	R3, [SP, #12]
0x156C	0xF8AD3020  STRH	R3, [SP, #32]
L___doprntout318:
L___doprntout317:
0x1570	0xF8BD4020  LDRH	R4, [SP, #32]
0x1574	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1578	0x42A3    CMP	R3, R4
0x157A	0xD907    BLS	L__doprntout59
0x157C	0xF8BD4020  LDRH	R4, [SP, #32]
0x1580	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1584	0x1B1B    SUB	R3, R3, R4
0x1586	0xF8AD3010  STRH	R3, [SP, #16]
0x158A	0xE003    B	L__doprntout60
L__doprntout59:
0x158C	0x2300    MOVS	R3, #0
0x158E	0xB21B    SXTH	R3, R3
0x1590	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout60:
0x1594	0xF8BD3012  LDRH	R3, [SP, #18]
0x1598	0xF0030308  AND	R3, R3, #8
0x159C	0xB29B    UXTH	R3, R3
0x159E	0xB95B    CBNZ	R3, L__doprntout61
L__doprntout62:
0x15A0	0xF9BD4010  LDRSH	R4, [SP, #16]
0x15A4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x15A8	0x1E5B    SUBS	R3, R3, #1
0x15AA	0xF8AD3010  STRH	R3, [SP, #16]
0x15AE	0xB11C    CBZ	R4, L__doprntout63
0x15B0	0x2020    MOVS	R0, #32
0x15B2	0x9C0A    LDR	R4, [SP, #40]
0x15B4	0x47A0    BLX	R4
0x15B6	0xE7F3    B	L__doprntout62
L__doprntout63:
L__doprntout61:
L__doprntout64:
0x15B8	0xF8BD4020  LDRH	R4, [SP, #32]
0x15BC	0xF8BD3020  LDRH	R3, [SP, #32]
0x15C0	0x1E5B    SUBS	R3, R3, #1
0x15C2	0xF8AD3020  STRH	R3, [SP, #32]
0x15C6	0xB14C    CBZ	R4, L__doprntout65
0x15C8	0x9B07    LDR	R3, [SP, #28]
0x15CA	0x781B    LDRB	R3, [R3, #0]
0x15CC	0xB2DC    UXTB	R4, R3
0x15CE	0xB2E0    UXTB	R0, R4
0x15D0	0x9C0A    LDR	R4, [SP, #40]
0x15D2	0x47A0    BLX	R4
0x15D4	0x9B07    LDR	R3, [SP, #28]
0x15D6	0x1C5B    ADDS	R3, R3, #1
0x15D8	0x9307    STR	R3, [SP, #28]
0x15DA	0xE7ED    B	L__doprntout64
L__doprntout65:
0x15DC	0xF8BD3012  LDRH	R3, [SP, #18]
0x15E0	0xF0030308  AND	R3, R3, #8
0x15E4	0xB29B    UXTH	R3, R3
0x15E6	0xB15B    CBZ	R3, L__doprntout66
L__doprntout67:
0x15E8	0xF9BD4010  LDRSH	R4, [SP, #16]
0x15EC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x15F0	0x1E5B    SUBS	R3, R3, #1
0x15F2	0xF8AD3010  STRH	R3, [SP, #16]
0x15F6	0xB11C    CBZ	R4, L__doprntout68
0x15F8	0x2020    MOVS	R0, #32
0x15FA	0x9C0A    LDR	R4, [SP, #40]
0x15FC	0x47A0    BLX	R4
0x15FE	0xE7F3    B	L__doprntout67
L__doprntout68:
L__doprntout66:
0x1600	0xE660    B	L__doprntout10
L__doprntout69:
0x1602	0x9B0C    LDR	R3, [SP, #48]
0x1604	0x681D    LDR	R5, [R3, #0]
0x1606	0x1D2C    ADDS	R4, R5, #4
0x1608	0x9B0C    LDR	R3, [SP, #48]
0x160A	0x601C    STR	R4, [R3, #0]
0x160C	0xF9B53000  LDRSH	R3, [R5, #0]
0x1610	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout70:
0x1614	0xF10D030E  ADD	R3, SP, #14
0x1618	0x9307    STR	R3, [SP, #28]
0x161A	0x2301    MOVS	R3, #1
0x161C	0xF8AD3020  STRH	R3, [SP, #32]
0x1620	0xE799    B	____doprntout_dostring
L__doprntout71:
0x1622	0xF8BD3012  LDRH	R3, [SP, #18]
0x1626	0xF04303C0  ORR	R3, R3, #192
0x162A	0xF8AD3012  STRH	R3, [SP, #18]
0x162E	0xE04E    B	L__doprntout38
L__doprntout37:
0x1630	0xF89D300E  LDRB	R3, [SP, #14]
0x1634	0x2B00    CMP	R3, #0
0x1636	0xF43FAF3A  BEQ	L__doprntout39
0x163A	0xF89D300E  LDRB	R3, [SP, #14]
0x163E	0x2B6C    CMP	R3, #108
0x1640	0xF43FAF39  BEQ	L__doprntout40
0x1644	0xF89D300E  LDRB	R3, [SP, #14]
0x1648	0x2B4C    CMP	R3, #76
0x164A	0xF43FAF34  BEQ	L__doprntout41
0x164E	0xF89D300E  LDRB	R3, [SP, #14]
0x1652	0x2B66    CMP	R3, #102
0x1654	0xF43FAF36  BEQ	L__doprntout42
0x1658	0xF89D300E  LDRB	R3, [SP, #14]
0x165C	0x2B45    CMP	R3, #69
0x165E	0xF43FAF38  BEQ	L__doprntout43
0x1662	0xF89D300E  LDRB	R3, [SP, #14]
0x1666	0x2B65    CMP	R3, #101
0x1668	0xF43FAF39  BEQ	L__doprntout44
0x166C	0xF89D300E  LDRB	R3, [SP, #14]
0x1670	0x2B67    CMP	R3, #103
0x1672	0xF43FAF3B  BEQ	L__doprntout45
0x1676	0xF89D300E  LDRB	R3, [SP, #14]
0x167A	0x2B6F    CMP	R3, #111
0x167C	0xF43FAF3D  BEQ	L__doprntout46
0x1680	0xF89D300E  LDRB	R3, [SP, #14]
0x1684	0x2B64    CMP	R3, #100
0x1686	0xF43FAF3F  BEQ	L__doprntout47
0x168A	0xF89D300E  LDRB	R3, [SP, #14]
0x168E	0x2B69    CMP	R3, #105
0x1690	0xF43FAF3A  BEQ	L__doprntout48
0x1694	0xF89D300E  LDRB	R3, [SP, #14]
0x1698	0x2B70    CMP	R3, #112
0x169A	0xF43FAF36  BEQ	L__doprntout49
0x169E	0xF89D300E  LDRB	R3, [SP, #14]
0x16A2	0x2B58    CMP	R3, #88
0x16A4	0xF43FAF31  BEQ	L__doprntout50
0x16A8	0xF89D300E  LDRB	R3, [SP, #14]
0x16AC	0x2B78    CMP	R3, #120
0x16AE	0xF43FAF32  BEQ	L__doprntout51
0x16B2	0xF89D300E  LDRB	R3, [SP, #14]
0x16B6	0x2B73    CMP	R3, #115
0x16B8	0xF43FAF34  BEQ	L__doprntout52
0x16BC	0xF89D300E  LDRB	R3, [SP, #14]
0x16C0	0x2B63    CMP	R3, #99
0x16C2	0xD09E    BEQ	L__doprntout69
0x16C4	0xF89D300E  LDRB	R3, [SP, #14]
0x16C8	0x2B75    CMP	R3, #117
0x16CA	0xD0AA    BEQ	L__doprntout71
0x16CC	0xE7A2    B	L__doprntout70
L__doprntout38:
0x16CE	0xF8BD3012  LDRH	R3, [SP, #18]
0x16D2	0xF40363E0  AND	R3, R3, #1792
0x16D6	0xB29B    UXTH	R3, R3
0x16D8	0x2B00    CMP	R3, #0
0x16DA	0xF00084B6  BEQ	L__doprntout72
0x16DE	0xF8BD3012  LDRH	R3, [SP, #18]
0x16E2	0xF4035380  AND	R3, R3, #4096
0x16E6	0xB29B    UXTH	R3, R3
0x16E8	0xB11B    CBZ	R3, L__doprntout73
0x16EA	0x2306    MOVS	R3, #6
0x16EC	0xB21B    SXTH	R3, R3
0x16EE	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout73:
0x16F2	0x9B0C    LDR	R3, [SP, #48]
0x16F4	0x681D    LDR	R5, [R3, #0]
0x16F6	0x1D2C    ADDS	R4, R5, #4
0x16F8	0x9B0C    LDR	R3, [SP, #48]
0x16FA	0x601C    STR	R4, [R3, #0]
0x16FC	0xED150A00  VLDR.32	S0, [R5, #0]
0x1700	0xED8D0A05  VSTR.32	S0, [SP, #20]
0x1704	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1708	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x170C	0xDA0B    BGE	L__doprntout74
0x170E	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1712	0xEEB10A40  VNEG.F32	S0, S0
0x1716	0xED8D0A05  VSTR.32	S0, [SP, #20]
0x171A	0xF8BD3012  LDRH	R3, [SP, #18]
0x171E	0xF0430303  ORR	R3, R3, #3
0x1722	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout74:
0x1726	0x2300    MOVS	R3, #0
0x1728	0xB21B    SXTH	R3, R3
0x172A	0xF8AD3018  STRH	R3, [SP, #24]
0x172E	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1732	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1736	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x173A	0xD04A    BEQ	L__doprntout75
0x173C	0xAC06    ADD	R4, SP, #24
0x173E	0xAB05    ADD	R3, SP, #20
0x1740	0x681B    LDR	R3, [R3, #0]
0x1742	0x0DDB    LSRS	R3, R3, #23
0x1744	0xF00303FF  AND	R3, R3, #255
0x1748	0x3B7E    SUBS	R3, #126
0x174A	0x8023    STRH	R3, [R4, #0]
0x174C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1750	0x1E5C    SUBS	R4, R3, #1
0x1752	0xB224    SXTH	R4, R4
0x1754	0xF8AD4018  STRH	R4, [SP, #24]
0x1758	0x2303    MOVS	R3, #3
0x175A	0xB21B    SXTH	R3, R3
0x175C	0x435C    MULS	R4, R3, R4
0x175E	0xB224    SXTH	R4, R4
0x1760	0xF8AD4018  STRH	R4, [SP, #24]
0x1764	0x230A    MOVS	R3, #10
0x1766	0xB21B    SXTH	R3, R3
0x1768	0xFB94F3F3  SDIV	R3, R4, R3
0x176C	0xB21B    SXTH	R3, R3
0x176E	0xF8AD3018  STRH	R3, [SP, #24]
0x1772	0x2B00    CMP	R3, #0
0x1774	0xDA04    BGE	L__doprntout76
0x1776	0xF9BD3018  LDRSH	R3, [SP, #24]
0x177A	0x1E5B    SUBS	R3, R3, #1
0x177C	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout76:
0x1780	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1784	0x425B    RSBS	R3, R3, #0
0x1786	0xB258    SXTB	R0, R3
0x1788	0xF7FFF9D8  BL	__Lib_PrintOut_scale+0
0x178C	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1790	0xEE200A80  VMUL.F32	S0, S1, S0
0x1794	0xED8D0A07  VSTR.32	S0, [SP, #28]
0x1798	0xEDDD0A07  VLDR.32	S1, [SP, #28]
0x179C	0xEEB70A00  VMOV.F32	S0, #1
0x17A0	0xEEF40AC0  VCMPE.F32	S1, S0
0x17A4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x17A8	0xDA05    BGE	L__doprntout77
0x17AA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x17AE	0x1E5B    SUBS	R3, R3, #1
0x17B0	0xF8AD3018  STRH	R3, [SP, #24]
0x17B4	0xE00D    B	L__doprntout78
L__doprntout77:
0x17B6	0xEDDD0A07  VLDR.32	S1, [SP, #28]
0x17BA	0xEEB20A04  VMOV.F32	S0, #10
0x17BE	0xEEF40AC0  VCMPE.F32	S1, S0
0x17C2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x17C6	0xDB04    BLT	L__doprntout79
0x17C8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x17CC	0x1C5B    ADDS	R3, R3, #1
0x17CE	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout79:
L__doprntout78:
L__doprntout75:
0x17D2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x17D6	0x2B00    CMP	R3, #0
0x17D8	0xDC03    BGT	L__doprntout80
0x17DA	0x2301    MOVS	R3, #1
0x17DC	0xF88D300E  STRB	R3, [SP, #14]
0x17E0	0xE003    B	L__doprntout81
L__doprntout80:
0x17E2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x17E6	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout81:
0x17EA	0xF8BD3012  LDRH	R3, [SP, #18]
0x17EE	0xF4037380  AND	R3, R3, #256
0x17F2	0xB29B    UXTH	R3, R3
0x17F4	0xB9A3    CBNZ	R3, L___doprntout322
0x17F6	0xF8BD3012  LDRH	R3, [SP, #18]
0x17FA	0xF4037300  AND	R3, R3, #512
0x17FE	0xB29B    UXTH	R3, R3
0x1800	0xB16B    CBZ	R3, L___doprntout321
0x1802	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1806	0xF06F0303  MVN	R3, #3
0x180A	0x429C    CMP	R4, R3
0x180C	0xDB06    BLT	L___doprntout320
0x180E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1812	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1816	0x42A3    CMP	R3, R4
0x1818	0xDA00    BGE	L___doprntout319
0x181A	0xE000    B	L___doprntout314
L___doprntout320:
L___doprntout319:
0x181C	0xE000    B	L___doprntout313
L___doprntout314:
L___doprntout321:
0x181E	0xE204    B	L__doprntout88
L___doprntout313:
L___doprntout322:
0x1820	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1824	0xB153    CBZ	R3, L___doprntout324
0x1826	0xF8BD3012  LDRH	R3, [SP, #18]
0x182A	0xF4037300  AND	R3, R3, #512
0x182E	0xB29B    UXTH	R3, R3
0x1830	0xB123    CBZ	R3, L___doprntout323
L___doprntout312:
0x1832	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1836	0x1E5B    SUBS	R3, R3, #1
0x1838	0xF8AD300C  STRH	R3, [SP, #12]
L___doprntout324:
L___doprntout323:
0x183C	0xF8BD300C  LDRH	R3, [SP, #12]
0x1840	0x2B08    CMP	R3, #8
0x1842	0xD903    BLS	L__doprntout92
0x1844	0x2308    MOVS	R3, #8
0x1846	0xF88D300E  STRB	R3, [SP, #14]
0x184A	0xE003    B	L__doprntout93
L__doprntout92:
0x184C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1850	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout93:
0x1854	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1858	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x185C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1860	0xD06F    BEQ	L__doprntout94
0x1862	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1866	0xF7FFF969  BL	__Lib_PrintOut_scale+0
0x186A	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x186E	0xEE800A80  VDIV.F32	S0, S1, S0
0x1872	0xED8D0A05  VSTR.32	S0, [SP, #20]
0x1876	0xF89D300E  LDRB	R3, [SP, #14]
0x187A	0x425B    RSBS	R3, R3, #0
0x187C	0xB258    SXTB	R0, R3
0x187E	0xF7FFF95D  BL	__Lib_PrintOut_scale+0
0x1882	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1886	0xEEC00A80  VDIV.F32	S1, S1, S0
0x188A	0xEDCD0A05  VSTR.32	S1, [SP, #20]
0x188E	0xEEBC0A60  VCVT.U32.F32	S0, S1
0x1892	0xEE103A10  VMOV	R3, S0
0x1896	0xEE003A10  VMOV	S0, R3
0x189A	0xEEB80A40  VCVT.F32.U32	S0, S0
0x189E	0xEE700AC0  VSUB.F32	S1, S1, S0
0x18A2	0xEEB60A00  VMOV.F32	S0, #0.5
0x18A6	0xEEF40AC0  VCMPE.F32	S1, S0
0x18AA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x18AE	0xDB07    BLT	L__doprntout95
0x18B0	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x18B4	0xEEB60A00  VMOV.F32	S0, #0.5
0x18B8	0xEE300A80  VADD.F32	S0, S1, S0
0x18BC	0xED8D0A05  VSTR.32	S0, [SP, #20]
L__doprntout95:
0x18C0	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x18C4	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x18C8	0xEE105A10  VMOV	R5, S0
0x18CC	0xF89D300E  LDRB	R3, [SP, #14]
0x18D0	0x1C5B    ADDS	R3, R3, #1
0x18D2	0xB21B    SXTH	R3, R3
0x18D4	0x009C    LSLS	R4, R3, #2
0x18D6	0x4B12    LDR	R3, [PC, #72]
0x18D8	0x191B    ADDS	R3, R3, R4
0x18DA	0x681B    LDR	R3, [R3, #0]
0x18DC	0x429D    CMP	R5, R3
0x18DE	0xD30E    BCC	L__doprntout96
0x18E0	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x18E4	0x4B0F    LDR	R3, [PC, #60]
0x18E6	0xEE003A10  VMOV	S0, R3
0x18EA	0xEE200A80  VMUL.F32	S0, S1, S0
0x18EE	0xED8D0A05  VSTR.32	S0, [SP, #20]
0x18F2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x18F6	0x1C5B    ADDS	R3, R3, #1
0x18F8	0xF8AD3018  STRH	R3, [SP, #24]
0x18FC	0xE021    B	L__doprntout97
L__doprntout96:
0x18FE	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1902	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1906	0xEE105A10  VMOV	R5, S0
0x190A	0xF89D300E  LDRB	R3, [SP, #14]
0x190E	0x009C    LSLS	R4, R3, #2
0x1910	0x4B03    LDR	R3, [PC, #12]
0x1912	0x191B    ADDS	R3, R3, R4
0x1914	0x681B    LDR	R3, [R3, #0]
0x1916	0x429D    CMP	R5, R3
0x1918	0xD213    BCS	L__doprntout98
0x191A	0xE005    B	#10
0x191C	0x008A2000  	?lstr1___Lib_PrintOut+0
0x1920	0x367C0000  	__Lib_PrintOut_dpowers+0
0x1924	0xCCCD3DCC  	#1036831949
0x1928	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x192C	0xEEB20A04  VMOV.F32	S0, #10
0x1930	0xEE200A80  VMUL.F32	S0, S1, S0
0x1934	0xED8D0A05  VSTR.32	S0, [SP, #20]
0x1938	0xF9BD3018  LDRSH	R3, [SP, #24]
0x193C	0x1E5B    SUBS	R3, R3, #1
0x193E	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout98:
L__doprntout97:
L__doprntout94:
0x1942	0xF8BD3012  LDRH	R3, [SP, #18]
0x1946	0xF4037300  AND	R3, R3, #512
0x194A	0xB29B    UXTH	R3, R3
0x194C	0x2B00    CMP	R3, #0
0x194E	0xD041    BEQ	L___doprntout328
0x1950	0xF8BD3012  LDRH	R3, [SP, #18]
0x1954	0xF4036300  AND	R3, R3, #2048
0x1958	0xB29B    UXTH	R3, R3
0x195A	0x2B00    CMP	R3, #0
0x195C	0xD13A    BNE	L___doprntout327
L___doprntout311:
0x195E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1962	0x2B0A    CMP	R3, #10
0x1964	0xDD03    BLE	L__doprntout102
0x1966	0x230A    MOVS	R3, #10
0x1968	0xB21B    SXTH	R3, R3
0x196A	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout102:
0x196E	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1972	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1976	0xEE103A10  VMOV	R3, S0
0x197A	0x9307    STR	R3, [SP, #28]
L__doprntout103:
0x197C	0x9B07    LDR	R3, [SP, #28]
0x197E	0xB18B    CBZ	R3, L___doprntout326
0x1980	0x9D07    LDR	R5, [SP, #28]
0x1982	0x240A    MOVS	R4, #10
0x1984	0xFBB5F3F4  UDIV	R3, R5, R4
0x1988	0xFB045313  MLS	R3, R4, R3, R5
0x198C	0xB953    CBNZ	R3, L___doprntout325
L___doprntout310:
0x198E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1992	0x1E5B    SUBS	R3, R3, #1
0x1994	0xF8AD300C  STRH	R3, [SP, #12]
0x1998	0x9C07    LDR	R4, [SP, #28]
0x199A	0x230A    MOVS	R3, #10
0x199C	0xFBB4F3F3  UDIV	R3, R4, R3
0x19A0	0x9307    STR	R3, [SP, #28]
0x19A2	0xE7EB    B	L__doprntout103
L___doprntout326:
L___doprntout325:
0x19A4	0xF89D400E  LDRB	R4, [SP, #14]
0x19A8	0xF9BD300C  LDRSH	R3, [SP, #12]
0x19AC	0x42A3    CMP	R3, R4
0x19AE	0xDA11    BGE	L__doprntout107
0x19B0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x19B4	0xF89D300E  LDRB	R3, [SP, #14]
0x19B8	0x1B1B    SUB	R3, R3, R4
0x19BA	0xB258    SXTB	R0, R3
0x19BC	0xF7FFF8BE  BL	__Lib_PrintOut_scale+0
0x19C0	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x19C4	0xEE800A80  VDIV.F32	S0, S1, S0
0x19C8	0xED8D0A05  VSTR.32	S0, [SP, #20]
0x19CC	0xF9BD300C  LDRSH	R3, [SP, #12]
0x19D0	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout107:
L___doprntout328:
L___doprntout327:
0x19D4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x19D8	0x1D5C    ADDS	R4, R3, #5
0x19DA	0xB224    SXTH	R4, R4
0x19DC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19E0	0x1B1B    SUB	R3, R3, R4
0x19E2	0xF8AD3010  STRH	R3, [SP, #16]
0x19E6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x19EA	0xB933    CBNZ	R3, L___doprntout330
0x19EC	0xF8BD3012  LDRH	R3, [SP, #18]
0x19F0	0xF4036300  AND	R3, R3, #2048
0x19F4	0xB29B    UXTH	R3, R3
0x19F6	0xB903    CBNZ	R3, L___doprntout329
0x19F8	0xE004    B	L__doprntout110
L___doprntout330:
L___doprntout329:
0x19FA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19FE	0x1E5B    SUBS	R3, R3, #1
0x1A00	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout110:
0x1A04	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A08	0xF0030303  AND	R3, R3, #3
0x1A0C	0xB29B    UXTH	R3, R3
0x1A0E	0xB123    CBZ	R3, L__doprntout111
0x1A10	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A14	0x1E5B    SUBS	R3, R3, #1
0x1A16	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout111:
0x1A1A	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A1E	0xF0030304  AND	R3, R3, #4
0x1A22	0xB29B    UXTH	R3, R3
0x1A24	0x2B00    CMP	R3, #0
0x1A26	0xD02E    BEQ	L__doprntout112
0x1A28	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A2C	0xF0030302  AND	R3, R3, #2
0x1A30	0xB29B    UXTH	R3, R3
0x1A32	0xB18B    CBZ	R3, L__doprntout113
0x1A34	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A38	0xF0030301  AND	R3, R3, #1
0x1A3C	0xB29B    UXTH	R3, R3
0x1A3E	0xB11B    CBZ	R3, L__doprntout114
0x1A40	0x232D    MOVS	R3, #45
0x1A42	0xF88D3004  STRB	R3, [SP, #4]
0x1A46	0xE002    B	L__doprntout115
L__doprntout114:
0x1A48	0x232B    MOVS	R3, #43
0x1A4A	0xF88D3004  STRB	R3, [SP, #4]
L__doprntout115:
0x1A4E	0xF89D0004  LDRB	R0, [SP, #4]
0x1A52	0x9C0A    LDR	R4, [SP, #40]
0x1A54	0x47A0    BLX	R4
0x1A56	0xE008    B	L__doprntout116
L__doprntout113:
0x1A58	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A5C	0xF0030301  AND	R3, R3, #1
0x1A60	0xB29B    UXTH	R3, R3
0x1A62	0xB113    CBZ	R3, L__doprntout117
0x1A64	0x2020    MOVS	R0, #32
0x1A66	0x9C0A    LDR	R4, [SP, #40]
0x1A68	0x47A0    BLX	R4
L__doprntout117:
L__doprntout116:
L__doprntout118:
0x1A6A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A6E	0x2B00    CMP	R3, #0
0x1A70	0xDD08    BLE	L__doprntout119
0x1A72	0x2030    MOVS	R0, #48
0x1A74	0x9C0A    LDR	R4, [SP, #40]
0x1A76	0x47A0    BLX	R4
0x1A78	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A7C	0x1E5B    SUBS	R3, R3, #1
0x1A7E	0xF8AD3010  STRH	R3, [SP, #16]
0x1A82	0xE7F2    B	L__doprntout118
L__doprntout119:
0x1A84	0xE033    B	L__doprntout120
L__doprntout112:
0x1A86	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A8A	0xF0030308  AND	R3, R3, #8
0x1A8E	0xB29B    UXTH	R3, R3
0x1A90	0xB963    CBNZ	R3, L__doprntout121
L__doprntout122:
0x1A92	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A96	0x2B00    CMP	R3, #0
0x1A98	0xDD08    BLE	L__doprntout123
0x1A9A	0x2020    MOVS	R0, #32
0x1A9C	0x9C0A    LDR	R4, [SP, #40]
0x1A9E	0x47A0    BLX	R4
0x1AA0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1AA4	0x1E5B    SUBS	R3, R3, #1
0x1AA6	0xF8AD3010  STRH	R3, [SP, #16]
0x1AAA	0xE7F2    B	L__doprntout122
L__doprntout123:
L__doprntout121:
0x1AAC	0xF8BD3012  LDRH	R3, [SP, #18]
0x1AB0	0xF0030302  AND	R3, R3, #2
0x1AB4	0xB29B    UXTH	R3, R3
0x1AB6	0xB18B    CBZ	R3, L__doprntout124
0x1AB8	0xF8BD3012  LDRH	R3, [SP, #18]
0x1ABC	0xF0030301  AND	R3, R3, #1
0x1AC0	0xB29B    UXTH	R3, R3
0x1AC2	0xB11B    CBZ	R3, L__doprntout125
0x1AC4	0x232D    MOVS	R3, #45
0x1AC6	0xF88D3005  STRB	R3, [SP, #5]
0x1ACA	0xE002    B	L__doprntout126
L__doprntout125:
0x1ACC	0x232B    MOVS	R3, #43
0x1ACE	0xF88D3005  STRB	R3, [SP, #5]
L__doprntout126:
0x1AD2	0xF89D0005  LDRB	R0, [SP, #5]
0x1AD6	0x9C0A    LDR	R4, [SP, #40]
0x1AD8	0x47A0    BLX	R4
0x1ADA	0xE008    B	L__doprntout127
L__doprntout124:
0x1ADC	0xF8BD3012  LDRH	R3, [SP, #18]
0x1AE0	0xF0030301  AND	R3, R3, #1
0x1AE4	0xB29B    UXTH	R3, R3
0x1AE6	0xB113    CBZ	R3, L__doprntout128
0x1AE8	0x2020    MOVS	R0, #32
0x1AEA	0x9C0A    LDR	R4, [SP, #40]
0x1AEC	0x47A0    BLX	R4
L__doprntout128:
L__doprntout127:
L__doprntout120:
0x1AEE	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1AF2	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1AF6	0xEE103A10  VMOV	R3, S0
0x1AFA	0x9307    STR	R3, [SP, #28]
0x1AFC	0xF89D300E  LDRB	R3, [SP, #14]
0x1B00	0x009C    LSLS	R4, R3, #2
0x1B02	0x4BF9    LDR	R3, [PC, #996]
0x1B04	0x191B    ADDS	R3, R3, R4
0x1B06	0x681C    LDR	R4, [R3, #0]
0x1B08	0x9B07    LDR	R3, [SP, #28]
0x1B0A	0xFBB3F3F4  UDIV	R3, R3, R4
0x1B0E	0xF2030430  ADDW	R4, R3, #48
0x1B12	0xB2E0    UXTB	R0, R4
0x1B14	0x9C0A    LDR	R4, [SP, #40]
0x1B16	0x47A0    BLX	R4
0x1B18	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1B1C	0xB933    CBNZ	R3, L___doprntout332
0x1B1E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B22	0xF4036300  AND	R3, R3, #2048
0x1B26	0xB29B    UXTH	R3, R3
0x1B28	0xB903    CBNZ	R3, L___doprntout331
0x1B2A	0xE030    B	L__doprntout131
L___doprntout332:
L___doprntout331:
0x1B2C	0x202E    MOVS	R0, #46
0x1B2E	0x9C0A    LDR	R4, [SP, #40]
0x1B30	0x47A0    BLX	R4
0x1B32	0xF89D400E  LDRB	R4, [SP, #14]
0x1B36	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1B3A	0x1B1B    SUB	R3, R3, R4
0x1B3C	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout132:
0x1B40	0xF89D300E  LDRB	R3, [SP, #14]
0x1B44	0xB1BB    CBZ	R3, L__doprntout133
0x1B46	0xF89D300E  LDRB	R3, [SP, #14]
0x1B4A	0x1E5B    SUBS	R3, R3, #1
0x1B4C	0xB2DB    UXTB	R3, R3
0x1B4E	0xF88D300E  STRB	R3, [SP, #14]
0x1B52	0x009C    LSLS	R4, R3, #2
0x1B54	0x4BE4    LDR	R3, [PC, #912]
0x1B56	0x191B    ADDS	R3, R3, R4
0x1B58	0x681C    LDR	R4, [R3, #0]
0x1B5A	0x9B07    LDR	R3, [SP, #28]
0x1B5C	0xFBB3F5F4  UDIV	R5, R3, R4
0x1B60	0x240A    MOVS	R4, #10
0x1B62	0xFBB5F3F4  UDIV	R3, R5, R4
0x1B66	0xFB045313  MLS	R3, R4, R3, R5
0x1B6A	0xF2030430  ADDW	R4, R3, #48
0x1B6E	0xB2E0    UXTB	R0, R4
0x1B70	0x9C0A    LDR	R4, [SP, #40]
0x1B72	0x47A0    BLX	R4
0x1B74	0xE7E4    B	L__doprntout132
L__doprntout133:
L__doprntout134:
0x1B76	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1B7A	0xB143    CBZ	R3, L__doprntout135
0x1B7C	0x2030    MOVS	R0, #48
0x1B7E	0x9C0A    LDR	R4, [SP, #40]
0x1B80	0x47A0    BLX	R4
0x1B82	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1B86	0x1E5B    SUBS	R3, R3, #1
0x1B88	0xF8AD300C  STRH	R3, [SP, #12]
0x1B8C	0xE7F3    B	L__doprntout134
L__doprntout135:
L__doprntout131:
0x1B8E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B92	0xF0030320  AND	R3, R3, #32
0x1B96	0xB29B    UXTH	R3, R3
0x1B98	0xB11B    CBZ	R3, L__doprntout136
0x1B9A	0x2045    MOVS	R0, #69
0x1B9C	0x9C0A    LDR	R4, [SP, #40]
0x1B9E	0x47A0    BLX	R4
0x1BA0	0xE002    B	L__doprntout137
L__doprntout136:
0x1BA2	0x2065    MOVS	R0, #101
0x1BA4	0x9C0A    LDR	R4, [SP, #40]
0x1BA6	0x47A0    BLX	R4
L__doprntout137:
0x1BA8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1BAC	0x2B00    CMP	R3, #0
0x1BAE	0xDA08    BGE	L__doprntout138
0x1BB0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1BB4	0x425B    RSBS	R3, R3, #0
0x1BB6	0xF8AD3018  STRH	R3, [SP, #24]
0x1BBA	0x202D    MOVS	R0, #45
0x1BBC	0x9C0A    LDR	R4, [SP, #40]
0x1BBE	0x47A0    BLX	R4
0x1BC0	0xE002    B	L__doprntout139
L__doprntout138:
0x1BC2	0x202B    MOVS	R0, #43
0x1BC4	0x9C0A    LDR	R4, [SP, #40]
0x1BC6	0x47A0    BLX	R4
L__doprntout139:
0x1BC8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1BCC	0x230A    MOVS	R3, #10
0x1BCE	0xB21B    SXTH	R3, R3
0x1BD0	0xFB94F3F3  SDIV	R3, R4, R3
0x1BD4	0xB21B    SXTH	R3, R3
0x1BD6	0xF2030430  ADDW	R4, R3, #48
0x1BDA	0xB2E0    UXTB	R0, R4
0x1BDC	0x9C0A    LDR	R4, [SP, #40]
0x1BDE	0x47A0    BLX	R4
0x1BE0	0xF9BD5018  LDRSH	R5, [SP, #24]
0x1BE4	0x240A    MOVS	R4, #10
0x1BE6	0xB224    SXTH	R4, R4
0x1BE8	0xFB95F3F4  SDIV	R3, R5, R4
0x1BEC	0xFB045313  MLS	R3, R4, R3, R5
0x1BF0	0xB21B    SXTH	R3, R3
0x1BF2	0xF2030430  ADDW	R4, R3, #48
0x1BF6	0xB2E0    UXTB	R0, R4
0x1BF8	0x9C0A    LDR	R4, [SP, #40]
0x1BFA	0x47A0    BLX	R4
0x1BFC	0xF8BD3012  LDRH	R3, [SP, #18]
0x1C00	0xF0030308  AND	R3, R3, #8
0x1C04	0xB29B    UXTH	R3, R3
0x1C06	0xB173    CBZ	R3, L___doprntout334
0x1C08	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C0C	0x2B00    CMP	R3, #0
0x1C0E	0xDD0A    BLE	L___doprntout333
L___doprntout307:
L__doprntout143:
0x1C10	0x2020    MOVS	R0, #32
0x1C12	0x9C0A    LDR	R4, [SP, #40]
0x1C14	0x47A0    BLX	R4
0x1C16	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C1A	0x1E5B    SUBS	R3, R3, #1
0x1C1C	0xB21B    SXTH	R3, R3
0x1C1E	0xF8AD3010  STRH	R3, [SP, #16]
0x1C22	0x2B00    CMP	R3, #0
0x1C24	0xD1F4    BNE	L__doprntout143
L___doprntout334:
L___doprntout333:
0x1C26	0xF7FFBB4D  B	L__doprntout10
L__doprntout88:
0x1C2A	0xF8BD3012  LDRH	R3, [SP, #18]
0x1C2E	0xF4037300  AND	R3, R3, #512
0x1C32	0xB29B    UXTH	R3, R3
0x1C34	0x2B00    CMP	R3, #0
0x1C36	0xD060    BEQ	L__doprntout146
0x1C38	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1C3C	0x2B00    CMP	R3, #0
0x1C3E	0xDA08    BGE	L__doprntout147
0x1C40	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1C44	0x1E5C    SUBS	R4, R3, #1
0x1C46	0xB224    SXTH	R4, R4
0x1C48	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C4C	0x1B1B    SUB	R3, R3, R4
0x1C4E	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout147:
0x1C52	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1C56	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1C5A	0xEE103A10  VMOV	R3, S0
0x1C5E	0x9307    STR	R3, [SP, #28]
0x1C60	0x2301    MOVS	R3, #1
0x1C62	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout148:
0x1C66	0xF89D300E  LDRB	R3, [SP, #14]
0x1C6A	0x2B0A    CMP	R3, #10
0x1C6C	0xD00F    BEQ	L__doprntout149
0x1C6E	0xF89D300E  LDRB	R3, [SP, #14]
0x1C72	0x009C    LSLS	R4, R3, #2
0x1C74	0x4B9C    LDR	R3, [PC, #624]
0x1C76	0x191B    ADDS	R3, R3, R4
0x1C78	0x681C    LDR	R4, [R3, #0]
0x1C7A	0x9B07    LDR	R3, [SP, #28]
0x1C7C	0x42A3    CMP	R3, R4
0x1C7E	0xD200    BCS	L__doprntout151
0x1C80	0xE005    B	L__doprntout149
L__doprntout151:
0x1C82	0xF89D300E  LDRB	R3, [SP, #14]
0x1C86	0x1C5B    ADDS	R3, R3, #1
0x1C88	0xF88D300E  STRB	R3, [SP, #14]
0x1C8C	0xE7EB    B	L__doprntout148
L__doprntout149:
0x1C8E	0xF89D400E  LDRB	R4, [SP, #14]
0x1C92	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C96	0x1B1C    SUB	R4, R3, R4
0x1C98	0xF8AD400C  STRH	R4, [SP, #12]
0x1C9C	0xED9D0A07  VLDR.32	S0, [SP, #28]
0x1CA0	0xEEF80A40  VCVT.F32.U32	S1, S0
0x1CA4	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1CA8	0xEE300A60  VSUB.F32	S0, S0, S1
0x1CAC	0xED8D0A0F  VSTR.32	S0, [SP, #60]
0x1CB0	0xB260    SXTB	R0, R4
0x1CB2	0xF7FEFF43  BL	__Lib_PrintOut_scale+0
0x1CB6	0xEDDD0A0F  VLDR.32	S1, [SP, #60]
0x1CBA	0xEE600A80  VMUL.F32	S1, S1, S0
0x1CBE	0xEEB60A00  VMOV.F32	S0, #0.5
0x1CC2	0xEE300A80  VADD.F32	S0, S1, S0
0x1CC6	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1CCA	0xEE103A10  VMOV	R3, S0
0x1CCE	0x9307    STR	R3, [SP, #28]
L__doprntout152:
0x1CD0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1CD4	0xB18B    CBZ	R3, L___doprntout336
0x1CD6	0x9D07    LDR	R5, [SP, #28]
0x1CD8	0x240A    MOVS	R4, #10
0x1CDA	0xFBB5F3F4  UDIV	R3, R5, R4
0x1CDE	0xFB045313  MLS	R3, R4, R3, R5
0x1CE2	0xB953    CBNZ	R3, L___doprntout335
L___doprntout306:
0x1CE4	0x9C07    LDR	R4, [SP, #28]
0x1CE6	0x230A    MOVS	R3, #10
0x1CE8	0xFBB4F3F3  UDIV	R3, R4, R3
0x1CEC	0x9307    STR	R3, [SP, #28]
0x1CEE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1CF2	0x1E5B    SUBS	R3, R3, #1
0x1CF4	0xF8AD300C  STRH	R3, [SP, #12]
0x1CF8	0xE7EA    B	L__doprntout152
L___doprntout336:
L___doprntout335:
L__doprntout146:
0x1CFA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1CFE	0x2B0C    CMP	R3, #12
0x1D00	0xDC09    BGT	L__doprntout156
0x1D02	0xF9BD000C  LDRSH	R0, [SP, #12]
0x1D06	0xF7FFF82F  BL	__Lib_PrintOut_fround+0
0x1D0A	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1D0E	0xEE300A80  VADD.F32	S0, S1, S0
0x1D12	0xED8D0A05  VSTR.32	S0, [SP, #20]
L__doprntout156:
0x1D16	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1D1A	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1D1E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D22	0xD039    BEQ	L___doprntout339
0x1D24	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1D28	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1D2C	0xEE103A10  VMOV	R3, S0
0x1D30	0xBB93    CBNZ	R3, L___doprntout338
0x1D32	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1D36	0x2B01    CMP	R3, #1
0x1D38	0xDD2E    BLE	L___doprntout337
L___doprntout305:
0x1D3A	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1D3E	0xF7FEFEFD  BL	__Lib_PrintOut_scale+0
0x1D42	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1D46	0xEEC00A80  VDIV.F32	S1, S1, S0
0x1D4A	0x4B68    LDR	R3, [PC, #416]
0x1D4C	0xEE003A10  VMOV	S0, R3
0x1D50	0xEEF40AC0  VCMPE.F32	S1, S0
0x1D54	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D58	0xDA05    BGE	L__doprntout160
0x1D5A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1D5E	0x3B09    SUBS	R3, #9
0x1D60	0xF8AD3018  STRH	R3, [SP, #24]
0x1D64	0xE004    B	L__doprntout161
L__doprntout160:
0x1D66	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1D6A	0x3B08    SUBS	R3, #8
0x1D6C	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout161:
0x1D70	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1D74	0xF7FEFEE2  BL	__Lib_PrintOut_scale+0
0x1D78	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1D7C	0xEE800A80  VDIV.F32	S0, S1, S0
0x1D80	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1D84	0xEE103A10  VMOV	R3, S0
0x1D88	0x9307    STR	R3, [SP, #28]
0x1D8A	0xF04F0300  MOV	R3, #0
0x1D8E	0xEE003A10  VMOV	S0, R3
0x1D92	0xED8D0A05  VSTR.32	S0, [SP, #20]
0x1D96	0xE014    B	L__doprntout162
L___doprntout339:
L___doprntout338:
L___doprntout337:
0x1D98	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1D9C	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1DA0	0xEE103A10  VMOV	R3, S0
0x1DA4	0x9307    STR	R3, [SP, #28]
0x1DA6	0xED9D0A07  VLDR.32	S0, [SP, #28]
0x1DAA	0xEEF80A40  VCVT.F32.U32	S1, S0
0x1DAE	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1DB2	0xEE300A60  VSUB.F32	S0, S0, S1
0x1DB6	0xED8D0A05  VSTR.32	S0, [SP, #20]
0x1DBA	0x2300    MOVS	R3, #0
0x1DBC	0xB21B    SXTH	R3, R3
0x1DBE	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout162:
0x1DC2	0x2301    MOVS	R3, #1
0x1DC4	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout163:
0x1DC8	0xF89D300E  LDRB	R3, [SP, #14]
0x1DCC	0x2B0A    CMP	R3, #10
0x1DCE	0xD00F    BEQ	L__doprntout164
0x1DD0	0xF89D300E  LDRB	R3, [SP, #14]
0x1DD4	0x009C    LSLS	R4, R3, #2
0x1DD6	0x4B44    LDR	R3, [PC, #272]
0x1DD8	0x191B    ADDS	R3, R3, R4
0x1DDA	0x681C    LDR	R4, [R3, #0]
0x1DDC	0x9B07    LDR	R3, [SP, #28]
0x1DDE	0x42A3    CMP	R3, R4
0x1DE0	0xD200    BCS	L__doprntout166
0x1DE2	0xE005    B	L__doprntout164
L__doprntout166:
0x1DE4	0xF89D300E  LDRB	R3, [SP, #14]
0x1DE8	0x1C5B    ADDS	R3, R3, #1
0x1DEA	0xF88D300E  STRB	R3, [SP, #14]
0x1DEE	0xE7EB    B	L__doprntout163
L__doprntout164:
0x1DF0	0xF89D400E  LDRB	R4, [SP, #14]
0x1DF4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1DF8	0x191C    ADDS	R4, R3, R4
0x1DFA	0xB224    SXTH	R4, R4
0x1DFC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E00	0x18E4    ADDS	R4, R4, R3
0x1E02	0xB224    SXTH	R4, R4
0x1E04	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E08	0x1B1B    SUB	R3, R3, R4
0x1E0A	0xF8AD3010  STRH	R3, [SP, #16]
0x1E0E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1E12	0xF4036300  AND	R3, R3, #2048
0x1E16	0xB29B    UXTH	R3, R3
0x1E18	0xB91B    CBNZ	R3, L___doprntout341
0x1E1A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1E1E	0xB903    CBNZ	R3, L___doprntout340
0x1E20	0xE004    B	L__doprntout169
L___doprntout341:
L___doprntout340:
0x1E22	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E26	0x1E5B    SUBS	R3, R3, #1
0x1E28	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout169:
0x1E2C	0xF8BD3012  LDRH	R3, [SP, #18]
0x1E30	0xF0030303  AND	R3, R3, #3
0x1E34	0xB29B    UXTH	R3, R3
0x1E36	0xB123    CBZ	R3, L__doprntout170
0x1E38	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E3C	0x1E5B    SUBS	R3, R3, #1
0x1E3E	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout170:
0x1E42	0xF8BD3012  LDRH	R3, [SP, #18]
0x1E46	0xF0030304  AND	R3, R3, #4
0x1E4A	0xB29B    UXTH	R3, R3
0x1E4C	0x2B00    CMP	R3, #0
0x1E4E	0xD02E    BEQ	L__doprntout171
0x1E50	0xF8BD3012  LDRH	R3, [SP, #18]
0x1E54	0xF0030302  AND	R3, R3, #2
0x1E58	0xB29B    UXTH	R3, R3
0x1E5A	0xB18B    CBZ	R3, L__doprntout172
0x1E5C	0xF8BD3012  LDRH	R3, [SP, #18]
0x1E60	0xF0030301  AND	R3, R3, #1
0x1E64	0xB29B    UXTH	R3, R3
0x1E66	0xB11B    CBZ	R3, L__doprntout173
0x1E68	0x232D    MOVS	R3, #45
0x1E6A	0xF88D3006  STRB	R3, [SP, #6]
0x1E6E	0xE002    B	L__doprntout174
L__doprntout173:
0x1E70	0x232B    MOVS	R3, #43
0x1E72	0xF88D3006  STRB	R3, [SP, #6]
L__doprntout174:
0x1E76	0xF89D0006  LDRB	R0, [SP, #6]
0x1E7A	0x9C0A    LDR	R4, [SP, #40]
0x1E7C	0x47A0    BLX	R4
0x1E7E	0xE008    B	L__doprntout175
L__doprntout172:
0x1E80	0xF8BD3012  LDRH	R3, [SP, #18]
0x1E84	0xF0030301  AND	R3, R3, #1
0x1E88	0xB29B    UXTH	R3, R3
0x1E8A	0xB113    CBZ	R3, L__doprntout176
0x1E8C	0x2020    MOVS	R0, #32
0x1E8E	0x9C0A    LDR	R4, [SP, #40]
0x1E90	0x47A0    BLX	R4
L__doprntout176:
L__doprntout175:
L__doprntout177:
0x1E92	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E96	0x2B00    CMP	R3, #0
0x1E98	0xDD08    BLE	L__doprntout178
0x1E9A	0x2030    MOVS	R0, #48
0x1E9C	0x9C0A    LDR	R4, [SP, #40]
0x1E9E	0x47A0    BLX	R4
0x1EA0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1EA4	0x1E5B    SUBS	R3, R3, #1
0x1EA6	0xF8AD3010  STRH	R3, [SP, #16]
0x1EAA	0xE7F2    B	L__doprntout177
L__doprntout178:
0x1EAC	0xE039    B	L__doprntout179
L__doprntout171:
0x1EAE	0xF8BD3012  LDRH	R3, [SP, #18]
0x1EB2	0xF0030308  AND	R3, R3, #8
0x1EB6	0xB29B    UXTH	R3, R3
0x1EB8	0xB963    CBNZ	R3, L__doprntout180
L__doprntout181:
0x1EBA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1EBE	0x2B00    CMP	R3, #0
0x1EC0	0xDD08    BLE	L__doprntout182
0x1EC2	0x2020    MOVS	R0, #32
0x1EC4	0x9C0A    LDR	R4, [SP, #40]
0x1EC6	0x47A0    BLX	R4
0x1EC8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1ECC	0x1E5B    SUBS	R3, R3, #1
0x1ECE	0xF8AD3010  STRH	R3, [SP, #16]
0x1ED2	0xE7F2    B	L__doprntout181
L__doprntout182:
L__doprntout180:
0x1ED4	0xF8BD3012  LDRH	R3, [SP, #18]
0x1ED8	0xF0030302  AND	R3, R3, #2
0x1EDC	0xB29B    UXTH	R3, R3
0x1EDE	0xB1BB    CBZ	R3, L__doprntout183
0x1EE0	0xF8BD3012  LDRH	R3, [SP, #18]
0x1EE4	0xF000B804  B	#8
0x1EE8	0x367C0000  	__Lib_PrintOut_dpowers+0
0x1EEC	0x705F4089  	#1082749023
0x1EF0	0xF0030301  AND	R3, R3, #1
0x1EF4	0xB29B    UXTH	R3, R3
0x1EF6	0xB11B    CBZ	R3, L__doprntout184
0x1EF8	0x232D    MOVS	R3, #45
0x1EFA	0xF88D3007  STRB	R3, [SP, #7]
0x1EFE	0xE002    B	L__doprntout185
L__doprntout184:
0x1F00	0x232B    MOVS	R3, #43
0x1F02	0xF88D3007  STRB	R3, [SP, #7]
L__doprntout185:
0x1F06	0xF89D0007  LDRB	R0, [SP, #7]
0x1F0A	0x9C0A    LDR	R4, [SP, #40]
0x1F0C	0x47A0    BLX	R4
0x1F0E	0xE008    B	L__doprntout186
L__doprntout183:
0x1F10	0xF8BD3012  LDRH	R3, [SP, #18]
0x1F14	0xF0030301  AND	R3, R3, #1
0x1F18	0xB29B    UXTH	R3, R3
0x1F1A	0xB113    CBZ	R3, L__doprntout187
0x1F1C	0x2020    MOVS	R0, #32
0x1F1E	0x9C0A    LDR	R4, [SP, #40]
0x1F20	0x47A0    BLX	R4
L__doprntout187:
L__doprntout186:
L__doprntout179:
L__doprntout188:
0x1F22	0xF89D400E  LDRB	R4, [SP, #14]
0x1F26	0xF89D300E  LDRB	R3, [SP, #14]
0x1F2A	0x1E5B    SUBS	R3, R3, #1
0x1F2C	0xF88D300E  STRB	R3, [SP, #14]
0x1F30	0xB19C    CBZ	R4, L__doprntout189
0x1F32	0xF89D300E  LDRB	R3, [SP, #14]
0x1F36	0x009C    LSLS	R4, R3, #2
0x1F38	0x4BF8    LDR	R3, [PC, #992]
0x1F3A	0x191B    ADDS	R3, R3, R4
0x1F3C	0x681C    LDR	R4, [R3, #0]
0x1F3E	0x9B07    LDR	R3, [SP, #28]
0x1F40	0xFBB3F5F4  UDIV	R5, R3, R4
0x1F44	0x240A    MOVS	R4, #10
0x1F46	0xFBB5F3F4  UDIV	R3, R5, R4
0x1F4A	0xFB045313  MLS	R3, R4, R3, R5
0x1F4E	0xF2030430  ADDW	R4, R3, #48
0x1F52	0xB2E0    UXTB	R0, R4
0x1F54	0x9C0A    LDR	R4, [SP, #40]
0x1F56	0x47A0    BLX	R4
0x1F58	0xE7E3    B	L__doprntout188
L__doprntout189:
L__doprntout190:
0x1F5A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F5E	0x2B00    CMP	R3, #0
0x1F60	0xDD08    BLE	L__doprntout191
0x1F62	0x2030    MOVS	R0, #48
0x1F64	0x9C0A    LDR	R4, [SP, #40]
0x1F66	0x47A0    BLX	R4
0x1F68	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F6C	0x1E5B    SUBS	R3, R3, #1
0x1F6E	0xF8AD3018  STRH	R3, [SP, #24]
0x1F72	0xE7F2    B	L__doprntout190
L__doprntout191:
0x1F74	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1F78	0x2B08    CMP	R3, #8
0x1F7A	0xDD03    BLE	L__doprntout192
0x1F7C	0x2308    MOVS	R3, #8
0x1F7E	0xF88D300E  STRB	R3, [SP, #14]
0x1F82	0xE003    B	L__doprntout193
L__doprntout192:
0x1F84	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1F88	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout193:
0x1F8C	0xF89D400E  LDRB	R4, [SP, #14]
0x1F90	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1F94	0x1B1B    SUB	R3, R3, R4
0x1F96	0xF8AD300C  STRH	R3, [SP, #12]
0x1F9A	0xF89D300E  LDRB	R3, [SP, #14]
0x1F9E	0xB933    CBNZ	R3, L___doprntout343
0x1FA0	0xF8BD3012  LDRH	R3, [SP, #18]
0x1FA4	0xF4036300  AND	R3, R3, #2048
0x1FA8	0xB29B    UXTH	R3, R3
0x1FAA	0xB903    CBNZ	R3, L___doprntout342
0x1FAC	0xE002    B	L__doprntout196
L___doprntout343:
L___doprntout342:
0x1FAE	0x202E    MOVS	R0, #46
0x1FB0	0x9C0A    LDR	R4, [SP, #40]
0x1FB2	0x47A0    BLX	R4
L__doprntout196:
0x1FB4	0xF89D000E  LDRB	R0, [SP, #14]
0x1FB8	0xF7FEFDC0  BL	__Lib_PrintOut_scale+0
0x1FBC	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1FC0	0xEE200A80  VMUL.F32	S0, S1, S0
0x1FC4	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1FC8	0xEE103A10  VMOV	R3, S0
0x1FCC	0x9307    STR	R3, [SP, #28]
L__doprntout197:
0x1FCE	0xF89D300E  LDRB	R3, [SP, #14]
0x1FD2	0xB1BB    CBZ	R3, L__doprntout198
0x1FD4	0xF89D300E  LDRB	R3, [SP, #14]
0x1FD8	0x1E5B    SUBS	R3, R3, #1
0x1FDA	0xB2DB    UXTB	R3, R3
0x1FDC	0xF88D300E  STRB	R3, [SP, #14]
0x1FE0	0x009C    LSLS	R4, R3, #2
0x1FE2	0x4BCE    LDR	R3, [PC, #824]
0x1FE4	0x191B    ADDS	R3, R3, R4
0x1FE6	0x681C    LDR	R4, [R3, #0]
0x1FE8	0x9B07    LDR	R3, [SP, #28]
0x1FEA	0xFBB3F5F4  UDIV	R5, R3, R4
0x1FEE	0x240A    MOVS	R4, #10
0x1FF0	0xFBB5F3F4  UDIV	R3, R5, R4
0x1FF4	0xFB045313  MLS	R3, R4, R3, R5
0x1FF8	0xF2030430  ADDW	R4, R3, #48
0x1FFC	0xB2E0    UXTB	R0, R4
0x1FFE	0x9C0A    LDR	R4, [SP, #40]
0x2000	0x47A0    BLX	R4
0x2002	0xE7E4    B	L__doprntout197
L__doprntout198:
L__doprntout199:
0x2004	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2008	0xB143    CBZ	R3, L__doprntout200
0x200A	0x2030    MOVS	R0, #48
0x200C	0x9C0A    LDR	R4, [SP, #40]
0x200E	0x47A0    BLX	R4
0x2010	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2014	0x1E5B    SUBS	R3, R3, #1
0x2016	0xF8AD300C  STRH	R3, [SP, #12]
0x201A	0xE7F3    B	L__doprntout199
L__doprntout200:
0x201C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2020	0xF0030308  AND	R3, R3, #8
0x2024	0xB29B    UXTH	R3, R3
0x2026	0xB173    CBZ	R3, L___doprntout345
0x2028	0xF9BD3010  LDRSH	R3, [SP, #16]
0x202C	0x2B00    CMP	R3, #0
0x202E	0xDD0A    BLE	L___doprntout344
L___doprntout302:
L__doprntout204:
0x2030	0x2020    MOVS	R0, #32
0x2032	0x9C0A    LDR	R4, [SP, #40]
0x2034	0x47A0    BLX	R4
0x2036	0xF9BD3010  LDRSH	R3, [SP, #16]
0x203A	0x1E5B    SUBS	R3, R3, #1
0x203C	0xB21B    SXTH	R3, R3
0x203E	0xF8AD3010  STRH	R3, [SP, #16]
0x2042	0x2B00    CMP	R3, #0
0x2044	0xD1F4    BNE	L__doprntout204
L___doprntout345:
L___doprntout344:
0x2046	0xF7FFB93D  B	L__doprntout10
L__doprntout72:
0x204A	0xF8BD3012  LDRH	R3, [SP, #18]
0x204E	0xF00303C0  AND	R3, R3, #192
0x2052	0xB29B    UXTH	R3, R3
0x2054	0xBB13    CBNZ	R3, L__doprntout207
0x2056	0xF8BD3012  LDRH	R3, [SP, #18]
0x205A	0xF0030310  AND	R3, R3, #16
0x205E	0xB29B    UXTH	R3, R3
0x2060	0xB13B    CBZ	R3, L__doprntout208
0x2062	0x9B0C    LDR	R3, [SP, #48]
0x2064	0x681D    LDR	R5, [R3, #0]
0x2066	0x1D2C    ADDS	R4, R5, #4
0x2068	0x9B0C    LDR	R3, [SP, #48]
0x206A	0x601C    STR	R4, [R3, #0]
0x206C	0x682B    LDR	R3, [R5, #0]
0x206E	0x9307    STR	R3, [SP, #28]
0x2070	0xE007    B	L__doprntout209
L__doprntout208:
0x2072	0x9B0C    LDR	R3, [SP, #48]
0x2074	0x681D    LDR	R5, [R3, #0]
0x2076	0x1D2C    ADDS	R4, R5, #4
0x2078	0x9B0C    LDR	R3, [SP, #48]
0x207A	0x601C    STR	R4, [R3, #0]
0x207C	0xF9B53000  LDRSH	R3, [R5, #0]
0x2080	0x9307    STR	R3, [SP, #28]
L__doprntout209:
0x2082	0x9B07    LDR	R3, [SP, #28]
0x2084	0x2B00    CMP	R3, #0
0x2086	0xDA08    BGE	L__doprntout210
0x2088	0xF8BD3012  LDRH	R3, [SP, #18]
0x208C	0xF0430303  ORR	R3, R3, #3
0x2090	0xF8AD3012  STRH	R3, [SP, #18]
0x2094	0x9B07    LDR	R3, [SP, #28]
0x2096	0x425B    RSBS	R3, R3, #0
0x2098	0x9307    STR	R3, [SP, #28]
L__doprntout210:
0x209A	0xE014    B	L__doprntout211
L__doprntout207:
0x209C	0xF8BD3012  LDRH	R3, [SP, #18]
0x20A0	0xF0030310  AND	R3, R3, #16
0x20A4	0xB29B    UXTH	R3, R3
0x20A6	0xB13B    CBZ	R3, L__doprntout212
0x20A8	0x9B0C    LDR	R3, [SP, #48]
0x20AA	0x681D    LDR	R5, [R3, #0]
0x20AC	0x1D2C    ADDS	R4, R5, #4
0x20AE	0x9B0C    LDR	R3, [SP, #48]
0x20B0	0x601C    STR	R4, [R3, #0]
0x20B2	0x682B    LDR	R3, [R5, #0]
0x20B4	0x9307    STR	R3, [SP, #28]
0x20B6	0xE006    B	L__doprntout213
L__doprntout212:
0x20B8	0x9B0C    LDR	R3, [SP, #48]
0x20BA	0x681D    LDR	R5, [R3, #0]
0x20BC	0x1D2C    ADDS	R4, R5, #4
0x20BE	0x9B0C    LDR	R3, [SP, #48]
0x20C0	0x601C    STR	R4, [R3, #0]
0x20C2	0x882B    LDRH	R3, [R5, #0]
0x20C4	0x9307    STR	R3, [SP, #28]
L__doprntout213:
L__doprntout211:
0x20C6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x20CA	0xB933    CBNZ	R3, L___doprntout347
0x20CC	0x9B07    LDR	R3, [SP, #28]
0x20CE	0xB923    CBNZ	R3, L___doprntout346
L___doprntout301:
0x20D0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x20D4	0x1C5B    ADDS	R3, R3, #1
0x20D6	0xF8AD300C  STRH	R3, [SP, #12]
L___doprntout347:
L___doprntout346:
0x20DA	0xF8BD3012  LDRH	R3, [SP, #18]
0x20DE	0xF00303C0  AND	R3, R3, #192
0x20E2	0xB2DD    UXTB	R5, R3
0x20E4	0xE047    B	L__doprntout217
L__doprntout219:
L__doprntout220:
0x20E6	0x2301    MOVS	R3, #1
0x20E8	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout221:
0x20EC	0xF89D300E  LDRB	R3, [SP, #14]
0x20F0	0x2B0A    CMP	R3, #10
0x20F2	0xD00F    BEQ	L__doprntout222
0x20F4	0xF89D300E  LDRB	R3, [SP, #14]
0x20F8	0x009C    LSLS	R4, R3, #2
0x20FA	0x4B88    LDR	R3, [PC, #544]
0x20FC	0x191B    ADDS	R3, R3, R4
0x20FE	0x681C    LDR	R4, [R3, #0]
0x2100	0x9B07    LDR	R3, [SP, #28]
0x2102	0x42A3    CMP	R3, R4
0x2104	0xD200    BCS	L__doprntout224
0x2106	0xE005    B	L__doprntout222
L__doprntout224:
0x2108	0xF89D300E  LDRB	R3, [SP, #14]
0x210C	0x1C5B    ADDS	R3, R3, #1
0x210E	0xF88D300E  STRB	R3, [SP, #14]
0x2112	0xE7EB    B	L__doprntout221
L__doprntout222:
0x2114	0xE037    B	L__doprntout218
L__doprntout225:
0x2116	0x2301    MOVS	R3, #1
0x2118	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout226:
0x211C	0xF89D300E  LDRB	R3, [SP, #14]
0x2120	0x2B08    CMP	R3, #8
0x2122	0xD00F    BEQ	L__doprntout227
0x2124	0xF89D300E  LDRB	R3, [SP, #14]
0x2128	0x009C    LSLS	R4, R3, #2
0x212A	0x4B7D    LDR	R3, [PC, #500]
0x212C	0x191B    ADDS	R3, R3, R4
0x212E	0x681C    LDR	R4, [R3, #0]
0x2130	0x9B07    LDR	R3, [SP, #28]
0x2132	0x42A3    CMP	R3, R4
0x2134	0xD200    BCS	L__doprntout229
0x2136	0xE005    B	L__doprntout227
L__doprntout229:
0x2138	0xF89D300E  LDRB	R3, [SP, #14]
0x213C	0x1C5B    ADDS	R3, R3, #1
0x213E	0xF88D300E  STRB	R3, [SP, #14]
0x2142	0xE7EB    B	L__doprntout226
L__doprntout227:
0x2144	0xE01F    B	L__doprntout218
L__doprntout230:
0x2146	0x2301    MOVS	R3, #1
0x2148	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout231:
0x214C	0xF89D300E  LDRB	R3, [SP, #14]
0x2150	0x2B0C    CMP	R3, #12
0x2152	0xD00F    BEQ	L__doprntout232
0x2154	0xF89D300E  LDRB	R3, [SP, #14]
0x2158	0x009C    LSLS	R4, R3, #2
0x215A	0x4B72    LDR	R3, [PC, #456]
0x215C	0x191B    ADDS	R3, R3, R4
0x215E	0x681C    LDR	R4, [R3, #0]
0x2160	0x9B07    LDR	R3, [SP, #28]
0x2162	0x42A3    CMP	R3, R4
0x2164	0xD200    BCS	L__doprntout234
0x2166	0xE005    B	L__doprntout232
L__doprntout234:
0x2168	0xF89D300E  LDRB	R3, [SP, #14]
0x216C	0x1C5B    ADDS	R3, R3, #1
0x216E	0xF88D300E  STRB	R3, [SP, #14]
0x2172	0xE7EB    B	L__doprntout231
L__doprntout232:
0x2174	0xE007    B	L__doprntout218
L__doprntout217:
0x2176	0x2D00    CMP	R5, #0
0x2178	0xD0B5    BEQ	L__doprntout219
0x217A	0x2DC0    CMP	R5, #192
0x217C	0xD0B3    BEQ	L__doprntout220
0x217E	0x2D80    CMP	R5, #128
0x2180	0xD0C9    BEQ	L__doprntout225
0x2182	0x2D40    CMP	R5, #64
0x2184	0xD0DF    BEQ	L__doprntout230
L__doprntout218:
0x2186	0xF9BD400C  LDRSH	R4, [SP, #12]
0x218A	0xF89D300E  LDRB	R3, [SP, #14]
0x218E	0x42A3    CMP	R3, R4
0x2190	0xDA04    BGE	L__doprntout235
0x2192	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2196	0xF88D300E  STRB	R3, [SP, #14]
0x219A	0xE009    B	L__doprntout236
L__doprntout235:
0x219C	0xF89D400E  LDRB	R4, [SP, #14]
0x21A0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x21A4	0x42A3    CMP	R3, R4
0x21A6	0xDA03    BGE	L__doprntout237
0x21A8	0xF89D300E  LDRB	R3, [SP, #14]
0x21AC	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout237:
L__doprntout236:
0x21B0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x21B4	0xB153    CBZ	R3, L___doprntout349
0x21B6	0xF8BD3012  LDRH	R3, [SP, #18]
0x21BA	0xF0030303  AND	R3, R3, #3
0x21BE	0xB29B    UXTH	R3, R3
0x21C0	0xB123    CBZ	R3, L___doprntout348
L___doprntout300:
0x21C2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x21C6	0x1E5B    SUBS	R3, R3, #1
0x21C8	0xF8AD3010  STRH	R3, [SP, #16]
L___doprntout349:
L___doprntout348:
0x21CC	0xF9BD400C  LDRSH	R4, [SP, #12]
0x21D0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x21D4	0x42A3    CMP	R3, R4
0x21D6	0xDD07    BLE	L__doprntout241
0x21D8	0xF9BD400C  LDRSH	R4, [SP, #12]
0x21DC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x21E0	0x1B1B    SUB	R3, R3, R4
0x21E2	0xF8AD3010  STRH	R3, [SP, #16]
0x21E6	0xE003    B	L__doprntout242
L__doprntout241:
0x21E8	0x2300    MOVS	R3, #0
0x21EA	0xB21B    SXTH	R3, R3
0x21EC	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout242:
0x21F0	0xF8BD4012  LDRH	R4, [SP, #18]
0x21F4	0xF64003C4  MOVW	R3, #2244
0x21F8	0xEA040303  AND	R3, R4, R3, LSL #0
0x21FC	0xB29B    UXTH	R3, R3
0x21FE	0xF5B36F04  CMP	R3, #2112
0x2202	0xD108    BNE	L__doprntout243
0x2204	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2208	0xB123    CBZ	R3, L__doprntout244
0x220A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x220E	0x1E5B    SUBS	R3, R3, #1
0x2210	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout244:
0x2214	0xE015    B	L__doprntout245
L__doprntout243:
0x2216	0xF8BD3012  LDRH	R3, [SP, #18]
0x221A	0xF403630C  AND	R3, R3, #2240
0x221E	0xB29B    UXTH	R3, R3
0x2220	0xF5B36F08  CMP	R3, #2176
0x2224	0xD10D    BNE	L__doprntout246
0x2226	0xF9BD3010  LDRSH	R3, [SP, #16]
0x222A	0x2B02    CMP	R3, #2
0x222C	0xDD05    BLE	L__doprntout247
0x222E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2232	0x1E9B    SUBS	R3, R3, #2
0x2234	0xF8AD3010  STRH	R3, [SP, #16]
0x2238	0xE003    B	L__doprntout248
L__doprntout247:
0x223A	0x2300    MOVS	R3, #0
0x223C	0xB21B    SXTH	R3, R3
0x223E	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout248:
L__doprntout246:
L__doprntout245:
0x2242	0xF8BD3012  LDRH	R3, [SP, #18]
0x2246	0xF0030304  AND	R3, R3, #4
0x224A	0xB29B    UXTH	R3, R3
0x224C	0x2B00    CMP	R3, #0
0x224E	0xD04C    BEQ	L__doprntout249
0x2250	0xF8BD3012  LDRH	R3, [SP, #18]
0x2254	0xF0030302  AND	R3, R3, #2
0x2258	0xB29B    UXTH	R3, R3
0x225A	0xB18B    CBZ	R3, L__doprntout250
0x225C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2260	0xF0030301  AND	R3, R3, #1
0x2264	0xB29B    UXTH	R3, R3
0x2266	0xB11B    CBZ	R3, L__doprntout251
0x2268	0x232D    MOVS	R3, #45
0x226A	0xF88D3008  STRB	R3, [SP, #8]
0x226E	0xE002    B	L__doprntout252
L__doprntout251:
0x2270	0x232B    MOVS	R3, #43
0x2272	0xF88D3008  STRB	R3, [SP, #8]
L__doprntout252:
0x2276	0xF89D0008  LDRB	R0, [SP, #8]
0x227A	0x9C0A    LDR	R4, [SP, #40]
0x227C	0x47A0    BLX	R4
0x227E	0xE025    B	L__doprntout253
L__doprntout250:
0x2280	0xF8BD3012  LDRH	R3, [SP, #18]
0x2284	0xF0030301  AND	R3, R3, #1
0x2288	0xB29B    UXTH	R3, R3
0x228A	0xB11B    CBZ	R3, L__doprntout254
0x228C	0x2020    MOVS	R0, #32
0x228E	0x9C0A    LDR	R4, [SP, #40]
0x2290	0x47A0    BLX	R4
0x2292	0xE01B    B	L__doprntout255
L__doprntout254:
0x2294	0xF8BD3012  LDRH	R3, [SP, #18]
0x2298	0xF403630C  AND	R3, R3, #2240
0x229C	0xB29B    UXTH	R3, R3
0x229E	0xF5B36F08  CMP	R3, #2176
0x22A2	0xD113    BNE	L__doprntout256
0x22A4	0x2030    MOVS	R0, #48
0x22A6	0x9C0A    LDR	R4, [SP, #40]
0x22A8	0x47A0    BLX	R4
0x22AA	0xF8BD3012  LDRH	R3, [SP, #18]
0x22AE	0xF0030320  AND	R3, R3, #32
0x22B2	0xB29B    UXTH	R3, R3
0x22B4	0xB11B    CBZ	R3, L__doprntout257
0x22B6	0x2358    MOVS	R3, #88
0x22B8	0xF88D3009  STRB	R3, [SP, #9]
0x22BC	0xE002    B	L__doprntout258
L__doprntout257:
0x22BE	0x2378    MOVS	R3, #120
0x22C0	0xF88D3009  STRB	R3, [SP, #9]
L__doprntout258:
0x22C4	0xF89D0009  LDRB	R0, [SP, #9]
0x22C8	0x9C0A    LDR	R4, [SP, #40]
0x22CA	0x47A0    BLX	R4
L__doprntout256:
L__doprntout255:
L__doprntout253:
0x22CC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x22D0	0xB153    CBZ	R3, L__doprntout259
L__doprntout260:
0x22D2	0x2030    MOVS	R0, #48
0x22D4	0x9C0A    LDR	R4, [SP, #40]
0x22D6	0x47A0    BLX	R4
0x22D8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x22DC	0x1E5B    SUBS	R3, R3, #1
0x22DE	0xB21B    SXTH	R3, R3
0x22E0	0xF8AD3010  STRH	R3, [SP, #16]
0x22E4	0x2B00    CMP	R3, #0
0x22E6	0xD1F4    BNE	L__doprntout260
L__doprntout259:
0x22E8	0xE063    B	L__doprntout263
L__doprntout249:
0x22EA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x22EE	0xB183    CBZ	R3, L___doprntout351
0x22F0	0xF8BD3012  LDRH	R3, [SP, #18]
0x22F4	0xF0030308  AND	R3, R3, #8
0x22F8	0xB29B    UXTH	R3, R3
0x22FA	0xB953    CBNZ	R3, L___doprntout350
L___doprntout299:
L__doprntout267:
0x22FC	0x2020    MOVS	R0, #32
0x22FE	0x9C0A    LDR	R4, [SP, #40]
0x2300	0x47A0    BLX	R4
0x2302	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2306	0x1E5B    SUBS	R3, R3, #1
0x2308	0xB21B    SXTH	R3, R3
0x230A	0xF8AD3010  STRH	R3, [SP, #16]
0x230E	0x2B00    CMP	R3, #0
0x2310	0xD1F4    BNE	L__doprntout267
L___doprntout351:
L___doprntout350:
0x2312	0xF8BD3012  LDRH	R3, [SP, #18]
0x2316	0xF0030302  AND	R3, R3, #2
0x231A	0xE005    B	#10
0x231C	0x367C0000  	__Lib_PrintOut_dpowers+0
0x2320	0x37540000  	__Lib_PrintOut_hexpowers+0
0x2324	0x364C0000  	__Lib_PrintOut_octpowers+0
0x2328	0xB29B    UXTH	R3, R3
0x232A	0xB18B    CBZ	R3, L__doprntout270
0x232C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2330	0xF0030301  AND	R3, R3, #1
0x2334	0xB29B    UXTH	R3, R3
0x2336	0xB11B    CBZ	R3, L__doprntout271
0x2338	0x232D    MOVS	R3, #45
0x233A	0xF88D300A  STRB	R3, [SP, #10]
0x233E	0xE002    B	L__doprntout272
L__doprntout271:
0x2340	0x232B    MOVS	R3, #43
0x2342	0xF88D300A  STRB	R3, [SP, #10]
L__doprntout272:
0x2346	0xF89D000A  LDRB	R0, [SP, #10]
0x234A	0x9C0A    LDR	R4, [SP, #40]
0x234C	0x47A0    BLX	R4
0x234E	0xE008    B	L__doprntout273
L__doprntout270:
0x2350	0xF8BD3012  LDRH	R3, [SP, #18]
0x2354	0xF0030301  AND	R3, R3, #1
0x2358	0xB29B    UXTH	R3, R3
0x235A	0xB113    CBZ	R3, L__doprntout274
0x235C	0x2020    MOVS	R0, #32
0x235E	0x9C0A    LDR	R4, [SP, #40]
0x2360	0x47A0    BLX	R4
L__doprntout274:
L__doprntout273:
0x2362	0xF8BD3012  LDRH	R3, [SP, #18]
0x2366	0xF403630C  AND	R3, R3, #2240
0x236A	0xB29B    UXTH	R3, R3
0x236C	0xF5B36F04  CMP	R3, #2112
0x2370	0xD103    BNE	L__doprntout275
0x2372	0x2030    MOVS	R0, #48
0x2374	0x9C0A    LDR	R4, [SP, #40]
0x2376	0x47A0    BLX	R4
0x2378	0xE01B    B	L__doprntout276
L__doprntout275:
0x237A	0xF8BD3012  LDRH	R3, [SP, #18]
0x237E	0xF403630C  AND	R3, R3, #2240
0x2382	0xB29B    UXTH	R3, R3
0x2384	0xF5B36F08  CMP	R3, #2176
0x2388	0xD113    BNE	L__doprntout277
0x238A	0x2030    MOVS	R0, #48
0x238C	0x9C0A    LDR	R4, [SP, #40]
0x238E	0x47A0    BLX	R4
0x2390	0xF8BD3012  LDRH	R3, [SP, #18]
0x2394	0xF0030320  AND	R3, R3, #32
0x2398	0xB29B    UXTH	R3, R3
0x239A	0xB11B    CBZ	R3, L__doprntout278
0x239C	0x2358    MOVS	R3, #88
0x239E	0xF88D300B  STRB	R3, [SP, #11]
0x23A2	0xE002    B	L__doprntout279
L__doprntout278:
0x23A4	0x2378    MOVS	R3, #120
0x23A6	0xF88D300B  STRB	R3, [SP, #11]
L__doprntout279:
0x23AA	0xF89D000B  LDRB	R0, [SP, #11]
0x23AE	0x9C0A    LDR	R4, [SP, #40]
0x23B0	0x47A0    BLX	R4
L__doprntout277:
L__doprntout276:
L__doprntout263:
L__doprntout280:
0x23B2	0xF89D400E  LDRB	R4, [SP, #14]
0x23B6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x23BA	0x42A3    CMP	R3, R4
0x23BC	0xDD03    BLE	L__doprntout281
0x23BE	0x2030    MOVS	R0, #48
0x23C0	0x9C0A    LDR	R4, [SP, #40]
0x23C2	0x47A0    BLX	R4
0x23C4	0xE7F5    B	L__doprntout280
L__doprntout281:
L__doprntout282:
0x23C6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x23CA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x23CE	0x1E5B    SUBS	R3, R3, #1
0x23D0	0xF8AD300C  STRH	R3, [SP, #12]
0x23D4	0x2C00    CMP	R4, #0
0x23D6	0xF000805C  BEQ	L__doprntout283
0x23DA	0xF8BD3012  LDRH	R3, [SP, #18]
0x23DE	0xF00303C0  AND	R3, R3, #192
0x23E2	0xB2DE    UXTB	R6, R3
0x23E4	0xE048    B	L__doprntout284
L__doprntout286:
L__doprntout287:
0x23E6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x23EA	0x009C    LSLS	R4, R3, #2
0x23EC	0x4B37    LDR	R3, [PC, #220]
0x23EE	0x191B    ADDS	R3, R3, R4
0x23F0	0x681C    LDR	R4, [R3, #0]
0x23F2	0x9B07    LDR	R3, [SP, #28]
0x23F4	0xFBB3F5F4  UDIV	R5, R3, R4
0x23F8	0x240A    MOVS	R4, #10
0x23FA	0xFBB5F3F4  UDIV	R3, R5, R4
0x23FE	0xFB045313  MLS	R3, R4, R3, R5
0x2402	0x3330    ADDS	R3, #48
0x2404	0xF88D300E  STRB	R3, [SP, #14]
0x2408	0xE03E    B	L__doprntout285
L__doprntout288:
0x240A	0xF8BD3012  LDRH	R3, [SP, #18]
0x240E	0xF0030320  AND	R3, R3, #32
0x2412	0xB29B    UXTH	R3, R3
0x2414	0xB183    CBZ	R3, L__doprntout289
0x2416	0xF9BD300C  LDRSH	R3, [SP, #12]
0x241A	0x009C    LSLS	R4, R3, #2
0x241C	0x4B2C    LDR	R3, [PC, #176]
0x241E	0x191B    ADDS	R3, R3, R4
0x2420	0x681C    LDR	R4, [R3, #0]
0x2422	0x9B07    LDR	R3, [SP, #28]
0x2424	0xFBB3F3F4  UDIV	R3, R3, R4
0x2428	0xF003040F  AND	R4, R3, #15
0x242C	0x4B29    LDR	R3, [PC, #164]
0x242E	0x191B    ADDS	R3, R3, R4
0x2430	0x781B    LDRB	R3, [R3, #0]
0x2432	0xF88D300E  STRB	R3, [SP, #14]
0x2436	0xE00F    B	L__doprntout290
L__doprntout289:
0x2438	0xF9BD300C  LDRSH	R3, [SP, #12]
0x243C	0x009C    LSLS	R4, R3, #2
0x243E	0x4B24    LDR	R3, [PC, #144]
0x2440	0x191B    ADDS	R3, R3, R4
0x2442	0x681C    LDR	R4, [R3, #0]
0x2444	0x9B07    LDR	R3, [SP, #28]
0x2446	0xFBB3F3F4  UDIV	R3, R3, R4
0x244A	0xF003040F  AND	R4, R3, #15
0x244E	0x4B22    LDR	R3, [PC, #136]
0x2450	0x191B    ADDS	R3, R3, R4
0x2452	0x781B    LDRB	R3, [R3, #0]
0x2454	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout290:
0x2458	0xE016    B	L__doprntout285
L__doprntout291:
0x245A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x245E	0x009C    LSLS	R4, R3, #2
0x2460	0x4B1E    LDR	R3, [PC, #120]
0x2462	0x191B    ADDS	R3, R3, R4
0x2464	0x681C    LDR	R4, [R3, #0]
0x2466	0x9B07    LDR	R3, [SP, #28]
0x2468	0xFBB3F3F4  UDIV	R3, R3, R4
0x246C	0xF0030307  AND	R3, R3, #7
0x2470	0x3330    ADDS	R3, #48
0x2472	0xF88D300E  STRB	R3, [SP, #14]
0x2476	0xE007    B	L__doprntout285
L__doprntout284:
0x2478	0x2E00    CMP	R6, #0
0x247A	0xD0B4    BEQ	L__doprntout286
0x247C	0x2EC0    CMP	R6, #192
0x247E	0xD0B2    BEQ	L__doprntout287
0x2480	0x2E80    CMP	R6, #128
0x2482	0xD0C2    BEQ	L__doprntout288
0x2484	0x2E40    CMP	R6, #64
0x2486	0xD0E8    BEQ	L__doprntout291
L__doprntout285:
0x2488	0xF89D000E  LDRB	R0, [SP, #14]
0x248C	0x9C0A    LDR	R4, [SP, #40]
0x248E	0x47A0    BLX	R4
0x2490	0xE799    B	L__doprntout282
L__doprntout283:
0x2492	0xF8BD3012  LDRH	R3, [SP, #18]
0x2496	0xF0030308  AND	R3, R3, #8
0x249A	0xB29B    UXTH	R3, R3
0x249C	0xB173    CBZ	R3, L___doprntout353
0x249E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x24A2	0x2B00    CMP	R3, #0
0x24A4	0xDD0A    BLE	L___doprntout352
L___doprntout298:
L__doprntout295:
0x24A6	0x2020    MOVS	R0, #32
0x24A8	0x9C0A    LDR	R4, [SP, #40]
0x24AA	0x47A0    BLX	R4
0x24AC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x24B0	0x1E5B    SUBS	R3, R3, #1
0x24B2	0xB21B    SXTH	R3, R3
0x24B4	0xF8AD3010  STRH	R3, [SP, #16]
0x24B8	0x2B00    CMP	R3, #0
0x24BA	0xD1F4    BNE	L__doprntout295
L___doprntout353:
L___doprntout352:
0x24BC	0xF7FEBF02  B	L__doprntout10
L__doprntout11:
0x24C0	0xF9BD0024  LDRSH	R0, [SP, #36]
L_end__doprntout:
0x24C4	0xF8DDE000  LDR	LR, [SP, #0]
0x24C8	0xB010    ADD	SP, SP, #64
0x24CA	0x4770    BX	LR
0x24CC	0x367C0000  	__Lib_PrintOut_dpowers+0
0x24D0	0x37540000  	__Lib_PrintOut_hexpowers+0
0x24D4	0x38E00000  	__Lib_PrintOut_hexb+0
0x24D8	0x38CF0000  	__Lib_PrintOut_hexs+0
0x24DC	0x364C0000  	__Lib_PrintOut_octpowers+0
; end of __doprntout
_vDebugPrint:
; ucPrintData start address is: 0 (R0)
0x0A84	0xB081    SUB	SP, SP, #4
0x0A86	0xF8CDE000  STR	LR, [SP, #0]
; ucPrintData end address is: 0 (R0)
; ucPrintData start address is: 0 (R0)
; ucPrintData end address is: 0 (R0)
0x0A8A	0xF7FFFD41  BL	_vUART1_Write+0
L_end_vDebugPrint:
0x0A8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A92	0xB001    ADD	SP, SP, #4
0x0A94	0x4770    BX	LR
; end of _vDebugPrint
_vUART1_Write:
; pcByte start address is: 0 (R0)
0x0510	0xB081    SUB	SP, SP, #4
; pcByte end address is: 0 (R0)
; pcByte start address is: 0 (R0)
0x0512	0x4905    LDR	R1, [PC, #20]
0x0514	0x6008    STR	R0, [R1, #0]
; pcByte end address is: 0 (R0)
0x0516	0x4905    LDR	R1, [PC, #20]
0x0518	0x6809    LDR	R1, [R1, #0]
0x051A	0xB119    CBZ	R1, L_vUART1_Write89
L_vUART1_Write90:
0x051C	0x4904    LDR	R1, [PC, #16]
0x051E	0x6809    LDR	R1, [R1, #0]
0x0520	0xB901    CBNZ	R1, L_vUART1_Write91
0x0522	0xE7FB    B	L_vUART1_Write90
L_vUART1_Write91:
L_vUART1_Write89:
L_end_vUART1_Write:
0x0524	0xB001    ADD	SP, SP, #4
0x0526	0x4770    BX	LR
0x0528	0x10044001  	USART1_DR+0
0x052C	0x01B44222  	USART1_CR1bits+0
0x0530	0x001C4222  	USART1_SRbits+0
; end of _vUART1_Write
_isdigit:
; character start address is: 0 (R0)
0x0A98	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
0x0A9A	0x2839    CMP	R0, #57
0x0A9C	0xD803    BHI	L_isdigit9
0x0A9E	0x2830    CMP	R0, #48
0x0AA0	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x0AA2	0x2101    MOVS	R1, #1
0x0AA4	0xE000    B	L_isdigit8
L_isdigit9:
0x0AA6	0x2100    MOVS	R1, #0
L_isdigit8:
0x0AA8	0xB2C8    UXTB	R0, R1
L_end_isdigit:
0x0AAA	0xB001    ADD	SP, SP, #4
0x0AAC	0x4770    BX	LR
; end of _isdigit
__Lib_PrintOut_scale:
; scl start address is: 0 (R0)
0x0B3C	0xB081    SUB	SP, SP, #4
; scl end address is: 0 (R0)
; scl start address is: 0 (R0)
0x0B3E	0x2800    CMP	R0, #0
0x0B40	0xDA57    BGE	L___Lib_PrintOut_scale3
0x0B42	0x4241    RSBS	R1, R0, #0
0x0B44	0xB248    SXTB	R0, R1
0x0B46	0xB249    SXTB	R1, R1
0x0B48	0x296E    CMP	R1, #110
0x0B4A	0xDB2F    BLT	L___Lib_PrintOut_scale4
0x0B4C	0x2164    MOVS	R1, #100
0x0B4E	0xB249    SXTB	R1, R1
0x0B50	0xFB90F1F1  SDIV	R1, R0, R1
0x0B54	0xB249    SXTB	R1, R1
0x0B56	0x3112    ADDS	R1, #18
0x0B58	0xB209    SXTH	R1, R1
0x0B5A	0x008A    LSLS	R2, R1, #2
0x0B5C	0x4950    LDR	R1, [PC, #320]
0x0B5E	0x1889    ADDS	R1, R1, R2
0x0B60	0xED510A00  VLDR.32	S1, [R1, #0]
0x0B64	0x2164    MOVS	R1, #100
0x0B66	0xB249    SXTB	R1, R1
0x0B68	0xFB90F2F1  SDIV	R2, R0, R1
0x0B6C	0xFB010212  MLS	R2, R1, R2, R0
0x0B70	0xB252    SXTB	R2, R2
0x0B72	0x210A    MOVS	R1, #10
0x0B74	0xB249    SXTB	R1, R1
0x0B76	0xFB92F1F1  SDIV	R1, R2, R1
0x0B7A	0xB249    SXTB	R1, R1
0x0B7C	0x3109    ADDS	R1, #9
0x0B7E	0xB209    SXTH	R1, R1
0x0B80	0x008A    LSLS	R2, R1, #2
0x0B82	0x4947    LDR	R1, [PC, #284]
0x0B84	0x1889    ADDS	R1, R1, R2
0x0B86	0xED110A00  VLDR.32	S0, [R1, #0]
0x0B8A	0xEE600A80  VMUL.F32	S1, S1, S0
0x0B8E	0x220A    MOVS	R2, #10
0x0B90	0xB252    SXTB	R2, R2
0x0B92	0xFB90F1F2  SDIV	R1, R0, R2
0x0B96	0xFB020111  MLS	R1, R2, R1, R0
0x0B9A	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x0B9C	0x008A    LSLS	R2, R1, #2
0x0B9E	0x4940    LDR	R1, [PC, #256]
0x0BA0	0x1889    ADDS	R1, R1, R2
0x0BA2	0xED110A00  VLDR.32	S0, [R1, #0]
0x0BA6	0xEE200A80  VMUL.F32	S0, S1, S0
0x0BAA	0xE076    B	L_end_scale
L___Lib_PrintOut_scale4:
; scl start address is: 0 (R0)
0x0BAC	0x280A    CMP	R0, #10
0x0BAE	0xDD1A    BLE	L___Lib_PrintOut_scale6
0x0BB0	0x210A    MOVS	R1, #10
0x0BB2	0xB249    SXTB	R1, R1
0x0BB4	0xFB90F1F1  SDIV	R1, R0, R1
0x0BB8	0xB249    SXTB	R1, R1
0x0BBA	0x3109    ADDS	R1, #9
0x0BBC	0xB209    SXTH	R1, R1
0x0BBE	0x008A    LSLS	R2, R1, #2
0x0BC0	0x4937    LDR	R1, [PC, #220]
0x0BC2	0x1889    ADDS	R1, R1, R2
0x0BC4	0xED510A00  VLDR.32	S1, [R1, #0]
0x0BC8	0x220A    MOVS	R2, #10
0x0BCA	0xB252    SXTB	R2, R2
0x0BCC	0xFB90F1F2  SDIV	R1, R0, R2
0x0BD0	0xFB020111  MLS	R1, R2, R1, R0
0x0BD4	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x0BD6	0x008A    LSLS	R2, R1, #2
0x0BD8	0x4931    LDR	R1, [PC, #196]
0x0BDA	0x1889    ADDS	R1, R1, R2
0x0BDC	0xED110A00  VLDR.32	S0, [R1, #0]
0x0BE0	0xEE200A80  VMUL.F32	S0, S1, S0
0x0BE4	0xE059    B	L_end_scale
L___Lib_PrintOut_scale6:
; scl start address is: 0 (R0)
0x0BE6	0x0082    LSLS	R2, R0, #2
; scl end address is: 0 (R0)
0x0BE8	0x492D    LDR	R1, [PC, #180]
0x0BEA	0x1889    ADDS	R1, R1, R2
0x0BEC	0xED110A00  VLDR.32	S0, [R1, #0]
0x0BF0	0xE053    B	L_end_scale
L___Lib_PrintOut_scale3:
; scl start address is: 0 (R0)
0x0BF2	0x286E    CMP	R0, #110
0x0BF4	0xDB2F    BLT	L___Lib_PrintOut_scale7
0x0BF6	0x2164    MOVS	R1, #100
0x0BF8	0xB249    SXTB	R1, R1
0x0BFA	0xFB90F1F1  SDIV	R1, R0, R1
0x0BFE	0xB249    SXTB	R1, R1
0x0C00	0x3112    ADDS	R1, #18
0x0C02	0xB209    SXTH	R1, R1
0x0C04	0x008A    LSLS	R2, R1, #2
0x0C06	0x4927    LDR	R1, [PC, #156]
0x0C08	0x1889    ADDS	R1, R1, R2
0x0C0A	0xED510A00  VLDR.32	S1, [R1, #0]
0x0C0E	0x2164    MOVS	R1, #100
0x0C10	0xB249    SXTB	R1, R1
0x0C12	0xFB90F2F1  SDIV	R2, R0, R1
0x0C16	0xFB010212  MLS	R2, R1, R2, R0
0x0C1A	0xB252    SXTB	R2, R2
0x0C1C	0x210A    MOVS	R1, #10
0x0C1E	0xB249    SXTB	R1, R1
0x0C20	0xFB92F1F1  SDIV	R1, R2, R1
0x0C24	0xB249    SXTB	R1, R1
0x0C26	0x3109    ADDS	R1, #9
0x0C28	0xB209    SXTH	R1, R1
0x0C2A	0x008A    LSLS	R2, R1, #2
0x0C2C	0x491D    LDR	R1, [PC, #116]
0x0C2E	0x1889    ADDS	R1, R1, R2
0x0C30	0xED110A00  VLDR.32	S0, [R1, #0]
0x0C34	0xEE600A80  VMUL.F32	S1, S1, S0
0x0C38	0x220A    MOVS	R2, #10
0x0C3A	0xB252    SXTB	R2, R2
0x0C3C	0xFB90F1F2  SDIV	R1, R0, R2
0x0C40	0xFB020111  MLS	R1, R2, R1, R0
0x0C44	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x0C46	0x008A    LSLS	R2, R1, #2
0x0C48	0x4916    LDR	R1, [PC, #88]
0x0C4A	0x1889    ADDS	R1, R1, R2
0x0C4C	0xED110A00  VLDR.32	S0, [R1, #0]
0x0C50	0xEE200A80  VMUL.F32	S0, S1, S0
0x0C54	0xE021    B	L_end_scale
L___Lib_PrintOut_scale7:
; scl start address is: 0 (R0)
0x0C56	0x280A    CMP	R0, #10
0x0C58	0xDD1A    BLE	L___Lib_PrintOut_scale9
0x0C5A	0x210A    MOVS	R1, #10
0x0C5C	0xB249    SXTB	R1, R1
0x0C5E	0xFB90F1F1  SDIV	R1, R0, R1
0x0C62	0xB249    SXTB	R1, R1
0x0C64	0x3109    ADDS	R1, #9
0x0C66	0xB209    SXTH	R1, R1
0x0C68	0x008A    LSLS	R2, R1, #2
0x0C6A	0x490E    LDR	R1, [PC, #56]
0x0C6C	0x1889    ADDS	R1, R1, R2
0x0C6E	0xED510A00  VLDR.32	S1, [R1, #0]
0x0C72	0x220A    MOVS	R2, #10
0x0C74	0xB252    SXTB	R2, R2
0x0C76	0xFB90F1F2  SDIV	R1, R0, R2
0x0C7A	0xFB020111  MLS	R1, R2, R1, R0
0x0C7E	0xB249    SXTB	R1, R1
; scl end address is: 0 (R0)
0x0C80	0x008A    LSLS	R2, R1, #2
0x0C82	0x4908    LDR	R1, [PC, #32]
0x0C84	0x1889    ADDS	R1, R1, R2
0x0C86	0xED110A00  VLDR.32	S0, [R1, #0]
0x0C8A	0xEE200A80  VMUL.F32	S0, S1, S0
0x0C8E	0xE004    B	L_end_scale
L___Lib_PrintOut_scale9:
; scl start address is: 0 (R0)
0x0C90	0x0082    LSLS	R2, R0, #2
; scl end address is: 0 (R0)
0x0C92	0x4904    LDR	R1, [PC, #16]
0x0C94	0x1889    ADDS	R1, R1, R2
0x0C96	0xED110A00  VLDR.32	S0, [R1, #0]
L_end_scale:
0x0C9A	0xB001    ADD	SP, SP, #4
0x0C9C	0x4770    BX	LR
0x0C9E	0xBF00    NOP
0x0CA0	0x35E40000  	__Lib_PrintOut__npowers_+0
0x0CA4	0x36180000  	__Lib_PrintOut__powers_+0
; end of __Lib_PrintOut_scale
__Lib_PrintOut_fround:
; prec start address is: 0 (R0)
0x0D68	0xB081    SUB	SP, SP, #4
; prec end address is: 0 (R0)
; prec start address is: 0 (R0)
0x0D6A	0x286E    CMP	R0, #110
0x0D6C	0xD32F    BCC	L___Lib_PrintOut_fround0
0x0D6E	0x2164    MOVS	R1, #100
0x0D70	0xFBB0F1F1  UDIV	R1, R0, R1
0x0D74	0xB2C9    UXTB	R1, R1
0x0D76	0x3112    ADDS	R1, #18
0x0D78	0xB209    SXTH	R1, R1
0x0D7A	0x008A    LSLS	R2, R1, #2
0x0D7C	0x4929    LDR	R1, [PC, #164]
0x0D7E	0x1889    ADDS	R1, R1, R2
0x0D80	0xED510A00  VLDR.32	S1, [R1, #0]
0x0D84	0xEEB60A00  VMOV.F32	S0, #0.5
0x0D88	0xEE600A20  VMUL.F32	S1, S0, S1
0x0D8C	0x2164    MOVS	R1, #100
0x0D8E	0xFBB0F2F1  UDIV	R2, R0, R1
0x0D92	0xFB010212  MLS	R2, R1, R2, R0
0x0D96	0xB2D2    UXTB	R2, R2
0x0D98	0x210A    MOVS	R1, #10
0x0D9A	0xFBB2F1F1  UDIV	R1, R2, R1
0x0D9E	0xB2C9    UXTB	R1, R1
0x0DA0	0x3109    ADDS	R1, #9
0x0DA2	0xB209    SXTH	R1, R1
0x0DA4	0x008A    LSLS	R2, R1, #2
0x0DA6	0x491F    LDR	R1, [PC, #124]
0x0DA8	0x1889    ADDS	R1, R1, R2
0x0DAA	0xED110A00  VLDR.32	S0, [R1, #0]
0x0DAE	0xEE600A80  VMUL.F32	S1, S1, S0
0x0DB2	0x220A    MOVS	R2, #10
0x0DB4	0xFBB0F1F2  UDIV	R1, R0, R2
0x0DB8	0xFB020111  MLS	R1, R2, R1, R0
0x0DBC	0xB2C9    UXTB	R1, R1
; prec end address is: 0 (R0)
0x0DBE	0x008A    LSLS	R2, R1, #2
0x0DC0	0x4918    LDR	R1, [PC, #96]
0x0DC2	0x1889    ADDS	R1, R1, R2
0x0DC4	0xED110A00  VLDR.32	S0, [R1, #0]
0x0DC8	0xEE200A80  VMUL.F32	S0, S1, S0
0x0DCC	0xE027    B	L_end_fround
L___Lib_PrintOut_fround0:
; prec start address is: 0 (R0)
0x0DCE	0x280A    CMP	R0, #10
0x0DD0	0xD91C    BLS	L___Lib_PrintOut_fround2
0x0DD2	0x210A    MOVS	R1, #10
0x0DD4	0xFBB0F1F1  UDIV	R1, R0, R1
0x0DD8	0xB2C9    UXTB	R1, R1
0x0DDA	0x3109    ADDS	R1, #9
0x0DDC	0xB209    SXTH	R1, R1
0x0DDE	0x008A    LSLS	R2, R1, #2
0x0DE0	0x4910    LDR	R1, [PC, #64]
0x0DE2	0x1889    ADDS	R1, R1, R2
0x0DE4	0xED510A00  VLDR.32	S1, [R1, #0]
0x0DE8	0xEEB60A00  VMOV.F32	S0, #0.5
0x0DEC	0xEE600A20  VMUL.F32	S1, S0, S1
0x0DF0	0x220A    MOVS	R2, #10
0x0DF2	0xFBB0F1F2  UDIV	R1, R0, R2
0x0DF6	0xFB020111  MLS	R1, R2, R1, R0
0x0DFA	0xB2C9    UXTB	R1, R1
; prec end address is: 0 (R0)
0x0DFC	0x008A    LSLS	R2, R1, #2
0x0DFE	0x4909    LDR	R1, [PC, #36]
0x0E00	0x1889    ADDS	R1, R1, R2
0x0E02	0xED110A00  VLDR.32	S0, [R1, #0]
0x0E06	0xEE200A80  VMUL.F32	S0, S1, S0
0x0E0A	0xE008    B	L_end_fround
L___Lib_PrintOut_fround2:
; prec start address is: 0 (R0)
0x0E0C	0x0082    LSLS	R2, R0, #2
; prec end address is: 0 (R0)
0x0E0E	0x4905    LDR	R1, [PC, #20]
0x0E10	0x1889    ADDS	R1, R1, R2
0x0E12	0xED510A00  VLDR.32	S1, [R1, #0]
0x0E16	0xEEB60A00  VMOV.F32	S0, #0.5
0x0E1A	0xEE200A20  VMUL.F32	S0, S0, S1
L_end_fround:
0x0E1E	0xB001    ADD	SP, SP, #4
0x0E20	0x4770    BX	LR
0x0E22	0xBF00    NOP
0x0E24	0x35E40000  	__Lib_PrintOut__npowers_+0
; end of __Lib_PrintOut_fround
_vRf4463Init:
; usNetwork start address is: 8 (R2)
; ucSetRxChannel start address is: 4 (R1)
; ucSetTxChannel start address is: 0 (R0)
0x24E0	0xB087    SUB	SP, SP, #28
0x24E2	0xF8CDE000  STR	LR, [SP, #0]
0x24E6	0xFA1FFC82  UXTH	R12, R2
0x24EA	0xF88D3018  STRB	R3, [SP, #24]
; usNetwork end address is: 8 (R2)
; ucSetRxChannel end address is: 4 (R1)
; ucSetTxChannel end address is: 0 (R0)
; ucSetTxChannel start address is: 0 (R0)
; ucSetRxChannel start address is: 4 (R1)
; usNetwork start address is: 48 (R12)
0x24EE	0xF1BC0F00  CMP	R12, #0
0x24F2	0xD10A    BNE	L_vRf4463Init26
; ucSetTxChannel end address is: 0 (R0)
; ucSetRxChannel end address is: 4 (R1)
; usNetwork end address is: 48 (R12)
0x24F4	0x2600    MOVS	R6, #0
0x24F6	0xB276    SXTB	R6, R6
0x24F8	0x4D8F    LDR	R5, [PC, #572]
0x24FA	0x4C90    LDR	R4, [PC, #576]
0x24FC	0xB440    PUSH	(R6)
0x24FE	0xB420    PUSH	(R5)
0x2500	0xB410    PUSH	(R4)
0x2502	0xF000FA17  BL	_PrintOut+0
0x2506	0xB003    ADD	SP, SP, #12
0x2508	0xE111    B	L_end_vRf4463Init
L_vRf4463Init26:
; usNetwork start address is: 48 (R12)
; ucSetRxChannel start address is: 4 (R1)
; ucSetTxChannel start address is: 0 (R0)
0x250A	0xB128    CBZ	R0, L__vRf4463Init135
0x250C	0x2819    CMP	R0, #25
0x250E	0xD803    BHI	L__vRf4463Init134
L__vRf4463Init131:
0x2510	0xB111    CBZ	R1, L__vRf4463Init133
0x2512	0x2919    CMP	R1, #25
0x2514	0xD800    BHI	L__vRf4463Init132
L__vRf4463Init130:
0x2516	0xE00A    B	L_vRf4463Init33
; ucSetTxChannel end address is: 0 (R0)
; ucSetRxChannel end address is: 4 (R1)
; usNetwork end address is: 48 (R12)
L__vRf4463Init135:
L__vRf4463Init134:
L__vRf4463Init133:
L__vRf4463Init132:
0x2518	0x2600    MOVS	R6, #0
0x251A	0xB276    SXTB	R6, R6
0x251C	0x4D88    LDR	R5, [PC, #544]
0x251E	0x4C87    LDR	R4, [PC, #540]
0x2520	0xB440    PUSH	(R6)
0x2522	0xB420    PUSH	(R5)
0x2524	0xB410    PUSH	(R4)
0x2526	0xF000FA05  BL	_PrintOut+0
0x252A	0xB003    ADD	SP, SP, #12
0x252C	0xE0FF    B	L_end_vRf4463Init
L_vRf4463Init33:
; usNetwork start address is: 48 (R12)
; ucSetRxChannel start address is: 4 (R1)
; ucSetTxChannel start address is: 0 (R0)
0x252E	0x4C85    LDR	R4, [PC, #532]
0x2530	0xF884C000  STRB	R12, [R4, #0]
0x2534	0x4C84    LDR	R4, [PC, #528]
0x2536	0x7021    STRB	R1, [R4, #0]
; ucSetRxChannel end address is: 4 (R1)
0x2538	0x4C84    LDR	R4, [PC, #528]
0x253A	0x7020    STRB	R0, [R4, #0]
; ucSetTxChannel end address is: 0 (R0)
0x253C	0xF7FEFBC8  BL	_vRf4463PowerOnReset+0
0x2540	0xF24031C9  MOVW	R1, #969
0x2544	0x4882    LDR	R0, [PC, #520]
0x2546	0xF7FEF939  BL	_vRf4463SetConfiguration+0
0x254A	0xAE01    ADD	R6, SP, #4
0x254C	0x2400    MOVS	R4, #0
0x254E	0x7034    STRB	R4, [R6, #0]
0x2550	0x1C75    ADDS	R5, R6, #1
0x2552	0x2400    MOVS	R4, #0
0x2554	0x702C    STRB	R4, [R5, #0]
0x2556	0x1CB5    ADDS	R5, R6, #2
0x2558	0x2421    MOVS	R4, #33
0x255A	0x702C    STRB	R4, [R5, #0]
0x255C	0x1CF5    ADDS	R5, R6, #3
0x255E	0x2420    MOVS	R4, #32
0x2560	0x702C    STRB	R4, [R5, #0]
0x2562	0x1D35    ADDS	R5, R6, #4
0x2564	0x2427    MOVS	R4, #39
0x2566	0x702C    STRB	R4, [R5, #0]
0x2568	0x1D75    ADDS	R5, R6, #5
0x256A	0x240B    MOVS	R4, #11
0x256C	0x702C    STRB	R4, [R5, #0]
0x256E	0x4632    MOV	R2, R6
0x2570	0x2113    MOVS	R1, #19
0x2572	0x2006    MOVS	R0, #6
0x2574	0xF000F8EE  BL	_ucRf4463SetCommand+0
0x2578	0xAC01    ADD	R4, SP, #4
0x257A	0x2114    MOVS	R1, #20
0x257C	0x4620    MOV	R0, R4
0x257E	0xF7FEF955  BL	_vBufferSetToZero+0
0x2582	0xAD01    ADD	R5, SP, #4
0x2584	0x2462    MOVS	R4, #98
0x2586	0x702C    STRB	R4, [R5, #0]
0x2588	0x462A    MOV	R2, R5
0x258A	0x2101    MOVS	R1, #1
0x258C	0x2000    MOVS	R0, #0
0x258E	0xF7FEF9F9  BL	_ucRf4463SetProperty+0
0x2592	0xAC01    ADD	R4, SP, #4
0x2594	0x2114    MOVS	R1, #20
0x2596	0x4620    MOV	R0, R4
0x2598	0xF7FEF948  BL	_vBufferSetToZero+0
0x259C	0xAD01    ADD	R5, SP, #4
0x259E	0x2400    MOVS	R4, #0
0x25A0	0x702C    STRB	R4, [R5, #0]
0x25A2	0x462A    MOV	R2, R5
0x25A4	0x2101    MOVS	R1, #1
0x25A6	0x2003    MOVS	R0, #3
0x25A8	0xF7FEF9EC  BL	_ucRf4463SetProperty+0
0x25AC	0xAC01    ADD	R4, SP, #4
0x25AE	0x2114    MOVS	R1, #20
0x25B0	0x4620    MOV	R0, R4
0x25B2	0xF7FEF93B  BL	_vBufferSetToZero+0
0x25B6	0xAE01    ADD	R6, SP, #4
0x25B8	0x2408    MOVS	R4, #8
0x25BA	0x7034    STRB	R4, [R6, #0]
0x25BC	0x1C75    ADDS	R5, R6, #1
0x25BE	0x2414    MOVS	R4, #20
0x25C0	0x702C    STRB	R4, [R5, #0]
0x25C2	0x1CB5    ADDS	R5, R6, #2
0x25C4	0x2400    MOVS	R4, #0
0x25C6	0x702C    STRB	R4, [R5, #0]
0x25C8	0x1CF5    ADDS	R5, R6, #3
0x25CA	0x240F    MOVS	R4, #15
0x25CC	0x702C    STRB	R4, [R5, #0]
0x25CE	0x1D35    ADDS	R5, R6, #4
0x25D0	0x2431    MOVS	R4, #49
0x25D2	0x702C    STRB	R4, [R5, #0]
0x25D4	0x1D75    ADDS	R5, R6, #5
0x25D6	0x2400    MOVS	R4, #0
0x25D8	0x702C    STRB	R4, [R5, #0]
0x25DA	0x1DB5    ADDS	R5, R6, #6
0x25DC	0x2400    MOVS	R4, #0
0x25DE	0x702C    STRB	R4, [R5, #0]
0x25E0	0x1DF5    ADDS	R5, R6, #7
0x25E2	0x2400    MOVS	R4, #0
0x25E4	0x702C    STRB	R4, [R5, #0]
0x25E6	0xF2060508  ADDW	R5, R6, #8
0x25EA	0x2400    MOVS	R4, #0
0x25EC	0x702C    STRB	R4, [R5, #0]
0x25EE	0x4632    MOV	R2, R6
0x25F0	0x2109    MOVS	R1, #9
0x25F2	0xF2410000  MOVW	R0, #4096
0x25F6	0xF7FEF9C5  BL	_ucRf4463SetProperty+0
0x25FA	0xAD01    ADD	R5, SP, #4
0x25FC	0xEA4F241C  LSR	R4, R12, #8
0x2600	0x702C    STRB	R4, [R5, #0]
0x2602	0x1C6C    ADDS	R4, R5, #1
0x2604	0xF884C000  STRB	R12, [R4, #0]
; usNetwork end address is: 48 (R12)
0x2608	0x2102    MOVS	R1, #2
0x260A	0x4628    MOV	R0, R5
0x260C	0xF7FEF9EA  BL	_ucRf4463SetSyncWords+0
0x2610	0xAD01    ADD	R5, SP, #4
0x2612	0x2481    MOVS	R4, #129
0x2614	0x702C    STRB	R4, [R5, #0]
0x2616	0x462A    MOV	R2, R5
0x2618	0x2101    MOVS	R1, #1
0x261A	0xF2412000  MOVW	R0, #4608
0x261E	0xF7FEF9B1  BL	_ucRf4463SetProperty+0
0x2622	0xAD01    ADD	R5, SP, #4
0x2624	0x2402    MOVS	R4, #2
0x2626	0x702C    STRB	R4, [R5, #0]
0x2628	0x462A    MOV	R2, R5
0x262A	0x2101    MOVS	R1, #1
0x262C	0xF2412006  MOVW	R0, #4614
0x2630	0xF7FEF9A8  BL	_ucRf4463SetProperty+0
0x2634	0xAE01    ADD	R6, SP, #4
0x2636	0x240A    MOVS	R4, #10
0x2638	0x7034    STRB	R4, [R6, #0]
0x263A	0x1C75    ADDS	R5, R6, #1
0x263C	0x2401    MOVS	R4, #1
0x263E	0x702C    STRB	R4, [R5, #0]
0x2640	0x1CB5    ADDS	R5, R6, #2
0x2642	0x2400    MOVS	R4, #0
0x2644	0x702C    STRB	R4, [R5, #0]
0x2646	0x1CF5    ADDS	R5, R6, #3
0x2648	0x2420    MOVS	R4, #32
0x264A	0x702C    STRB	R4, [R5, #0]
0x264C	0x1D35    ADDS	R5, R6, #4
0x264E	0x2405    MOVS	R4, #5
0x2650	0x702C    STRB	R4, [R5, #0]
0x2652	0x4632    MOV	R2, R6
0x2654	0x2105    MOVS	R1, #5
0x2656	0xF2412008  MOVW	R0, #4616
0x265A	0xF7FEF993  BL	_ucRf4463SetProperty+0
0x265E	0xAE01    ADD	R6, SP, #4
0x2660	0x2400    MOVS	R4, #0
0x2662	0x7034    STRB	R4, [R6, #0]
0x2664	0x1C75    ADDS	R5, R6, #1
0x2666	0x2401    MOVS	R4, #1
0x2668	0x702C    STRB	R4, [R5, #0]
0x266A	0x1CB5    ADDS	R5, R6, #2
0x266C	0x2404    MOVS	R4, #4
0x266E	0x702C    STRB	R4, [R5, #0]
0x2670	0x1CF5    ADDS	R5, R6, #3
0x2672	0x24AA    MOVS	R4, #170
0x2674	0x702C    STRB	R4, [R5, #0]
0x2676	0x1D35    ADDS	R5, R6, #4
0x2678	0x2400    MOVS	R4, #0
0x267A	0x702C    STRB	R4, [R5, #0]
0x267C	0x1D75    ADDS	R5, R6, #5
0x267E	0x2432    MOVS	R4, #50
0x2680	0x702C    STRB	R4, [R5, #0]
0x2682	0x1DB5    ADDS	R5, R6, #6
0x2684	0x2404    MOVS	R4, #4
0x2686	0x702C    STRB	R4, [R5, #0]
0x2688	0x1DF5    ADDS	R5, R6, #7
0x268A	0x24AA    MOVS	R4, #170
0x268C	0x702C    STRB	R4, [R5, #0]
0x268E	0xF2060508  ADDW	R5, R6, #8
0x2692	0x2400    MOVS	R4, #0
0x2694	0x702C    STRB	R4, [R5, #0]
0x2696	0xF2060509  ADDW	R5, R6, #9
0x269A	0x2400    MOVS	R4, #0
0x269C	0x702C    STRB	R4, [R5, #0]
0x269E	0xF206050A  ADDW	R5, R6, #10
0x26A2	0x2400    MOVS	R4, #0
0x26A4	0x702C    STRB	R4, [R5, #0]
0x26A6	0xF206050B  ADDW	R5, R6, #11
0x26AA	0x2400    MOVS	R4, #0
0x26AC	0x702C    STRB	R4, [R5, #0]
0x26AE	0x4632    MOV	R2, R6
0x26B0	0x210C    MOVS	R1, #12
0x26B2	0xF241200D  MOVW	R0, #4621
0x26B6	0xF7FEF965  BL	_ucRf4463SetProperty+0
0x26BA	0xAE01    ADD	R6, SP, #4
0x26BC	0x2400    MOVS	R4, #0
0x26BE	0x7034    STRB	R4, [R6, #0]
0x26C0	0x1C75    ADDS	R5, R6, #1
0x26C2	0x2400    MOVS	R4, #0
0x26C4	0x702C    STRB	R4, [R5, #0]
0x26C6	0x1CB5    ADDS	R5, R6, #2
0x26C8	0x2400    MOVS	R4, #0
0x26CA	0x702C    STRB	R4, [R5, #0]
0x26CC	0x1CF5    ADDS	R5, R6, #3
0x26CE	0x2400    MOVS	R4, #0
0x26D0	0x702C    STRB	R4, [R5, #0]
0x26D2	0x1D35    ADDS	R5, R6, #4
0x26D4	0x2400    MOVS	R4, #0
0x26D6	0x702C    STRB	R4, [R5, #0]
0x26D8	0x1D75    ADDS	R5, R6, #5
0x26DA	0x2400    MOVS	R4, #0
0x26DC	0x702C    STRB	R4, [R5, #0]
0x26DE	0x1DB5    ADDS	R5, R6, #6
0x26E0	0x2400    MOVS	R4, #0
0x26E2	0x702C    STRB	R4, [R5, #0]
0x26E4	0x1DF5    ADDS	R5, R6, #7
0x26E6	0x2400    MOVS	R4, #0
0x26E8	0x702C    STRB	R4, [R5, #0]
0x26EA	0x4632    MOV	R2, R6
0x26EC	0x2108    MOVS	R1, #8
0x26EE	0xF2412019  MOVW	R0, #4633
0x26F2	0xF7FEF947  BL	_ucRf4463SetProperty+0
0x26F6	0xAD01    ADD	R5, SP, #4
0x26F8	0x2401    MOVS	R4, #1
0x26FA	0x702C    STRB	R4, [R5, #0]
0x26FC	0x462A    MOV	R2, R5
0x26FE	0x2101    MOVS	R1, #1
0x2700	0xF242004C  MOVW	R0, #8268
0x2704	0xF7FEF93E  BL	_ucRf4463SetProperty+0
0x2708	0xAE01    ADD	R6, SP, #4
0x270A	0x2401    MOVS	R4, #1
0x270C	0x7034    STRB	R4, [R6, #0]
0x270E	0x1C75    ADDS	R5, R6, #1
0x2710	0x2438    MOVS	R4, #56
0x2712	0x702C    STRB	R4, [R5, #0]
0x2714	0x1CB5    ADDS	R5, R6, #2
0x2716	0x2400    MOVS	R4, #0
0x2718	0x702C    STRB	R4, [R5, #0]
0x271A	0x4632    MOV	R2, R6
0x271C	0x2103    MOVS	R1, #3
0x271E	0xF2401000  MOVW	R0, #256
0x2722	0xF7FEF92F  BL	_ucRf4463SetProperty+0
0x2726	0xF89D0018  LDRB	R0, [SP, #24]
0x272A	0xF7FEF979  BL	_ucRf4463SetTxPower+0
L_end_vRf4463Init:
0x272E	0xF8DDE000  LDR	LR, [SP, #0]
0x2732	0xB007    ADD	SP, SP, #28
0x2734	0x4770    BX	LR
0x2736	0xBF00    NOP
0x2738	0x37910000  	?lstr_13_main+0
0x273C	0x0A850000  	_vDebugPrint+0
0x2740	0x37740000  	?lstr_14_main+0
0x2744	0x00872000  	main_ucRfNetwork+0
0x2748	0x00002000  	main_ucRxChannel+0
0x274C	0x00452000  	main_ucTxChannel+0
0x2750	0x31200000  	_RF4463_CONFIGURATION_DATA+0
; end of _vRf4463Init
_vRf4463PowerOnReset:
0x0CD0	0xB083    SUB	SP, SP, #12
0x0CD2	0xF8CDE000  STR	LR, [SP, #0]
0x0CD6	0x2002    MOVS	R0, #2
0x0CD8	0xF88D0004  STRB	R0, [SP, #4]
0x0CDC	0x2001    MOVS	R0, #1
0x0CDE	0xF88D0005  STRB	R0, [SP, #5]
0x0CE2	0x2000    MOVS	R0, #0
0x0CE4	0xF88D0006  STRB	R0, [SP, #6]
0x0CE8	0x2001    MOVS	R0, #1
0x0CEA	0xF88D0007  STRB	R0, [SP, #7]
0x0CEE	0x20C9    MOVS	R0, #201
0x0CF0	0xF88D0008  STRB	R0, [SP, #8]
0x0CF4	0x20C3    MOVS	R0, #195
0x0CF6	0xF88D0009  STRB	R0, [SP, #9]
0x0CFA	0x2080    MOVS	R0, #128
0x0CFC	0xF88D000A  STRB	R0, [SP, #10]
0x0D00	0x2101    MOVS	R1, #1
0x0D02	0xB249    SXTB	R1, R1
0x0D04	0x4816    LDR	R0, [PC, #88]
0x0D06	0x6001    STR	R1, [R0, #0]
0x0D08	0xF240272E  MOVW	R7, #558
0x0D0C	0xF2C00700  MOVT	R7, #0
L_vRf4463PowerOnReset34:
0x0D10	0x1E7F    SUBS	R7, R7, #1
0x0D12	0xD1FD    BNE	L_vRf4463PowerOnReset34
0x0D14	0xBF00    NOP
0x0D16	0xBF00    NOP
0x0D18	0xBF00    NOP
0x0D1A	0xBF00    NOP
0x0D1C	0xBF00    NOP
0x0D1E	0x2100    MOVS	R1, #0
0x0D20	0xB249    SXTB	R1, R1
0x0D22	0x480F    LDR	R0, [PC, #60]
0x0D24	0x6001    STR	R1, [R0, #0]
0x0D26	0xF242077E  MOVW	R7, #8318
0x0D2A	0xF2C00705  MOVT	R7, #5
0x0D2E	0xBF00    NOP
0x0D30	0xBF00    NOP
L_vRf4463PowerOnReset36:
0x0D32	0x1E7F    SUBS	R7, R7, #1
0x0D34	0xD1FD    BNE	L_vRf4463PowerOnReset36
0x0D36	0xBF00    NOP
0x0D38	0xBF00    NOP
0x0D3A	0xBF00    NOP
0x0D3C	0x2100    MOVS	R1, #0
0x0D3E	0xB249    SXTB	R1, R1
0x0D40	0x4808    LDR	R0, [PC, #32]
0x0D42	0x6001    STR	R1, [R0, #0]
0x0D44	0xA801    ADD	R0, SP, #4
0x0D46	0x4601    MOV	R1, R0
0x0D48	0x2007    MOVS	R0, #7
0x0D4A	0xF7FFFFAD  BL	_vRf4463SPIWriteBuffer+0
0x0D4E	0x2101    MOVS	R1, #1
0x0D50	0xB249    SXTB	R1, R1
0x0D52	0x4804    LDR	R0, [PC, #16]
0x0D54	0x6001    STR	R1, [R0, #0]
L_end_vRf4463PowerOnReset:
0x0D56	0xF8DDE000  LDR	LR, [SP, #0]
0x0D5A	0xB003    ADD	SP, SP, #12
0x0D5C	0x4770    BX	LR
0x0D5E	0xBF00    NOP
0x0D60	0x82844241  	GPIOD_ODR+0
0x0D64	0x82884241  	GPIOD_ODR+0
; end of _vRf4463PowerOnReset
_vRf4463SPIWriteBuffer:
; pcWriteBuffer start address is: 4 (R1)
; usWriteLength start address is: 0 (R0)
0x0CA8	0xB081    SUB	SP, SP, #4
0x0CAA	0xF8CDE000  STR	LR, [SP, #0]
; pcWriteBuffer end address is: 4 (R1)
; usWriteLength end address is: 0 (R0)
; usWriteLength start address is: 0 (R0)
; pcWriteBuffer start address is: 4 (R1)
; pcWriteBuffer end address is: 4 (R1)
; usWriteLength end address is: 0 (R0)
0x0CAE	0x460D    MOV	R5, R1
L_vRf4463SPIWriteBuffer71:
; pcWriteBuffer start address is: 20 (R5)
; usWriteLength start address is: 16 (R4)
; usWriteLength start address is: 0 (R0)
0x0CB0	0xB283    UXTH	R3, R0
0x0CB2	0x1E42    SUBS	R2, R0, #1
; usWriteLength end address is: 0 (R0)
; usWriteLength start address is: 16 (R4)
0x0CB4	0xB294    UXTH	R4, R2
; usWriteLength end address is: 16 (R4)
0x0CB6	0xB133    CBZ	R3, L_vRf4463SPIWriteBuffer72
; usWriteLength end address is: 16 (R4)
; usWriteLength start address is: 16 (R4)
0x0CB8	0x782A    LDRB	R2, [R5, #0]
0x0CBA	0xB2D0    UXTB	R0, R2
0x0CBC	0xF7FFFC0C  BL	_ucRf4463SPIByte+0
0x0CC0	0x1C6D    ADDS	R5, R5, #1
0x0CC2	0xB2A0    UXTH	R0, R4
; usWriteLength end address is: 16 (R4)
; pcWriteBuffer end address is: 20 (R5)
0x0CC4	0xE7F4    B	L_vRf4463SPIWriteBuffer71
L_vRf4463SPIWriteBuffer72:
L_end_vRf4463SPIWriteBuffer:
0x0CC6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CCA	0xB001    ADD	SP, SP, #4
0x0CCC	0x4770    BX	LR
; end of _vRf4463SPIWriteBuffer
_ucRf4463SPIByte:
; pcWriteData start address is: 0 (R0)
0x04D8	0xB081    SUB	SP, SP, #4
0x04DA	0xF8CDE000  STR	LR, [SP, #0]
; pcWriteData end address is: 0 (R0)
; pcWriteData start address is: 0 (R0)
; pcWriteData end address is: 0 (R0)
0x04DE	0xF7FFFFD5  BL	_SPI1_Read+0
0x04E2	0xB2C0    UXTB	R0, R0
L_end_ucRf4463SPIByte:
0x04E4	0xF8DDE000  LDR	LR, [SP, #0]
0x04E8	0xB001    ADD	SP, SP, #4
0x04EA	0x4770    BX	LR
; end of _ucRf4463SPIByte
_SPI1_Read:
; data_out start address is: 0 (R0)
0x048C	0xB081    SUB	SP, SP, #4
0x048E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
0x0492	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0494	0x4803    LDR	R0, [PC, #12]
0x0496	0xF7FFFE77  BL	__Lib_SPI_123_SPIx_Read+0
L_end_SPI1_Read:
0x049A	0xF8DDE000  LDR	LR, [SP, #0]
0x049E	0xB001    ADD	SP, SP, #4
0x04A0	0x4770    BX	LR
0x04A2	0xBF00    NOP
0x04A4	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
__Lib_SPI_123_SPIx_Read:
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
0x018A	0xF200020C  ADDW	R2, R0, #12
0x018E	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0190	0xF2000208  ADDW	R2, R0, #8
0x0194	0x6813    LDR	R3, [R2, #0]
0x0196	0xF3C30200  UBFX	R2, R3, #0, #1
0x019A	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
0x019C	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
0x019E	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x01A2	0x6812    LDR	R2, [R2, #0]
0x01A4	0xB290    UXTH	R0, R2
L_end_SPIx_Read:
0x01A6	0xB001    ADD	SP, SP, #4
0x01A8	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_vRf4463SetConfiguration:
; usParametersLength start address is: 4 (R1)
; pcParameters start address is: 0 (R0)
0x07BC	0xB08A    SUB	SP, SP, #40
0x07BE	0xF8CDE000  STR	LR, [SP, #0]
0x07C2	0xF8AD1004  STRH	R1, [SP, #4]
0x07C6	0x4601    MOV	R1, R0
0x07C8	0xF8BD0004  LDRH	R0, [SP, #4]
; usParametersLength end address is: 4 (R1)
; pcParameters end address is: 0 (R0)
; pcParameters start address is: 4 (R1)
; usParametersLength start address is: 0 (R0)
0x07CC	0xF1A00801  SUB	R8, R0, #1
0x07D0	0xFA1FF888  UXTH	R8, R8
; usParametersLength end address is: 0 (R0)
; usParametersLength start address is: 32 (R8)
0x07D4	0x780A    LDRB	R2, [R1, #0]
0x07D6	0x1C50    ADDS	R0, R2, #1
0x07D8	0xB280    UXTH	R0, R0
; usPosition start address is: 0 (R0)
; pcParameters end address is: 4 (R1)
; usParametersLength end address is: 32 (R8)
; usPosition end address is: 0 (R0)
0x07DA	0x4689    MOV	R9, R1
L_vRf4463SetConfiguration46:
; usPosition start address is: 0 (R0)
; pcParameters start address is: 36 (R9)
; usParametersLength start address is: 32 (R8)
; pcParameters start address is: 36 (R9)
; pcParameters end address is: 36 (R9)
0x07DC	0x4540    CMP	R0, R8
0x07DE	0xD221    BCS	L_vRf4463SetConfiguration47
; pcParameters end address is: 36 (R9)
; pcParameters start address is: 36 (R9)
0x07E0	0xEB090200  ADD	R2, R9, R0, LSL #0
0x07E4	0x7812    LDRB	R2, [R2, #0]
0x07E6	0x1E54    SUBS	R4, R2, #1
; ucCommandLength start address is: 40 (R10)
0x07E8	0xFA5FFA84  UXTB	R10, R4
0x07EC	0x1C43    ADDS	R3, R0, #1
0x07EE	0xB29B    UXTH	R3, R3
; usPosition end address is: 0 (R0)
0x07F0	0xEB090203  ADD	R2, R9, R3, LSL #0
0x07F4	0x7812    LDRB	R2, [R2, #0]
; ucCommand start address is: 24 (R6)
0x07F6	0xB2D6    UXTB	R6, R2
0x07F8	0x1C5A    ADDS	R2, R3, #1
0x07FA	0xB292    UXTH	R2, R2
; usPosition start address is: 44 (R11)
0x07FC	0xFA1FFB82  UXTH	R11, R2
0x0800	0xEB090302  ADD	R3, R9, R2, LSL #0
0x0804	0xAA02    ADD	R2, SP, #8
0x0806	0x4619    MOV	R1, R3
0x0808	0x4610    MOV	R0, R2
0x080A	0xB2E2    UXTB	R2, R4
0x080C	0xF7FFFE6E  BL	_memcpy+0
0x0810	0xAA02    ADD	R2, SP, #8
0x0812	0xB2F1    UXTB	R1, R6
; ucCommand end address is: 24 (R6)
0x0814	0xFA5FF08A  UXTB	R0, R10
0x0818	0xF001FF9C  BL	_ucRf4463SetCommand+0
0x081C	0xEB0B020A  ADD	R2, R11, R10, LSL #0
; ucCommandLength end address is: 40 (R10)
; usPosition end address is: 44 (R11)
; usPosition start address is: 0 (R0)
0x0820	0xB290    UXTH	R0, R2
; usParametersLength end address is: 32 (R8)
; pcParameters end address is: 36 (R9)
; usPosition end address is: 0 (R0)
0x0822	0xE7DB    B	L_vRf4463SetConfiguration46
L_vRf4463SetConfiguration47:
L_end_vRf4463SetConfiguration:
0x0824	0xF8DDE000  LDR	LR, [SP, #0]
0x0828	0xB00A    ADD	SP, SP, #40
0x082A	0x4770    BX	LR
; end of _vRf4463SetConfiguration
_memcpy:
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x04EC	0xB081    SUB	SP, SP, #4
0x04EE	0x460B    MOV	R3, R1
0x04F0	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
; ss start address is: 0 (R0)
0x04F2	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
; dd start address is: 20 (R5)
0x04F4	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x04F6	0xB214    SXTH	R4, R2
0x04F8	0x1E53    SUBS	R3, R2, #1
0x04FA	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x04FC	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
; n start address is: 8 (R2)
0x04FE	0x7803    LDRB	R3, [R0, #0]
0x0500	0x702B    STRB	R3, [R5, #0]
0x0502	0x1C6D    ADDS	R5, R5, #1
0x0504	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x0506	0xE7F6    B	L_memcpy7
L_memcpy8:
0x0508	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
L_end_memcpy:
0x050A	0xB001    ADD	SP, SP, #4
0x050C	0x4770    BX	LR
; end of _memcpy
_ucRf4463SetCommand:
; pcParametersBuffer start address is: 8 (R2)
; ucCommand start address is: 4 (R1)
; ucLength start address is: 0 (R0)
0x2754	0xB081    SUB	SP, SP, #4
0x2756	0xF8CDE000  STR	LR, [SP, #0]
0x275A	0xB2C5    UXTB	R5, R0
0x275C	0xB2CE    UXTB	R6, R1
0x275E	0x4617    MOV	R7, R2
; pcParametersBuffer end address is: 8 (R2)
; ucCommand end address is: 4 (R1)
; ucLength end address is: 0 (R0)
; ucLength start address is: 20 (R5)
; ucCommand start address is: 24 (R6)
; pcParametersBuffer start address is: 28 (R7)
0x2760	0xF7FDFFE0  BL	_ucRf4463CheckCTS+0
0x2764	0x2801    CMP	R0, #1
0x2766	0xD101    BNE	L_ucRf4463SetCommand48
; ucLength end address is: 20 (R5)
; ucCommand end address is: 24 (R6)
; pcParametersBuffer end address is: 28 (R7)
0x2768	0x2001    MOVS	R0, #1
0x276A	0xE00F    B	L_end_ucRf4463SetCommand
L_ucRf4463SetCommand48:
; pcParametersBuffer start address is: 28 (R7)
; ucCommand start address is: 24 (R6)
; ucLength start address is: 20 (R5)
0x276C	0x2400    MOVS	R4, #0
0x276E	0xB264    SXTB	R4, R4
0x2770	0x4B08    LDR	R3, [PC, #32]
0x2772	0x601C    STR	R4, [R3, #0]
0x2774	0xB2F0    UXTB	R0, R6
; ucCommand end address is: 24 (R6)
0x2776	0xF7FDFEAF  BL	_ucRf4463SPIByte+0
0x277A	0x4639    MOV	R1, R7
; pcParametersBuffer end address is: 28 (R7)
0x277C	0xB2E8    UXTB	R0, R5
; ucLength end address is: 20 (R5)
0x277E	0xF7FEFA93  BL	_vRf4463SPIWriteBuffer+0
0x2782	0x2401    MOVS	R4, #1
0x2784	0xB264    SXTB	R4, R4
0x2786	0x4B03    LDR	R3, [PC, #12]
0x2788	0x601C    STR	R4, [R3, #0]
0x278A	0x2000    MOVS	R0, #0
L_end_ucRf4463SetCommand:
0x278C	0xF8DDE000  LDR	LR, [SP, #0]
0x2790	0xB001    ADD	SP, SP, #4
0x2792	0x4770    BX	LR
0x2794	0x82884241  	GPIOD_ODR+0
; end of _ucRf4463SetCommand
_ucRf4463CheckCTS:
0x0724	0xB081    SUB	SP, SP, #4
0x0726	0xF8CDE000  STR	LR, [SP, #0]
; usTimeoutCounter start address is: 8 (R2)
0x072A	0xF64012C4  MOVW	R2, #2500
; usTimeoutCounter end address is: 8 (R2)
L_ucRf4463CheckCTS57:
; usTimeoutCounter start address is: 16 (R4)
; usTimeoutCounter start address is: 8 (R2)
0x072E	0xB291    UXTH	R1, R2
0x0730	0x1E50    SUBS	R0, R2, #1
; usTimeoutCounter end address is: 8 (R2)
; usTimeoutCounter start address is: 16 (R4)
0x0732	0xB284    UXTH	R4, R0
; usTimeoutCounter end address is: 16 (R4)
0x0734	0xB1C1    CBZ	R1, L_ucRf4463CheckCTS58
; usTimeoutCounter end address is: 16 (R4)
; usTimeoutCounter start address is: 16 (R4)
0x0736	0x2100    MOVS	R1, #0
0x0738	0xB249    SXTB	R1, R1
0x073A	0x480E    LDR	R0, [PC, #56]
0x073C	0x6001    STR	R1, [R0, #0]
0x073E	0x2044    MOVS	R0, #68
0x0740	0xF7FFFECA  BL	_ucRf4463SPIByte+0
0x0744	0x2044    MOVS	R0, #68
0x0746	0xF7FFFEC7  BL	_ucRf4463SPIByte+0
0x074A	0xF1B00FFF  CMP	R0, #255
0x074E	0xD105    BNE	L_ucRf4463CheckCTS59
; usTimeoutCounter end address is: 16 (R4)
0x0750	0x2101    MOVS	R1, #1
0x0752	0xB249    SXTB	R1, R1
0x0754	0x4807    LDR	R0, [PC, #28]
0x0756	0x6001    STR	R1, [R0, #0]
0x0758	0x2000    MOVS	R0, #0
0x075A	0xE006    B	L_end_ucRf4463CheckCTS
L_ucRf4463CheckCTS59:
; usTimeoutCounter start address is: 16 (R4)
0x075C	0x2101    MOVS	R1, #1
0x075E	0xB249    SXTB	R1, R1
0x0760	0x4804    LDR	R0, [PC, #16]
0x0762	0x6001    STR	R1, [R0, #0]
0x0764	0xB2A2    UXTH	R2, R4
; usTimeoutCounter end address is: 16 (R4)
0x0766	0xE7E2    B	L_ucRf4463CheckCTS57
L_ucRf4463CheckCTS58:
0x0768	0x2001    MOVS	R0, #1
L_end_ucRf4463CheckCTS:
0x076A	0xF8DDE000  LDR	LR, [SP, #0]
0x076E	0xB001    ADD	SP, SP, #4
0x0770	0x4770    BX	LR
0x0772	0xBF00    NOP
0x0774	0x82884241  	GPIOD_ODR+0
; end of _ucRf4463CheckCTS
_vBufferSetToZero:
; uslength start address is: 4 (R1)
; pcBufferToClean start address is: 0 (R0)
0x082C	0xB081    SUB	SP, SP, #4
; uslength end address is: 4 (R1)
; pcBufferToClean end address is: 0 (R0)
; pcBufferToClean start address is: 0 (R0)
; uslength start address is: 4 (R1)
; usPosition start address is: 16 (R4)
0x082E	0x2400    MOVS	R4, #0
; pcBufferToClean end address is: 0 (R0)
; uslength end address is: 4 (R1)
; usPosition end address is: 16 (R4)
0x0830	0xF8AD1000  STRH	R1, [SP, #0]
0x0834	0x4601    MOV	R1, R0
0x0836	0xF8BD0000  LDRH	R0, [SP, #0]
L_vBufferSetToZero111:
; usPosition start address is: 16 (R4)
; pcBufferToClean start address is: 4 (R1)
; uslength start address is: 0 (R0)
; pcBufferToClean start address is: 4 (R1)
; pcBufferToClean end address is: 4 (R1)
0x083A	0x4284    CMP	R4, R0
0x083C	0xD205    BCS	L_vBufferSetToZero112
; pcBufferToClean end address is: 4 (R1)
; pcBufferToClean start address is: 4 (R1)
0x083E	0x190B    ADDS	R3, R1, R4
0x0840	0x2200    MOVS	R2, #0
0x0842	0x701A    STRB	R2, [R3, #0]
0x0844	0x1C64    ADDS	R4, R4, #1
0x0846	0xB2A4    UXTH	R4, R4
; uslength end address is: 0 (R0)
; pcBufferToClean end address is: 4 (R1)
; usPosition end address is: 16 (R4)
0x0848	0xE7F7    B	L_vBufferSetToZero111
L_vBufferSetToZero112:
L_end_vBufferSetToZero:
0x084A	0xB001    ADD	SP, SP, #4
0x084C	0x4770    BX	LR
; end of _vBufferSetToZero
_ucRf4463SetProperty:
; pcParametersBuffer start address is: 8 (R2)
; ucLength start address is: 4 (R1)
; usStartProperty start address is: 0 (R0)
0x0984	0xB082    SUB	SP, SP, #8
0x0986	0xF8CDE000  STR	LR, [SP, #0]
0x098A	0xB286    UXTH	R6, R0
0x098C	0xB2CF    UXTB	R7, R1
0x098E	0x4690    MOV	R8, R2
; pcParametersBuffer end address is: 8 (R2)
; ucLength end address is: 4 (R1)
; usStartProperty end address is: 0 (R0)
; usStartProperty start address is: 24 (R6)
; ucLength start address is: 28 (R7)
; pcParametersBuffer start address is: 32 (R8)
0x0990	0xF7FFFEC8  BL	_ucRf4463CheckCTS+0
0x0994	0x2801    CMP	R0, #1
0x0996	0xD101    BNE	L_ucRf4463SetProperty51
; usStartProperty end address is: 24 (R6)
; ucLength end address is: 28 (R7)
; pcParametersBuffer end address is: 32 (R8)
0x0998	0x2001    MOVS	R0, #1
0x099A	0xE01C    B	L_end_ucRf4463SetProperty
L_ucRf4463SetProperty51:
; pcParametersBuffer start address is: 32 (R8)
; ucLength start address is: 28 (R7)
; usStartProperty start address is: 24 (R6)
0x099C	0xAD01    ADD	R5, SP, #4
0x099E	0x2311    MOVS	R3, #17
0x09A0	0x702B    STRB	R3, [R5, #0]
0x09A2	0x1C6C    ADDS	R4, R5, #1
0x09A4	0x0A33    LSRS	R3, R6, #8
0x09A6	0x7023    STRB	R3, [R4, #0]
0x09A8	0x1CAB    ADDS	R3, R5, #2
0x09AA	0x701F    STRB	R7, [R3, #0]
0x09AC	0x1CEC    ADDS	R4, R5, #3
0x09AE	0xF00603FF  AND	R3, R6, #255
; usStartProperty end address is: 24 (R6)
0x09B2	0x7023    STRB	R3, [R4, #0]
0x09B4	0x2400    MOVS	R4, #0
0x09B6	0xB264    SXTB	R4, R4
0x09B8	0x4B09    LDR	R3, [PC, #36]
0x09BA	0x601C    STR	R4, [R3, #0]
0x09BC	0x4629    MOV	R1, R5
0x09BE	0x2004    MOVS	R0, #4
0x09C0	0xF000F972  BL	_vRf4463SPIWriteBuffer+0
0x09C4	0x4641    MOV	R1, R8
; pcParametersBuffer end address is: 32 (R8)
0x09C6	0xB2F8    UXTB	R0, R7
; ucLength end address is: 28 (R7)
0x09C8	0xF000F96E  BL	_vRf4463SPIWriteBuffer+0
0x09CC	0x2401    MOVS	R4, #1
0x09CE	0xB264    SXTB	R4, R4
0x09D0	0x4B03    LDR	R3, [PC, #12]
0x09D2	0x601C    STR	R4, [R3, #0]
0x09D4	0x2000    MOVS	R0, #0
L_end_ucRf4463SetProperty:
0x09D6	0xF8DDE000  LDR	LR, [SP, #0]
0x09DA	0xB002    ADD	SP, SP, #8
0x09DC	0x4770    BX	LR
0x09DE	0xBF00    NOP
0x09E0	0x82884241  	GPIOD_ODR+0
; end of _ucRf4463SetProperty
_ucRf4463SetSyncWords:
; ucLength start address is: 4 (R1)
; pcSyncWords start address is: 0 (R0)
0x09E4	0xB084    SUB	SP, SP, #16
0x09E6	0xF8CDE000  STR	LR, [SP, #0]
; ucLength end address is: 4 (R1)
; pcSyncWords end address is: 0 (R0)
; pcSyncWords start address is: 0 (R0)
; ucLength start address is: 4 (R1)
0x09EA	0xB111    CBZ	R1, L__ucRf4463SetSyncWords127
0x09EC	0x2903    CMP	R1, #3
0x09EE	0xD800    BHI	L__ucRf4463SetSyncWords126
0x09F0	0xE001    B	L_ucRf4463SetSyncWords56
; pcSyncWords end address is: 0 (R0)
; ucLength end address is: 4 (R1)
L__ucRf4463SetSyncWords127:
L__ucRf4463SetSyncWords126:
0x09F2	0x2001    MOVS	R0, #1
0x09F4	0xE00F    B	L_end_ucRf4463SetSyncWords
L_ucRf4463SetSyncWords56:
; ucLength start address is: 4 (R1)
; pcSyncWords start address is: 0 (R0)
0x09F6	0xAB02    ADD	R3, SP, #8
0x09F8	0x1E4A    SUBS	R2, R1, #1
0x09FA	0x701A    STRB	R2, [R3, #0]
0x09FC	0x1C5A    ADDS	R2, R3, #1
0x09FE	0x9001    STR	R0, [SP, #4]
; ucLength end address is: 4 (R1)
0x0A00	0x4610    MOV	R0, R2
0x0A02	0xB2CA    UXTB	R2, R1
; pcSyncWords end address is: 0 (R0)
0x0A04	0x9901    LDR	R1, [SP, #4]
0x0A06	0xF7FFFD71  BL	_memcpy+0
0x0A0A	0xAA02    ADD	R2, SP, #8
0x0A0C	0x2105    MOVS	R1, #5
0x0A0E	0xF2411000  MOVW	R0, #4352
0x0A12	0xF7FFFFB7  BL	_ucRf4463SetProperty+0
L_end_ucRf4463SetSyncWords:
0x0A16	0xF8DDE000  LDR	LR, [SP, #0]
0x0A1A	0xB004    ADD	SP, SP, #16
0x0A1C	0x4770    BX	LR
; end of _ucRf4463SetSyncWords
_ucRf4463SetTxPower:
; ucPower start address is: 0 (R0)
0x0A20	0xB082    SUB	SP, SP, #8
0x0A22	0xF8CDE000  STR	LR, [SP, #0]
0x0A26	0xFA5FF980  UXTB	R9, R0
; ucPower end address is: 0 (R0)
; ucPower start address is: 36 (R9)
0x0A2A	0x2108    MOVS	R1, #8
0x0A2C	0xF88D1004  STRB	R1, [SP, #4]
0x0A30	0x2100    MOVS	R1, #0
0x0A32	0xF88D1005  STRB	R1, [SP, #5]
0x0A36	0x2100    MOVS	R1, #0
0x0A38	0xF88D1006  STRB	R1, [SP, #6]
0x0A3C	0x213D    MOVS	R1, #61
0x0A3E	0xF88D1007  STRB	R1, [SP, #7]
0x0A42	0xF1B90F7F  CMP	R9, #127
0x0A46	0xD90A    BLS	L__ucRf4463SetTxPower128
0x0A48	0x4A0C    LDR	R2, [PC, #48]
0x0A4A	0x490D    LDR	R1, [PC, #52]
0x0A4C	0xF84D9D04  PUSH	(R9)
; ucPower end address is: 36 (R9)
0x0A50	0xB404    PUSH	(R2)
0x0A52	0xB402    PUSH	(R1)
0x0A54	0xF001FF6E  BL	_PrintOut+0
0x0A58	0xB003    ADD	SP, SP, #12
; ucPower start address is: 0 (R0)
0x0A5A	0x207F    MOVS	R0, #127
; ucPower end address is: 0 (R0)
0x0A5C	0xE001    B	L_ucRf4463SetTxPower62
L__ucRf4463SetTxPower128:
0x0A5E	0xFA5FF089  UXTB	R0, R9
L_ucRf4463SetTxPower62:
; ucPower start address is: 0 (R0)
0x0A62	0xAA01    ADD	R2, SP, #4
0x0A64	0x1C51    ADDS	R1, R2, #1
0x0A66	0x7008    STRB	R0, [R1, #0]
; ucPower end address is: 0 (R0)
0x0A68	0x2104    MOVS	R1, #4
0x0A6A	0xF2422000  MOVW	R0, #8704
0x0A6E	0xF7FFFF89  BL	_ucRf4463SetProperty+0
L_end_ucRf4463SetTxPower:
0x0A72	0xF8DDE000  LDR	LR, [SP, #0]
0x0A76	0xB002    ADD	SP, SP, #8
0x0A78	0x4770    BX	LR
0x0A7A	0xBF00    NOP
0x0A7C	0x36A40000  	?lstr_19_main+0
0x0A80	0x0A850000  	_vDebugPrint+0
; end of _ucRf4463SetTxPower
_ucRf4463DeviceAvailability:
0x126C	0xB084    SUB	SP, SP, #16
0x126E	0xF8CDE000  STR	LR, [SP, #0]
0x1272	0xA801    ADD	R0, SP, #4
0x1274	0x4602    MOV	R2, R0
0x1276	0x2101    MOVS	R1, #1
0x1278	0x2009    MOVS	R0, #9
0x127A	0xF7FFFB4F  BL	_ucRf4463GetCommand+0
0x127E	0x2801    CMP	R0, #1
0x1280	0xD101    BNE	L_ucRf4463DeviceAvailability60
0x1282	0x2001    MOVS	R0, #1
0x1284	0xE00F    B	L_end_ucRf4463DeviceAvailability
L_ucRf4463DeviceAvailability60:
0x1286	0xAA01    ADD	R2, SP, #4
0x1288	0x1C90    ADDS	R0, R2, #2
0x128A	0x7800    LDRB	R0, [R0, #0]
0x128C	0x0201    LSLS	R1, R0, #8
0x128E	0xB289    UXTH	R1, R1
0x1290	0x1CD0    ADDS	R0, R2, #3
0x1292	0x7800    LDRB	R0, [R0, #0]
0x1294	0x4301    ORRS	R1, R0
0x1296	0xB289    UXTH	R1, R1
0x1298	0xF2444063  MOVW	R0, #17507
0x129C	0x4281    CMP	R1, R0
0x129E	0xD001    BEQ	L_ucRf4463DeviceAvailability61
0x12A0	0x2001    MOVS	R0, #1
0x12A2	0xE000    B	L_end_ucRf4463DeviceAvailability
L_ucRf4463DeviceAvailability61:
0x12A4	0x2000    MOVS	R0, #0
L_end_ucRf4463DeviceAvailability:
0x12A6	0xF8DDE000  LDR	LR, [SP, #0]
0x12AA	0xB004    ADD	SP, SP, #16
0x12AC	0x4770    BX	LR
; end of _ucRf4463DeviceAvailability
_ucRf4463GetCommand:
; pcParametersBuffer start address is: 8 (R2)
; ucCommand start address is: 4 (R1)
; ucLength start address is: 0 (R0)
0x091C	0xB081    SUB	SP, SP, #4
0x091E	0xF8CDE000  STR	LR, [SP, #0]
0x0922	0xB2C5    UXTB	R5, R0
0x0924	0xB2CE    UXTB	R6, R1
0x0926	0x4617    MOV	R7, R2
; pcParametersBuffer end address is: 8 (R2)
; ucCommand end address is: 4 (R1)
; ucLength end address is: 0 (R0)
; ucLength start address is: 20 (R5)
; ucCommand start address is: 24 (R6)
; pcParametersBuffer start address is: 28 (R7)
0x0928	0xF7FFFEFC  BL	_ucRf4463CheckCTS+0
0x092C	0x2801    CMP	R0, #1
0x092E	0xD101    BNE	L_ucRf4463GetCommand49
; ucLength end address is: 20 (R5)
; ucCommand end address is: 24 (R6)
; pcParametersBuffer end address is: 28 (R7)
0x0930	0x2001    MOVS	R0, #1
0x0932	0xE020    B	L_end_ucRf4463GetCommand
L_ucRf4463GetCommand49:
; pcParametersBuffer start address is: 28 (R7)
; ucCommand start address is: 24 (R6)
; ucLength start address is: 20 (R5)
0x0934	0x2400    MOVS	R4, #0
0x0936	0xB264    SXTB	R4, R4
0x0938	0x4B11    LDR	R3, [PC, #68]
0x093A	0x601C    STR	R4, [R3, #0]
0x093C	0xB2F0    UXTB	R0, R6
; ucCommand end address is: 24 (R6)
0x093E	0xF7FFFDCB  BL	_ucRf4463SPIByte+0
0x0942	0x2401    MOVS	R4, #1
0x0944	0xB264    SXTB	R4, R4
0x0946	0x4B0E    LDR	R3, [PC, #56]
0x0948	0x601C    STR	R4, [R3, #0]
0x094A	0xF7FFFEEB  BL	_ucRf4463CheckCTS+0
0x094E	0x2801    CMP	R0, #1
0x0950	0xD101    BNE	L_ucRf4463GetCommand50
; ucLength end address is: 20 (R5)
; pcParametersBuffer end address is: 28 (R7)
0x0952	0x2001    MOVS	R0, #1
0x0954	0xE00F    B	L_end_ucRf4463GetCommand
L_ucRf4463GetCommand50:
; pcParametersBuffer start address is: 28 (R7)
; ucLength start address is: 20 (R5)
0x0956	0x2400    MOVS	R4, #0
0x0958	0xB264    SXTB	R4, R4
0x095A	0x4B09    LDR	R3, [PC, #36]
0x095C	0x601C    STR	R4, [R3, #0]
0x095E	0x2044    MOVS	R0, #68
0x0960	0xF7FFFDBA  BL	_ucRf4463SPIByte+0
0x0964	0x4639    MOV	R1, R7
; pcParametersBuffer end address is: 28 (R7)
0x0966	0xB2E8    UXTB	R0, R5
; ucLength end address is: 20 (R5)
0x0968	0xF7FFFD9E  BL	_vRf4463SPIReadBuffer+0
0x096C	0x2401    MOVS	R4, #1
0x096E	0xB264    SXTB	R4, R4
0x0970	0x4B03    LDR	R3, [PC, #12]
0x0972	0x601C    STR	R4, [R3, #0]
0x0974	0x2000    MOVS	R0, #0
L_end_ucRf4463GetCommand:
0x0976	0xF8DDE000  LDR	LR, [SP, #0]
0x097A	0xB001    ADD	SP, SP, #4
0x097C	0x4770    BX	LR
0x097E	0xBF00    NOP
0x0980	0x82884241  	GPIOD_ODR+0
; end of _ucRf4463GetCommand
_vRf4463SPIReadBuffer:
; pcReadBuffer start address is: 4 (R1)
; usReadLength start address is: 0 (R0)
0x04A8	0xB082    SUB	SP, SP, #8
0x04AA	0xF8CDE000  STR	LR, [SP, #0]
; pcReadBuffer end address is: 4 (R1)
; usReadLength end address is: 0 (R0)
; usReadLength start address is: 0 (R0)
; pcReadBuffer start address is: 4 (R1)
; ucRxCounter start address is: 20 (R5)
0x04AE	0x2500    MOVS	R5, #0
; pcReadBuffer end address is: 4 (R1)
; usReadLength end address is: 0 (R0)
; ucRxCounter end address is: 20 (R5)
0x04B0	0x460C    MOV	R4, R1
L_vRf4463SPIReadBuffer73:
; ucRxCounter start address is: 20 (R5)
; usReadLength start address is: 24 (R6)
; pcReadBuffer start address is: 16 (R4)
; pcReadBuffer start address is: 16 (R4)
; pcReadBuffer end address is: 16 (R4)
; usReadLength start address is: 0 (R0)
0x04B2	0xB283    UXTH	R3, R0
0x04B4	0x1E42    SUBS	R2, R0, #1
; usReadLength end address is: 0 (R0)
; usReadLength start address is: 24 (R6)
0x04B6	0xB296    UXTH	R6, R2
; usReadLength end address is: 24 (R6)
0x04B8	0xB153    CBZ	R3, L_vRf4463SPIReadBuffer74
; pcReadBuffer end address is: 16 (R4)
; usReadLength end address is: 24 (R6)
; usReadLength start address is: 24 (R6)
; pcReadBuffer start address is: 16 (R4)
0x04BA	0x1962    ADDS	R2, R4, R5
0x04BC	0x9201    STR	R2, [SP, #4]
0x04BE	0x2000    MOVS	R0, #0
0x04C0	0xF000F80A  BL	_ucRf4463SPIByte+0
0x04C4	0x9A01    LDR	R2, [SP, #4]
0x04C6	0x7010    STRB	R0, [R2, #0]
0x04C8	0x1C6D    ADDS	R5, R5, #1
0x04CA	0xB2ED    UXTB	R5, R5
0x04CC	0xB2B0    UXTH	R0, R6
; pcReadBuffer end address is: 16 (R4)
; usReadLength end address is: 24 (R6)
; ucRxCounter end address is: 20 (R5)
0x04CE	0xE7F0    B	L_vRf4463SPIReadBuffer73
L_vRf4463SPIReadBuffer74:
L_end_vRf4463SPIReadBuffer:
0x04D0	0xF8DDE000  LDR	LR, [SP, #0]
0x04D4	0xB002    ADD	SP, SP, #8
0x04D6	0x4770    BX	LR
; end of _vRf4463SPIReadBuffer
_ucRf4463EnterStandbyMode:
0x27B4	0xB082    SUB	SP, SP, #8
0x27B6	0xF8CDE000  STR	LR, [SP, #0]
0x27BA	0x2001    MOVS	R0, #1
0x27BC	0xF88D0004  STRB	R0, [SP, #4]
0x27C0	0xA801    ADD	R0, SP, #4
0x27C2	0x4602    MOV	R2, R0
0x27C4	0x2134    MOVS	R1, #52
0x27C6	0x2001    MOVS	R0, #1
0x27C8	0xF7FFFFC4  BL	_ucRf4463SetCommand+0
L_end_ucRf4463EnterStandbyMode:
0x27CC	0xF8DDE000  LDR	LR, [SP, #0]
0x27D0	0xB002    ADD	SP, SP, #8
0x27D2	0x4770    BX	LR
; end of _ucRf4463EnterStandbyMode
_ucRf4463ClearInterrupts:
0x295C	0xB082    SUB	SP, SP, #8
0x295E	0xF8CDE000  STR	LR, [SP, #0]
0x2962	0x2000    MOVS	R0, #0
0x2964	0xF88D0004  STRB	R0, [SP, #4]
0x2968	0x2000    MOVS	R0, #0
0x296A	0xF88D0005  STRB	R0, [SP, #5]
0x296E	0x2000    MOVS	R0, #0
0x2970	0xF88D0006  STRB	R0, [SP, #6]
0x2974	0xA801    ADD	R0, SP, #4
0x2976	0x4602    MOV	R2, R0
0x2978	0x2120    MOVS	R1, #32
0x297A	0x2003    MOVS	R0, #3
0x297C	0xF7FFFEEA  BL	_ucRf4463SetCommand+0
L_end_ucRf4463ClearInterrupts:
0x2980	0xF8DDE000  LDR	LR, [SP, #0]
0x2984	0xB002    ADD	SP, SP, #8
0x2986	0x4770    BX	LR
; end of _ucRf4463ClearInterrupts
_ucRf4463RxInit:
0x103C	0xB081    SUB	SP, SP, #4
0x103E	0xF8CDE000  STR	LR, [SP, #0]
0x1042	0x2240    MOVS	R2, #64
0x1044	0x2101    MOVS	R1, #1
0x1046	0xF2412012  MOVW	R0, #4626
0x104A	0xF7FFFC9B  BL	_ucRf4463SetProperty+0
0x104E	0xF7FFFC55  BL	_vRf4463FIFOReset+0
0x1052	0xF7FFFC2B  BL	_vRf4463EnterRxMode+0
0x1056	0x2000    MOVS	R0, #0
L_end_ucRf4463RxInit:
0x1058	0xF8DDE000  LDR	LR, [SP, #0]
0x105C	0xB001    ADD	SP, SP, #4
0x105E	0x4770    BX	LR
; end of _ucRf4463RxInit
_vRf4463FIFOReset:
0x08FC	0xB082    SUB	SP, SP, #8
0x08FE	0xF8CDE000  STR	LR, [SP, #0]
0x0902	0x2003    MOVS	R0, #3
0x0904	0xF88D0004  STRB	R0, [SP, #4]
0x0908	0xA801    ADD	R0, SP, #4
0x090A	0x4602    MOV	R2, R0
0x090C	0x2115    MOVS	R1, #21
0x090E	0x2001    MOVS	R0, #1
0x0910	0xF001FF20  BL	_ucRf4463SetCommand+0
L_end_vRf4463FIFOReset:
0x0914	0xF8DDE000  LDR	LR, [SP, #0]
0x0918	0xB002    ADD	SP, SP, #8
0x091A	0x4770    BX	LR
; end of _vRf4463FIFOReset
_vRf4463EnterRxMode:
0x08AC	0xB083    SUB	SP, SP, #12
0x08AE	0xF8CDE000  STR	LR, [SP, #0]
0x08B2	0x2000    MOVS	R0, #0
0x08B4	0xF88D0004  STRB	R0, [SP, #4]
0x08B8	0x2000    MOVS	R0, #0
0x08BA	0xF88D0005  STRB	R0, [SP, #5]
0x08BE	0x2000    MOVS	R0, #0
0x08C0	0xF88D0006  STRB	R0, [SP, #6]
0x08C4	0x2000    MOVS	R0, #0
0x08C6	0xF88D0007  STRB	R0, [SP, #7]
0x08CA	0x2000    MOVS	R0, #0
0x08CC	0xF88D0008  STRB	R0, [SP, #8]
0x08D0	0x2003    MOVS	R0, #3
0x08D2	0xF88D0009  STRB	R0, [SP, #9]
0x08D6	0x2008    MOVS	R0, #8
0x08D8	0xF88D000A  STRB	R0, [SP, #10]
0x08DC	0xA901    ADD	R1, SP, #4
0x08DE	0x4806    LDR	R0, [PC, #24]
0x08E0	0x7800    LDRB	R0, [R0, #0]
0x08E2	0x7008    STRB	R0, [R1, #0]
0x08E4	0x460A    MOV	R2, R1
0x08E6	0x2132    MOVS	R1, #50
0x08E8	0x2007    MOVS	R0, #7
0x08EA	0xF001FF33  BL	_ucRf4463SetCommand+0
L_end_vRf4463EnterRxMode:
0x08EE	0xF8DDE000  LDR	LR, [SP, #0]
0x08F2	0xB003    ADD	SP, SP, #12
0x08F4	0x4770    BX	LR
0x08F6	0xBF00    NOP
0x08F8	0x00002000  	main_ucRxChannel+0
; end of _vRf4463EnterRxMode
_vUART1ResetRxBuffer:
0x28E8	0xB081    SUB	SP, SP, #4
0x28EA	0x2100    MOVS	R1, #0
0x28EC	0x480B    LDR	R0, [PC, #44]
0x28EE	0x8001    STRH	R1, [R0, #0]
L_vUART1ResetRxBuffer98:
0x28F0	0x480A    LDR	R0, [PC, #40]
0x28F2	0x8800    LDRH	R0, [R0, #0]
0x28F4	0xF5B07F80  CMP	R0, #256
0x28F8	0xD20A    BCS	L_vUART1ResetRxBuffer99
0x28FA	0x4A08    LDR	R2, [PC, #32]
0x28FC	0x8811    LDRH	R1, [R2, #0]
0x28FE	0x4808    LDR	R0, [PC, #32]
0x2900	0x1841    ADDS	R1, R0, R1
0x2902	0x2000    MOVS	R0, #0
0x2904	0x7008    STRB	R0, [R1, #0]
0x2906	0x4610    MOV	R0, R2
0x2908	0x8800    LDRH	R0, [R0, #0]
0x290A	0x1C40    ADDS	R0, R0, #1
0x290C	0x8010    STRH	R0, [R2, #0]
0x290E	0xE7EF    B	L_vUART1ResetRxBuffer98
L_vUART1ResetRxBuffer99:
0x2910	0x2100    MOVS	R1, #0
0x2912	0x4802    LDR	R0, [PC, #8]
0x2914	0x8001    STRH	R1, [R0, #0]
L_end_vUART1ResetRxBuffer:
0x2916	0xB001    ADD	SP, SP, #4
0x2918	0x4770    BX	LR
0x291A	0xBF00    NOP
0x291C	0x00022000  	_usUART1RxBufferLength+0
0x2920	0x008F2000  	_pcUART1RxBuffer+0
; end of _vUART1ResetRxBuffer
_ucRF4463GetIRQFlag:
0x2924	0xB081    SUB	SP, SP, #4
0x2926	0x4802    LDR	R0, [PC, #8]
0x2928	0x7800    LDRB	R0, [R0, #0]
L_end_ucRF4463GetIRQFlag:
0x292A	0xB001    ADD	SP, SP, #4
0x292C	0x4770    BX	LR
0x292E	0xBF00    NOP
0x2930	0x00862000  	main_ucRF4463IRQ+0
; end of _ucRF4463GetIRQFlag
_vRF4463MesageHandler:
0x2BA4	0xB087    SUB	SP, SP, #28
0x2BA6	0xF8CDE000  STR	LR, [SP, #0]
0x2BAA	0x4819    LDR	R0, [PC, #100]
0x2BAC	0x7800    LDRB	R0, [R0, #0]
0x2BAE	0xBB28    CBNZ	R0, L_vRF4463MesageHandler1
0x2BB0	0x4818    LDR	R0, [PC, #96]
0x2BB2	0xF7FEFB3F  BL	_ucRf4463RxPacket+0
0x2BB6	0x4817    LDR	R0, [PC, #92]
0x2BB8	0x7800    LDRB	R0, [R0, #0]
0x2BBA	0x2800    CMP	R0, #0
0x2BBC	0xD91D    BLS	L_vRF4463MesageHandler2
0x2BBE	0xF10D0B04  ADD	R11, SP, #4
0x2BC2	0xF10B0A17  ADD	R10, R11, #23
0x2BC6	0xF8DFC050  LDR	R12, [PC, #80]
0x2BCA	0xF7FEFB29  BL	___CC2DW+0
0x2BCE	0xA801    ADD	R0, SP, #4
0x2BD0	0xF7FEFA46  BL	_vUART1_Write_Text+0
; usRxCounter start address is: 8 (R2)
0x2BD4	0x2200    MOVS	R2, #0
; usRxCounter end address is: 8 (R2)
L_vRF4463MesageHandler3:
; usRxCounter start address is: 8 (R2)
0x2BD6	0x480F    LDR	R0, [PC, #60]
0x2BD8	0x7800    LDRB	R0, [R0, #0]
0x2BDA	0x4282    CMP	R2, R0
0x2BDC	0xD207    BCS	L_vRF4463MesageHandler4
0x2BDE	0x480D    LDR	R0, [PC, #52]
0x2BE0	0x1880    ADDS	R0, R0, R2
0x2BE2	0x7800    LDRB	R0, [R0, #0]
0x2BE4	0xF7FDFC94  BL	_vUART1_Write+0
0x2BE8	0x1C52    ADDS	R2, R2, #1
0x2BEA	0xB2D2    UXTB	R2, R2
; usRxCounter end address is: 8 (R2)
0x2BEC	0xE7F3    B	L_vRF4463MesageHandler3
L_vRF4463MesageHandler4:
0x2BEE	0x200D    MOVS	R0, #13
0x2BF0	0xF7FDFC8E  BL	_vUART1_Write+0
0x2BF4	0x200A    MOVS	R0, #10
0x2BF6	0xF7FDFC8B  BL	_vUART1_Write+0
L_vRF4463MesageHandler2:
0x2BFA	0xE002    B	L_vRF4463MesageHandler6
L_vRF4463MesageHandler1:
0x2BFC	0x2100    MOVS	R1, #0
0x2BFE	0x4804    LDR	R0, [PC, #16]
0x2C00	0x7001    STRB	R1, [R0, #0]
L_vRF4463MesageHandler6:
0x2C02	0xF7FEFA1B  BL	_ucRf4463RxInit+0
L_end_vRF4463MesageHandler:
0x2C06	0xF8DDE000  LDR	LR, [SP, #0]
0x2C0A	0xB007    ADD	SP, SP, #28
0x2C0C	0x4770    BX	LR
0x2C0E	0xBF00    NOP
0x2C10	0x00012000  	_ucRFTxEventPending+0
0x2C14	0x00462000  	_pcRF4463RxBuffer+0
0x2C18	0x38780000  	?ICS?lstr1_main+0
; end of _vRF4463MesageHandler
___CC2DW:
0x1220	0xB081    SUB	SP, SP, #4
L_loopDW:
0x1222	0xF81C9B01  LDRB	R9, [R12], #1
0x1226	0xF80B9B01  STRB	R9, [R11], #1
0x122A	0xEBBB0F0A  CMP	R11, R10, LSL #0
0x122E	0xD1F8    BNE	L_loopDW
L_end___CC2DW:
0x1230	0xB001    ADD	SP, SP, #4
0x1232	0x4770    BX	LR
; end of ___CC2DW
_ucRf4463RxPacket:
; pcRxBuffer start address is: 0 (R0)
0x1234	0xB082    SUB	SP, SP, #8
0x1236	0xF8CDE000  STR	LR, [SP, #0]
; pcRxBuffer end address is: 0 (R0)
; pcRxBuffer start address is: 0 (R0)
0x123A	0x2100    MOVS	R1, #0
0x123C	0xF88D1004  STRB	R1, [SP, #4]
; pcRxBuffer end address is: 0 (R0)
0x1240	0xF7FFFB06  BL	_vRf4463ReadRxFIFO+0
0x1244	0xF7FFFB5A  BL	_vRf4463FIFOReset+0
0x1248	0xF89D0004  LDRB	R0, [SP, #4]
L_end_ucRf4463RxPacket:
0x124C	0xF8DDE000  LDR	LR, [SP, #0]
0x1250	0xB002    ADD	SP, SP, #8
0x1252	0x4770    BX	LR
; end of _ucRf4463RxPacket
_vRf4463ReadRxFIFO:
; ucCounter start address is: 0 (R0)
0x0850	0xB083    SUB	SP, SP, #12
0x0852	0xF8CDE000  STR	LR, [SP, #0]
0x0856	0x9002    STR	R0, [SP, #8]
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 0 (R0)
0x0858	0x2000    MOVS	R0, #0
; ucCounter end address is: 0 (R0)
L_vRf4463ReadRxFIFO67:
; ucCounter start address is: 0 (R0)
0x085A	0x2840    CMP	R0, #64
0x085C	0xD206    BCS	L_vRf4463ReadRxFIFO68
0x085E	0x9902    LDR	R1, [SP, #8]
0x0860	0x180A    ADDS	R2, R1, R0
0x0862	0x2100    MOVS	R1, #0
0x0864	0x7011    STRB	R1, [R2, #0]
0x0866	0x1C41    ADDS	R1, R0, #1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
0x0868	0xB2C8    UXTB	R0, R1
; ucCounter end address is: 4 (R1)
0x086A	0xE7F6    B	L_vRf4463ReadRxFIFO67
L_vRf4463ReadRxFIFO68:
0x086C	0xF7FFFF5A  BL	_ucRf4463CheckCTS+0
0x0870	0x2801    CMP	R0, #1
0x0872	0xD100    BNE	L_vRf4463ReadRxFIFO70
0x0874	0xE014    B	L_end_vRf4463ReadRxFIFO
L_vRf4463ReadRxFIFO70:
0x0876	0x2200    MOVS	R2, #0
0x0878	0xB252    SXTB	R2, R2
0x087A	0x490B    LDR	R1, [PC, #44]
0x087C	0x600A    STR	R2, [R1, #0]
0x087E	0x2077    MOVS	R0, #119
0x0880	0xF7FFFE2A  BL	_ucRf4463SPIByte+0
0x0884	0xA901    ADD	R1, SP, #4
0x0886	0x2001    MOVS	R0, #1
0x0888	0xF7FFFE0E  BL	_vRf4463SPIReadBuffer+0
0x088C	0x9902    LDR	R1, [SP, #8]
0x088E	0x2040    MOVS	R0, #64
0x0890	0xF7FFFE0A  BL	_vRf4463SPIReadBuffer+0
0x0894	0x2201    MOVS	R2, #1
0x0896	0xB252    SXTB	R2, R2
0x0898	0x4903    LDR	R1, [PC, #12]
0x089A	0x600A    STR	R2, [R1, #0]
0x089C	0xF7FFFEC8  BL	_vRf4463RSSI+0
L_end_vRf4463ReadRxFIFO:
0x08A0	0xF8DDE000  LDR	LR, [SP, #0]
0x08A4	0xB003    ADD	SP, SP, #12
0x08A6	0x4770    BX	LR
0x08A8	0x82884241  	GPIOD_ODR+0
; end of _vRf4463ReadRxFIFO
_vRf4463RSSI:
0x0630	0xB085    SUB	SP, SP, #20
0x0632	0xF8CDE000  STR	LR, [SP, #0]
0x0636	0xF10D020D  ADD	R2, SP, #13
0x063A	0x2020    MOVS	R0, #32
0x063C	0x7010    STRB	R0, [R2, #0]
0x063E	0x1C51    ADDS	R1, R2, #1
0x0640	0x2001    MOVS	R0, #1
0x0642	0x7008    STRB	R0, [R1, #0]
0x0644	0x1C91    ADDS	R1, R2, #2
0x0646	0x204E    MOVS	R0, #78
0x0648	0x7008    STRB	R0, [R1, #0]
0x064A	0x1CD1    ADDS	R1, R2, #3
0x064C	0x2040    MOVS	R0, #64
0x064E	0x7008    STRB	R0, [R1, #0]
0x0650	0x2111    MOVS	R1, #17
0x0652	0x2004    MOVS	R0, #4
0x0654	0xF002F87E  BL	_ucRf4463SetCommand+0
0x0658	0xA801    ADD	R0, SP, #4
0x065A	0x4602    MOV	R2, R0
0x065C	0x2122    MOVS	R1, #34
0x065E	0x2009    MOVS	R0, #9
0x0660	0xF000F95C  BL	_ucRf4463GetCommand+0
0x0664	0xA801    ADD	R0, SP, #4
0x0666	0x1D00    ADDS	R0, R0, #4
0x0668	0x7800    LDRB	R0, [R0, #0]
0x066A	0x0840    LSRS	R0, R0, #1
0x066C	0xB2C0    UXTB	R0, R0
0x066E	0x3840    SUBS	R0, #64
0x0670	0xB200    SXTH	R0, R0
0x0672	0xF2A0013C  SUBW	R1, R0, #60
0x0676	0x4807    LDR	R0, [PC, #28]
0x0678	0x8001    STRH	R1, [R0, #0]
0x067A	0xB20A    SXTH	R2, R1
0x067C	0x4906    LDR	R1, [PC, #24]
0x067E	0x4807    LDR	R0, [PC, #28]
0x0680	0xB404    PUSH	(R2)
0x0682	0xB402    PUSH	(R1)
0x0684	0xB401    PUSH	(R0)
0x0686	0xF002F955  BL	_PrintOut+0
0x068A	0xB003    ADD	SP, SP, #12
L_end_vRf4463RSSI:
0x068C	0xF8DDE000  LDR	LR, [SP, #0]
0x0690	0xB005    ADD	SP, SP, #20
0x0692	0x4770    BX	LR
0x0694	0x00882000  	main_intRFLastRSSI+0
0x0698	0x38A60000  	?lstr_17_main+0
0x069C	0x0A850000  	_vDebugPrint+0
; end of _vRf4463RSSI
_vUART1_Write_Text:
; pcBuffer start address is: 0 (R0)
0x1060	0xB081    SUB	SP, SP, #4
0x1062	0xF8CDE000  STR	LR, [SP, #0]
0x1066	0x4604    MOV	R4, R0
; pcBuffer end address is: 0 (R0)
; pcBuffer start address is: 16 (R4)
0x1068	0x4620    MOV	R0, R4
0x106A	0xF7FFFB85  BL	_strlen+0
; ucBufferSize start address is: 12 (R3)
0x106E	0xB2C3    UXTB	R3, R0
; ucCounter start address is: 0 (R0)
0x1070	0x2000    MOVS	R0, #0
; pcBuffer end address is: 16 (R4)
; ucBufferSize end address is: 12 (R3)
; ucCounter end address is: 0 (R0)
L_vUART1_Write_Text92:
; ucCounter start address is: 0 (R0)
; ucBufferSize start address is: 12 (R3)
; pcBuffer start address is: 16 (R4)
0x1072	0x4298    CMP	R0, R3
0x1074	0xD210    BCS	L_vUART1_Write_Text93
0x1076	0x1821    ADDS	R1, R4, R0
0x1078	0x780A    LDRB	R2, [R1, #0]
0x107A	0x4909    LDR	R1, [PC, #36]
0x107C	0x600A    STR	R2, [R1, #0]
0x107E	0x4909    LDR	R1, [PC, #36]
0x1080	0x6809    LDR	R1, [R1, #0]
0x1082	0xB131    CBZ	R1, L__vUART1_Write_Text124
; pcBuffer end address is: 16 (R4)
; ucBufferSize end address is: 12 (R3)
; ucCounter end address is: 0 (R0)
0x1084	0x4622    MOV	R2, R4
L_vUART1_Write_Text96:
; pcBuffer start address is: 8 (R2)
; ucBufferSize start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x1086	0x4908    LDR	R1, [PC, #32]
0x1088	0x6809    LDR	R1, [R1, #0]
0x108A	0xB901    CBNZ	R1, L_vUART1_Write_Text97
0x108C	0xE7FB    B	L_vUART1_Write_Text96
L_vUART1_Write_Text97:
; ucBufferSize end address is: 12 (R3)
; ucCounter end address is: 0 (R0)
0x108E	0x4614    MOV	R4, R2
0x1090	0xE7FF    B	L_vUART1_Write_Text95
; pcBuffer end address is: 8 (R2)
L__vUART1_Write_Text124:
L_vUART1_Write_Text95:
; pcBuffer start address is: 16 (R4)
; ucBufferSize start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x1092	0x1C40    ADDS	R0, R0, #1
0x1094	0xB2C0    UXTB	R0, R0
; pcBuffer end address is: 16 (R4)
; ucBufferSize end address is: 12 (R3)
; ucCounter end address is: 0 (R0)
0x1096	0xE7EC    B	L_vUART1_Write_Text92
L_vUART1_Write_Text93:
L_end_vUART1_Write_Text:
0x1098	0xF8DDE000  LDR	LR, [SP, #0]
0x109C	0xB001    ADD	SP, SP, #4
0x109E	0x4770    BX	LR
0x10A0	0x10044001  	USART1_DR+0
0x10A4	0x01B44222  	USART1_CR1bits+0
0x10A8	0x001C4222  	USART1_SRbits+0
; end of _vUART1_Write_Text
_strlen:
; s start address is: 0 (R0)
0x0778	0xB081    SUB	SP, SP, #4
0x077A	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
; cp start address is: 0 (R0)
0x077C	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x077E	0x460B    MOV	R3, R1
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x0780	0x4602    MOV	R2, R0
0x0782	0x1C40    ADDS	R0, R0, #1
0x0784	0x7811    LDRB	R1, [R2, #0]
0x0786	0xB101    CBZ	R1, L_strlen37
0x0788	0xE7FA    B	L_strlen36
L_strlen37:
0x078A	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x078C	0x1E49    SUBS	R1, R1, #1
0x078E	0xB208    SXTH	R0, R1
L_end_strlen:
0x0790	0xB001    ADD	SP, SP, #4
0x0792	0x4770    BX	LR
; end of _strlen
_vRF4463ResetIRQFlag:
0x29B4	0xB081    SUB	SP, SP, #4
0x29B6	0x2100    MOVS	R1, #0
0x29B8	0x4801    LDR	R0, [PC, #4]
0x29BA	0x7001    STRB	R1, [R0, #0]
L_end_vRF4463ResetIRQFlag:
0x29BC	0xB001    ADD	SP, SP, #4
0x29BE	0x4770    BX	LR
0x29C0	0x00862000  	main_ucRF4463IRQ+0
; end of _vRF4463ResetIRQFlag
_ucUART1MessageReady:
0x2854	0xB081    SUB	SP, SP, #4
0x2856	0x4802    LDR	R0, [PC, #8]
0x2858	0x7800    LDRB	R0, [R0, #0]
L_end_ucUART1MessageReady:
0x285A	0xB001    ADD	SP, SP, #4
0x285C	0x4770    BX	LR
0x285E	0xBF00    NOP
0x2860	0x00442000  	main_ucUART1RxIRQFlag+0
; end of _ucUART1MessageReady
_vUART1MessageHandler:
0x2810	0xB081    SUB	SP, SP, #4
0x2812	0xF8CDE000  STR	LR, [SP, #0]
0x2816	0x4A0B    LDR	R2, [PC, #44]
0x2818	0x490B    LDR	R1, [PC, #44]
0x281A	0x480C    LDR	R0, [PC, #48]
0x281C	0xB404    PUSH	(R2)
0x281E	0xB402    PUSH	(R1)
0x2820	0xB401    PUSH	(R0)
0x2822	0xF000F887  BL	_PrintOut+0
0x2826	0xB003    ADD	SP, SP, #12
0x2828	0x4809    LDR	R0, [PC, #36]
0x282A	0x8800    LDRH	R0, [R0, #0]
0x282C	0x22FF    MOVS	R2, #255
0x282E	0xB2C1    UXTB	R1, R0
0x2830	0x4804    LDR	R0, [PC, #16]
0x2832	0xF7FEFC77  BL	_vRF4463TxMessage+0
0x2836	0xF000F857  BL	_vUART1ResetRxBuffer+0
L_end_vUART1MessageHandler:
0x283A	0xF8DDE000  LDR	LR, [SP, #0]
0x283E	0xB001    ADD	SP, SP, #4
0x2840	0x4770    BX	LR
0x2842	0xBF00    NOP
0x2844	0x008F2000  	_pcUART1RxBuffer+0
0x2848	0x388F0000  	?lstr_21_main+0
0x284C	0x0A850000  	_vDebugPrint+0
0x2850	0x00022000  	_usUART1RxBufferLength+0
; end of _vUART1MessageHandler
_vRF4463TxMessage:
; ucRemoteNode start address is: 8 (R2)
; ucLength start address is: 4 (R1)
; pcOutBuffer start address is: 0 (R0)
0x1124	0xB087    SUB	SP, SP, #28
0x1126	0xF8CDE000  STR	LR, [SP, #0]
0x112A	0x4605    MOV	R5, R0
0x112C	0xB2CE    UXTB	R6, R1
0x112E	0xB2D7    UXTB	R7, R2
; ucRemoteNode end address is: 8 (R2)
; ucLength end address is: 4 (R1)
; pcOutBuffer end address is: 0 (R0)
; pcOutBuffer start address is: 20 (R5)
; ucLength start address is: 24 (R6)
; ucRemoteNode start address is: 28 (R7)
0x1130	0x4B33    LDR	R3, [PC, #204]
0x1132	0x781B    LDRB	R3, [R3, #0]
0x1134	0x2B01    CMP	R3, #1
0x1136	0xD10A    BNE	L_vRF4463TxMessage7
; pcOutBuffer end address is: 20 (R5)
; ucLength end address is: 24 (R6)
; ucRemoteNode end address is: 28 (R7)
0x1138	0x2500    MOVS	R5, #0
0x113A	0xB26D    SXTB	R5, R5
0x113C	0x4C31    LDR	R4, [PC, #196]
0x113E	0x4B32    LDR	R3, [PC, #200]
0x1140	0xB420    PUSH	(R5)
0x1142	0xB410    PUSH	(R4)
0x1144	0xB408    PUSH	(R3)
0x1146	0xF001FBF5  BL	_PrintOut+0
0x114A	0xB003    ADD	SP, SP, #12
0x114C	0xE054    B	L_end_vRF4463TxMessage
L_vRF4463TxMessage7:
; ucRemoteNode start address is: 28 (R7)
; ucLength start address is: 24 (R6)
; pcOutBuffer start address is: 20 (R5)
0x114E	0x2140    MOVS	R1, #64
0x1150	0x482E    LDR	R0, [PC, #184]
0x1152	0xF7FFFB6B  BL	_vBufferSetToZero+0
0x1156	0x1CF3    ADDS	R3, R6, #3
0x1158	0xB21B    SXTH	R3, R3
0x115A	0x2B40    CMP	R3, #64
0x115C	0xDB0A    BLT	L_vRF4463TxMessage8
; pcOutBuffer end address is: 20 (R5)
; ucLength end address is: 24 (R6)
; ucRemoteNode end address is: 28 (R7)
0x115E	0x2500    MOVS	R5, #0
0x1160	0xB26D    SXTB	R5, R5
0x1162	0x4C2B    LDR	R4, [PC, #172]
0x1164	0x4B28    LDR	R3, [PC, #160]
0x1166	0xB420    PUSH	(R5)
0x1168	0xB410    PUSH	(R4)
0x116A	0xB408    PUSH	(R3)
0x116C	0xF001FBE2  BL	_PrintOut+0
0x1170	0xB003    ADD	SP, SP, #12
0x1172	0xE041    B	L_end_vRF4463TxMessage
L_vRF4463TxMessage8:
; ucRemoteNode start address is: 28 (R7)
; ucLength start address is: 24 (R6)
; pcOutBuffer start address is: 20 (R5)
0x1174	0x1CF4    ADDS	R4, R6, #3
0x1176	0x4B25    LDR	R3, [PC, #148]
0x1178	0x701C    STRB	R4, [R3, #0]
0x117A	0x4B26    LDR	R3, [PC, #152]
0x117C	0x701F    STRB	R7, [R3, #0]
; ucRemoteNode end address is: 28 (R7)
0x117E	0x2401    MOVS	R4, #1
0x1180	0x4B25    LDR	R3, [PC, #148]
0x1182	0x701C    STRB	R4, [R3, #0]
0x1184	0x2E00    CMP	R6, #0
0x1186	0xD90E    BLS	L_vRF4463TxMessage9
; ucCounter start address is: 8 (R2)
0x1188	0x2200    MOVS	R2, #0
; pcOutBuffer end address is: 20 (R5)
; ucLength end address is: 24 (R6)
; ucCounter end address is: 8 (R2)
0x118A	0x4629    MOV	R1, R5
0x118C	0xB2F0    UXTB	R0, R6
L_vRF4463TxMessage10:
; ucCounter start address is: 8 (R2)
; pcOutBuffer start address is: 4 (R1)
; ucLength start address is: 0 (R0)
; pcOutBuffer start address is: 4 (R1)
; pcOutBuffer end address is: 4 (R1)
0x118E	0x4282    CMP	R2, R0
0x1190	0xD209    BCS	L_vRF4463TxMessage11
; pcOutBuffer end address is: 4 (R1)
; pcOutBuffer start address is: 4 (R1)
0x1192	0x1CD4    ADDS	R4, R2, #3
0x1194	0xB224    SXTH	R4, R4
0x1196	0x4B1D    LDR	R3, [PC, #116]
0x1198	0x191C    ADDS	R4, R3, R4
0x119A	0x188B    ADDS	R3, R1, R2
0x119C	0x781B    LDRB	R3, [R3, #0]
0x119E	0x7023    STRB	R3, [R4, #0]
0x11A0	0x1C52    ADDS	R2, R2, #1
0x11A2	0xB2D2    UXTB	R2, R2
; ucLength end address is: 0 (R0)
; pcOutBuffer end address is: 4 (R1)
; ucCounter end address is: 8 (R2)
0x11A4	0xE7F3    B	L_vRF4463TxMessage10
L_vRF4463TxMessage11:
L_vRF4463TxMessage9:
0x11A6	0xF10D0B04  ADD	R11, SP, #4
0x11AA	0xF10B0A17  ADD	R10, R11, #23
0x11AE	0xF8DFC06C  LDR	R12, [PC, #108]
0x11B2	0xF000F835  BL	___CC2DW+0
0x11B6	0xAB01    ADD	R3, SP, #4
0x11B8	0x4618    MOV	R0, R3
0x11BA	0xF7FFFF51  BL	_vUART1_Write_Text+0
; ucCounter start address is: 8 (R2)
0x11BE	0x2200    MOVS	R2, #0
; ucCounter end address is: 8 (R2)
L_vRF4463TxMessage13:
; ucCounter start address is: 8 (R2)
0x11C0	0x4B12    LDR	R3, [PC, #72]
0x11C2	0x781B    LDRB	R3, [R3, #0]
0x11C4	0x429A    CMP	R2, R3
0x11C6	0xD208    BCS	L_vRF4463TxMessage14
0x11C8	0x4B10    LDR	R3, [PC, #64]
0x11CA	0x189B    ADDS	R3, R3, R2
0x11CC	0x781B    LDRB	R3, [R3, #0]
0x11CE	0xB2D8    UXTB	R0, R3
0x11D0	0xF7FFF99E  BL	_vUART1_Write+0
0x11D4	0x1C52    ADDS	R2, R2, #1
0x11D6	0xB2D2    UXTB	R2, R2
; ucCounter end address is: 8 (R2)
0x11D8	0xE7F2    B	L_vRF4463TxMessage13
L_vRF4463TxMessage14:
0x11DA	0x200D    MOVS	R0, #13
0x11DC	0xF7FFF998  BL	_vUART1_Write+0
0x11E0	0x200A    MOVS	R0, #10
0x11E2	0xF7FFF995  BL	_vUART1_Write+0
0x11E6	0x4B09    LDR	R3, [PC, #36]
0x11E8	0x781B    LDRB	R3, [R3, #0]
0x11EA	0xB2D9    UXTB	R1, R3
0x11EC	0x4807    LDR	R0, [PC, #28]
0x11EE	0xF7FFFAD1  BL	_ucRf4463TxPacket+0
0x11F2	0x2401    MOVS	R4, #1
0x11F4	0x4B02    LDR	R3, [PC, #8]
0x11F6	0x701C    STRB	R4, [R3, #0]
L_end_vRF4463TxMessage:
0x11F8	0xF8DDE000  LDR	LR, [SP, #0]
0x11FC	0xB007    ADD	SP, SP, #28
0x11FE	0x4770    BX	LR
0x1200	0x00012000  	_ucRFTxEventPending+0
0x1204	0x384A0000  	?lstr_2_main+0
0x1208	0x0A850000  	_vDebugPrint+0
0x120C	0x00042000  	_pcRF4463TxBuffer+0
0x1210	0x37310000  	?lstr_3_main+0
0x1214	0x00052000  	_pcRF4463TxBuffer+1
0x1218	0x00062000  	_pcRF4463TxBuffer+2
0x121C	0x38610000  	?ICS?lstr4_main+0
; end of _vRF4463TxMessage
_ucRf4463TxPacket:
; ucTxLength start address is: 4 (R1)
; pcTxBuffer start address is: 0 (R0)
0x0794	0xB081    SUB	SP, SP, #4
0x0796	0xF8CDE000  STR	LR, [SP, #0]
0x079A	0x4680    MOV	R8, R0
0x079C	0xFA5FF981  UXTB	R9, R1
; ucTxLength end address is: 4 (R1)
; pcTxBuffer end address is: 0 (R0)
; pcTxBuffer start address is: 32 (R8)
; ucTxLength start address is: 36 (R9)
0x07A0	0xF000F8AC  BL	_vRf4463FIFOReset+0
0x07A4	0xFA5FF189  UXTB	R1, R9
; ucTxLength end address is: 36 (R9)
0x07A8	0x4640    MOV	R0, R8
; pcTxBuffer end address is: 32 (R8)
0x07AA	0xF7FFFF79  BL	_vRf4463WriteTxFIFO+0
0x07AE	0xF7FFFF9B  BL	_vRf4463EnterTxMode+0
0x07B2	0x2000    MOVS	R0, #0
L_end_ucRf4463TxPacket:
0x07B4	0xF8DDE000  LDR	LR, [SP, #0]
0x07B8	0xB001    ADD	SP, SP, #4
0x07BA	0x4770    BX	LR
; end of _ucRf4463TxPacket
_vRf4463WriteTxFIFO:
; pcWriteBuffer start address is: 0 (R0)
0x06A0	0xB092    SUB	SP, SP, #72
0x06A2	0xF8CDE000  STR	LR, [SP, #0]
0x06A6	0x4681    MOV	R9, R0
0x06A8	0xF88D1044  STRB	R1, [SP, #68]
; pcWriteBuffer end address is: 0 (R0)
; pcWriteBuffer start address is: 36 (R9)
0x06AC	0xAA11    ADD	R2, SP, #68
0x06AE	0x2101    MOVS	R1, #1
0x06B0	0xF2412012  MOVW	R0, #4626
0x06B4	0xF000F966  BL	_ucRf4463SetProperty+0
0x06B8	0xAB01    ADD	R3, SP, #4
0x06BA	0xF89D2044  LDRB	R2, [SP, #68]
0x06BE	0x701A    STRB	R2, [R3, #0]
0x06C0	0x1C5A    ADDS	R2, R3, #1
0x06C2	0x4649    MOV	R1, R9
0x06C4	0x4610    MOV	R0, R2
; pcWriteBuffer end address is: 36 (R9)
0x06C6	0xF89D2044  LDRB	R2, [SP, #68]
0x06CA	0xF7FFFF0F  BL	_memcpy+0
0x06CE	0xAB01    ADD	R3, SP, #4
0x06D0	0xF89D2044  LDRB	R2, [SP, #68]
0x06D4	0x1C52    ADDS	R2, R2, #1
0x06D6	0x2166    MOVS	R1, #102
0x06D8	0xB2D0    UXTB	R0, R2
0x06DA	0x461A    MOV	R2, R3
0x06DC	0xF002F83A  BL	_ucRf4463SetCommand+0
L_end_vRf4463WriteTxFIFO:
0x06E0	0xF8DDE000  LDR	LR, [SP, #0]
0x06E4	0xB012    ADD	SP, SP, #72
0x06E6	0x4770    BX	LR
; end of _vRf4463WriteTxFIFO
_vRf4463EnterTxMode:
0x06E8	0xB082    SUB	SP, SP, #8
0x06EA	0xF8CDE000  STR	LR, [SP, #0]
0x06EE	0x2000    MOVS	R0, #0
0x06F0	0xF88D0004  STRB	R0, [SP, #4]
0x06F4	0x2030    MOVS	R0, #48
0x06F6	0xF88D0005  STRB	R0, [SP, #5]
0x06FA	0x2000    MOVS	R0, #0
0x06FC	0xF88D0006  STRB	R0, [SP, #6]
0x0700	0x2000    MOVS	R0, #0
0x0702	0xF88D0007  STRB	R0, [SP, #7]
0x0706	0xA901    ADD	R1, SP, #4
0x0708	0x4805    LDR	R0, [PC, #20]
0x070A	0x7800    LDRB	R0, [R0, #0]
0x070C	0x7008    STRB	R0, [R1, #0]
0x070E	0x460A    MOV	R2, R1
0x0710	0x2131    MOVS	R1, #49
0x0712	0x2004    MOVS	R0, #4
0x0714	0xF002F81E  BL	_ucRf4463SetCommand+0
L_end_vRf4463EnterTxMode:
0x0718	0xF8DDE000  LDR	LR, [SP, #0]
0x071C	0xB002    ADD	SP, SP, #8
0x071E	0x4770    BX	LR
0x0720	0x00452000  	main_ucTxChannel+0
; end of _vRf4463EnterTxMode
_vUART1ResetIRQFlag:
0x28B0	0xB081    SUB	SP, SP, #4
0x28B2	0x2100    MOVS	R1, #0
0x28B4	0x4801    LDR	R0, [PC, #4]
0x28B6	0x7001    STRB	R1, [R0, #0]
L_end_vUART1ResetIRQFlag:
0x28B8	0xB001    ADD	SP, SP, #4
0x28BA	0x4770    BX	LR
0x28BC	0x00442000  	main_ucUART1RxIRQFlag+0
; end of _vUART1ResetIRQFlag
___FillZeros:
0x27D4	0xB081    SUB	SP, SP, #4
0x27D6	0xF04F0900  MOV	R9, #0
0x27DA	0xF04F0C00  MOV	R12, #0
0x27DE	0xEBBD0F0A  CMP	SP, R10, LSL #0
0x27E2	0xDC04    BGT	L_loopFZs
0x27E4	0xEBBD0F0B  CMP	SP, R11, LSL #0
0x27E8	0xDB01    BLT	L_loopFZs
0x27EA	0x46D4    MOV	R12, R10
0x27EC	0x46EA    MOV	R10, SP
L_loopFZs:
0x27EE	0xF84B9B04  STR	R9, [R11], #4
0x27F2	0xEBBB0F0A  CMP	R11, R10, LSL #0
0x27F6	0xD1FA    BNE	L_loopFZs
0x27F8	0xEBBC0F0A  CMP	R12, R10, LSL #0
0x27FC	0xDD05    BLE	L_norep
0x27FE	0x46E2    MOV	R10, R12
0x2800	0xF8D9B000  LDR	R11, [R9, #0]
0x2804	0xF10B0B04  ADD	R11, R11, #4
0x2808	0xE7F1    B	L_loopFZs
L_norep:
L_end___FillZeros:
0x280A	0xB001    ADD	SP, SP, #4
0x280C	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
0x2D9C	0xB082    SUB	SP, SP, #8
0x2D9E	0xF8CDE000  STR	LR, [SP, #0]
; ulRCC_CR start address is: 8 (R2)
0x2DA2	0x4A92    LDR	R2, [PC, #584]
; ulRCC_PLLCFGR start address is: 12 (R3)
0x2DA4	0x4B92    LDR	R3, [PC, #584]
; ulRCC_CFGR start address is: 16 (R4)
0x2DA6	0x4C93    LDR	R4, [PC, #588]
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2DA8	0x4893    LDR	R0, [PC, #588]
; Fosc_kHz start address is: 4 (R1)
0x2DAA	0x4994    LDR	R1, [PC, #592]
0x2DAC	0x2803    CMP	R0, #3
0x2DAE	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
0x2DB2	0x4893    LDR	R0, [PC, #588]
0x2DB4	0x4281    CMP	R1, R0
0x2DB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
0x2DB8	0x4892    LDR	R0, [PC, #584]
0x2DBA	0x6800    LDR	R0, [R0, #0]
0x2DBC	0xF0400105  ORR	R1, R0, #5
0x2DC0	0x4890    LDR	R0, [PC, #576]
0x2DC2	0x6001    STR	R1, [R0, #0]
0x2DC4	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
; Fosc_kHz start address is: 4 (R1)
0x2DC6	0x4890    LDR	R0, [PC, #576]
0x2DC8	0x4281    CMP	R1, R0
0x2DCA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
0x2DCC	0x488D    LDR	R0, [PC, #564]
0x2DCE	0x6800    LDR	R0, [R0, #0]
0x2DD0	0xF0400104  ORR	R1, R0, #4
0x2DD4	0x488B    LDR	R0, [PC, #556]
0x2DD6	0x6001    STR	R1, [R0, #0]
0x2DD8	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
; Fosc_kHz start address is: 4 (R1)
0x2DDA	0x488C    LDR	R0, [PC, #560]
0x2DDC	0x4281    CMP	R1, R0
0x2DDE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
0x2DE0	0x4888    LDR	R0, [PC, #544]
0x2DE2	0x6800    LDR	R0, [R0, #0]
0x2DE4	0xF0400103  ORR	R1, R0, #3
0x2DE8	0x4886    LDR	R0, [PC, #536]
0x2DEA	0x6001    STR	R1, [R0, #0]
0x2DEC	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
; Fosc_kHz start address is: 4 (R1)
0x2DEE	0xF64E2060  MOVW	R0, #60000
0x2DF2	0x4281    CMP	R1, R0
0x2DF4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
0x2DF6	0x4883    LDR	R0, [PC, #524]
0x2DF8	0x6800    LDR	R0, [R0, #0]
0x2DFA	0xF0400102  ORR	R1, R0, #2
0x2DFE	0x4881    LDR	R0, [PC, #516]
0x2E00	0x6001    STR	R1, [R0, #0]
0x2E02	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
; Fosc_kHz start address is: 4 (R1)
0x2E04	0xF2475030  MOVW	R0, #30000
0x2E08	0x4281    CMP	R1, R0
0x2E0A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
0x2E0C	0x487D    LDR	R0, [PC, #500]
0x2E0E	0x6800    LDR	R0, [R0, #0]
0x2E10	0xF0400101  ORR	R1, R0, #1
0x2E14	0x487B    LDR	R0, [PC, #492]
0x2E16	0x6001    STR	R1, [R0, #0]
0x2E18	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
0x2E1A	0x487A    LDR	R0, [PC, #488]
0x2E1C	0x6801    LDR	R1, [R0, #0]
0x2E1E	0xF06F0007  MVN	R0, #7
0x2E22	0x4001    ANDS	R1, R0
0x2E24	0x4877    LDR	R0, [PC, #476]
0x2E26	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
0x2E28	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2E2A	0x2802    CMP	R0, #2
0x2E2C	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
0x2E30	0x4877    LDR	R0, [PC, #476]
0x2E32	0x4281    CMP	R1, R0
0x2E34	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
0x2E36	0x4873    LDR	R0, [PC, #460]
0x2E38	0x6800    LDR	R0, [R0, #0]
0x2E3A	0xF0400106  ORR	R1, R0, #6
0x2E3E	0x4871    LDR	R0, [PC, #452]
0x2E40	0x6001    STR	R1, [R0, #0]
0x2E42	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
; Fosc_kHz start address is: 4 (R1)
0x2E44	0x4870    LDR	R0, [PC, #448]
0x2E46	0x4281    CMP	R1, R0
0x2E48	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
0x2E4A	0x486E    LDR	R0, [PC, #440]
0x2E4C	0x6800    LDR	R0, [R0, #0]
0x2E4E	0xF0400105  ORR	R1, R0, #5
0x2E52	0x486C    LDR	R0, [PC, #432]
0x2E54	0x6001    STR	R1, [R0, #0]
0x2E56	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
; Fosc_kHz start address is: 4 (R1)
0x2E58	0x486E    LDR	R0, [PC, #440]
0x2E5A	0x4281    CMP	R1, R0
0x2E5C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
0x2E5E	0x4869    LDR	R0, [PC, #420]
0x2E60	0x6800    LDR	R0, [R0, #0]
0x2E62	0xF0400104  ORR	R1, R0, #4
0x2E66	0x4867    LDR	R0, [PC, #412]
0x2E68	0x6001    STR	R1, [R0, #0]
0x2E6A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
; Fosc_kHz start address is: 4 (R1)
0x2E6C	0x486A    LDR	R0, [PC, #424]
0x2E6E	0x4281    CMP	R1, R0
0x2E70	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
0x2E72	0x4864    LDR	R0, [PC, #400]
0x2E74	0x6800    LDR	R0, [R0, #0]
0x2E76	0xF0400103  ORR	R1, R0, #3
0x2E7A	0x4862    LDR	R0, [PC, #392]
0x2E7C	0x6001    STR	R1, [R0, #0]
0x2E7E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
; Fosc_kHz start address is: 4 (R1)
0x2E80	0xF64B3080  MOVW	R0, #48000
0x2E84	0x4281    CMP	R1, R0
0x2E86	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
0x2E88	0x485E    LDR	R0, [PC, #376]
0x2E8A	0x6800    LDR	R0, [R0, #0]
0x2E8C	0xF0400102  ORR	R1, R0, #2
0x2E90	0x485C    LDR	R0, [PC, #368]
0x2E92	0x6001    STR	R1, [R0, #0]
0x2E94	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
; Fosc_kHz start address is: 4 (R1)
0x2E96	0xF64550C0  MOVW	R0, #24000
0x2E9A	0x4281    CMP	R1, R0
0x2E9C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
0x2E9E	0x4859    LDR	R0, [PC, #356]
0x2EA0	0x6800    LDR	R0, [R0, #0]
0x2EA2	0xF0400101  ORR	R1, R0, #1
0x2EA6	0x4857    LDR	R0, [PC, #348]
0x2EA8	0x6001    STR	R1, [R0, #0]
0x2EAA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
0x2EAC	0x4855    LDR	R0, [PC, #340]
0x2EAE	0x6801    LDR	R1, [R0, #0]
0x2EB0	0xF06F0007  MVN	R0, #7
0x2EB4	0x4001    ANDS	R1, R0
0x2EB6	0x4853    LDR	R0, [PC, #332]
0x2EB8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
0x2EBA	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2EBC	0x2801    CMP	R0, #1
0x2EBE	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
0x2EC2	0x4851    LDR	R0, [PC, #324]
0x2EC4	0x4281    CMP	R1, R0
0x2EC6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
0x2EC8	0x484E    LDR	R0, [PC, #312]
0x2ECA	0x6800    LDR	R0, [R0, #0]
0x2ECC	0xF0400107  ORR	R1, R0, #7
0x2ED0	0x484C    LDR	R0, [PC, #304]
0x2ED2	0x6001    STR	R1, [R0, #0]
0x2ED4	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
; Fosc_kHz start address is: 4 (R1)
0x2ED6	0x4851    LDR	R0, [PC, #324]
0x2ED8	0x4281    CMP	R1, R0
0x2EDA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
0x2EDC	0x4849    LDR	R0, [PC, #292]
0x2EDE	0x6800    LDR	R0, [R0, #0]
0x2EE0	0xF0400106  ORR	R1, R0, #6
0x2EE4	0x4847    LDR	R0, [PC, #284]
0x2EE6	0x6001    STR	R1, [R0, #0]
0x2EE8	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
; Fosc_kHz start address is: 4 (R1)
0x2EEA	0x4848    LDR	R0, [PC, #288]
0x2EEC	0x4281    CMP	R1, R0
0x2EEE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
0x2EF0	0x4844    LDR	R0, [PC, #272]
0x2EF2	0x6800    LDR	R0, [R0, #0]
0x2EF4	0xF0400105  ORR	R1, R0, #5
0x2EF8	0x4842    LDR	R0, [PC, #264]
0x2EFA	0x6001    STR	R1, [R0, #0]
0x2EFC	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
; Fosc_kHz start address is: 4 (R1)
0x2EFE	0x4846    LDR	R0, [PC, #280]
0x2F00	0x4281    CMP	R1, R0
0x2F02	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
0x2F04	0x483F    LDR	R0, [PC, #252]
0x2F06	0x6800    LDR	R0, [R0, #0]
0x2F08	0xF0400104  ORR	R1, R0, #4
0x2F0C	0x483D    LDR	R0, [PC, #244]
0x2F0E	0x6001    STR	R1, [R0, #0]
0x2F10	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
; Fosc_kHz start address is: 4 (R1)
0x2F12	0xF24D20F0  MOVW	R0, #54000
0x2F16	0x4281    CMP	R1, R0
0x2F18	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
0x2F1A	0x483A    LDR	R0, [PC, #232]
0x2F1C	0x6800    LDR	R0, [R0, #0]
0x2F1E	0xF0400103  ORR	R1, R0, #3
0x2F22	0x4838    LDR	R0, [PC, #224]
0x2F24	0x6001    STR	R1, [R0, #0]
0x2F26	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
; Fosc_kHz start address is: 4 (R1)
0x2F28	0xF64840A0  MOVW	R0, #36000
0x2F2C	0x4281    CMP	R1, R0
0x2F2E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
0x2F30	0x4834    LDR	R0, [PC, #208]
0x2F32	0x6800    LDR	R0, [R0, #0]
0x2F34	0xF0400102  ORR	R1, R0, #2
0x2F38	0x4832    LDR	R0, [PC, #200]
0x2F3A	0x6001    STR	R1, [R0, #0]
0x2F3C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
; Fosc_kHz start address is: 4 (R1)
0x2F3E	0xF2446050  MOVW	R0, #18000
0x2F42	0x4281    CMP	R1, R0
0x2F44	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
0x2F46	0x482F    LDR	R0, [PC, #188]
0x2F48	0x6800    LDR	R0, [R0, #0]
0x2F4A	0xF0400101  ORR	R1, R0, #1
0x2F4E	0x482D    LDR	R0, [PC, #180]
0x2F50	0x6001    STR	R1, [R0, #0]
0x2F52	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
0x2F54	0x482B    LDR	R0, [PC, #172]
0x2F56	0x6801    LDR	R1, [R0, #0]
0x2F58	0xF06F0007  MVN	R0, #7
0x2F5C	0x4001    ANDS	R1, R0
0x2F5E	0x4829    LDR	R0, [PC, #164]
0x2F60	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
0x2F62	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2F64	0x2800    CMP	R0, #0
0x2F66	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
0x2F6A	0x482D    LDR	R0, [PC, #180]
0x2F6C	0x4281    CMP	R1, R0
0x2F6E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
0x2F70	0x4824    LDR	R0, [PC, #144]
0x2F72	0x6800    LDR	R0, [R0, #0]
0x2F74	0xF0400107  ORR	R1, R0, #7
0x2F78	0x4822    LDR	R0, [PC, #136]
0x2F7A	0x6001    STR	R1, [R0, #0]
0x2F7C	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
; Fosc_kHz start address is: 4 (R1)
0x2F7E	0x4825    LDR	R0, [PC, #148]
0x2F80	0x4281    CMP	R1, R0
0x2F82	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
0x2F84	0x481F    LDR	R0, [PC, #124]
0x2F86	0x6800    LDR	R0, [R0, #0]
0x2F88	0xF0400106  ORR	R1, R0, #6
0x2F8C	0x481D    LDR	R0, [PC, #116]
0x2F8E	0x6001    STR	R1, [R0, #0]
0x2F90	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
; Fosc_kHz start address is: 4 (R1)
0x2F92	0x4824    LDR	R0, [PC, #144]
0x2F94	0x4281    CMP	R1, R0
0x2F96	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
0x2F98	0x481A    LDR	R0, [PC, #104]
0x2F9A	0x6800    LDR	R0, [R0, #0]
0x2F9C	0xF0400105  ORR	R1, R0, #5
0x2FA0	0x4818    LDR	R0, [PC, #96]
0x2FA2	0x6001    STR	R1, [R0, #0]
0x2FA4	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
; Fosc_kHz start address is: 4 (R1)
0x2FA6	0xF5B14F7A  CMP	R1, #64000
0x2FAA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
0x2FAC	0x4815    LDR	R0, [PC, #84]
0x2FAE	0x6800    LDR	R0, [R0, #0]
0x2FB0	0xF0400104  ORR	R1, R0, #4
0x2FB4	0x4813    LDR	R0, [PC, #76]
0x2FB6	0x6001    STR	R1, [R0, #0]
0x2FB8	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
; Fosc_kHz start address is: 4 (R1)
0x2FBA	0xF64B3080  MOVW	R0, #48000
0x2FBE	0x4281    CMP	R1, R0
0x2FC0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
0x2FC2	0x4810    LDR	R0, [PC, #64]
0x2FC4	0x6800    LDR	R0, [R0, #0]
0x2FC6	0xF0400103  ORR	R1, R0, #3
0x2FCA	0x480E    LDR	R0, [PC, #56]
0x2FCC	0x6001    STR	R1, [R0, #0]
0x2FCE	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
; Fosc_kHz start address is: 4 (R1)
0x2FD0	0xF5B14FFA  CMP	R1, #32000
0x2FD4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
0x2FD6	0x480B    LDR	R0, [PC, #44]
0x2FD8	0x6800    LDR	R0, [R0, #0]
0x2FDA	0xF0400102  ORR	R1, R0, #2
0x2FDE	0x4809    LDR	R0, [PC, #36]
0x2FE0	0x6001    STR	R1, [R0, #0]
0x2FE2	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
; Fosc_kHz start address is: 4 (R1)
0x2FE4	0xF5B15F7A  CMP	R1, #16000
0x2FE8	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x2FEA	0xE01D    B	#58
0x2FEC	0x00800101  	#16842880
0x2FF0	0x54190440  	#71324697
0x2FF4	0x94020060  	#6329346
0x2FF8	0x00030000  	#3
0x2FFC	0x90400002  	#168000
0x3000	0x49F00002  	#150000
0x3004	0x3C004002  	FLASH_ACR+0
0x3008	0xD4C00001  	#120000
0x300C	0x5F900001  	#90000
0x3010	0x32800002  	#144000
0x3014	0x77000001  	#96000
0x3018	0x19400001  	#72000
0x301C	0xA5E00001  	#108000
0x3020	0xB5800001  	#112000
0x3024	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
0x3028	0x482D    LDR	R0, [PC, #180]
0x302A	0x6800    LDR	R0, [R0, #0]
0x302C	0xF0400101  ORR	R1, R0, #1
0x3030	0x482B    LDR	R0, [PC, #172]
0x3032	0x6001    STR	R1, [R0, #0]
0x3034	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
0x3036	0x482A    LDR	R0, [PC, #168]
0x3038	0x6801    LDR	R1, [R0, #0]
0x303A	0xF06F0007  MVN	R0, #7
0x303E	0x4001    ANDS	R1, R0
0x3040	0x4827    LDR	R0, [PC, #156]
0x3042	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
0x3044	0x2101    MOVS	R1, #1
0x3046	0xB249    SXTB	R1, R1
0x3048	0x4826    LDR	R0, [PC, #152]
0x304A	0x6001    STR	R1, [R0, #0]
0x304C	0x4826    LDR	R0, [PC, #152]
0x304E	0x6001    STR	R1, [R0, #0]
0x3050	0xF7FFFC08  BL	__Lib_System_4XX_SystemClockSetDefault+0
0x3054	0x4825    LDR	R0, [PC, #148]
0x3056	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
0x3058	0x4825    LDR	R0, [PC, #148]
0x305A	0x6004    STR	R4, [R0, #0]
0x305C	0x4825    LDR	R0, [PC, #148]
0x305E	0xEA020100  AND	R1, R2, R0, LSL #0
0x3062	0x4825    LDR	R0, [PC, #148]
0x3064	0x6001    STR	R1, [R0, #0]
0x3066	0xF0020001  AND	R0, R2, #1
0x306A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x306C	0x4621    MOV	R1, R4
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x306E	0x4822    LDR	R0, [PC, #136]
0x3070	0x6800    LDR	R0, [R0, #0]
0x3072	0xF0000002  AND	R0, R0, #2
0x3076	0x2800    CMP	R0, #0
0x3078	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
0x307A	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
; ulRCC_CFGR end address is: 4 (R1)
0x307C	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
0x307E	0x4621    MOV	R1, R4
L___Lib_System_4XX_InitialSetUpRCCRCC291:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3080	0xF4023080  AND	R0, R2, #65536
0x3084	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x3086	0x481C    LDR	R0, [PC, #112]
0x3088	0x6800    LDR	R0, [R0, #0]
0x308A	0xF4003000  AND	R0, R0, #131072
0x308E	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
0x3090	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
0x3092	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x3094	0x460A    MOV	R2, R1
0x3096	0x9901    LDR	R1, [SP, #4]
0x3098	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
0x309A	0x9101    STR	R1, [SP, #4]
0x309C	0x4611    MOV	R1, R2
0x309E	0x9A01    LDR	R2, [SP, #4]
L___Lib_System_4XX_InitialSetUpRCCRCC294:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x30A0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x30A4	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
0x30A6	0x4814    LDR	R0, [PC, #80]
0x30A8	0x6800    LDR	R0, [R0, #0]
0x30AA	0xF0407180  ORR	R1, R0, #16777216
0x30AE	0x4812    LDR	R0, [PC, #72]
0x30B0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x30B2	0x4611    MOV	R1, R2
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x30B4	0x4810    LDR	R0, [PC, #64]
0x30B6	0x6800    LDR	R0, [R0, #0]
0x30B8	0xF0007000  AND	R0, R0, #33554432
0x30BC	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
0x30BE	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
0x30C0	0x460A    MOV	R2, R1
0x30C2	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x30C4	0x480A    LDR	R0, [PC, #40]
0x30C6	0x6800    LDR	R0, [R0, #0]
0x30C8	0xF000010C  AND	R1, R0, #12
0x30CC	0x0090    LSLS	R0, R2, #2
0x30CE	0xF000000C  AND	R0, R0, #12
0x30D2	0x4281    CMP	R1, R0
0x30D4	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
; ulRCC_CFGR end address is: 8 (R2)
0x30D6	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
L_end_InitialSetUpRCCRCC2:
0x30D8	0xF8DDE000  LDR	LR, [SP, #0]
0x30DC	0xB002    ADD	SP, SP, #8
0x30DE	0x4770    BX	LR
0x30E0	0x3C004002  	FLASH_ACR+0
0x30E4	0x80204247  	FLASH_ACR+0
0x30E8	0x80244247  	FLASH_ACR+0
0x30EC	0x38044002  	RCC_PLLCFGR+0
0x30F0	0x38084002  	RCC_CFGR+0
0x30F4	0xFFFF000F  	#1048575
0x30F8	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
0x2864	0xB081    SUB	SP, SP, #4
0x2866	0x480D    LDR	R0, [PC, #52]
0x2868	0x6800    LDR	R0, [R0, #0]
0x286A	0xF0400101  ORR	R1, R0, #1
0x286E	0x480B    LDR	R0, [PC, #44]
0x2870	0x6001    STR	R1, [R0, #0]
0x2872	0x2100    MOVS	R1, #0
0x2874	0x480A    LDR	R0, [PC, #40]
0x2876	0x6001    STR	R1, [R0, #0]
0x2878	0x4808    LDR	R0, [PC, #32]
0x287A	0x6801    LDR	R1, [R0, #0]
0x287C	0x4809    LDR	R0, [PC, #36]
0x287E	0x4001    ANDS	R1, R0
0x2880	0x4806    LDR	R0, [PC, #24]
0x2882	0x6001    STR	R1, [R0, #0]
0x2884	0x4908    LDR	R1, [PC, #32]
0x2886	0x4809    LDR	R0, [PC, #36]
0x2888	0x6001    STR	R1, [R0, #0]
0x288A	0x4804    LDR	R0, [PC, #16]
0x288C	0x6801    LDR	R1, [R0, #0]
0x288E	0xF46F2080  MVN	R0, #262144
0x2892	0x4001    ANDS	R1, R0
0x2894	0x4801    LDR	R0, [PC, #4]
0x2896	0x6001    STR	R1, [R0, #0]
L_end_SystemClockSetDefault:
0x2898	0xB001    ADD	SP, SP, #4
0x289A	0x4770    BX	LR
0x289C	0x38004002  	RCC_CR+0
0x28A0	0x38084002  	RCC_CFGR+0
0x28A4	0xFFFFFEF6  	#-17367041
0x28A8	0x30102400  	#603992080
0x28AC	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
0x30FC	0xB081    SUB	SP, SP, #4
0x30FE	0x4904    LDR	R1, [PC, #16]
0x3100	0x4804    LDR	R0, [PC, #16]
0x3102	0x6001    STR	R1, [R0, #0]
0x3104	0x4904    LDR	R1, [PC, #16]
0x3106	0x4805    LDR	R0, [PC, #20]
0x3108	0x6001    STR	R1, [R0, #0]
L_end_InitialSetUpFosc:
0x310A	0xB001    ADD	SP, SP, #4
0x310C	0x4770    BX	LR
0x310E	0xBF00    NOP
0x3110	0x90400002  	#168000
0x3114	0x01982000  	___System_CLOCK_IN_KHZ+0
0x3118	0x00030000  	#3
0x311C	0x019C2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
0x2D24	0xB081    SUB	SP, SP, #4
L___GenExcept30:
0x2D26	0xE7FE    B	L___GenExcept30
L_end___GenExcept:
0x2D28	0xB001    ADD	SP, SP, #4
0x2D2A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
0x2C1C	0xB081    SUB	SP, SP, #4
0x2C1E	0xF64E5088  MOVW	R0, #60808
0x2C22	0xF2CE0000  MOVT	R0, #57344
0x2C26	0x6801    LDR	R1, [R0, #0]
0x2C28	0xF4410170  ORR	R1, R1, #15728640
0x2C2C	0x6001    STR	R1, [R0, #0]
0x2C2E	0xBF00    NOP
0x2C30	0xBF00    NOP
0x2C32	0xBF00    NOP
0x2C34	0xBF00    NOP
0x2C36	0xEEF10A10  VMRS	R0, FPSCR
0x2C3A	0xF4400040  ORR	R0, R0, #12582912
0x2C3E	0xEEE10A10  VMSR	FPSCR, R0
L_end___EnableFPU:
0x2C42	0xB001    ADD	SP, SP, #4
0x2C44	0x4770    BX	LR
; end of ___EnableFPU
0x38F4	0xB500    PUSH	(R14)
0x38F6	0xF8DFB014  LDR	R11, [PC, #20]
0x38FA	0xF8DFA014  LDR	R10, [PC, #20]
0x38FE	0xF8DFC014  LDR	R12, [PC, #20]
0x3902	0xF7FDFC8D  BL	4640
0x3906	0xBD00    POP	(R15)
0x3908	0x4770    BX	LR
0x390A	0xBF00    NOP
0x390C	0x00002000  	#536870912
0x3910	0x008F2000  	#536871055
0x3914	0x34E90000  	#13545
0x3974	0xB500    PUSH	(R14)
0x3976	0xF8DFB010  LDR	R11, [PC, #16]
0x397A	0xF8DFA010  LDR	R10, [PC, #16]
0x397E	0xF7FEFF29  BL	10196
0x3982	0xBD00    POP	(R15)
0x3984	0x4770    BX	LR
0x3986	0xBF00    NOP
0x3988	0x00002000  	#536870912
0x398C	0x01A02000  	#536871328
_vISR_UART1_Callback:
0x2C7C	0xB470    PUSH	(R4, R5, R6)
0x2C7E	0xB081    SUB	SP, SP, #4
0x2C80	0xF8CDE000  STR	LR, [SP, #0]
0x2C84	0x481F    LDR	R0, [PC, #124]
0x2C86	0x6800    LDR	R0, [R0, #0]
0x2C88	0xB148    CBZ	R0, L_vISR_UART1_Callback75
0x2C8A	0x2200    MOVS	R2, #0
0x2C8C	0xB252    SXTB	R2, R2
0x2C8E	0x491E    LDR	R1, [PC, #120]
0x2C90	0x481E    LDR	R0, [PC, #120]
0x2C92	0xB404    PUSH	(R2)
0x2C94	0xB402    PUSH	(R1)
0x2C96	0xB401    PUSH	(R0)
0x2C98	0xF7FFFE4C  BL	_PrintOut+0
0x2C9C	0xB003    ADD	SP, SP, #12
L_vISR_UART1_Callback75:
0x2C9E	0x481C    LDR	R0, [PC, #112]
0x2CA0	0x6800    LDR	R0, [R0, #0]
0x2CA2	0x2800    CMP	R0, #0
0x2CA4	0xD028    BEQ	L_vISR_UART1_Callback76
0x2CA6	0x481B    LDR	R0, [PC, #108]
0x2CA8	0x6800    LDR	R0, [R0, #0]
; ucByteRead start address is: 12 (R3)
0x2CAA	0xB2C3    UXTB	R3, R0
0x2CAC	0x280A    CMP	R0, #10
0x2CAE	0xD00E    BEQ	L__vISR_UART1_Callback145
0x2CB0	0x4819    LDR	R0, [PC, #100]
0x2CB2	0x8800    LDRH	R0, [R0, #0]
0x2CB4	0xF5B07F80  CMP	R0, #256
0x2CB8	0xD209    BCS	L__vISR_UART1_Callback144
L__vISR_UART1_Callback143:
0x2CBA	0x4A17    LDR	R2, [PC, #92]
0x2CBC	0x8811    LDRH	R1, [R2, #0]
0x2CBE	0x4817    LDR	R0, [PC, #92]
0x2CC0	0x1840    ADDS	R0, R0, R1
0x2CC2	0x7003    STRB	R3, [R0, #0]
; ucByteRead end address is: 12 (R3)
0x2CC4	0x4610    MOV	R0, R2
0x2CC6	0x8800    LDRH	R0, [R0, #0]
0x2CC8	0x1C40    ADDS	R0, R0, #1
0x2CCA	0x8010    STRH	R0, [R2, #0]
0x2CCC	0xE014    B	L_vISR_UART1_Callback80
L__vISR_UART1_Callback145:
L__vISR_UART1_Callback144:
0x2CCE	0x4812    LDR	R0, [PC, #72]
0x2CD0	0x8800    LDRH	R0, [R0, #0]
0x2CD2	0x1E41    SUBS	R1, R0, #1
0x2CD4	0xB289    UXTH	R1, R1
0x2CD6	0x4811    LDR	R0, [PC, #68]
0x2CD8	0x1840    ADDS	R0, R0, R1
0x2CDA	0x7800    LDRB	R0, [R0, #0]
0x2CDC	0x280D    CMP	R0, #13
0x2CDE	0xD108    BNE	L_vISR_UART1_Callback81
0x2CE0	0x4A0D    LDR	R2, [PC, #52]
0x2CE2	0x8810    LDRH	R0, [R2, #0]
0x2CE4	0x1E41    SUBS	R1, R0, #1
0x2CE6	0xB289    UXTH	R1, R1
0x2CE8	0x8011    STRH	R1, [R2, #0]
0x2CEA	0x480C    LDR	R0, [PC, #48]
0x2CEC	0x1841    ADDS	R1, R0, R1
0x2CEE	0x2000    MOVS	R0, #0
0x2CF0	0x7008    STRB	R0, [R1, #0]
L_vISR_UART1_Callback81:
0x2CF2	0x2101    MOVS	R1, #1
0x2CF4	0x480A    LDR	R0, [PC, #40]
0x2CF6	0x7001    STRB	R1, [R0, #0]
L_vISR_UART1_Callback80:
L_vISR_UART1_Callback76:
L_end_vISR_UART1_Callback:
0x2CF8	0xF8DDE000  LDR	LR, [SP, #0]
0x2CFC	0xB001    ADD	SP, SP, #4
0x2CFE	0xBC70    POP	(R4, R5, R6)
0x2D00	0x4770    BX	LR
0x2D02	0xBF00    NOP
0x2D04	0x000C4222  	USART1_SRbits+0
0x2D08	0x38190000  	?lstr_20_main+0
0x2D0C	0x0A850000  	_vDebugPrint+0
0x2D10	0x00144222  	USART1_SRbits+0
0x2D14	0x10044001  	USART1_DR+0
0x2D18	0x00022000  	_usUART1RxBufferLength+0
0x2D1C	0x008F2000  	_pcUART1RxBuffer+0
0x2D20	0x00442000  	main_ucUART1RxIRQFlag+0
; end of _vISR_UART1_Callback
_vISR_EXTI0_Callback:
0x2C48	0xB4F0    PUSH	(R4, R5, R6, R7)
0x2C4A	0xB081    SUB	SP, SP, #4
0x2C4C	0xF8CDE000  STR	LR, [SP, #0]
0x2C50	0x4808    LDR	R0, [PC, #32]
0x2C52	0x6800    LDR	R0, [R0, #0]
0x2C54	0xB140    CBZ	R0, L_vISR_EXTI0_Callback0
0x2C56	0x2101    MOVS	R1, #1
0x2C58	0xB249    SXTB	R1, R1
0x2C5A	0x4806    LDR	R0, [PC, #24]
0x2C5C	0x6001    STR	R1, [R0, #0]
0x2C5E	0xF7FFFE7D  BL	_ucRf4463ClearInterrupts+0
0x2C62	0x2101    MOVS	R1, #1
0x2C64	0x4804    LDR	R0, [PC, #16]
0x2C66	0x7001    STRB	R1, [R0, #0]
L_vISR_EXTI0_Callback0:
L_end_vISR_EXTI0_Callback:
0x2C68	0xF8DDE000  LDR	LR, [SP, #0]
0x2C6C	0xB001    ADD	SP, SP, #4
0x2C6E	0xBCF0    POP	(R4, R5, R6, R7)
0x2C70	0x4770    BX	LR
0x2C72	0xBF00    NOP
0x2C74	0x82804227  	EXTI_PR+0
0x2C78	0x00862000  	main_ucRF4463IRQ+0
; end of _vISR_EXTI0_Callback
;,0 :: _initBlock_0 [970]
; Containing: RF4463_CONFIGURATION_DATA [969]
;             ?ICSmain_ucRxChannel [1]
0x3120	0x71210408 ;_initBlock_0+0 : RF4463_CONFIGURATION_DATA at 0x3120
0x3124	0xDC00004B ;_initBlock_0+4
0x3128	0xA6050895 ;_initBlock_0+8
0x312C	0x41F02122 ;_initBlock_0+12
0x3130	0xE208265B ;_initBlock_0+16
0x3134	0x0ABB1C2F ;_initBlock_0+20
0x3138	0x082894A8 ;_initBlock_0+24
0x313C	0xE2678705 ;_initBlock_0+28
0x3140	0x5B071A58 ;_initBlock_0+32
0x3144	0x72D0E108 ;_initBlock_0+36
0x3148	0x5BB88AD8 ;_initBlock_0+40
0x314C	0x1105087D ;_initBlock_0+44
0x3150	0x23289EEC ;_initBlock_0+48
0x3154	0xE2086D1B ;_initBlock_0+52
0x3158	0xA9B28A4F ;_initBlock_0+56
0x315C	0x08131429 ;_initBlock_0+60
0x3160	0x712ED105 ;_initBlock_0+64
0x3164	0x2C4C516A ;_initBlock_0+68
0x3168	0x2780E508 ;_initBlock_0+72
0x316C	0xB069A442 ;_initBlock_0+76
0x3170	0xAA05087F ;_initBlock_0+80
0x3174	0x45BD2A81 ;_initBlock_0+84
0x3178	0xEA08A8E8 ;_initBlock_0+88
0x317C	0xC924F0E4 ;_initBlock_0+92
0x3180	0x083CCC9F ;_initBlock_0+96
0x3184	0x05F50805 ;_initBlock_0+100
0x3188	0x98622704 ;_initBlock_0+104
0x318C	0x626BEA08 ;_initBlock_0+108
0x3190	0x4AF9A184 ;_initBlock_0+112
0x3194	0xE90508E2 ;_initBlock_0+116
0x3198	0x844F0577 ;_initBlock_0+120
0x319C	0xE20835EE ;_initBlock_0+124
0x31A0	0xFB8DC343 ;_initBlock_0+128
0x31A4	0x082554AD ;_initBlock_0+132
0x31A8	0x5E061405 ;_initBlock_0+136
0x31AC	0x452F3639 ;_initBlock_0+140
0x31B0	0x1C0CEA08 ;_initBlock_0+144
0x31B4	0xFC11D074 ;_initBlock_0+148
0x31B8	0xDA050832 ;_initBlock_0+152
0x31BC	0x3C0EBA38 ;_initBlock_0+156
0x31C0	0xEA088BE7 ;_initBlock_0+160
0x31C4	0xFFE609B0 ;_initBlock_0+164
0x31C8	0x08A9BB94 ;_initBlock_0+168
0x31CC	0x2911D705 ;_initBlock_0+172
0x31D0	0xD571DCFE ;_initBlock_0+176
0x31D4	0x837FEA08 ;_initBlock_0+180
0x31D8	0x629060A7 ;_initBlock_0+184
0x31DC	0x84050818 ;_initBlock_0+188
0x31E0	0x91D16A7F ;_initBlock_0+192
0x31E4	0xEA0852C6 ;_initBlock_0+196
0x31E8	0x8E7BD82A ;_initBlock_0+200
0x31EC	0x08919F4A ;_initBlock_0+204
0x31F0	0x9DAABD05 ;_initBlock_0+208
0x31F4	0x15061816 ;_initBlock_0+212
0x31F8	0xAD55E208 ;_initBlock_0+216
0x31FC	0x1F140A2D ;_initBlock_0+220
0x3200	0xD305085D ;_initBlock_0+224
0x3204	0xCF397CE0 ;_initBlock_0+228
0x3208	0xEF08F001 ;_initBlock_0+232
0x320C	0x6A72913A ;_initBlock_0+236
0x3210	0x0896BB03 ;_initBlock_0+240
0x3214	0xA46D83E7 ;_initBlock_0+244
0x3218	0xA713FC92 ;_initBlock_0+248
0x321C	0xFDF8EF08 ;_initBlock_0+252
0x3220	0x6F0762CF ;_initBlock_0+256
0x3224	0x4CE7081E ;_initBlock_0+260
0x3228	0x4F754AEA ;_initBlock_0+264
0x322C	0xE208CFD6 ;_initBlock_0+268
0x3230	0x26E411F6 ;_initBlock_0+272
0x3234	0x08C64D0D ;_initBlock_0+276
0x3238	0xE8BFFB05 ;_initBlock_0+280
0x323C	0x51C38907 ;_initBlock_0+284
0x3240	0x2782EF08 ;_initBlock_0+288
0x3244	0xA8963F04 ;_initBlock_0+292
0x3248	0x41E70858 ;_initBlock_0+296
0x324C	0x2A753C29 ;_initBlock_0+300
0x3250	0xEF081C03 ;_initBlock_0+304
0x3254	0x369859AF ;_initBlock_0+308
0x3258	0x08060FAA ;_initBlock_0+312
0x325C	0x4193F6E6 ;_initBlock_0+316
0x3260	0x990EEC2D ;_initBlock_0+320
0x3264	0x19290508 ;_initBlock_0+324
0x3268	0x36AAE590 ;_initBlock_0+328
0x326C	0xFBE70840 ;_initBlock_0+332
0x3270	0x777D1068 ;_initBlock_0+336
0x3274	0xE708C05D ;_initBlock_0+340
0x3278	0xCEDDB4CB ;_initBlock_0+344
0x327C	0x08BE5490 ;_initBlock_0+348
0x3280	0xD68A72E7 ;_initBlock_0+352
0x3284	0xCCDDF402 ;_initBlock_0+356
0x3288	0x216AE708 ;_initBlock_0+360
0x328C	0xEC86020B ;_initBlock_0+364
0x3290	0x7BE70815 ;_initBlock_0+368
0x3294	0x816B3D7C ;_initBlock_0+372
0x3298	0xEF08D003 ;_initBlock_0+376
0x329C	0x9436617D ;_initBlock_0+380
0x32A0	0x08DFA07C ;_initBlock_0+384
0x32A4	0x3B85CCEF ;_initBlock_0+388
0x32A8	0x1C5CE0DA ;_initBlock_0+392
0x32AC	0x75E3E708 ;_initBlock_0+396
0x32B0	0x4B2239BB ;_initBlock_0+400
0x32B4	0xF9EF08A8 ;_initBlock_0+404
0x32B8	0xEB5EE0CE ;_initBlock_0+408
0x32BC	0xE708CB1D ;_initBlock_0+412
0x32C0	0xD570E2BD ;_initBlock_0+416
0x32C4	0x083F4EAB ;_initBlock_0+420
0x32C8	0x208DB7E7 ;_initBlock_0+424
0x32CC	0x52096B68 ;_initBlock_0+428
0x32D0	0x1BA1EF08 ;_initBlock_0+432
0x32D4	0x0098CD90 ;_initBlock_0+436
0x32D8	0x54EF0863 ;_initBlock_0+440
0x32DC	0x119C5D67 ;_initBlock_0+444
0x32E0	0xE70845FC ;_initBlock_0+448
0x32E4	0x97C89BD4 ;_initBlock_0+452
0x32E8	0x08078ABE ;_initBlock_0+456
0x32EC	0x908D52EF ;_initBlock_0+460
0x32F0	0x2AD57363 ;_initBlock_0+464
0x32F4	0xBC03EF08 ;_initBlock_0+468
0x32F8	0xBE761C6E ;_initBlock_0+472
0x32FC	0xC2E7084A ;_initBlock_0+476
0x3300	0x5EBA67ED ;_initBlock_0+480
0x3304	0xEF082166 ;_initBlock_0+484
0x3308	0xBE873FE7 ;_initBlock_0+488
0x330C	0x086D7AE0 ;_initBlock_0+492
0x3310	0x9370C9E7 ;_initBlock_0+496
0x3314	0x6CF5641D ;_initBlock_0+500
0x3318	0x28F5EF08 ;_initBlock_0+504
0x331C	0xB6B33408 ;_initBlock_0+508
0x3320	0x3AEF082C ;_initBlock_0+512
0x3324	0xDB0FEC0A ;_initBlock_0+516
0x3328	0xEF08CA56 ;_initBlock_0+520
0x332C	0xED6EA039 ;_initBlock_0+524
0x3330	0x0824D079 ;_initBlock_0+528
0x3334	0xAF0B6CE7 ;_initBlock_0+532
0x3338	0xB5404EA9 ;_initBlock_0+536
0x333C	0xAFB9E908 ;_initBlock_0+540
0x3340	0xD15025BF ;_initBlock_0+544
0x3344	0x9E050837 ;_initBlock_0+548
0x3348	0x943FDEDB ;_initBlock_0+552
0x334C	0xEC086BE9 ;_initBlock_0+556
0x3350	0x57AA05C5 ;_initBlock_0+560
0x3354	0x085E8ADC ;_initBlock_0+564
0x3358	0x84DA7005 ;_initBlock_0+568
0x335C	0x90CADD84 ;_initBlock_0+572
0x3360	0x00010207 ;_initBlock_0+576
0x3364	0x80C3C901 ;_initBlock_0+580
0x3368	0x00001308 ;_initBlock_0+584
0x336C	0x00000000 ;_initBlock_0+588
0x3370	0x00110600 ;_initBlock_0+592
0x3374	0x00520002 ;_initBlock_0+596
0x3378	0x01001105 ;_initBlock_0+600
0x337C	0x11052003 ;_initBlock_0+604
0x3380	0x00000101 ;_initBlock_0+608
0x3384	0x04021108 ;_initBlock_0+612
0x3388	0x00000000 ;_initBlock_0+616
0x338C	0x10110D00 ;_initBlock_0+620
0x3390	0x14000009 ;_initBlock_0+624
0x3394	0x00110F00 ;_initBlock_0+628
0x3398	0x0A000000 ;_initBlock_0+632
0x339C	0x00061111 ;_initBlock_0+636
0x33A0	0x00000080 ;_initBlock_0+640
0x33A4	0x11100000 ;_initBlock_0+644
0x33A8	0x04000C12 ;_initBlock_0+648
0x33AC	0xFFFF0801 ;_initBlock_0+652
0x33B0	0x00000220 ;_initBlock_0+656
0x33B4	0x10300000 ;_initBlock_0+660
0x33B8	0x0C0C1211 ;_initBlock_0+664
0x33BC	0x041E0030 ;_initBlock_0+668
0x33C0	0x00000080 ;_initBlock_0+672
0x33C4	0x00000000 ;_initBlock_0+676
0x33C8	0x0C121110 ;_initBlock_0+680
0x33CC	0x00000018 ;_initBlock_0+684
0x33D0	0x00000000 ;_initBlock_0+688
0x33D4	0x00000000 ;_initBlock_0+692
0x33D8	0x12111000 ;_initBlock_0+696
0x33DC	0x0000240C ;_initBlock_0+700
0x33E0	0x00000000 ;_initBlock_0+704
0x33E4	0x00000000 ;_initBlock_0+708
0x33E8	0x11090000 ;_initBlock_0+712
0x33EC	0x00300512 ;_initBlock_0+716
0x33F0	0x00000000 ;_initBlock_0+720
0x33F4	0x04121108 ;_initBlock_0+724
0x33F8	0x00000036 ;_initBlock_0+728
0x33FC	0x20111000 ;_initBlock_0+732
0x3400	0x0002000C ;_initBlock_0+736
0x3404	0xC05D0007 ;_initBlock_0+740
0x3408	0x80C3C901 ;_initBlock_0+744
0x340C	0x11050000 ;_initBlock_0+748
0x3410	0xA80C0120 ;_initBlock_0+752
0x3414	0x0C201110 ;_initBlock_0+756
0x3418	0x08800118 ;_initBlock_0+760
0x341C	0x2200C003 ;_initBlock_0+764
0x3420	0x03E80C20 ;_initBlock_0+768
0x3424	0x2011100D ;_initBlock_0+772
0x3428	0xA700240C ;_initBlock_0+776
0x342C	0x025400C6 ;_initBlock_0+780
0x3430	0x230400C2 ;_initBlock_0+784
0x3434	0x11070180 ;_initBlock_0+788
0x3438	0x60300320 ;_initBlock_0+792
0x343C	0x1105807B ;_initBlock_0+796
0x3440	0xE0350120 ;_initBlock_0+800
0x3444	0x0C201110 ;_initBlock_0+804
0x3448	0xABAB1138 ;_initBlock_0+808
0x344C	0xFFFF0280 ;_initBlock_0+812
0x3450	0xA40C2B00 ;_initBlock_0+816
0x3454	0x20110E22 ;_initBlock_0+820
0x3458	0x0181450A ;_initBlock_0+824
0x345C	0xFF000147 ;_initBlock_0+828
0x3460	0x40180006 ;_initBlock_0+832
0x3464	0x02201106 ;_initBlock_0+836
0x3468	0x06088450 ;_initBlock_0+840
0x346C	0x54022011 ;_initBlock_0+844
0x3470	0x11050703 ;_initBlock_0+848
0x3474	0x00570120 ;_initBlock_0+852
0x3478	0x05201109 ;_initBlock_0+856
0x347C	0x0604405B ;_initBlock_0+860
0x3480	0x11102078 ;_initBlock_0+864
0x3484	0xCC000C21 ;_initBlock_0+868
0x3488	0x21A030A1 ;_initBlock_0+872
0x348C	0xEAC9B9D1 ;_initBlock_0+876
0x3490	0x10111205 ;_initBlock_0+880
0x3494	0x0C0C2111 ;_initBlock_0+884
0x3498	0xFC15040A ;_initBlock_0+888
0x349C	0xA1CC0003 ;_initBlock_0+892
0x34A0	0xD121A030 ;_initBlock_0+896
0x34A4	0x0C211110 ;_initBlock_0+900
0x34A8	0xEAC9B918 ;_initBlock_0+904
0x34AC	0x0A111205 ;_initBlock_0+908
0x34B0	0x03FC1504 ;_initBlock_0+912
0x34B4	0x22110800 ;_initBlock_0+916
0x34B8	0x7F080004 ;_initBlock_0+920
0x34BC	0x110B1D00 ;_initBlock_0+924
0x34C0	0x2C000723 ;_initBlock_0+928
0x34C4	0x0C040B0E ;_initBlock_0+932
0x34C8	0x11100373 ;_initBlock_0+936
0x34CC	0x00000C30 ;_initBlock_0+940
0x34D0	0x00000000 ;_initBlock_0+944
0x34D4	0x00000000 ;_initBlock_0+948
0x34D8	0x0C000000 ;_initBlock_0+952
0x34DC	0x00084011 ;_initBlock_0+956
0x34E0	0x5555093B ;_initBlock_0+960
0x34E4	0xFF208988 ;_initBlock_0+964
0x34E8	0x0000 ;_initBlock_0+968 : ?ICSmain_ucRxChannel at 0x34E9
; end of _initBlock_0
;,0 :: _initBlock_1 [68]
; Containing: ?ICS_ucRFTxEventPending [1]
;             ?ICS_usUART1RxBufferLength [2]
;             ?ICS_pcRF4463TxBuffer [64]
;             ?ICSmain_ucUART1RxIRQFlag [1]
0x34EA	0x00000000 ;_initBlock_1+0 : ?ICS_ucRFTxEventPending at 0x34EA : ?ICS_usUART1RxBufferLength at 0x34EB : ?ICS_pcRF4463TxBuffer at 0x34ED
0x34EE	0x00000000 ;_initBlock_1+4
0x34F2	0x00000000 ;_initBlock_1+8
0x34F6	0x00000000 ;_initBlock_1+12
0x34FA	0x00000000 ;_initBlock_1+16
0x34FE	0x00000000 ;_initBlock_1+20
0x3502	0x00000000 ;_initBlock_1+24
0x3506	0x00000000 ;_initBlock_1+28
0x350A	0x00000000 ;_initBlock_1+32
0x350E	0x00000000 ;_initBlock_1+36
0x3512	0x00000000 ;_initBlock_1+40
0x3516	0x00000000 ;_initBlock_1+44
0x351A	0x00000000 ;_initBlock_1+48
0x351E	0x00000000 ;_initBlock_1+52
0x3522	0x00000000 ;_initBlock_1+56
0x3526	0x00000000 ;_initBlock_1+60
0x352A	0x00000000 ;_initBlock_1+64 : ?ICSmain_ucUART1RxIRQFlag at 0x352D
; end of _initBlock_1
;,0 :: _initBlock_2 [66]
; Containing: ?ICSmain_ucTxChannel [1]
;             ?ICS_pcRF4463RxBuffer [64]
;             ?ICSmain_ucRF4463IRQ [1]
0x352E	0x00000000 ;_initBlock_2+0 : ?ICSmain_ucTxChannel at 0x352E : ?ICS_pcRF4463RxBuffer at 0x352F
0x3532	0x00000000 ;_initBlock_2+4
0x3536	0x00000000 ;_initBlock_2+8
0x353A	0x00000000 ;_initBlock_2+12
0x353E	0x00000000 ;_initBlock_2+16
0x3542	0x00000000 ;_initBlock_2+20
0x3546	0x00000000 ;_initBlock_2+24
0x354A	0x00000000 ;_initBlock_2+28
0x354E	0x00000000 ;_initBlock_2+32
0x3552	0x00000000 ;_initBlock_2+36
0x3556	0x00000000 ;_initBlock_2+40
0x355A	0x00000000 ;_initBlock_2+44
0x355E	0x00000000 ;_initBlock_2+48
0x3562	0x00000000 ;_initBlock_2+52
0x3566	0x00000000 ;_initBlock_2+56
0x356A	0x00000000 ;_initBlock_2+60
0x356E	0x0000 ;_initBlock_2+64 : ?ICSmain_ucRF4463IRQ at 0x356F
; end of _initBlock_2
;,0 :: _initBlock_3 [8]
; Containing: ?ICSmain_ucRfNetwork [1]
;             ?ICSmain_intRFLastRSSI [2]
;             ?ICS?lstr1___Lib_PrintOut [5]
0x3570	0x6E000000 ;_initBlock_3+0 : ?ICSmain_ucRfNetwork at 0x3570 : ?ICSmain_intRFLastRSSI at 0x3571 : ?ICS?lstr1___Lib_PrintOut at 0x3573
0x3574	0x006C6C75 ;_initBlock_3+4
; end of _initBlock_3
;__Lib_GPIO_32F4xx_Defs.c,746 :: __GPIO_MODULE_SPI1_PB345 [108]
0x3578	0x00000513 ;__GPIO_MODULE_SPI1_PB345+0
0x357C	0x00000514 ;__GPIO_MODULE_SPI1_PB345+4
0x3580	0x00000515 ;__GPIO_MODULE_SPI1_PB345+8
0x3584	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PB345+12
0x3588	0x00000000 ;__GPIO_MODULE_SPI1_PB345+16
0x358C	0x00000000 ;__GPIO_MODULE_SPI1_PB345+20
0x3590	0x00000000 ;__GPIO_MODULE_SPI1_PB345+24
0x3594	0x00000000 ;__GPIO_MODULE_SPI1_PB345+28
0x3598	0x00000000 ;__GPIO_MODULE_SPI1_PB345+32
0x359C	0x00000000 ;__GPIO_MODULE_SPI1_PB345+36
0x35A0	0x00000000 ;__GPIO_MODULE_SPI1_PB345+40
0x35A4	0x00000000 ;__GPIO_MODULE_SPI1_PB345+44
0x35A8	0x00000000 ;__GPIO_MODULE_SPI1_PB345+48
0x35AC	0x00000818 ;__GPIO_MODULE_SPI1_PB345+52
0x35B0	0x00000818 ;__GPIO_MODULE_SPI1_PB345+56
0x35B4	0x00000818 ;__GPIO_MODULE_SPI1_PB345+60
0x35B8	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PB345+64
0x35BC	0x00000000 ;__GPIO_MODULE_SPI1_PB345+68
0x35C0	0x00000000 ;__GPIO_MODULE_SPI1_PB345+72
0x35C4	0x00000000 ;__GPIO_MODULE_SPI1_PB345+76
0x35C8	0x00000000 ;__GPIO_MODULE_SPI1_PB345+80
0x35CC	0x00000000 ;__GPIO_MODULE_SPI1_PB345+84
0x35D0	0x00000000 ;__GPIO_MODULE_SPI1_PB345+88
0x35D4	0x00000000 ;__GPIO_MODULE_SPI1_PB345+92
0x35D8	0x00000000 ;__GPIO_MODULE_SPI1_PB345+96
0x35DC	0x00000000 ;__GPIO_MODULE_SPI1_PB345+100
0x35E0	0x00000000 ;__GPIO_MODULE_SPI1_PB345+104
; end of __GPIO_MODULE_SPI1_PB345
;__Lib_PrintOut.c,81 :: __Lib_PrintOut__npowers_ [52]
0x35E4	0x3F800000 ;__Lib_PrintOut__npowers_+0
0x35E8	0x3DCCCCCD ;__Lib_PrintOut__npowers_+4
0x35EC	0x3C23D70A ;__Lib_PrintOut__npowers_+8
0x35F0	0x3A83126F ;__Lib_PrintOut__npowers_+12
0x35F4	0x38D1B717 ;__Lib_PrintOut__npowers_+16
0x35F8	0x3727C5AC ;__Lib_PrintOut__npowers_+20
0x35FC	0x358637BD ;__Lib_PrintOut__npowers_+24
0x3600	0x33D6BF95 ;__Lib_PrintOut__npowers_+28
0x3604	0x322BCC77 ;__Lib_PrintOut__npowers_+32
0x3608	0x3089705F ;__Lib_PrintOut__npowers_+36
0x360C	0x2EDBE6FF ;__Lib_PrintOut__npowers_+40
0x3610	0x1E3CE508 ;__Lib_PrintOut__npowers_+44
0x3614	0x0DA24260 ;__Lib_PrintOut__npowers_+48
; end of __Lib_PrintOut__npowers_
;__Lib_PrintOut.c,64 :: __Lib_PrintOut__powers_ [52]
0x3618	0x3F800000 ;__Lib_PrintOut__powers_+0
0x361C	0x41200000 ;__Lib_PrintOut__powers_+4
0x3620	0x42C80000 ;__Lib_PrintOut__powers_+8
0x3624	0x447A0000 ;__Lib_PrintOut__powers_+12
0x3628	0x461C4000 ;__Lib_PrintOut__powers_+16
0x362C	0x47C35000 ;__Lib_PrintOut__powers_+20
0x3630	0x49742400 ;__Lib_PrintOut__powers_+24
0x3634	0x4B189680 ;__Lib_PrintOut__powers_+28
0x3638	0x4CBEBC20 ;__Lib_PrintOut__powers_+32
0x363C	0x4E6E6B28 ;__Lib_PrintOut__powers_+36
0x3640	0x501502F9 ;__Lib_PrintOut__powers_+40
0x3644	0x60AD78EC ;__Lib_PrintOut__powers_+44
0x3648	0x7149F2CA ;__Lib_PrintOut__powers_+48
; end of __Lib_PrintOut__powers_
;__Lib_PrintOut.c,113 :: __Lib_PrintOut_octpowers [48]
0x364C	0x00000001 ;__Lib_PrintOut_octpowers+0
0x3650	0x00000008 ;__Lib_PrintOut_octpowers+4
0x3654	0x00000040 ;__Lib_PrintOut_octpowers+8
0x3658	0x00000200 ;__Lib_PrintOut_octpowers+12
0x365C	0x00001000 ;__Lib_PrintOut_octpowers+16
0x3660	0x00008000 ;__Lib_PrintOut_octpowers+20
0x3664	0x00040000 ;__Lib_PrintOut_octpowers+24
0x3668	0x00200000 ;__Lib_PrintOut_octpowers+28
0x366C	0x01000000 ;__Lib_PrintOut_octpowers+32
0x3670	0x08000000 ;__Lib_PrintOut_octpowers+36
0x3674	0x40000000 ;__Lib_PrintOut_octpowers+40
0x3678	0x00000000 ;__Lib_PrintOut_octpowers+44
; end of __Lib_PrintOut_octpowers
;__Lib_PrintOut.c,102 :: __Lib_PrintOut_dpowers [40]
0x367C	0x00000001 ;__Lib_PrintOut_dpowers+0
0x3680	0x0000000A ;__Lib_PrintOut_dpowers+4
0x3684	0x00000064 ;__Lib_PrintOut_dpowers+8
0x3688	0x000003E8 ;__Lib_PrintOut_dpowers+12
0x368C	0x00002710 ;__Lib_PrintOut_dpowers+16
0x3690	0x000186A0 ;__Lib_PrintOut_dpowers+20
0x3694	0x000F4240 ;__Lib_PrintOut_dpowers+24
0x3698	0x00989680 ;__Lib_PrintOut_dpowers+28
0x369C	0x05F5E100 ;__Lib_PrintOut_dpowers+32
0x36A0	0x3B9ACA00 ;__Lib_PrintOut_dpowers+36
; end of __Lib_PrintOut_dpowers
;,0 :: _initBlock_9 [108]
; Containing: ?lstr_19_main [37]
;             ?lstr_11_main [36]
;             ?lstr_9_main [35]
0x36A4	0x6652205B ;_initBlock_9+0 : ?lstr_19_main at 0x36A4
0x36A8	0x33363434 ;_initBlock_9+4
0x36AC	0x49205D20 ;_initBlock_9+8
0x36B0	0x6C61766E ;_initBlock_9+12
0x36B4	0x50206469 ;_initBlock_9+16
0x36B8	0x7265776F ;_initBlock_9+20
0x36BC	0x6C615620 ;_initBlock_9+24
0x36C0	0x203A6575 ;_initBlock_9+28
0x36C4	0x0A0D6425 ;_initBlock_9+32
0x36C8	0x52205B00 ;_initBlock_9+36 : ?lstr_11_main at 0x36C9
0x36CC	0x36343446 ;_initBlock_9+40
0x36D0	0x205D2033 ;_initBlock_9+44
0x36D4	0x75746553 ;_initBlock_9+48
0x36D8	0x65522070 ;_initBlock_9+52
0x36DC	0x65697274 ;_initBlock_9+56
0x36E0	0x78452073 ;_initBlock_9+60
0x36E4	0x64646563 ;_initBlock_9+64
0x36E8	0x0A0D6465 ;_initBlock_9+68
0x36EC	0x52205B00 ;_initBlock_9+72 : ?lstr_9_main at 0x36ED
0x36F0	0x36363446 ;_initBlock_9+76
0x36F4	0x205D2033 ;_initBlock_9+80
0x36F8	0x75746553 ;_initBlock_9+84
0x36FC	0x72542070 ;_initBlock_9+88
0x3700	0x25203A79 ;_initBlock_9+92
0x3704	0x75532064 ;_initBlock_9+96
0x3708	0x73656363 ;_initBlock_9+100
0x370C	0x000A0D73 ;_initBlock_9+104
; end of _initBlock_9
;,0 :: _initBlock_10 [65]
; Containing: ?lstr_10_main [33]
;             ?lstr_3_main [32]
0x3710	0x4652205B ;_initBlock_10+0 : ?lstr_10_main at 0x3710
0x3714	0x33363434 ;_initBlock_10+4
0x3718	0x53205D20 ;_initBlock_10+8
0x371C	0x70757465 ;_initBlock_10+12
0x3720	0x79725420 ;_initBlock_10+16
0x3724	0x20642520 ;_initBlock_10+20
0x3728	0x6C696146 ;_initBlock_10+24
0x372C	0x0A0D6465 ;_initBlock_10+28
0x3730	0x52205B00 ;_initBlock_10+32 : ?lstr_3_main at 0x3731
0x3734	0x36343446 ;_initBlock_10+36
0x3738	0x205D2033 ;_initBlock_10+40
0x373C	0x66667542 ;_initBlock_10+44
0x3740	0x4F207265 ;_initBlock_10+48
0x3744	0x6F207475 ;_initBlock_10+52
0x3748	0x69532066 ;_initBlock_10+56
0x374C	0x0A0D657A ;_initBlock_10+60
0x3750	0x00 ;_initBlock_10+64
; end of _initBlock_10
;__Lib_PrintOut.c,108 :: __Lib_PrintOut_hexpowers [32]
0x3754	0x00000001 ;__Lib_PrintOut_hexpowers+0
0x3758	0x00000010 ;__Lib_PrintOut_hexpowers+4
0x375C	0x00000100 ;__Lib_PrintOut_hexpowers+8
0x3760	0x00001000 ;__Lib_PrintOut_hexpowers+12
0x3764	0x00010000 ;__Lib_PrintOut_hexpowers+16
0x3768	0x00100000 ;__Lib_PrintOut_hexpowers+20
0x376C	0x01000000 ;__Lib_PrintOut_hexpowers+24
0x3770	0x10000000 ;__Lib_PrintOut_hexpowers+28
; end of __Lib_PrintOut_hexpowers
;,0 :: _initBlock_12 [58]
; Containing: ?lstr_14_main [29]
;             ?lstr_13_main [29]
0x3774	0x4652205B ;_initBlock_12+0 : ?lstr_14_main at 0x3774
0x3778	0x33363434 ;_initBlock_12+4
0x377C	0x49205D20 ;_initBlock_12+8
0x3780	0x6C61766E ;_initBlock_12+12
0x3784	0x43206469 ;_initBlock_12+16
0x3788	0x6E6E6168 ;_initBlock_12+20
0x378C	0x0A0D6C65 ;_initBlock_12+24
0x3790	0x52205B00 ;_initBlock_12+28 : ?lstr_13_main at 0x3791
0x3794	0x36343446 ;_initBlock_12+32
0x3798	0x205D2033 ;_initBlock_12+36
0x379C	0x61766E49 ;_initBlock_12+40
0x37A0	0x2064696C ;_initBlock_12+44
0x37A4	0x7774654E ;_initBlock_12+48
0x37A8	0x0D6B726F ;_initBlock_12+52
0x37AC	0x000A ;_initBlock_12+56
; end of _initBlock_12
;main.c,0 :: ?lstr_6_main [28]
0x37AE	0x4652205B ;?lstr_6_main+0
0x37B2	0x33363434 ;?lstr_6_main+4
0x37B6	0x52205D20 ;?lstr_6_main+8
0x37BA	0x68432078 ;?lstr_6_main+12
0x37BE	0x656E6E61 ;?lstr_6_main+16
0x37C2	0x25203A6C ;?lstr_6_main+20
0x37C6	0x000A0D64 ;?lstr_6_main+24
; end of ?lstr_6_main
;main.c,0 :: ?lstr_5_main [28]
0x37CA	0x4652205B ;?lstr_5_main+0
0x37CE	0x33363434 ;?lstr_5_main+4
0x37D2	0x54205D20 ;?lstr_5_main+8
0x37D6	0x68432078 ;?lstr_5_main+12
0x37DA	0x656E6E61 ;?lstr_5_main+16
0x37DE	0x25203A6C ;?lstr_5_main+20
0x37E2	0x000A0D64 ;?lstr_5_main+24
; end of ?lstr_5_main
;main.c,0 :: ?lstr_8_main [26]
0x37E6	0x4652205B ;?lstr_8_main+0
0x37EA	0x33363434 ;?lstr_8_main+4
0x37EE	0x54205D20 ;?lstr_8_main+8
0x37F2	0x6F502078 ;?lstr_8_main+12
0x37F6	0x3A726577 ;?lstr_8_main+16
0x37FA	0x0D642520 ;?lstr_8_main+20
0x37FE	0x000A ;?lstr_8_main+24
; end of ?lstr_8_main
;,0 :: _initBlock_16 [50]
; Containing: ?lstr_7_main [25]
;             ?lstr_20_main [25]
0x3800	0x4652205B ;_initBlock_16+0 : ?lstr_7_main at 0x3800
0x3804	0x33363434 ;_initBlock_16+4
0x3808	0x4E205D20 ;_initBlock_16+8
0x380C	0x6F777465 ;_initBlock_16+12
0x3810	0x203A6B72 ;_initBlock_16+16
0x3814	0x0A0D6425 ;_initBlock_16+20
0x3818	0x55205B00 ;_initBlock_16+24 : ?lstr_20_main at 0x3819
0x381C	0x20545241 ;_initBlock_16+28
0x3820	0x764F205D ;_initBlock_16+32
0x3824	0x75727265 ;_initBlock_16+36
0x3828	0x7245206E ;_initBlock_16+40
0x382C	0x0D726F72 ;_initBlock_16+44
0x3830	0x000A ;_initBlock_16+48
; end of _initBlock_16
;main.c,0 :: ?lstr_22_main [24]
0x3832	0x5953205B ;?lstr_22_main+0
0x3836	0x205D2053 ;?lstr_22_main+4
0x383A	0x72617453 ;?lstr_22_main+8
0x383E	0x75532074 ;?lstr_22_main+12
0x3842	0x73656363 ;?lstr_22_main+16
0x3846	0x000A0D73 ;?lstr_22_main+20
; end of ?lstr_22_main
;,0 :: _initBlock_18 [46]
; Containing: ?lstr_2_main [23]
;             ?ICS?lstr4_main [23]
0x384A	0x4652205B ;_initBlock_18+0 : ?lstr_2_main at 0x384A
0x384E	0x33363434 ;_initBlock_18+4
0x3852	0x48205D20 ;_initBlock_18+8
0x3856	0x6E692057 ;_initBlock_18+12
0x385A	0x65737520 ;_initBlock_18+16
0x385E	0x5B000A0D ;_initBlock_18+20 : ?ICS?lstr4_main at 0x3861
0x3862	0x34465220 ;_initBlock_18+24
0x3866	0x20333634 ;_initBlock_18+28
0x386A	0x5D207854 ;_initBlock_18+32
0x386E	0x63615020 ;_initBlock_18+36
0x3872	0x3A74656B ;_initBlock_18+40
0x3876	0x0020 ;_initBlock_18+44
; end of _initBlock_18
;,0 :: _initBlock_19 [46]
; Containing: ?ICS?lstr1_main [23]
;             ?lstr_21_main [23]
0x3878	0x4652205B ;_initBlock_19+0 : ?ICS?lstr1_main at 0x3878
0x387C	0x33363434 ;_initBlock_19+4
0x3880	0x20785220 ;_initBlock_19+8
0x3884	0x6150205D ;_initBlock_19+12
0x3888	0x74656B63 ;_initBlock_19+16
0x388C	0x5B00203A ;_initBlock_19+20 : ?lstr_21_main at 0x388F
0x3890	0x52415520 ;_initBlock_19+24
0x3894	0x205D2054 ;_initBlock_19+28
0x3898	0x7373654D ;_initBlock_19+32
0x389C	0x3A656761 ;_initBlock_19+36
0x38A0	0x0D732520 ;_initBlock_19+40
0x38A4	0x000A ;_initBlock_19+44
; end of _initBlock_19
;main.c,0 :: ?lstr_17_main [22]
0x38A6	0x4652205B ;?lstr_17_main+0
0x38AA	0x33363434 ;?lstr_17_main+4
0x38AE	0x52205D20 ;?lstr_17_main+8
0x38B2	0x3A495353 ;?lstr_17_main+12
0x38B6	0x0D692520 ;?lstr_17_main+16
0x38BA	0x000A ;?lstr_17_main+20
; end of ?lstr_17_main
;,0 :: _initBlock_21 [36]
; Containing: ?lstr_12_main [19]
;             hexs [17]
0x38BC	0x4652205B ;_initBlock_21+0 : ?lstr_12_main at 0x38BC
0x38C0	0x33363434 ;_initBlock_21+4
0x38C4	0x52205D20 ;_initBlock_21+8
0x38C8	0x79646165 ;_initBlock_21+12
0x38CC	0x30000A0D ;_initBlock_21+16 : hexs at 0x38CF
0x38D0	0x34333231 ;_initBlock_21+20
0x38D4	0x38373635 ;_initBlock_21+24
0x38D8	0x63626139 ;_initBlock_21+28
0x38DC	0x00666564 ;_initBlock_21+32
; end of _initBlock_21
;__Lib_PrintOut.c,98 :: __Lib_PrintOut_hexb [17]
0x38E0	0x33323130 ;__Lib_PrintOut_hexb+0
0x38E4	0x37363534 ;__Lib_PrintOut_hexb+4
0x38E8	0x42413938 ;__Lib_PrintOut_hexb+8
0x38EC	0x46454443 ;__Lib_PrintOut_hexb+12
0x38F0	0x00 ;__Lib_PrintOut_hexb+16
; end of __Lib_PrintOut_hexb
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [34]    __Lib_SPI_123_SPIx_Read
0x01AC     [168]    _GPIO_Clk_Enable
0x0254     [568]    _GPIO_Config
0x048C      [28]    _SPI1_Read
0x04A8      [48]    _vRf4463SPIReadBuffer
0x04D8      [20]    _ucRf4463SPIByte
0x04EC      [34]    _memcpy
0x0510      [36]    _vUART1_Write
0x0534     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0630     [112]    _vRf4463RSSI
0x06A0      [72]    _vRf4463WriteTxFIFO
0x06E8      [60]    _vRf4463EnterTxMode
0x0724      [84]    _ucRf4463CheckCTS
0x0778      [28]    _strlen
0x0794      [40]    _ucRf4463TxPacket
0x07BC     [112]    _vRf4463SetConfiguration
0x082C      [34]    _vBufferSetToZero
0x0850      [92]    _vRf4463ReadRxFIFO
0x08AC      [80]    _vRf4463EnterRxMode
0x08FC      [32]    _vRf4463FIFOReset
0x091C     [104]    _ucRf4463GetCommand
0x0984      [96]    _ucRf4463SetProperty
0x09E4      [58]    _ucRf4463SetSyncWords
0x0A20     [100]    _ucRf4463SetTxPower
0x0A84      [18]    _vDebugPrint
0x0A98      [22]    _isdigit
0x0AB0      [70]    _GPIO_Alternate_Function_Enable
0x0AF8      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x0B3C     [364]    __Lib_PrintOut_scale
0x0CA8      [38]    _vRf4463SPIWriteBuffer
0x0CD0     [152]    _vRf4463PowerOnReset
0x0D68     [192]    __Lib_PrintOut_fround
0x0E28     [448]    _vUART1_Init_Advanced
0x0FE8      [84]    _SPI1_Init_Advanced
0x103C      [36]    _ucRf4463RxInit
0x1060      [76]    _vUART1_Write_Text
0x10AC     [120]    _NVIC_IntEnable
0x1124     [252]    _vRF4463TxMessage
0x1220      [20]    ___CC2DW
0x1234      [32]    _ucRf4463RxPacket
0x1254      [24]    _GPIO_Digital_Input
0x126C      [66]    _ucRf4463DeviceAvailability
0x12B0    [4656]    __doprntout
0x24E0     [628]    _vRf4463Init
0x2754      [68]    _ucRf4463SetCommand
0x2798      [28]    _GPIO_Digital_Output
0x27B4      [32]    _ucRf4463EnterStandbyMode
0x27D4      [58]    ___FillZeros
0x2810      [68]    _vUART1MessageHandler
0x2854      [16]    _ucUART1MessageReady
0x2864      [76]    __Lib_System_4XX_SystemClockSetDefault
0x28B0      [16]    _vUART1ResetIRQFlag
0x28C0      [40]    _vUARTTxInit
0x28E8      [60]    _vUART1ResetRxBuffer
0x2924      [16]    _ucRF4463GetIRQFlag
0x2934      [38]    _PrintOut
0x295C      [44]    _ucRf4463ClearInterrupts
0x2988      [44]    _vUARTRxInit
0x29B4      [16]    _vRF4463ResetIRQFlag
0x29C8     [476]    _ucRF4463Setup
0x2BA4     [120]    _vRF4463MesageHandler
0x2C1C      [42]    ___EnableFPU
0x2C48      [52]    _vISR_EXTI0_Callback
0x2C7C     [168]    _vISR_UART1_Callback
0x2D24       [8]    ___GenExcept
0x2D2C     [112]    _main
0x2D9C     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x30FC      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    main_ucRxChannel
0x20000001       [1]    _ucRFTxEventPending
0x20000002       [2]    _usUART1RxBufferLength
0x20000004      [64]    _pcRF4463TxBuffer
0x20000044       [1]    main_ucUART1RxIRQFlag
0x20000045       [1]    main_ucTxChannel
0x20000046      [64]    _pcRF4463RxBuffer
0x20000086       [1]    main_ucRF4463IRQ
0x20000087       [1]    main_ucRfNetwork
0x20000088       [2]    main_intRFLastRSSI
0x2000008A       [5]    ?lstr1___Lib_PrintOut
0x2000008F     [256]    _pcUART1RxBuffer
0x20000190       [4]    _SPI_Rd_Ptr
0x20000194       [4]    _SPI_Wr_Ptr
0x20000198       [4]    ___System_CLOCK_IN_KHZ
0x2000019C       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x3120     [969]    _RF4463_CONFIGURATION_DATA
0x34E9       [1]    ?ICSmain_ucRxChannel
0x34EA       [1]    ?ICS_ucRFTxEventPending
0x34EB       [2]    ?ICS_usUART1RxBufferLength
0x34ED      [64]    ?ICS_pcRF4463TxBuffer
0x352D       [1]    ?ICSmain_ucUART1RxIRQFlag
0x352E       [1]    ?ICSmain_ucTxChannel
0x352F      [64]    ?ICS_pcRF4463RxBuffer
0x356F       [1]    ?ICSmain_ucRF4463IRQ
0x3570       [1]    ?ICSmain_ucRfNetwork
0x3571       [2]    ?ICSmain_intRFLastRSSI
0x3573       [5]    ?ICS?lstr1___Lib_PrintOut
0x3578     [108]    __GPIO_MODULE_SPI1_PB345
0x35E4      [52]    __Lib_PrintOut__npowers_
0x3618      [52]    __Lib_PrintOut__powers_
0x364C      [48]    __Lib_PrintOut_octpowers
0x367C      [40]    __Lib_PrintOut_dpowers
0x36A4      [37]    ?lstr_19_main
0x36C9      [36]    ?lstr_11_main
0x36ED      [35]    ?lstr_9_main
0x3710      [33]    ?lstr_10_main
0x3731      [32]    ?lstr_3_main
0x3754      [32]    __Lib_PrintOut_hexpowers
0x3774      [29]    ?lstr_14_main
0x3791      [29]    ?lstr_13_main
0x37AE      [28]    ?lstr_6_main
0x37CA      [28]    ?lstr_5_main
0x37E6      [26]    ?lstr_8_main
0x3800      [25]    ?lstr_7_main
0x3819      [25]    ?lstr_20_main
0x3832      [24]    ?lstr_22_main
0x384A      [23]    ?lstr_2_main
0x3861      [23]    ?ICS?lstr4_main
0x3878      [23]    ?ICS?lstr1_main
0x388F      [23]    ?lstr_21_main
0x38A6      [22]    ?lstr_17_main
0x38BC      [19]    ?lstr_12_main
0x38CF      [17]    __Lib_PrintOut_hexs
0x38E0      [17]    __Lib_PrintOut_hexb
