Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Nov 23 20:12:48 2024
| Host         : LAPTOP-D1MNH2FH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (722)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_display/vga_hsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (722)
--------------------------------------------------
 There are 722 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.444        0.000                      0                  644        0.133        0.000                      0                  644        3.000        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       17.130        0.000                      0                   25        0.265        0.000                      0                   25        9.500        0.000                       0                    27  
  clk_out2_clk_wiz_0       33.739        0.000                      0                  576        0.133        0.000                      0                  576       19.500        0.000                       0                   147  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       16.444        0.000                      0                   43        0.343        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.130ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.766ns (27.412%)  route 2.028ns (72.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    btn_debounce/clk_out1
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  btn_debounce/c_reg[22]/Q
                         net (fo=2, routed)           1.090     0.724    btn_debounce/c_reg[22]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124     0.848 r  btn_debounce/o_i_3/O
                         net (fo=1, routed)           0.938     1.786    btn_debounce/o_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I1_O)        0.124     1.910 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     1.910    btn_debounce/o_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    18.517    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
                         clock pessimism              0.578    19.094    
                         clock uncertainty           -0.084    19.011    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.029    19.040    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                         19.040    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 17.130    

Slack (MET) :             17.477ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.966ns (78.054%)  route 0.553ns (21.946%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -0.879    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.553     0.192    btn_debounce/c_reg[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.849 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.849    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.966 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.317    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.640 r  btn_debounce/c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.640    btn_debounce/c_reg[20]_i_1_n_6
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.509    18.514    btn_debounce/clk_out1
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[21]/C
                         clock pessimism              0.578    19.091    
                         clock uncertainty           -0.084    19.008    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    19.117    btn_debounce/c_reg[21]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                 17.477    

Slack (MET) :             17.485ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.958ns (77.984%)  route 0.553ns (22.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -0.879    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.553     0.192    btn_debounce/c_reg[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.849 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.849    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.966 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.317    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.632 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.632    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.509    18.514    btn_debounce/clk_out1
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism              0.578    19.091    
                         clock uncertainty           -0.084    19.008    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    19.117    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                 17.485    

Slack (MET) :             17.561ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 1.882ns (77.296%)  route 0.553ns (22.704%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -0.879    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.553     0.192    btn_debounce/c_reg[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.849 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.849    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.966 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.317    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.556 r  btn_debounce/c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.556    btn_debounce/c_reg[20]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.509    18.514    btn_debounce/clk_out1
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[22]/C
                         clock pessimism              0.578    19.091    
                         clock uncertainty           -0.084    19.008    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    19.117    btn_debounce/c_reg[22]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 17.561    

Slack (MET) :             17.581ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 1.862ns (77.108%)  route 0.553ns (22.892%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -0.879    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.553     0.192    btn_debounce/c_reg[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.849 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.849    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.966 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.317    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  btn_debounce/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.536    btn_debounce/c_reg[20]_i_1_n_7
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.509    18.514    btn_debounce/clk_out1
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[20]/C
                         clock pessimism              0.578    19.091    
                         clock uncertainty           -0.084    19.008    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    19.117    btn_debounce/c_reg[20]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 17.581    

Slack (MET) :             17.596ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.849ns (76.984%)  route 0.553ns (23.016%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -0.879    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.553     0.192    btn_debounce/c_reg[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.849 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.849    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.966 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.523 r  btn_debounce/c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.523    btn_debounce/c_reg[16]_i_1_n_6
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    18.516    btn_debounce/clk_out1
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[17]/C
                         clock pessimism              0.578    19.093    
                         clock uncertainty           -0.084    19.010    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.109    19.119    btn_debounce/c_reg[17]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                 17.596    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.841ns (76.908%)  route 0.553ns (23.092%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -0.879    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.553     0.192    btn_debounce/c_reg[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.849 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.849    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.966 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.515 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.515    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    18.516    btn_debounce/clk_out1
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism              0.578    19.093    
                         clock uncertainty           -0.084    19.010    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.109    19.119    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.680ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.765ns (76.150%)  route 0.553ns (23.850%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -0.879    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.553     0.192    btn_debounce/c_reg[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.849 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.849    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.966 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.439 r  btn_debounce/c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.439    btn_debounce/c_reg[16]_i_1_n_5
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    18.516    btn_debounce/clk_out1
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[18]/C
                         clock pessimism              0.578    19.093    
                         clock uncertainty           -0.084    19.010    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.109    19.119    btn_debounce/c_reg[18]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                 17.680    

Slack (MET) :             17.700ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.745ns (75.943%)  route 0.553ns (24.057%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -0.879    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.553     0.192    btn_debounce/c_reg[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.849 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.849    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.966 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.419 r  btn_debounce/c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.419    btn_debounce/c_reg[16]_i_1_n_7
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    18.516    btn_debounce/clk_out1
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[16]/C
                         clock pessimism              0.578    19.093    
                         clock uncertainty           -0.084    19.010    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.109    19.119    btn_debounce/c_reg[16]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 17.700    

Slack (MET) :             17.714ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.732ns (75.806%)  route 0.553ns (24.194%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -0.879    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  btn_debounce/c_reg[1]/Q
                         net (fo=2, routed)           0.553     0.192    btn_debounce/c_reg[1]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.849 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.849    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.966 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.083    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.406 r  btn_debounce/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.406    btn_debounce/c_reg[12]_i_1_n_6
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    18.517    btn_debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[13]/C
                         clock pessimism              0.578    19.094    
                         clock uncertainty           -0.084    19.011    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.109    19.120    btn_debounce/c_reg[13]
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                 17.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.590    btn_debounce/clk_out1
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  btn_debounce/c_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.301    btn_debounce/c_reg[6]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.191 r  btn_debounce/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.191    btn_debounce/c_reg[4]_i_1_n_5
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.829    btn_debounce/clk_out1
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[6]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134    -0.456    btn_debounce/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  btn_debounce/c_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.302    btn_debounce/c_reg[14]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.192 r  btn_debounce/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.192    btn_debounce/c_reg[12]_i_1_n_5
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[14]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134    -0.457    btn_debounce/c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.590    btn_debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.300    btn_debounce/c_reg[10]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.190 r  btn_debounce/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_5
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.830    btn_debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[10]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.134    -0.456    btn_debounce/c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.590    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  btn_debounce/c_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.300    btn_debounce/c_reg[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.190 r  btn_debounce/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[0]_i_2_n_5
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.829    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134    -0.456    btn_debounce/c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.590    btn_debounce/clk_out1
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  btn_debounce/c_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.301    btn_debounce/c_reg[6]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.155 r  btn_debounce/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    btn_debounce/c_reg[4]_i_1_n_4
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.829    btn_debounce/clk_out1
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[7]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134    -0.456    btn_debounce/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  btn_debounce/c_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.302    btn_debounce/c_reg[14]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.156 r  btn_debounce/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    btn_debounce/c_reg[12]_i_1_n_4
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[15]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134    -0.457    btn_debounce/c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.590    btn_debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.300    btn_debounce/c_reg[10]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.154 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    btn_debounce/c_reg[8]_i_1_n_4
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.830    btn_debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[11]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.134    -0.456    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.590    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  btn_debounce/c_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.300    btn_debounce/c_reg[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.154 r  btn_debounce/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.154    btn_debounce/c_reg[0]_i_2_n_4
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.829    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134    -0.456    btn_debounce/c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.254ns (60.279%)  route 0.167ns (39.721%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.590    btn_debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  btn_debounce/c_reg[9]/Q
                         net (fo=2, routed)           0.116    -0.310    btn_debounce/c_reg[9]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.045    -0.265 r  btn_debounce/o_i_5/O
                         net (fo=1, routed)           0.051    -0.214    btn_debounce/o_i_5_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.045    -0.169 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000    -0.169    btn_debounce/o_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
                         clock pessimism              0.253    -0.577    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.091    -0.486    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.590    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.426 f  btn_debounce/c_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.251    btn_debounce/c_reg[0]
    SLICE_X2Y13          LUT1 (Prop_lut1_I0_O)        0.045    -0.206 r  btn_debounce/c[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.206    btn_debounce/c[0]_i_3_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.136 r  btn_debounce/c_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.136    btn_debounce/c_reg[0]_i_2_n_7
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.829    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[0]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134    -0.456    btn_debounce/c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y13      btn_debounce/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y15      btn_debounce/c_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y15      btn_debounce/c_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      btn_debounce/c_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      btn_debounce/c_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      btn_debounce/c_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y16      btn_debounce/c_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y17      btn_debounce/c_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y13      btn_debounce/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y13      btn_debounce/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y15      btn_debounce/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y15      btn_debounce/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y15      btn_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y15      btn_debounce/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      btn_debounce/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      btn_debounce/c_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      btn_debounce/c_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      btn_debounce/c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y13      btn_debounce/c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y13      btn_debounce/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y15      btn_debounce/c_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y15      btn_debounce/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y15      btn_debounce/c_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y15      btn_debounce/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      btn_debounce/c_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      btn_debounce/c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      btn_debounce/c_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y16      btn_debounce/c_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.739ns  (required time - arrival time)
  Source:                 IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/sccb_sender/I2C_BIT_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.497ns (24.310%)  route 4.661ns (75.690%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.632    -0.880    IIC/clk_out2
    SLICE_X7Y11          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.424 r  IIC/LUT_INDEX_reg[3]/Q
                         net (fo=60, routed)          1.868     1.445    IIC/OV7670_RGB565_Config/LUT_INDEX_reg[3]
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.124     1.569 r  IIC/OV7670_RGB565_Config/I2C_BIT_i_58/O
                         net (fo=1, routed)           0.873     2.442    IIC/OV7670_RGB565_Config/I2C_BIT_i_58_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I1_O)        0.124     2.566 r  IIC/OV7670_RGB565_Config/I2C_BIT_i_24/O
                         net (fo=2, routed)           0.737     3.303    IIC/sccb_sender/data8
    SLICE_X2Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  IIC/sccb_sender/I2C_BIT_i_32/O
                         net (fo=1, routed)           0.000     3.427    IIC/sccb_sender/I2C_BIT_i_32_n_0
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I1_O)      0.247     3.674 r  IIC/sccb_sender/I2C_BIT_reg_i_14/O
                         net (fo=1, routed)           0.641     4.314    IIC/sccb_sender/I2C_BIT_reg_i_14_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I4_O)        0.298     4.612 r  IIC/sccb_sender/I2C_BIT_i_3/O
                         net (fo=1, routed)           0.542     5.154    IIC/sccb_sender/I2C_BIT_i_3_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     5.278 r  IIC/sccb_sender/I2C_BIT_i_1/O
                         net (fo=1, routed)           0.000     5.278    IIC/sccb_sender/I2C_BIT_i_1_n_0
    SLICE_X3Y13          FDPE                                         r  IIC/sccb_sender/I2C_BIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    38.519    IIC/sccb_sender/clk_out2
    SLICE_X3Y13          FDPE                                         r  IIC/sccb_sender/I2C_BIT_reg/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.095    38.988    
    SLICE_X3Y13          FDPE (Setup_fdpe_C_D)        0.029    39.017    IIC/sccb_sender/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                 33.739    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 1.093ns (18.176%)  route 4.921ns (81.824%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.549    -0.963    <hidden>
    SLICE_X34Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  <hidden>
                         net (fo=30, routed)          3.437     2.992    <hidden>
    SLICE_X9Y25          MUXF7 (Prop_muxf7_S_O)       0.276     3.268 r  <hidden>
                         net (fo=1, routed)           1.484     4.752    <hidden>
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.299     5.051 r  <hidden>
                         net (fo=1, routed)           0.000     5.051    vga_display/doutb[9]
    SLICE_X8Y48          FDRE                                         r  vga_display/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.451    38.456    vga_display/clk_out2
    SLICE_X8Y48          FDRE                                         r  vga_display/vga_red_reg[1]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.095    38.845    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.079    38.924    vga_display/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             33.989ns  (required time - arrival time)
  Source:                 vga_display/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.580ns (10.733%)  route 4.824ns (89.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.548    -0.964    vga_display/clk_out2
    SLICE_X31Y63         FDRE                                         r  vga_display/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  vga_display/address_reg[16]/Q
                         net (fo=29, routed)          3.984     3.476    <hidden>
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.124     3.600 f  <hidden>
                         net (fo=1, routed)           0.840     4.440    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.479    38.483    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.484    38.967    
                         clock uncertainty           -0.095    38.872    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.429    <hidden>
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                 33.989    

Slack (MET) :             34.084ns  (required time - arrival time)
  Source:                 vga_display/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.608ns (11.973%)  route 4.470ns (88.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.548    -0.964    vga_display/clk_out2
    SLICE_X31Y63         FDRE                                         r  vga_display/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  vga_display/address_reg[16]/Q
                         net (fo=29, routed)          3.984     3.476    <hidden>
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.152     3.628 f  <hidden>
                         net (fo=1, routed)           0.486     4.114    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.477    38.481    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.484    38.965    
                         clock uncertainty           -0.095    38.870    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.672    38.198    <hidden>
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 34.084    

Slack (MET) :             34.112ns  (required time - arrival time)
  Source:                 vga_display/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.580ns (10.999%)  route 4.693ns (89.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.548    -0.964    vga_display/clk_out2
    SLICE_X31Y63         FDRE                                         r  vga_display/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  vga_display/address_reg[16]/Q
                         net (fo=29, routed)          4.352     3.844    <hidden>
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.124     3.968 r  <hidden>
                         net (fo=1, routed)           0.341     4.309    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.471    38.475    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.484    38.959    
                         clock uncertainty           -0.095    38.864    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.421    <hidden>
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 34.112    

Slack (MET) :             34.169ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.130ns (19.769%)  route 4.586ns (80.231%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.549    -0.963    <hidden>
    SLICE_X34Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  <hidden>
                         net (fo=30, routed)          3.047     2.602    <hidden>
    SLICE_X8Y25          MUXF7 (Prop_muxf7_S_O)       0.314     2.916 r  <hidden>
                         net (fo=1, routed)           1.539     4.455    <hidden>
    SLICE_X8Y49          LUT5 (Prop_lut5_I4_O)        0.298     4.753 r  <hidden>
                         net (fo=1, routed)           0.000     4.753    vga_display/doutb[7]
    SLICE_X8Y49          FDRE                                         r  vga_display/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.451    38.456    vga_display/clk_out2
    SLICE_X8Y49          FDRE                                         r  vga_display/vga_green_reg[3]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.095    38.845    
    SLICE_X8Y49          FDRE (Setup_fdre_C_D)        0.077    38.922    vga_display/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                 34.169    

Slack (MET) :             34.248ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.107ns (19.640%)  route 4.529ns (80.360%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.549    -0.963    <hidden>
    SLICE_X34Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  <hidden>
                         net (fo=30, routed)          3.188     2.744    <hidden>
    SLICE_X8Y26          MUXF7 (Prop_muxf7_S_O)       0.292     3.036 r  <hidden>
                         net (fo=1, routed)           1.341     4.376    <hidden>
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.297     4.673 r  <hidden>
                         net (fo=1, routed)           0.000     4.673    vga_display/doutb[11]
    SLICE_X8Y47          FDRE                                         r  vga_display/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.451    38.456    vga_display/clk_out2
    SLICE_X8Y47          FDRE                                         r  vga_display/vga_red_reg[3]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.095    38.845    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.077    38.922    vga_display/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                 34.248    

Slack (MET) :             34.280ns  (required time - arrival time)
  Source:                 vga_display/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.456ns (9.133%)  route 4.537ns (90.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.551    -0.961    vga_display/clk_out2
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  vga_display/address_reg[0]/Q
                         net (fo=28, routed)          4.537     4.032    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.485    38.489    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.484    38.973    
                         clock uncertainty           -0.095    38.878    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.312    <hidden>
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                          -4.032    
  -------------------------------------------------------------------
                         slack                                 34.280    

Slack (MET) :             34.287ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.107ns (19.767%)  route 4.493ns (80.233%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.549    -0.963    <hidden>
    SLICE_X34Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  <hidden>
                         net (fo=30, routed)          3.108     2.663    <hidden>
    SLICE_X8Y28          MUXF7 (Prop_muxf7_S_O)       0.292     2.955 r  <hidden>
                         net (fo=1, routed)           1.386     4.340    <hidden>
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.297     4.637 r  <hidden>
                         net (fo=1, routed)           0.000     4.637    vga_display/doutb[6]
    SLICE_X8Y48          FDRE                                         r  vga_display/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.451    38.456    vga_display/clk_out2
    SLICE_X8Y48          FDRE                                         r  vga_display/vga_green_reg[2]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.095    38.845    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.079    38.924    vga_display/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 34.287    

Slack (MET) :             34.383ns  (required time - arrival time)
  Source:                 vga_display/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.456ns (9.325%)  route 4.434ns (90.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.551    -0.961    vga_display/clk_out2
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  vga_display/address_reg[1]/Q
                         net (fo=28, routed)          4.434     3.929    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.485    38.489    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.484    38.973    
                         clock uncertainty           -0.095    38.878    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.312    <hidden>
  -------------------------------------------------------------------
                         required time                         38.312    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                 34.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vga_display/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.522%)  route 0.485ns (77.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.559    -0.622    vga_display/clk_out2
    SLICE_X31Y61         FDRE                                         r  vga_display/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_display/address_reg[11]/Q
                         net (fo=28, routed)          0.485     0.004    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.874    -0.815    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.312    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.129    <hidden>
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 IIC/mI2C_CLK_DIV_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.589    -0.592    IIC/clk_out2
    SLICE_X7Y15          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  IIC/mI2C_CLK_DIV_reg[6]/Q
                         net (fo=6, routed)           0.086    -0.365    IIC/mI2C_CLK_DIV[6]
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  IIC/mI2C_CLK_DIV[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    IIC/mI2C_CLK_DIV[9]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.858    -0.832    IIC/clk_out2
    SLICE_X6Y15          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[9]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.121    -0.458    IIC/mI2C_CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga_display/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.990%)  route 0.500ns (78.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.559    -0.622    vga_display/clk_out2
    SLICE_X31Y61         FDRE                                         r  vga_display/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_display/address_reg[10]/Q
                         net (fo=28, routed)          0.500     0.019    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.874    -0.815    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.312    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.129    <hidden>
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_display/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.855%)  route 0.504ns (78.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.559    -0.622    vga_display/clk_out2
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_display/address_reg[4]/Q
                         net (fo=28, routed)          0.504     0.023    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.874    -0.815    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.312    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.129    <hidden>
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_display/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.559    -0.622    vga_display/clk_out2
    SLICE_X35Y58         FDRE                                         r  vga_display/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_display/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.101    -0.380    vga_display/vCounter[0]
    SLICE_X34Y58         LUT6 (Prop_lut6_I2_O)        0.045    -0.335 r  vga_display/vCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    vga_display/vCounter[5]_i_1_n_0
    SLICE_X34Y58         FDRE                                         r  vga_display/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.827    -0.862    vga_display/clk_out2
    SLICE_X34Y58         FDRE                                         r  vga_display/vCounter_reg[5]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.120    -0.489    vga_display/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_display/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.745%)  route 0.507ns (78.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.560    -0.621    vga_display/clk_out2
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_display/address_reg[2]/Q
                         net (fo=28, routed)          0.507     0.027    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.874    -0.815    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.312    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.129    <hidden>
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_display/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.855%)  route 0.535ns (79.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.559    -0.622    vga_display/clk_out2
    SLICE_X31Y61         FDRE                                         r  vga_display/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_display/address_reg[9]/Q
                         net (fo=28, routed)          0.535     0.054    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.874    -0.815    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.312    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.129    <hidden>
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_display/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.855%)  route 0.535ns (79.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.560    -0.621    vga_display/clk_out2
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_display/address_reg[1]/Q
                         net (fo=28, routed)          0.535     0.055    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.874    -0.815    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.312    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.129    <hidden>
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_display/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/hCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.768%)  route 0.110ns (37.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.561    -0.620    vga_display/clk_out2
    SLICE_X32Y55         FDRE                                         r  vga_display/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_display/hCounter_reg[5]/Q
                         net (fo=7, routed)           0.110    -0.369    vga_display/hCounter[5]
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  vga_display/hCounter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.324    vga_display/p_1_in[9]
    SLICE_X33Y55         FDRE                                         r  vga_display/hCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.829    -0.860    vga_display/clk_out2
    SLICE_X33Y55         FDRE                                         r  vga_display/hCounter_reg[9]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.092    -0.515    vga_display/hCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_display/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.510%)  route 0.546ns (79.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.559    -0.622    vga_display/clk_out2
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_display/address_reg[6]/Q
                         net (fo=28, routed)          0.546     0.065    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.874    -0.815    <hidden>
    RAMB36_X1Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.503    -0.312    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.129    <hidden>
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y11      IIC/Config_Done_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y11      IIC/Config_Done_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      IIC/FSM_onehot_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      IIC/FSM_onehot_mSetup_ST_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y12      IIC/FSM_onehot_mSetup_ST_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y12      IIC/FSM_onehot_mSetup_ST_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      IIC/FSM_onehot_mSetup_ST_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      IIC/FSM_onehot_mSetup_ST_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y11      IIC/Config_Done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y11      IIC/Config_Done_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      IIC/FSM_onehot_mSetup_ST_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      IIC/FSM_onehot_mSetup_ST_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y12      IIC/FSM_onehot_mSetup_ST_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y12      IIC/FSM_onehot_mSetup_ST_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      IIC/FSM_onehot_mSetup_ST_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y12      IIC/FSM_onehot_mSetup_ST_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      IIC/LUT_INDEX_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.735ns  (logic 0.456ns (16.672%)  route 2.279ns (83.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.279    21.854    IIC/o
    SLICE_X7Y11          FDCE                                         f  IIC/LUT_INDEX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    38.519    IIC/clk_out2
    SLICE_X7Y11          FDCE                                         r  IIC/LUT_INDEX_reg[0]/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.405    38.298    IIC/LUT_INDEX_reg[0]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.854    
  -------------------------------------------------------------------
                         slack                                 16.444    

Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.735ns  (logic 0.456ns (16.672%)  route 2.279ns (83.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.279    21.854    IIC/o
    SLICE_X7Y11          FDCE                                         f  IIC/LUT_INDEX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    38.519    IIC/clk_out2
    SLICE_X7Y11          FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.405    38.298    IIC/LUT_INDEX_reg[3]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.854    
  -------------------------------------------------------------------
                         slack                                 16.444    

Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.735ns  (logic 0.456ns (16.672%)  route 2.279ns (83.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.279    21.854    IIC/o
    SLICE_X7Y11          FDCE                                         f  IIC/LUT_INDEX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    38.519    IIC/clk_out2
    SLICE_X7Y11          FDCE                                         r  IIC/LUT_INDEX_reg[4]/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.405    38.298    IIC/LUT_INDEX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.854    
  -------------------------------------------------------------------
                         slack                                 16.444    

Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.735ns  (logic 0.456ns (16.672%)  route 2.279ns (83.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.279    21.854    IIC/o
    SLICE_X7Y11          FDCE                                         f  IIC/LUT_INDEX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    38.519    IIC/clk_out2
    SLICE_X7Y11          FDCE                                         r  IIC/LUT_INDEX_reg[5]/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X7Y11          FDCE (Recov_fdce_C_CLR)     -0.405    38.298    IIC/LUT_INDEX_reg[5]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.854    
  -------------------------------------------------------------------
                         slack                                 16.444    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.624ns  (logic 0.456ns (17.378%)  route 2.168ns (82.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.168    21.742    IIC/o
    SLICE_X4Y11          FDCE                                         f  IIC/LUT_INDEX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    38.519    IIC/clk_out2
    SLICE_X4Y11          FDCE                                         r  IIC/LUT_INDEX_reg[1]/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X4Y11          FDCE (Recov_fdce_C_CLR)     -0.405    38.298    IIC/LUT_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.742    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.555ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.624ns  (logic 0.456ns (17.378%)  route 2.168ns (82.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.168    21.742    IIC/o
    SLICE_X4Y11          FDCE                                         f  IIC/LUT_INDEX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    38.519    IIC/clk_out2
    SLICE_X4Y11          FDCE                                         r  IIC/LUT_INDEX_reg[2]/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X4Y11          FDCE (Recov_fdce_C_CLR)     -0.405    38.298    IIC/LUT_INDEX_reg[2]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.742    
  -------------------------------------------------------------------
                         slack                                 16.555    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.620ns  (logic 0.456ns (17.407%)  route 2.164ns (82.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.164    21.738    IIC/o
    SLICE_X5Y11          FDCE                                         f  IIC/LUT_INDEX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    38.519    IIC/clk_out2
    SLICE_X5Y11          FDCE                                         r  IIC/LUT_INDEX_reg[6]/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    38.298    IIC/LUT_INDEX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.738    
  -------------------------------------------------------------------
                         slack                                 16.560    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.620ns  (logic 0.456ns (17.407%)  route 2.164ns (82.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.164    21.738    IIC/o
    SLICE_X5Y11          FDCE                                         f  IIC/LUT_INDEX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    38.519    IIC/clk_out2
    SLICE_X5Y11          FDCE                                         r  IIC/LUT_INDEX_reg[7]/C
                         clock pessimism              0.398    38.917    
                         clock uncertainty           -0.215    38.703    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    38.298    IIC/LUT_INDEX_reg[7]
  -------------------------------------------------------------------
                         required time                         38.298    
                         arrival time                         -21.738    
  -------------------------------------------------------------------
                         slack                                 16.560    

Slack (MET) :             16.712ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SD_COUNTER_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.466ns  (logic 0.456ns (18.493%)  route 2.010ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.010    21.584    IIC/sccb_sender/o
    SLICE_X4Y12          FDCE                                         f  IIC/sccb_sender/SD_COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.513    38.518    IIC/sccb_sender/clk_out2
    SLICE_X4Y12          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[0]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.215    38.702    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.405    38.297    IIC/sccb_sender/SD_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                         -21.584    
  -------------------------------------------------------------------
                         slack                                 16.712    

Slack (MET) :             16.712ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SD_COUNTER_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.466ns  (logic 0.456ns (18.493%)  route 2.010ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.488 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    19.118    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    19.574 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          2.010    21.584    IIC/sccb_sender/o
    SLICE_X4Y12          FDCE                                         f  IIC/sccb_sender/SD_COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.513    38.518    IIC/sccb_sender/clk_out2
    SLICE_X4Y12          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[1]/C
                         clock pessimism              0.398    38.916    
                         clock uncertainty           -0.215    38.702    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.405    38.297    IIC/sccb_sender/SD_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                         -21.584    
  -------------------------------------------------------------------
                         slack                                 16.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKW1_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.088%)  route 0.639ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.639     0.188    IIC/sccb_sender/o
    SLICE_X3Y15          FDPE                                         f  IIC/sccb_sender/ACKW1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.860    -0.830    IIC/sccb_sender/clk_out2
    SLICE_X3Y15          FDPE                                         r  IIC/sccb_sender/ACKW1_reg/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X3Y15          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.155    IIC/sccb_sender/ACKW1_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKW2_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.088%)  route 0.639ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.639     0.188    IIC/sccb_sender/o
    SLICE_X3Y15          FDPE                                         f  IIC/sccb_sender/ACKW2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.860    -0.830    IIC/sccb_sender/clk_out2
    SLICE_X3Y15          FDPE                                         r  IIC/sccb_sender/ACKW2_reg/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X3Y15          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.155    IIC/sccb_sender/ACKW2_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKW3_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.088%)  route 0.639ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.639     0.188    IIC/sccb_sender/o
    SLICE_X3Y15          FDPE                                         f  IIC/sccb_sender/ACKW3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.860    -0.830    IIC/sccb_sender/clk_out2
    SLICE_X3Y15          FDPE                                         r  IIC/sccb_sender/ACKW3_reg/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X3Y15          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.155    IIC/sccb_sender/ACKW3_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKR2_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.062%)  route 0.640ns (81.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.640     0.189    IIC/sccb_sender/o
    SLICE_X1Y14          FDPE                                         f  IIC/sccb_sender/ACKR2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.861    -0.829    IIC/sccb_sender/clk_out2
    SLICE_X1Y14          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X1Y14          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.154    IIC/sccb_sender/ACKR2_reg
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKR1_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.954%)  route 0.691ns (83.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.691     0.240    IIC/sccb_sender/o
    SLICE_X4Y14          FDPE                                         f  IIC/sccb_sender/ACKR1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.859    -0.831    IIC/sccb_sender/clk_out2
    SLICE_X4Y14          FDPE                                         r  IIC/sccb_sender/ACKR1_reg/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X4Y14          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.156    IIC/sccb_sender/ACKR1_reg
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/ACKR3_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.141ns (16.721%)  route 0.702ns (83.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.702     0.252    IIC/sccb_sender/o
    SLICE_X3Y14          FDPE                                         f  IIC/sccb_sender/ACKR3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.861    -0.829    IIC/sccb_sender/clk_out2
    SLICE_X3Y14          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X3Y14          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.154    IIC/sccb_sender/ACKR3_reg
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/sccb_sender/SCLK_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.506%)  route 0.713ns (83.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.713     0.263    IIC/sccb_sender/o
    SLICE_X1Y13          FDPE                                         f  IIC/sccb_sender/SCLK_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.861    -0.829    IIC/sccb_sender/clk_out2
    SLICE_X1Y13          FDPE                                         r  IIC/sccb_sender/SCLK_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.215    -0.059    
    SLICE_X1Y13          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.154    IIC/sccb_sender/SCLK_reg
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.708%)  route 0.757ns (84.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.757     0.306    IIC/o
    SLICE_X6Y15          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.858    -0.832    IIC/clk_out2
    SLICE_X6Y15          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.129    IIC/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.708%)  route 0.757ns (84.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.757     0.306    IIC/o
    SLICE_X6Y15          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.858    -0.832    IIC/clk_out2
    SLICE_X6Y15          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[7]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.129    IIC/mI2C_CLK_DIV_reg[7]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.708%)  route 0.757ns (84.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  btn_debounce/o_reg/Q
                         net (fo=43, routed)          0.757     0.306    IIC/o
    SLICE_X6Y15          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.858    -0.832    IIC/clk_out2
    SLICE_X6Y15          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[8]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.129    IIC/mI2C_CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.435    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           722 Endpoints
Min Delay           722 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/dout1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 1.566ns (24.282%)  route 4.883ns (75.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.427     4.869    capture/OV7670_VSYNC_IBUF
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.993 r  capture/dout1[11]_i_1/O
                         net (fo=12, routed)          1.456     6.449    capture/dout1[11]_i_1_n_0
    SLICE_X39Y56         FDRE                                         r  capture/dout1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/dout1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 1.566ns (24.282%)  route 4.883ns (75.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.427     4.869    capture/OV7670_VSYNC_IBUF
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.993 r  capture/dout1[11]_i_1/O
                         net (fo=12, routed)          1.456     6.449    capture/dout1[11]_i_1_n_0
    SLICE_X39Y56         FDRE                                         r  capture/dout1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/dout1_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 1.566ns (24.282%)  route 4.883ns (75.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.427     4.869    capture/OV7670_VSYNC_IBUF
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.993 r  capture/dout1[11]_i_1/O
                         net (fo=12, routed)          1.456     6.449    capture/dout1[11]_i_1_n_0
    SLICE_X39Y56         FDRE                                         r  capture/dout1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/dout1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.168ns  (logic 1.566ns (25.387%)  route 4.602ns (74.613%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.427     4.869    capture/OV7670_VSYNC_IBUF
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.993 r  capture/dout1[11]_i_1/O
                         net (fo=12, routed)          1.175     6.168    capture/dout1[11]_i_1_n_0
    SLICE_X39Y58         FDRE                                         r  capture/dout1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/d_latch_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.065ns  (logic 1.566ns (25.820%)  route 4.499ns (74.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.510     4.952    capture/OV7670_VSYNC_IBUF
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.076 r  capture/d_latch[15]_i_1/O
                         net (fo=15, routed)          0.988     6.065    capture/d_latch[15]_i_1_n_0
    SLICE_X33Y60         FDRE                                         r  capture/d_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/d_latch_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.065ns  (logic 1.566ns (25.820%)  route 4.499ns (74.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.510     4.952    capture/OV7670_VSYNC_IBUF
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.076 r  capture/d_latch[15]_i_1/O
                         net (fo=15, routed)          0.988     6.065    capture/d_latch[15]_i_1_n_0
    SLICE_X33Y60         FDRE                                         r  capture/d_latch_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/d_latch_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.065ns  (logic 1.566ns (25.820%)  route 4.499ns (74.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.510     4.952    capture/OV7670_VSYNC_IBUF
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.076 r  capture/d_latch[15]_i_1/O
                         net (fo=15, routed)          0.988     6.065    capture/d_latch[15]_i_1_n_0
    SLICE_X33Y60         FDRE                                         r  capture/d_latch_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/d_latch_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.065ns  (logic 1.566ns (25.820%)  route 4.499ns (74.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.510     4.952    capture/OV7670_VSYNC_IBUF
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.076 r  capture/d_latch[15]_i_1/O
                         net (fo=15, routed)          0.988     6.065    capture/d_latch[15]_i_1_n_0
    SLICE_X33Y60         FDRE                                         r  capture/d_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/address_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 1.592ns (26.311%)  route 4.458ns (73.689%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.510     4.952    capture/OV7670_VSYNC_IBUF
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.150     5.102 r  capture/address[15]_i_1/O
                         net (fo=13, routed)          0.948     6.050    capture/address[15]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  capture/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_VSYNC
                            (input port)
  Destination:            capture/address_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 1.592ns (26.311%)  route 4.458ns (73.689%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    OV7670_VSYNC
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  OV7670_VSYNC_IBUF_inst/O
                         net (fo=26, routed)          3.510     4.952    capture/OV7670_VSYNC_IBUF
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.150     5.102 r  capture/address[15]_i_1/O
                         net (fo=13, routed)          0.948     6.050    capture/address[15]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  capture/address_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 capture/wr_hold_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/wr_hold_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE                         0.000     0.000 r  capture/wr_hold_reg[0]/C
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/wr_hold_reg[0]/Q
                         net (fo=2, routed)           0.076     0.217    capture/wr_hold_reg_n_0_[0]
    SLICE_X32Y53         FDRE                                         r  capture/wr_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/d_latch_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE                         0.000     0.000 r  capture/d_latch_reg[0]/C
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/d_latch_reg[0]/Q
                         net (fo=1, routed)           0.113     0.254    capture/d_latch[0]
    SLICE_X32Y60         FDRE                                         r  capture/d_latch_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dout1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE                         0.000     0.000 r  capture/d_latch_reg[15]/C
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/d_latch_reg[15]/Q
                         net (fo=1, routed)           0.114     0.255    capture/d_latch[15]
    SLICE_X33Y59         FDRE                                         r  capture/dout1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dout1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE                         0.000     0.000 r  capture/d_latch_reg[13]/C
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/d_latch_reg[13]/Q
                         net (fo=1, routed)           0.116     0.257    capture/d_latch[13]
    SLICE_X32Y59         FDRE                                         r  capture/dout1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_next_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/address_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.457%)  route 0.118ns (45.543%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  capture/address_next_reg[14]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/address_next_reg[14]/Q
                         net (fo=2, routed)           0.118     0.259    capture/address_next_reg[14]
    SLICE_X37Y56         FDRE                                         r  capture/address_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/address_next_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/address_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  capture/address_next_reg[12]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  capture/address_next_reg[12]/Q
                         net (fo=2, routed)           0.126     0.267    capture/address_next_reg[12]
    SLICE_X37Y56         FDRE                                         r  capture/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dout1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  capture/d_latch_reg[3]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/d_latch_reg[3]/Q
                         net (fo=1, routed)           0.113     0.277    capture/d_latch[3]
    SLICE_X39Y58         FDRE                                         r  capture/dout1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dout1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  capture/d_latch_reg[2]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/d_latch_reg[2]/Q
                         net (fo=2, routed)           0.116     0.280    capture/d_latch[2]
    SLICE_X39Y56         FDRE                                         r  capture/dout1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/d_latch_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  capture/d_latch_reg[1]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/d_latch_reg[1]/Q
                         net (fo=2, routed)           0.122     0.286    capture/d_latch[1]
    SLICE_X38Y58         FDRE                                         r  capture/d_latch_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture/d_latch_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture/dout1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  capture/d_latch_reg[1]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  capture/d_latch_reg[1]/Q
                         net (fo=2, routed)           0.128     0.292    capture/d_latch[1]
    SLICE_X39Y56         FDRE                                         r  capture/dout1_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_XCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 3.633ns (44.220%)  route 4.583ns (55.780%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.731 f  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.392    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         2.921    20.409    OV7670_XCLK_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    23.946 f  OV7670_XCLK_OBUF_inst/O
                         net (fo=0)                   0.000    23.946    OV7670_XCLK
    K17                                                               f  OV7670_XCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/SD_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_SIOD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.644ns  (logic 4.739ns (54.823%)  route 3.905ns (45.177%))
  Logic Levels:           4  (LUT1=1 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.631    -0.881    IIC/sccb_sender/clk_out2
    SLICE_X4Y12          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.419    -0.462 r  IIC/sccb_sender/SD_COUNTER_reg[2]/Q
                         net (fo=36, routed)          1.108     0.647    IIC/sccb_sender/SD_COUNTER_reg[2]
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.296     0.943 r  IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     0.943    IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_4_n_0
    SLICE_X4Y14          MUXF7 (Prop_muxf7_I1_O)      0.217     1.160 r  IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.987     2.147    IIC/sccb_sender/SDO
    SLICE_X3Y18          LUT1 (Prop_lut1_I0_O)        0.299     2.446 f  IIC/sccb_sender/OV7670_SIOD_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.810     4.255    OV7670_SIOD_IOBUF_inst/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.508     7.763 r  OV7670_SIOD_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.763    OV7670_SIOD
    N17                                                               r  OV7670_SIOD (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/SD_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_SIOC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.635ns  (logic 4.212ns (48.775%)  route 4.423ns (51.225%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.631    -0.881    IIC/sccb_sender/clk_out2
    SLICE_X4Y12          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  IIC/sccb_sender/SD_COUNTER_reg[0]/Q
                         net (fo=34, routed)          1.665     1.241    IIC/sccb_sender/SD_COUNTER_reg[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     1.365 r  IIC/sccb_sender/OV7670_SIOC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.667     2.032    IIC/sccb_sender/I2C_SCLK22
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.124     2.156 r  IIC/sccb_sender/OV7670_SIOC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.091     4.247    OV7670_SIOC_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508     7.755 r  OV7670_SIOC_OBUF_inst/O
                         net (fo=0)                   0.000     7.755    OV7670_SIOC
    M18                                                               r  OV7670_SIOC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 3.975ns (54.803%)  route 3.278ns (45.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.570    -0.942    vga_display/clk_out2
    SLICE_X48Y44         FDRE                                         r  vga_display/vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  vga_display/vga_blue_reg[2]/Q
                         net (fo=1, routed)           3.278     2.793    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     6.311 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.311    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 3.959ns (54.706%)  route 3.278ns (45.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.570    -0.942    vga_display/clk_out2
    SLICE_X48Y45         FDRE                                         r  vga_display/vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  vga_display/vga_blue_reg[1]/Q
                         net (fo=1, routed)           3.278     2.793    vga_blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     6.296 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.296    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 3.951ns (54.792%)  route 3.260ns (45.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.570    -0.942    vga_display/clk_out2
    SLICE_X48Y44         FDRE                                         r  vga_display/vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  vga_display/vga_blue_reg[0]/Q
                         net (fo=1, routed)           3.260     2.775    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     6.270 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.270    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_hsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.030ns  (logic 3.953ns (56.227%)  route 3.077ns (43.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.555    -0.957    vga_display/clk_out2
    SLICE_X28Y52         FDRE                                         r  vga_display/vga_hsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  vga_display/vga_hsync_reg_lopt_replica/Q
                         net (fo=1, routed)           3.077     2.576    lopt
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.073 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.073    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.886ns  (logic 3.959ns (57.496%)  route 2.927ns (42.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.555    -0.957    vga_display/clk_out2
    SLICE_X28Y52         FDRE                                         r  vga_display/vga_vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  vga_display/vga_vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           2.927     2.426    lopt_1
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.929 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.929    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 4.020ns (62.716%)  route 2.390ns (37.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.570    -0.942    vga_display/clk_out2
    SLICE_X8Y47          FDRE                                         r  vga_display/vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga_display/vga_red_reg[3]/Q
                         net (fo=1, routed)           2.390     1.967    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.469 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.469    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.352ns  (logic 4.047ns (63.710%)  route 2.305ns (36.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.570    -0.942    vga_display/clk_out2
    SLICE_X8Y48          FDRE                                         r  vga_display/vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga_display/vga_green_reg[2]/Q
                         net (fo=1, routed)           2.305     1.882    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.411 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.411    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.467ns (47.043%)  route 0.526ns (52.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.526    -0.667    vga_display/vga_vsync_OBUF
    SLICE_X30Y58         LUT3 (Prop_lut3_I2_O)        0.100    -0.567 r  vga_display/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.567    vga_display/VCNT[5]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  vga_display/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.995ns  (logic 0.467ns (46.949%)  route 0.528ns (53.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.528    -0.665    vga_display/vga_vsync_OBUF
    SLICE_X30Y58         LUT4 (Prop_lut4_I3_O)        0.100    -0.565 r  vga_display/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.565    vga_display/VCNT[2]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  vga_display/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.014ns  (logic 0.488ns (48.140%)  route 0.526ns (51.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.526    -0.667    vga_display/vga_vsync_OBUF
    SLICE_X30Y58         LUT3 (Prop_lut3_I2_O)        0.121    -0.546 r  vga_display/VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.546    vga_display/VCNT[6]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  vga_display/VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.016ns  (logic 0.488ns (48.046%)  route 0.528ns (51.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.528    -0.665    vga_display/vga_vsync_OBUF
    SLICE_X30Y58         LUT5 (Prop_lut5_I4_O)        0.121    -0.544 r  vga_display/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.544    vga_display/VCNT[3]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  vga_display/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.206ns  (logic 0.467ns (38.717%)  route 0.739ns (61.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.739    -0.454    vga_display/vga_vsync_OBUF
    SLICE_X30Y58         LUT4 (Prop_lut4_I3_O)        0.100    -0.354 r  vga_display/VCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    vga_display/VCNT[7]_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  vga_display/VCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.229ns  (logic 0.490ns (39.864%)  route 0.739ns (60.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.739    -0.454    vga_display/vga_vsync_OBUF
    SLICE_X30Y58         LUT5 (Prop_lut5_I4_O)        0.123    -0.331 r  vga_display/VCNT[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.331    vga_display/VCNT[8]_i_2_n_0
    SLICE_X30Y58         FDRE                                         r  vga_display/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.328ns  (logic 0.488ns (36.737%)  route 0.840ns (63.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.415    -0.778    vga_display/vga_vsync_OBUF
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.121    -0.657 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.425    -0.231    vga_display/VCNT[9]_i_1_n_0
    SLICE_X31Y58         FDRE                                         r  vga_display/VCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.328ns  (logic 0.488ns (36.737%)  route 0.840ns (63.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.415    -0.778    vga_display/vga_vsync_OBUF
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.121    -0.657 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.425    -0.231    vga_display/VCNT[9]_i_1_n_0
    SLICE_X31Y58         FDRE                                         r  vga_display/VCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.328ns  (logic 0.488ns (36.737%)  route 0.840ns (63.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.415    -0.778    vga_display/vga_vsync_OBUF
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.121    -0.657 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.425    -0.231    vga_display/VCNT[9]_i_1_n_0
    SLICE_X31Y58         FDRE                                         r  vga_display/VCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/VCNT_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.328ns  (logic 0.488ns (36.737%)  route 0.840ns (63.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.436    -1.560    vga_display/clk_out2
    SLICE_X29Y58         FDRE                                         r  vga_display/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  vga_display/vga_vsync_reg/Q
                         net (fo=8, routed)           0.415    -0.778    vga_display/vga_vsync_OBUF
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.121    -0.657 r  vga_display/VCNT[9]_i_1/O
                         net (fo=4, routed)           0.425    -0.231    vga_display/VCNT[9]_i_1_n_0
    SLICE_X31Y58         FDRE                                         r  vga_display/VCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_div/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_div/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 1.689ns (43.405%)  route 2.203ns (56.595%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.264     2.706    btn_debounce/btn_IBUF
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.830 r  btn_debounce/o_i_3/O
                         net (fo=1, routed)           0.938     3.768    btn_debounce/o_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I1_O)        0.124     3.892 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     3.892    btn_debounce/o_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -1.483    btn_debounce/clk_out1
    SLICE_X3Y16          FDRE                                         r  btn_debounce/o_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 1.565ns (42.222%)  route 2.142ns (57.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.193     2.635    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.124     2.759 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.949     3.707    btn_debounce/clear
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514    -1.481    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 1.565ns (42.222%)  route 2.142ns (57.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.193     2.635    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.124     2.759 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.949     3.707    btn_debounce/clear
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514    -1.481    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 1.565ns (42.222%)  route 2.142ns (57.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.193     2.635    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.124     2.759 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.949     3.707    btn_debounce/clear
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514    -1.481    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 1.565ns (42.222%)  route 2.142ns (57.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.193     2.635    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.124     2.759 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.949     3.707    btn_debounce/clear
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514    -1.481    btn_debounce/clk_out1
    SLICE_X2Y13          FDRE                                         r  btn_debounce/c_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.565ns (42.788%)  route 2.093ns (57.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.193     2.635    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.124     2.759 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.900     3.658    btn_debounce/clear
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514    -1.481    btn_debounce/clk_out1
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.565ns (42.788%)  route 2.093ns (57.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.193     2.635    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.124     2.759 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.900     3.658    btn_debounce/clear
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514    -1.481    btn_debounce/clk_out1
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[5]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.565ns (42.788%)  route 2.093ns (57.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.193     2.635    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.124     2.759 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.900     3.658    btn_debounce/clear
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514    -1.481    btn_debounce/clk_out1
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[6]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.565ns (42.788%)  route 2.093ns (57.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.193     2.635    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.124     2.759 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.900     3.658    btn_debounce/clear
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514    -1.481    btn_debounce/clk_out1
    SLICE_X2Y14          FDRE                                         r  btn_debounce/c_reg[7]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.517ns  (logic 1.565ns (44.505%)  route 1.952ns (55.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btn_IBUF_inst/O
                         net (fo=2, routed)           1.193     2.635    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.124     2.759 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.759     3.517    btn_debounce/clear
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -1.484    btn_debounce/clk_out1
    SLICE_X2Y17          FDRE                                         r  btn_debounce/c_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.255ns (30.160%)  route 0.589ns (69.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.131     0.844    btn_debounce/clear
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[12]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.255ns (30.160%)  route 0.589ns (69.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.131     0.844    btn_debounce/clear
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[13]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.255ns (30.160%)  route 0.589ns (69.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.131     0.844    btn_debounce/clear
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[14]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.255ns (30.160%)  route 0.589ns (69.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.131     0.844    btn_debounce/clear
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    btn_debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  btn_debounce/c_reg[15]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.255ns (28.509%)  route 0.638ns (71.491%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.180     0.893    btn_debounce/clear
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[20]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.255ns (28.509%)  route 0.638ns (71.491%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.180     0.893    btn_debounce/clear
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[21]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.255ns (28.509%)  route 0.638ns (71.491%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.180     0.893    btn_debounce/clear
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[22]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.255ns (28.509%)  route 0.638ns (71.491%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.180     0.893    btn_debounce/clear
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    btn_debounce/clk_out1
    SLICE_X2Y18          FDRE                                         r  btn_debounce/c_reg[23]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.255ns (26.625%)  route 0.701ns (73.375%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.243     0.956    btn_debounce/clear
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.830    btn_debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[10]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounce/c_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.255ns (26.625%)  route 0.701ns (73.375%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btn_IBUF_inst/O
                         net (fo=2, routed)           0.458     0.668    btn_debounce/btn_IBUF
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.713 r  btn_debounce/c[0]_i_1/O
                         net (fo=24, routed)          0.243     0.956    btn_debounce/clear
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.860    -0.830    btn_debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  btn_debounce/c_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.833ns  (logic 1.562ns (40.743%)  route 2.271ns (59.257%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.271     3.709    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     3.833 r  IIC/sccb_sender/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     3.833    IIC/sccb_sender/ACKW2_i_1_n_0
    SLICE_X3Y15          FDPE                                         r  IIC/sccb_sender/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.513    -1.482    IIC/sccb_sender/clk_out2
    SLICE_X3Y15          FDPE                                         r  IIC/sccb_sender/ACKW2_reg/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.653ns  (logic 1.562ns (42.744%)  route 2.092ns (57.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           2.092     3.529    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     3.653 r  IIC/sccb_sender/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     3.653    IIC/sccb_sender/ACKW1_i_1_n_0
    SLICE_X3Y15          FDPE                                         r  IIC/sccb_sender/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.513    -1.482    IIC/sccb_sender/clk_out2
    SLICE_X3Y15          FDPE                                         r  IIC/sccb_sender/ACKW1_reg/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 1.562ns (44.766%)  route 1.927ns (55.234%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.927     3.364    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  IIC/sccb_sender/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     3.488    IIC/sccb_sender/ACKW3_i_1_n_0
    SLICE_X3Y15          FDPE                                         r  IIC/sccb_sender/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.513    -1.482    IIC/sccb_sender/clk_out2
    SLICE_X3Y15          FDPE                                         r  IIC/sccb_sender/ACKW3_reg/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.463ns  (logic 1.562ns (45.096%)  route 1.901ns (54.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.901     3.339    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     3.463 r  IIC/sccb_sender/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     3.463    IIC/sccb_sender/ACKR3_i_1_n_0
    SLICE_X3Y14          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    -1.481    IIC/sccb_sender/clk_out2
    SLICE_X3Y14          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 1.562ns (45.396%)  route 1.878ns (54.604%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.878     3.316    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     3.440 r  IIC/sccb_sender/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     3.440    IIC/sccb_sender/ACKR1_i_1_n_0
    SLICE_X4Y14          FDPE                                         r  IIC/sccb_sender/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.512    -1.483    IIC/sccb_sender/clk_out2
    SLICE_X4Y14          FDPE                                         r  IIC/sccb_sender/ACKR1_reg/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.217ns  (logic 0.766ns (23.811%)  route 2.451ns (76.189%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[7]/C
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/VCNT_reg[7]/Q
                         net (fo=6, routed)           1.196     1.714    vga_display/VCNT_reg_n_0_[7]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.838 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.158     1.996    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.124     2.120 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          1.097     3.217    vga_display/address[0]_i_1_n_0
    SLICE_X31Y63         FDRE                                         r  vga_display/address_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.430    -1.566    vga_display/clk_out2
    SLICE_X31Y63         FDRE                                         r  vga_display/address_reg[16]/C

Slack:                    inf
  Source:                 OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.203ns  (logic 1.562ns (48.759%)  route 1.641ns (51.241%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    OV7670_SIOD_IOBUF_inst/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.641     3.079    IIC/sccb_sender/OV7670_SIOD_IBUF
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     3.203 r  IIC/sccb_sender/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     3.203    IIC/sccb_sender/ACKR2_i_1_n_0
    SLICE_X1Y14          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.514    -1.481    IIC/sccb_sender/clk_out2
    SLICE_X1Y14          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 0.766ns (24.882%)  route 2.313ns (75.118%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[7]/C
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/VCNT_reg[7]/Q
                         net (fo=6, routed)           1.196     1.714    vga_display/VCNT_reg_n_0_[7]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.838 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.158     1.996    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.124     2.120 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.959     3.079    vga_display/address[0]_i_1_n_0
    SLICE_X31Y62         FDRE                                         r  vga_display/address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.431    -1.565    vga_display/clk_out2
    SLICE_X31Y62         FDRE                                         r  vga_display/address_reg[12]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 0.766ns (24.882%)  route 2.313ns (75.118%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[7]/C
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/VCNT_reg[7]/Q
                         net (fo=6, routed)           1.196     1.714    vga_display/VCNT_reg_n_0_[7]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.838 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.158     1.996    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.124     2.120 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.959     3.079    vga_display/address[0]_i_1_n_0
    SLICE_X31Y62         FDRE                                         r  vga_display/address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.431    -1.565    vga_display/clk_out2
    SLICE_X31Y62         FDRE                                         r  vga_display/address_reg[13]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 0.766ns (24.882%)  route 2.313ns (75.118%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[7]/C
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_display/VCNT_reg[7]/Q
                         net (fo=6, routed)           1.196     1.714    vga_display/VCNT_reg_n_0_[7]
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.838 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.158     1.996    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.124     2.120 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.959     3.079    vga_display/address[0]_i_1_n_0
    SLICE_X31Y62         FDRE                                         r  vga_display/address_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         1.431    -1.565    vga_display/clk_out2
    SLICE_X31Y62         FDRE                                         r  vga_display/address_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.231ns (36.376%)  route 0.404ns (63.624%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.185     0.635    vga_display/address[0]_i_1_n_0
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.828    -0.861    vga_display/clk_out2
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[0]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.231ns (36.376%)  route 0.404ns (63.624%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.185     0.635    vga_display/address[0]_i_1_n_0
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.828    -0.861    vga_display/clk_out2
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[1]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.231ns (36.376%)  route 0.404ns (63.624%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.185     0.635    vga_display/address[0]_i_1_n_0
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.828    -0.861    vga_display/clk_out2
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[2]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.231ns (36.376%)  route 0.404ns (63.624%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.185     0.635    vga_display/address[0]_i_1_n_0
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.828    -0.861    vga_display/clk_out2
    SLICE_X31Y59         FDRE                                         r  vga_display/address_reg[3]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.231ns (33.079%)  route 0.467ns (66.921%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.248     0.698    vga_display/address[0]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.827    -0.862    vga_display/clk_out2
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[4]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.231ns (33.079%)  route 0.467ns (66.921%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.248     0.698    vga_display/address[0]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.827    -0.862    vga_display/clk_out2
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[5]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.231ns (33.079%)  route 0.467ns (66.921%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.248     0.698    vga_display/address[0]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.827    -0.862    vga_display/clk_out2
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[6]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.231ns (33.079%)  route 0.467ns (66.921%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.248     0.698    vga_display/address[0]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.827    -0.862    vga_display/clk_out2
    SLICE_X31Y60         FDRE                                         r  vga_display/address_reg[7]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.330%)  route 0.531ns (69.670%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.311     0.762    vga_display/address[0]_i_1_n_0
    SLICE_X31Y61         FDRE                                         r  vga_display/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.827    -0.862    vga_display/clk_out2
    SLICE_X31Y61         FDRE                                         r  vga_display/address_reg[10]/C

Slack:                    inf
  Source:                 vga_display/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.330%)  route 0.531ns (69.670%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE                         0.000     0.000 r  vga_display/VCNT_reg[4]/C
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/VCNT_reg[4]/Q
                         net (fo=6, routed)           0.161     0.302    vga_display/VCNT_reg_n_0_[4]
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  vga_display/address[0]_i_4/O
                         net (fo=1, routed)           0.058     0.405    vga_display/address[0]_i_4_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.450 r  vga_display/address[0]_i_1/O
                         net (fo=17, routed)          0.311     0.762    vga_display/address[0]_i_1_n_0
    SLICE_X31Y61         FDRE                                         r  vga_display/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout2_buf/O
                         net (fo=146, routed)         0.827    -0.862    vga_display/clk_out2
    SLICE_X31Y61         FDRE                                         r  vga_display/address_reg[11]/C





