// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _exp_core_32_20_54_s_HH_
#define _exp_core_32_20_54_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "attention_mul_36nrcU.h"
#include "attention_mul_48nsc4.h"
#include "attention_mul_50ntde.h"
#include "exp_core_32_20_54ncg.h"
#include "exp_core_32_20_54ocq.h"
#include "exp_core_32_20_54pcA.h"
#include "exp_core_32_20_54qcK.h"

namespace ap_rtl {

struct exp_core_32_20_54_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<54> > x_V;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    exp_core_32_20_54_s(sc_module_name name);
    SC_HAS_PROCESS(exp_core_32_20_54_s);

    ~exp_core_32_20_54_s();

    sc_trace_file* mVcdFile;

    exp_core_32_20_54ncg* f_x_msb_4_table_V_U;
    exp_core_32_20_54ocq* f_x_msb_3_table_V_U;
    exp_core_32_20_54pcA* f_x_msb_2_table_V_U;
    exp_core_32_20_54qcK* exp_x_msb_1_table_V_U;
    attention_mul_36nrcU<1,3,36,44,80>* attention_mul_36nrcU_U20;
    attention_mul_48nsc4<1,2,48,50,98>* attention_mul_48nsc4_U21;
    attention_mul_50ntde<1,2,50,50,100>* attention_mul_50ntde_U22;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > f_x_msb_4_table_V_address0;
    sc_signal< sc_logic > f_x_msb_4_table_V_ce0;
    sc_signal< sc_lv<7> > f_x_msb_4_table_V_q0;
    sc_signal< sc_lv<5> > f_x_msb_3_table_V_address0;
    sc_signal< sc_logic > f_x_msb_3_table_V_ce0;
    sc_signal< sc_lv<32> > f_x_msb_3_table_V_q0;
    sc_signal< sc_lv<8> > f_x_msb_2_table_V_address0;
    sc_signal< sc_logic > f_x_msb_2_table_V_ce0;
    sc_signal< sc_lv<46> > f_x_msb_2_table_V_q0;
    sc_signal< sc_lv<8> > exp_x_msb_1_table_V_address0;
    sc_signal< sc_logic > exp_x_msb_1_table_V_ce0;
    sc_signal< sc_lv<50> > exp_x_msb_1_table_V_q0;
    sc_signal< sc_lv<18> > trunc_ln703_fu_260_p1;
    sc_signal< sc_lv<18> > trunc_ln703_reg_1216;
    sc_signal< sc_lv<1> > tmp_fu_286_p3;
    sc_signal< sc_lv<1> > tmp_reg_1221;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_reg_1221_pp0_iter10_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1227;
    sc_signal< sc_lv<7> > p_Result_18_reg_1227_pp0_iter1_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1227_pp0_iter2_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1227_pp0_iter3_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1227_pp0_iter4_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1227_pp0_iter5_reg;
    sc_signal< sc_lv<7> > p_Result_18_reg_1227_pp0_iter6_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1232;
    sc_signal< sc_lv<8> > tmp_V_reg_1232_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1232_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1232_pp0_iter3_reg;
    sc_signal< sc_lv<8> > tmp_V_reg_1232_pp0_iter4_reg;
    sc_signal< sc_lv<5> > tmp_V_1_fu_580_p4;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1238;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1238_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1238_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1238_pp0_iter3_reg;
    sc_signal< sc_lv<5> > tmp_V_1_reg_1238_pp0_iter4_reg;
    sc_signal< sc_lv<6> > tmp_7_reg_1249;
    sc_signal< sc_lv<7> > tmp_s_reg_1254;
    sc_signal< sc_lv<3> > tmp_18_reg_1259;
    sc_signal< sc_lv<3> > tmp_18_reg_1259_pp0_iter1_reg;
    sc_signal< sc_lv<3> > tmp_18_reg_1259_pp0_iter2_reg;
    sc_signal< sc_lv<3> > tmp_18_reg_1259_pp0_iter3_reg;
    sc_signal< sc_lv<3> > tmp_18_reg_1259_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_fu_732_p2;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_ln1314_8_reg_1270_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_fu_786_p2;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_ln1314_17_reg_1275_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_17_reg_1280;
    sc_signal< sc_lv<32> > tmp_17_reg_1280_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_17_reg_1280_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_17_reg_1280_pp0_iter4_reg;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1286;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1286_pp0_iter2_reg;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1286_pp0_iter3_reg;
    sc_signal< sc_lv<32> > f_x_msb_3_V_reg_1286_pp0_iter4_reg;
    sc_signal< sc_lv<31> > f_x_msb_3_4_lsb_s_V_reg_1302;
    sc_signal< sc_lv<47> > add_ln731_fu_924_p2;
    sc_signal< sc_lv<47> > add_ln731_reg_1312;
    sc_signal< sc_lv<9> > ret_V_9_fu_947_p2;
    sc_signal< sc_lv<9> > ret_V_9_reg_1317;
    sc_signal< sc_lv<9> > ret_V_9_reg_1317_pp0_iter6_reg;
    sc_signal< sc_lv<9> > ret_V_9_reg_1317_pp0_iter7_reg;
    sc_signal< sc_lv<41> > trunc_ln612_1_fu_953_p1;
    sc_signal< sc_lv<41> > trunc_ln612_1_reg_1323;
    sc_signal< sc_lv<41> > trunc_ln612_1_reg_1323_pp0_iter6_reg;
    sc_signal< sc_lv<41> > trunc_ln612_1_reg_1323_pp0_iter7_reg;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_s_fu_957_p3;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_s_reg_1329;
    sc_signal< sc_lv<48> > exp_x_msb_3_4_lsb_m_s_reg_1329_pp0_iter7_reg;
    sc_signal< sc_lv<46> > f_x_msb_2_3_4_lsb_s_s_reg_1344;
    sc_signal< sc_lv<50> > exp_x_msb_2_3_4_lsb_s_reg_1354;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1359;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1359_pp0_iter9_reg;
    sc_signal< sc_lv<50> > exp_x_msb_1_V_reg_1359_pp0_iter10_reg;
    sc_signal< sc_lv<48> > y_lo_s_V_reg_1375;
    sc_signal< sc_lv<43> > trunc_ln703_1_fu_1114_p1;
    sc_signal< sc_lv<43> > trunc_ln703_1_reg_1380;
    sc_signal< sc_lv<45> > trunc_ln703_2_fu_1118_p1;
    sc_signal< sc_lv<45> > trunc_ln703_2_reg_1385;
    sc_signal< sc_lv<1> > icmp_ln1513_fu_1148_p2;
    sc_signal< sc_lv<1> > icmp_ln1513_reg_1390;
    sc_signal< sc_lv<1> > icmp_ln1513_1_fu_1164_p2;
    sc_signal< sc_lv<1> > icmp_ln1513_1_reg_1395;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln544_1_fu_600_p1;
    sc_signal< sc_lv<64> > zext_ln544_2_fu_661_p1;
    sc_signal< sc_lv<64> > zext_ln544_3_fu_885_p1;
    sc_signal< sc_lv<64> > zext_ln544_4_fu_1000_p1;
    sc_signal< sc_lv<54> > x_l_V_fu_256_p0;
    sc_signal< sc_lv<54> > trunc_ln703_fu_260_p0;
    sc_signal< sc_lv<54> > p_Result_29_fu_264_p1;
    sc_signal< sc_lv<54> > trunc_ln612_fu_274_p0;
    sc_signal< sc_lv<34> > trunc_ln612_fu_274_p1;
    sc_signal< sc_lv<54> > tmp_fu_286_p1;
    sc_signal< sc_lv<73> > x_l_V_fu_256_p1;
    sc_signal< sc_lv<1> > p_Result_s_fu_294_p3;
    sc_signal< sc_lv<1> > p_Result_1_fu_308_p3;
    sc_signal< sc_lv<1> > p_Result_2_fu_322_p3;
    sc_signal< sc_lv<1> > p_Result_3_fu_336_p3;
    sc_signal< sc_lv<1> > p_Result_4_fu_350_p3;
    sc_signal< sc_lv<1> > p_Result_5_fu_364_p3;
    sc_signal< sc_lv<1> > p_Result_6_fu_378_p3;
    sc_signal< sc_lv<1> > p_Result_7_fu_392_p3;
    sc_signal< sc_lv<1> > p_Result_8_fu_406_p3;
    sc_signal< sc_lv<1> > p_Result_9_fu_420_p3;
    sc_signal< sc_lv<1> > p_Result_s_81_fu_434_p3;
    sc_signal< sc_lv<1> > p_Result_10_fu_448_p3;
    sc_signal< sc_lv<1> > p_Result_11_fu_462_p3;
    sc_signal< sc_lv<1> > p_Result_12_fu_476_p3;
    sc_signal< sc_lv<1> > p_Result_13_fu_490_p3;
    sc_signal< sc_lv<1> > p_Result_14_fu_504_p3;
    sc_signal< sc_lv<1> > p_Result_15_fu_518_p3;
    sc_signal< sc_lv<1> > p_Result_16_fu_532_p3;
    sc_signal< sc_lv<1> > p_Result_17_fu_546_p3;
    sc_signal< sc_lv<54> > p_Result_18_fu_560_p1;
    sc_signal< sc_lv<54> > tmp_V_fu_570_p1;
    sc_signal< sc_lv<54> > tmp_V_1_fu_580_p1;
    sc_signal< sc_lv<54> > tmp_V_2_fu_590_p1;
    sc_signal< sc_lv<3> > tmp_V_2_fu_590_p4;
    sc_signal< sc_lv<54> > trunc_ln708_fu_605_p0;
    sc_signal< sc_lv<15> > trunc_ln708_fu_605_p1;
    sc_signal< sc_lv<16> > x_msb_5_lsb_V_fu_609_p3;
    sc_signal< sc_lv<3> > r_V_36_fu_625_p0;
    sc_signal< sc_lv<16> > r_V_36_fu_625_p1;
    sc_signal< sc_lv<19> > r_V_36_fu_625_p2;
    sc_signal< sc_lv<5> > p_Result_29_fu_264_p4;
    sc_signal< sc_lv<49> > p_Result_30_fu_278_p3;
    sc_signal< sc_lv<1> > icmp_ln1314_1_fu_672_p2;
    sc_signal< sc_lv<1> > icmp_ln1314_fu_666_p2;
    sc_signal< sc_lv<1> > xor_ln1311_fu_302_p2;
    sc_signal< sc_lv<1> > xor_ln1311_1_fu_316_p2;
    sc_signal< sc_lv<1> > xor_ln1311_3_fu_344_p2;
    sc_signal< sc_lv<1> > xor_ln1311_4_fu_358_p2;
    sc_signal< sc_lv<1> > or_ln1314_1_fu_690_p2;
    sc_signal< sc_lv<1> > xor_ln1311_2_fu_330_p2;
    sc_signal< sc_lv<1> > or_ln1314_2_fu_696_p2;
    sc_signal< sc_lv<1> > or_ln1314_fu_684_p2;
    sc_signal< sc_lv<1> > xor_ln1311_5_fu_372_p2;
    sc_signal< sc_lv<1> > xor_ln1311_6_fu_386_p2;
    sc_signal< sc_lv<1> > xor_ln1311_8_fu_414_p2;
    sc_signal< sc_lv<1> > xor_ln1311_9_fu_428_p2;
    sc_signal< sc_lv<1> > or_ln1314_5_fu_714_p2;
    sc_signal< sc_lv<1> > xor_ln1311_7_fu_400_p2;
    sc_signal< sc_lv<1> > or_ln1314_6_fu_720_p2;
    sc_signal< sc_lv<1> > or_ln1314_4_fu_708_p2;
    sc_signal< sc_lv<1> > or_ln1314_7_fu_726_p2;
    sc_signal< sc_lv<1> > or_ln1314_3_fu_702_p2;
    sc_signal< sc_lv<1> > xor_ln1311_10_fu_442_p2;
    sc_signal< sc_lv<1> > xor_ln1311_11_fu_456_p2;
    sc_signal< sc_lv<1> > xor_ln1311_13_fu_484_p2;
    sc_signal< sc_lv<1> > xor_ln1311_14_fu_498_p2;
    sc_signal< sc_lv<1> > or_ln1314_10_fu_744_p2;
    sc_signal< sc_lv<1> > xor_ln1311_12_fu_470_p2;
    sc_signal< sc_lv<1> > or_ln1314_11_fu_750_p2;
    sc_signal< sc_lv<1> > or_ln1314_9_fu_738_p2;
    sc_signal< sc_lv<1> > xor_ln1311_15_fu_512_p2;
    sc_signal< sc_lv<1> > xor_ln1311_16_fu_526_p2;
    sc_signal< sc_lv<1> > xor_ln1311_18_fu_554_p2;
    sc_signal< sc_lv<1> > and_ln1314_fu_678_p2;
    sc_signal< sc_lv<1> > or_ln1314_14_fu_768_p2;
    sc_signal< sc_lv<1> > xor_ln1311_17_fu_540_p2;
    sc_signal< sc_lv<1> > or_ln1314_15_fu_774_p2;
    sc_signal< sc_lv<1> > or_ln1314_13_fu_762_p2;
    sc_signal< sc_lv<1> > or_ln1314_16_fu_780_p2;
    sc_signal< sc_lv<1> > or_ln1314_12_fu_756_p2;
    sc_signal< sc_lv<8> > p_Result_32_fu_799_p1;
    sc_signal< sc_lv<8> > zext_ln703_fu_802_p1;
    sc_signal< sc_lv<8> > exp_x_msb_4_5_lsb_m_s_fu_806_p2;
    sc_signal< sc_lv<17> > lhs_V_fu_812_p4;
    sc_signal< sc_lv<33> > x_msb_4_5_lsb_V_fu_792_p3;
    sc_signal< sc_lv<34> > zext_ln703_2_fu_825_p1;
    sc_signal< sc_lv<34> > zext_ln728_fu_821_p1;
    sc_signal< sc_lv<34> > ret_V_fu_829_p2;
    sc_signal< sc_lv<44> > p_Result_34_fu_853_p4;
    sc_signal< sc_lv<36> > p_Result_33_fu_845_p4;
    sc_signal< sc_lv<36> > grp_fu_869_p0;
    sc_signal< sc_lv<44> > grp_fu_869_p1;
    sc_signal< sc_lv<80> > grp_fu_869_p2;
    sc_signal< sc_lv<46> > rhs_V_fu_892_p5;
    sc_signal< sc_lv<42> > shl_ln_fu_906_p4;
    sc_signal< sc_lv<47> > lhs_V_8_fu_889_p1;
    sc_signal< sc_lv<47> > zext_ln728_8_fu_902_p1;
    sc_signal< sc_lv<47> > zext_ln1192_fu_914_p1;
    sc_signal< sc_lv<47> > add_ln731_1_fu_918_p2;
    sc_signal< sc_lv<5> > p_Result_35_fu_930_p4;
    sc_signal< sc_lv<9> > lhs_V_9_fu_940_p1;
    sc_signal< sc_lv<9> > rhs_V_8_fu_944_p1;
    sc_signal< sc_lv<50> > p_Result_36_fu_964_p3;
    sc_signal< sc_lv<48> > grp_fu_978_p0;
    sc_signal< sc_lv<50> > grp_fu_978_p1;
    sc_signal< sc_lv<98> > grp_fu_978_p2;
    sc_signal< sc_lv<8> > p_Result_31_fu_984_p3;
    sc_signal< sc_lv<56> > rhs_V_9_fu_1008_p4;
    sc_signal< sc_lv<57> > lhs_V_10_fu_1005_p1;
    sc_signal< sc_lv<57> > zext_ln728_9_fu_1016_p1;
    sc_signal< sc_lv<57> > zext_ln703_7_fu_1026_p1;
    sc_signal< sc_lv<57> > ret_V_10_fu_1020_p2;
    sc_signal< sc_lv<57> > ret_V_11_fu_1029_p2;
    sc_signal< sc_lv<50> > grp_fu_1051_p0;
    sc_signal< sc_lv<50> > grp_fu_1051_p1;
    sc_signal< sc_lv<100> > grp_fu_1051_p2;
    sc_signal< sc_lv<50> > zext_ln703_8_fu_1067_p1;
    sc_signal< sc_lv<50> > y_l_V_fu_1070_p2;
    sc_signal< sc_lv<1> > xor_ln1315_fu_1085_p2;
    sc_signal< sc_lv<1> > or_ln1314_18_fu_1098_p2;
    sc_signal< sc_lv<46> > select_ln1315_fu_1090_p3;
    sc_signal< sc_lv<46> > trunc_ln6_fu_1075_p4;
    sc_signal< sc_lv<46> > p_Val2_67_fu_1102_p3;
    sc_signal< sc_lv<47> > zext_ln1314_fu_1110_p1;
    sc_signal< sc_lv<44> > trunc_ln703_3_fu_1122_p1;
    sc_signal< sc_lv<47> > y_V_fu_1126_p2;
    sc_signal< sc_lv<2> > tmp_89_fu_1138_p4;
    sc_signal< sc_lv<44> > add_ln703_7_fu_1132_p2;
    sc_signal< sc_lv<2> > tmp_91_fu_1154_p4;
    sc_signal< sc_lv<45> > add_ln703_8_fu_1170_p2;
    sc_signal< sc_lv<1> > tmp_90_fu_1175_p3;
    sc_signal< sc_lv<1> > or_ln1513_fu_1183_p2;
    sc_signal< sc_lv<43> > add_ln700_fu_1193_p2;
    sc_signal< sc_lv<1> > or_ln1513_1_fu_1188_p2;
    sc_signal< sc_lv<32> > tmp_19_fu_1198_p4;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to11;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<100> > grp_fu_1051_p00;
    sc_signal< sc_lv<100> > grp_fu_1051_p10;
    sc_signal< sc_lv<80> > grp_fu_869_p00;
    sc_signal< sc_lv<80> > grp_fu_869_p10;
    sc_signal< sc_lv<98> > grp_fu_978_p00;
    sc_signal< sc_lv<98> > grp_fu_978_p10;
    sc_signal< sc_lv<19> > r_V_36_fu_625_p00;
    sc_signal< sc_lv<19> > r_V_36_fu_625_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<49> ap_const_lv49_1E2804E87B33E;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_61;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<46> ap_const_lv46_3FFFFFFFFFFF;
    static const sc_lv<46> ap_const_lv46_0;
    static const sc_lv<47> ap_const_lv47_400;
    static const sc_lv<44> ap_const_lv44_400;
    static const sc_lv<45> ap_const_lv45_400;
    static const sc_lv<43> ap_const_lv43_400;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln700_fu_1193_p2();
    void thread_add_ln703_7_fu_1132_p2();
    void thread_add_ln703_8_fu_1170_p2();
    void thread_add_ln731_1_fu_918_p2();
    void thread_add_ln731_fu_924_p2();
    void thread_and_ln1314_fu_678_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to11();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_exp_x_msb_1_table_V_address0();
    void thread_exp_x_msb_1_table_V_ce0();
    void thread_exp_x_msb_3_4_lsb_m_s_fu_957_p3();
    void thread_exp_x_msb_4_5_lsb_m_s_fu_806_p2();
    void thread_f_x_msb_2_table_V_address0();
    void thread_f_x_msb_2_table_V_ce0();
    void thread_f_x_msb_3_table_V_address0();
    void thread_f_x_msb_3_table_V_ce0();
    void thread_f_x_msb_4_table_V_address0();
    void thread_f_x_msb_4_table_V_ce0();
    void thread_grp_fu_1051_p0();
    void thread_grp_fu_1051_p00();
    void thread_grp_fu_1051_p1();
    void thread_grp_fu_1051_p10();
    void thread_grp_fu_869_p0();
    void thread_grp_fu_869_p00();
    void thread_grp_fu_869_p1();
    void thread_grp_fu_869_p10();
    void thread_grp_fu_978_p0();
    void thread_grp_fu_978_p00();
    void thread_grp_fu_978_p1();
    void thread_grp_fu_978_p10();
    void thread_icmp_ln1314_1_fu_672_p2();
    void thread_icmp_ln1314_fu_666_p2();
    void thread_icmp_ln1513_1_fu_1164_p2();
    void thread_icmp_ln1513_fu_1148_p2();
    void thread_lhs_V_10_fu_1005_p1();
    void thread_lhs_V_8_fu_889_p1();
    void thread_lhs_V_9_fu_940_p1();
    void thread_lhs_V_fu_812_p4();
    void thread_or_ln1314_10_fu_744_p2();
    void thread_or_ln1314_11_fu_750_p2();
    void thread_or_ln1314_12_fu_756_p2();
    void thread_or_ln1314_13_fu_762_p2();
    void thread_or_ln1314_14_fu_768_p2();
    void thread_or_ln1314_15_fu_774_p2();
    void thread_or_ln1314_16_fu_780_p2();
    void thread_or_ln1314_17_fu_786_p2();
    void thread_or_ln1314_18_fu_1098_p2();
    void thread_or_ln1314_1_fu_690_p2();
    void thread_or_ln1314_2_fu_696_p2();
    void thread_or_ln1314_3_fu_702_p2();
    void thread_or_ln1314_4_fu_708_p2();
    void thread_or_ln1314_5_fu_714_p2();
    void thread_or_ln1314_6_fu_720_p2();
    void thread_or_ln1314_7_fu_726_p2();
    void thread_or_ln1314_8_fu_732_p2();
    void thread_or_ln1314_9_fu_738_p2();
    void thread_or_ln1314_fu_684_p2();
    void thread_or_ln1513_1_fu_1188_p2();
    void thread_or_ln1513_fu_1183_p2();
    void thread_p_Result_10_fu_448_p3();
    void thread_p_Result_11_fu_462_p3();
    void thread_p_Result_12_fu_476_p3();
    void thread_p_Result_13_fu_490_p3();
    void thread_p_Result_14_fu_504_p3();
    void thread_p_Result_15_fu_518_p3();
    void thread_p_Result_16_fu_532_p3();
    void thread_p_Result_17_fu_546_p3();
    void thread_p_Result_18_fu_560_p1();
    void thread_p_Result_1_fu_308_p3();
    void thread_p_Result_29_fu_264_p1();
    void thread_p_Result_29_fu_264_p4();
    void thread_p_Result_2_fu_322_p3();
    void thread_p_Result_30_fu_278_p3();
    void thread_p_Result_31_fu_984_p3();
    void thread_p_Result_32_fu_799_p1();
    void thread_p_Result_33_fu_845_p4();
    void thread_p_Result_34_fu_853_p4();
    void thread_p_Result_35_fu_930_p4();
    void thread_p_Result_36_fu_964_p3();
    void thread_p_Result_3_fu_336_p3();
    void thread_p_Result_4_fu_350_p3();
    void thread_p_Result_5_fu_364_p3();
    void thread_p_Result_6_fu_378_p3();
    void thread_p_Result_7_fu_392_p3();
    void thread_p_Result_8_fu_406_p3();
    void thread_p_Result_9_fu_420_p3();
    void thread_p_Result_s_81_fu_434_p3();
    void thread_p_Result_s_fu_294_p3();
    void thread_p_Val2_67_fu_1102_p3();
    void thread_r_V_36_fu_625_p0();
    void thread_r_V_36_fu_625_p00();
    void thread_r_V_36_fu_625_p1();
    void thread_r_V_36_fu_625_p10();
    void thread_r_V_36_fu_625_p2();
    void thread_ret_V_10_fu_1020_p2();
    void thread_ret_V_11_fu_1029_p2();
    void thread_ret_V_9_fu_947_p2();
    void thread_ret_V_fu_829_p2();
    void thread_rhs_V_8_fu_944_p1();
    void thread_rhs_V_9_fu_1008_p4();
    void thread_rhs_V_fu_892_p5();
    void thread_select_ln1315_fu_1090_p3();
    void thread_shl_ln_fu_906_p4();
    void thread_tmp_19_fu_1198_p4();
    void thread_tmp_89_fu_1138_p4();
    void thread_tmp_90_fu_1175_p3();
    void thread_tmp_91_fu_1154_p4();
    void thread_tmp_V_1_fu_580_p1();
    void thread_tmp_V_1_fu_580_p4();
    void thread_tmp_V_2_fu_590_p1();
    void thread_tmp_V_2_fu_590_p4();
    void thread_tmp_V_fu_570_p1();
    void thread_tmp_fu_286_p1();
    void thread_tmp_fu_286_p3();
    void thread_trunc_ln612_1_fu_953_p1();
    void thread_trunc_ln612_fu_274_p0();
    void thread_trunc_ln612_fu_274_p1();
    void thread_trunc_ln6_fu_1075_p4();
    void thread_trunc_ln703_1_fu_1114_p1();
    void thread_trunc_ln703_2_fu_1118_p1();
    void thread_trunc_ln703_3_fu_1122_p1();
    void thread_trunc_ln703_fu_260_p0();
    void thread_trunc_ln703_fu_260_p1();
    void thread_trunc_ln708_fu_605_p0();
    void thread_trunc_ln708_fu_605_p1();
    void thread_x_l_V_fu_256_p0();
    void thread_x_l_V_fu_256_p1();
    void thread_x_msb_4_5_lsb_V_fu_792_p3();
    void thread_x_msb_5_lsb_V_fu_609_p3();
    void thread_xor_ln1311_10_fu_442_p2();
    void thread_xor_ln1311_11_fu_456_p2();
    void thread_xor_ln1311_12_fu_470_p2();
    void thread_xor_ln1311_13_fu_484_p2();
    void thread_xor_ln1311_14_fu_498_p2();
    void thread_xor_ln1311_15_fu_512_p2();
    void thread_xor_ln1311_16_fu_526_p2();
    void thread_xor_ln1311_17_fu_540_p2();
    void thread_xor_ln1311_18_fu_554_p2();
    void thread_xor_ln1311_1_fu_316_p2();
    void thread_xor_ln1311_2_fu_330_p2();
    void thread_xor_ln1311_3_fu_344_p2();
    void thread_xor_ln1311_4_fu_358_p2();
    void thread_xor_ln1311_5_fu_372_p2();
    void thread_xor_ln1311_6_fu_386_p2();
    void thread_xor_ln1311_7_fu_400_p2();
    void thread_xor_ln1311_8_fu_414_p2();
    void thread_xor_ln1311_9_fu_428_p2();
    void thread_xor_ln1311_fu_302_p2();
    void thread_xor_ln1315_fu_1085_p2();
    void thread_y_V_fu_1126_p2();
    void thread_y_l_V_fu_1070_p2();
    void thread_zext_ln1192_fu_914_p1();
    void thread_zext_ln1314_fu_1110_p1();
    void thread_zext_ln544_1_fu_600_p1();
    void thread_zext_ln544_2_fu_661_p1();
    void thread_zext_ln544_3_fu_885_p1();
    void thread_zext_ln544_4_fu_1000_p1();
    void thread_zext_ln703_2_fu_825_p1();
    void thread_zext_ln703_7_fu_1026_p1();
    void thread_zext_ln703_8_fu_1067_p1();
    void thread_zext_ln703_fu_802_p1();
    void thread_zext_ln728_8_fu_902_p1();
    void thread_zext_ln728_9_fu_1016_p1();
    void thread_zext_ln728_fu_821_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
