
Magang_Stechoq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08010000  08010000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ab8  08010190  08010190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08013c48  08013c48  00004c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013d28  08013d28  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013d28  08013d28  00004d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013d30  08013d30  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013d30  08013d30  00004d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013d34  08013d34  00004d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08013d38  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005068  2**0
                  CONTENTS
 10 .bss          00000240  20000068  20000068  00005068  2**2
                  ALLOC
 11 .noinit       00000004  200002a8  200002a8  00005068  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200002ac  200002ac  00005068  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 14 .debug_info   00008afe  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001901  00000000  00000000  0000db96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000007a8  00000000  00000000  0000f498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000005cd  00000000  00000000  0000fc40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020f3c  00000000  00000000  0001020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00009508  00000000  00000000  00031149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c49aa  00000000  00000000  0003a651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000feffb  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000025f0  00000000  00000000  000ff040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006c  00000000  00000000  00101630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08010190 <__do_global_dtors_aux>:
 8010190:	b510      	push	{r4, lr}
 8010192:	4c05      	ldr	r4, [pc, #20]	@ (80101a8 <__do_global_dtors_aux+0x18>)
 8010194:	7823      	ldrb	r3, [r4, #0]
 8010196:	b933      	cbnz	r3, 80101a6 <__do_global_dtors_aux+0x16>
 8010198:	4b04      	ldr	r3, [pc, #16]	@ (80101ac <__do_global_dtors_aux+0x1c>)
 801019a:	b113      	cbz	r3, 80101a2 <__do_global_dtors_aux+0x12>
 801019c:	4804      	ldr	r0, [pc, #16]	@ (80101b0 <__do_global_dtors_aux+0x20>)
 801019e:	f3af 8000 	nop.w
 80101a2:	2301      	movs	r3, #1
 80101a4:	7023      	strb	r3, [r4, #0]
 80101a6:	bd10      	pop	{r4, pc}
 80101a8:	20000068 	.word	0x20000068
 80101ac:	00000000 	.word	0x00000000
 80101b0:	08013c30 	.word	0x08013c30

080101b4 <frame_dummy>:
 80101b4:	b508      	push	{r3, lr}
 80101b6:	4b03      	ldr	r3, [pc, #12]	@ (80101c4 <frame_dummy+0x10>)
 80101b8:	b11b      	cbz	r3, 80101c2 <frame_dummy+0xe>
 80101ba:	4903      	ldr	r1, [pc, #12]	@ (80101c8 <frame_dummy+0x14>)
 80101bc:	4803      	ldr	r0, [pc, #12]	@ (80101cc <frame_dummy+0x18>)
 80101be:	f3af 8000 	nop.w
 80101c2:	bd08      	pop	{r3, pc}
 80101c4:	00000000 	.word	0x00000000
 80101c8:	2000006c 	.word	0x2000006c
 80101cc:	08013c30 	.word	0x08013c30

080101d0 <strcmp>:
 80101d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101d8:	2a01      	cmp	r2, #1
 80101da:	bf28      	it	cs
 80101dc:	429a      	cmpcs	r2, r3
 80101de:	d0f7      	beq.n	80101d0 <strcmp>
 80101e0:	1ad0      	subs	r0, r2, r3
 80101e2:	4770      	bx	lr
	...

080101f0 <memchr>:
 80101f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80101f4:	2a10      	cmp	r2, #16
 80101f6:	db2b      	blt.n	8010250 <memchr+0x60>
 80101f8:	f010 0f07 	tst.w	r0, #7
 80101fc:	d008      	beq.n	8010210 <memchr+0x20>
 80101fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010202:	3a01      	subs	r2, #1
 8010204:	428b      	cmp	r3, r1
 8010206:	d02d      	beq.n	8010264 <memchr+0x74>
 8010208:	f010 0f07 	tst.w	r0, #7
 801020c:	b342      	cbz	r2, 8010260 <memchr+0x70>
 801020e:	d1f6      	bne.n	80101fe <memchr+0xe>
 8010210:	b4f0      	push	{r4, r5, r6, r7}
 8010212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8010216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801021a:	f022 0407 	bic.w	r4, r2, #7
 801021e:	f07f 0700 	mvns.w	r7, #0
 8010222:	2300      	movs	r3, #0
 8010224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8010228:	3c08      	subs	r4, #8
 801022a:	ea85 0501 	eor.w	r5, r5, r1
 801022e:	ea86 0601 	eor.w	r6, r6, r1
 8010232:	fa85 f547 	uadd8	r5, r5, r7
 8010236:	faa3 f587 	sel	r5, r3, r7
 801023a:	fa86 f647 	uadd8	r6, r6, r7
 801023e:	faa5 f687 	sel	r6, r5, r7
 8010242:	b98e      	cbnz	r6, 8010268 <memchr+0x78>
 8010244:	d1ee      	bne.n	8010224 <memchr+0x34>
 8010246:	bcf0      	pop	{r4, r5, r6, r7}
 8010248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 801024c:	f002 0207 	and.w	r2, r2, #7
 8010250:	b132      	cbz	r2, 8010260 <memchr+0x70>
 8010252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010256:	3a01      	subs	r2, #1
 8010258:	ea83 0301 	eor.w	r3, r3, r1
 801025c:	b113      	cbz	r3, 8010264 <memchr+0x74>
 801025e:	d1f8      	bne.n	8010252 <memchr+0x62>
 8010260:	2000      	movs	r0, #0
 8010262:	4770      	bx	lr
 8010264:	3801      	subs	r0, #1
 8010266:	4770      	bx	lr
 8010268:	2d00      	cmp	r5, #0
 801026a:	bf06      	itte	eq
 801026c:	4635      	moveq	r5, r6
 801026e:	3803      	subeq	r0, #3
 8010270:	3807      	subne	r0, #7
 8010272:	f015 0f01 	tst.w	r5, #1
 8010276:	d107      	bne.n	8010288 <memchr+0x98>
 8010278:	3001      	adds	r0, #1
 801027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 801027e:	bf02      	ittt	eq
 8010280:	3001      	addeq	r0, #1
 8010282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8010286:	3001      	addeq	r0, #1
 8010288:	bcf0      	pop	{r4, r5, r6, r7}
 801028a:	3801      	subs	r0, #1
 801028c:	4770      	bx	lr
 801028e:	bf00      	nop

08010290 <__aeabi_uldivmod>:
 8010290:	b953      	cbnz	r3, 80102a8 <__aeabi_uldivmod+0x18>
 8010292:	b94a      	cbnz	r2, 80102a8 <__aeabi_uldivmod+0x18>
 8010294:	2900      	cmp	r1, #0
 8010296:	bf08      	it	eq
 8010298:	2800      	cmpeq	r0, #0
 801029a:	bf1c      	itt	ne
 801029c:	f04f 31ff 	movne.w	r1, #4294967295
 80102a0:	f04f 30ff 	movne.w	r0, #4294967295
 80102a4:	f000 b988 	b.w	80105b8 <__aeabi_idiv0>
 80102a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80102ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80102b0:	f000 f806 	bl	80102c0 <__udivmoddi4>
 80102b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80102b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80102bc:	b004      	add	sp, #16
 80102be:	4770      	bx	lr

080102c0 <__udivmoddi4>:
 80102c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102c4:	9d08      	ldr	r5, [sp, #32]
 80102c6:	468e      	mov	lr, r1
 80102c8:	4604      	mov	r4, r0
 80102ca:	4688      	mov	r8, r1
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d14a      	bne.n	8010366 <__udivmoddi4+0xa6>
 80102d0:	428a      	cmp	r2, r1
 80102d2:	4617      	mov	r7, r2
 80102d4:	d962      	bls.n	801039c <__udivmoddi4+0xdc>
 80102d6:	fab2 f682 	clz	r6, r2
 80102da:	b14e      	cbz	r6, 80102f0 <__udivmoddi4+0x30>
 80102dc:	f1c6 0320 	rsb	r3, r6, #32
 80102e0:	fa01 f806 	lsl.w	r8, r1, r6
 80102e4:	fa20 f303 	lsr.w	r3, r0, r3
 80102e8:	40b7      	lsls	r7, r6
 80102ea:	ea43 0808 	orr.w	r8, r3, r8
 80102ee:	40b4      	lsls	r4, r6
 80102f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80102f4:	fa1f fc87 	uxth.w	ip, r7
 80102f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80102fc:	0c23      	lsrs	r3, r4, #16
 80102fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8010302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8010306:	fb01 f20c 	mul.w	r2, r1, ip
 801030a:	429a      	cmp	r2, r3
 801030c:	d909      	bls.n	8010322 <__udivmoddi4+0x62>
 801030e:	18fb      	adds	r3, r7, r3
 8010310:	f101 30ff 	add.w	r0, r1, #4294967295
 8010314:	f080 80ea 	bcs.w	80104ec <__udivmoddi4+0x22c>
 8010318:	429a      	cmp	r2, r3
 801031a:	f240 80e7 	bls.w	80104ec <__udivmoddi4+0x22c>
 801031e:	3902      	subs	r1, #2
 8010320:	443b      	add	r3, r7
 8010322:	1a9a      	subs	r2, r3, r2
 8010324:	b2a3      	uxth	r3, r4
 8010326:	fbb2 f0fe 	udiv	r0, r2, lr
 801032a:	fb0e 2210 	mls	r2, lr, r0, r2
 801032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010332:	fb00 fc0c 	mul.w	ip, r0, ip
 8010336:	459c      	cmp	ip, r3
 8010338:	d909      	bls.n	801034e <__udivmoddi4+0x8e>
 801033a:	18fb      	adds	r3, r7, r3
 801033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8010340:	f080 80d6 	bcs.w	80104f0 <__udivmoddi4+0x230>
 8010344:	459c      	cmp	ip, r3
 8010346:	f240 80d3 	bls.w	80104f0 <__udivmoddi4+0x230>
 801034a:	443b      	add	r3, r7
 801034c:	3802      	subs	r0, #2
 801034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8010352:	eba3 030c 	sub.w	r3, r3, ip
 8010356:	2100      	movs	r1, #0
 8010358:	b11d      	cbz	r5, 8010362 <__udivmoddi4+0xa2>
 801035a:	40f3      	lsrs	r3, r6
 801035c:	2200      	movs	r2, #0
 801035e:	e9c5 3200 	strd	r3, r2, [r5]
 8010362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010366:	428b      	cmp	r3, r1
 8010368:	d905      	bls.n	8010376 <__udivmoddi4+0xb6>
 801036a:	b10d      	cbz	r5, 8010370 <__udivmoddi4+0xb0>
 801036c:	e9c5 0100 	strd	r0, r1, [r5]
 8010370:	2100      	movs	r1, #0
 8010372:	4608      	mov	r0, r1
 8010374:	e7f5      	b.n	8010362 <__udivmoddi4+0xa2>
 8010376:	fab3 f183 	clz	r1, r3
 801037a:	2900      	cmp	r1, #0
 801037c:	d146      	bne.n	801040c <__udivmoddi4+0x14c>
 801037e:	4573      	cmp	r3, lr
 8010380:	d302      	bcc.n	8010388 <__udivmoddi4+0xc8>
 8010382:	4282      	cmp	r2, r0
 8010384:	f200 8105 	bhi.w	8010592 <__udivmoddi4+0x2d2>
 8010388:	1a84      	subs	r4, r0, r2
 801038a:	eb6e 0203 	sbc.w	r2, lr, r3
 801038e:	2001      	movs	r0, #1
 8010390:	4690      	mov	r8, r2
 8010392:	2d00      	cmp	r5, #0
 8010394:	d0e5      	beq.n	8010362 <__udivmoddi4+0xa2>
 8010396:	e9c5 4800 	strd	r4, r8, [r5]
 801039a:	e7e2      	b.n	8010362 <__udivmoddi4+0xa2>
 801039c:	2a00      	cmp	r2, #0
 801039e:	f000 8090 	beq.w	80104c2 <__udivmoddi4+0x202>
 80103a2:	fab2 f682 	clz	r6, r2
 80103a6:	2e00      	cmp	r6, #0
 80103a8:	f040 80a4 	bne.w	80104f4 <__udivmoddi4+0x234>
 80103ac:	1a8a      	subs	r2, r1, r2
 80103ae:	0c03      	lsrs	r3, r0, #16
 80103b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80103b4:	b280      	uxth	r0, r0
 80103b6:	b2bc      	uxth	r4, r7
 80103b8:	2101      	movs	r1, #1
 80103ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80103be:	fb0e 221c 	mls	r2, lr, ip, r2
 80103c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80103c6:	fb04 f20c 	mul.w	r2, r4, ip
 80103ca:	429a      	cmp	r2, r3
 80103cc:	d907      	bls.n	80103de <__udivmoddi4+0x11e>
 80103ce:	18fb      	adds	r3, r7, r3
 80103d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80103d4:	d202      	bcs.n	80103dc <__udivmoddi4+0x11c>
 80103d6:	429a      	cmp	r2, r3
 80103d8:	f200 80e0 	bhi.w	801059c <__udivmoddi4+0x2dc>
 80103dc:	46c4      	mov	ip, r8
 80103de:	1a9b      	subs	r3, r3, r2
 80103e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80103e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80103e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80103ec:	fb02 f404 	mul.w	r4, r2, r4
 80103f0:	429c      	cmp	r4, r3
 80103f2:	d907      	bls.n	8010404 <__udivmoddi4+0x144>
 80103f4:	18fb      	adds	r3, r7, r3
 80103f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80103fa:	d202      	bcs.n	8010402 <__udivmoddi4+0x142>
 80103fc:	429c      	cmp	r4, r3
 80103fe:	f200 80ca 	bhi.w	8010596 <__udivmoddi4+0x2d6>
 8010402:	4602      	mov	r2, r0
 8010404:	1b1b      	subs	r3, r3, r4
 8010406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 801040a:	e7a5      	b.n	8010358 <__udivmoddi4+0x98>
 801040c:	f1c1 0620 	rsb	r6, r1, #32
 8010410:	408b      	lsls	r3, r1
 8010412:	fa22 f706 	lsr.w	r7, r2, r6
 8010416:	431f      	orrs	r7, r3
 8010418:	fa0e f401 	lsl.w	r4, lr, r1
 801041c:	fa20 f306 	lsr.w	r3, r0, r6
 8010420:	fa2e fe06 	lsr.w	lr, lr, r6
 8010424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8010428:	4323      	orrs	r3, r4
 801042a:	fa00 f801 	lsl.w	r8, r0, r1
 801042e:	fa1f fc87 	uxth.w	ip, r7
 8010432:	fbbe f0f9 	udiv	r0, lr, r9
 8010436:	0c1c      	lsrs	r4, r3, #16
 8010438:	fb09 ee10 	mls	lr, r9, r0, lr
 801043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8010440:	fb00 fe0c 	mul.w	lr, r0, ip
 8010444:	45a6      	cmp	lr, r4
 8010446:	fa02 f201 	lsl.w	r2, r2, r1
 801044a:	d909      	bls.n	8010460 <__udivmoddi4+0x1a0>
 801044c:	193c      	adds	r4, r7, r4
 801044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8010452:	f080 809c 	bcs.w	801058e <__udivmoddi4+0x2ce>
 8010456:	45a6      	cmp	lr, r4
 8010458:	f240 8099 	bls.w	801058e <__udivmoddi4+0x2ce>
 801045c:	3802      	subs	r0, #2
 801045e:	443c      	add	r4, r7
 8010460:	eba4 040e 	sub.w	r4, r4, lr
 8010464:	fa1f fe83 	uxth.w	lr, r3
 8010468:	fbb4 f3f9 	udiv	r3, r4, r9
 801046c:	fb09 4413 	mls	r4, r9, r3, r4
 8010470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8010474:	fb03 fc0c 	mul.w	ip, r3, ip
 8010478:	45a4      	cmp	ip, r4
 801047a:	d908      	bls.n	801048e <__udivmoddi4+0x1ce>
 801047c:	193c      	adds	r4, r7, r4
 801047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8010482:	f080 8082 	bcs.w	801058a <__udivmoddi4+0x2ca>
 8010486:	45a4      	cmp	ip, r4
 8010488:	d97f      	bls.n	801058a <__udivmoddi4+0x2ca>
 801048a:	3b02      	subs	r3, #2
 801048c:	443c      	add	r4, r7
 801048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8010492:	eba4 040c 	sub.w	r4, r4, ip
 8010496:	fba0 ec02 	umull	lr, ip, r0, r2
 801049a:	4564      	cmp	r4, ip
 801049c:	4673      	mov	r3, lr
 801049e:	46e1      	mov	r9, ip
 80104a0:	d362      	bcc.n	8010568 <__udivmoddi4+0x2a8>
 80104a2:	d05f      	beq.n	8010564 <__udivmoddi4+0x2a4>
 80104a4:	b15d      	cbz	r5, 80104be <__udivmoddi4+0x1fe>
 80104a6:	ebb8 0203 	subs.w	r2, r8, r3
 80104aa:	eb64 0409 	sbc.w	r4, r4, r9
 80104ae:	fa04 f606 	lsl.w	r6, r4, r6
 80104b2:	fa22 f301 	lsr.w	r3, r2, r1
 80104b6:	431e      	orrs	r6, r3
 80104b8:	40cc      	lsrs	r4, r1
 80104ba:	e9c5 6400 	strd	r6, r4, [r5]
 80104be:	2100      	movs	r1, #0
 80104c0:	e74f      	b.n	8010362 <__udivmoddi4+0xa2>
 80104c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80104c6:	0c01      	lsrs	r1, r0, #16
 80104c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80104cc:	b280      	uxth	r0, r0
 80104ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80104d2:	463b      	mov	r3, r7
 80104d4:	4638      	mov	r0, r7
 80104d6:	463c      	mov	r4, r7
 80104d8:	46b8      	mov	r8, r7
 80104da:	46be      	mov	lr, r7
 80104dc:	2620      	movs	r6, #32
 80104de:	fbb1 f1f7 	udiv	r1, r1, r7
 80104e2:	eba2 0208 	sub.w	r2, r2, r8
 80104e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80104ea:	e766      	b.n	80103ba <__udivmoddi4+0xfa>
 80104ec:	4601      	mov	r1, r0
 80104ee:	e718      	b.n	8010322 <__udivmoddi4+0x62>
 80104f0:	4610      	mov	r0, r2
 80104f2:	e72c      	b.n	801034e <__udivmoddi4+0x8e>
 80104f4:	f1c6 0220 	rsb	r2, r6, #32
 80104f8:	fa2e f302 	lsr.w	r3, lr, r2
 80104fc:	40b7      	lsls	r7, r6
 80104fe:	40b1      	lsls	r1, r6
 8010500:	fa20 f202 	lsr.w	r2, r0, r2
 8010504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010508:	430a      	orrs	r2, r1
 801050a:	fbb3 f8fe 	udiv	r8, r3, lr
 801050e:	b2bc      	uxth	r4, r7
 8010510:	fb0e 3318 	mls	r3, lr, r8, r3
 8010514:	0c11      	lsrs	r1, r2, #16
 8010516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 801051a:	fb08 f904 	mul.w	r9, r8, r4
 801051e:	40b0      	lsls	r0, r6
 8010520:	4589      	cmp	r9, r1
 8010522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8010526:	b280      	uxth	r0, r0
 8010528:	d93e      	bls.n	80105a8 <__udivmoddi4+0x2e8>
 801052a:	1879      	adds	r1, r7, r1
 801052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8010530:	d201      	bcs.n	8010536 <__udivmoddi4+0x276>
 8010532:	4589      	cmp	r9, r1
 8010534:	d81f      	bhi.n	8010576 <__udivmoddi4+0x2b6>
 8010536:	eba1 0109 	sub.w	r1, r1, r9
 801053a:	fbb1 f9fe 	udiv	r9, r1, lr
 801053e:	fb09 f804 	mul.w	r8, r9, r4
 8010542:	fb0e 1119 	mls	r1, lr, r9, r1
 8010546:	b292      	uxth	r2, r2
 8010548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801054c:	4542      	cmp	r2, r8
 801054e:	d229      	bcs.n	80105a4 <__udivmoddi4+0x2e4>
 8010550:	18ba      	adds	r2, r7, r2
 8010552:	f109 31ff 	add.w	r1, r9, #4294967295
 8010556:	d2c4      	bcs.n	80104e2 <__udivmoddi4+0x222>
 8010558:	4542      	cmp	r2, r8
 801055a:	d2c2      	bcs.n	80104e2 <__udivmoddi4+0x222>
 801055c:	f1a9 0102 	sub.w	r1, r9, #2
 8010560:	443a      	add	r2, r7
 8010562:	e7be      	b.n	80104e2 <__udivmoddi4+0x222>
 8010564:	45f0      	cmp	r8, lr
 8010566:	d29d      	bcs.n	80104a4 <__udivmoddi4+0x1e4>
 8010568:	ebbe 0302 	subs.w	r3, lr, r2
 801056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8010570:	3801      	subs	r0, #1
 8010572:	46e1      	mov	r9, ip
 8010574:	e796      	b.n	80104a4 <__udivmoddi4+0x1e4>
 8010576:	eba7 0909 	sub.w	r9, r7, r9
 801057a:	4449      	add	r1, r9
 801057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8010580:	fbb1 f9fe 	udiv	r9, r1, lr
 8010584:	fb09 f804 	mul.w	r8, r9, r4
 8010588:	e7db      	b.n	8010542 <__udivmoddi4+0x282>
 801058a:	4673      	mov	r3, lr
 801058c:	e77f      	b.n	801048e <__udivmoddi4+0x1ce>
 801058e:	4650      	mov	r0, sl
 8010590:	e766      	b.n	8010460 <__udivmoddi4+0x1a0>
 8010592:	4608      	mov	r0, r1
 8010594:	e6fd      	b.n	8010392 <__udivmoddi4+0xd2>
 8010596:	443b      	add	r3, r7
 8010598:	3a02      	subs	r2, #2
 801059a:	e733      	b.n	8010404 <__udivmoddi4+0x144>
 801059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80105a0:	443b      	add	r3, r7
 80105a2:	e71c      	b.n	80103de <__udivmoddi4+0x11e>
 80105a4:	4649      	mov	r1, r9
 80105a6:	e79c      	b.n	80104e2 <__udivmoddi4+0x222>
 80105a8:	eba1 0109 	sub.w	r1, r1, r9
 80105ac:	46c4      	mov	ip, r8
 80105ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80105b2:	fb09 f804 	mul.w	r8, r9, r4
 80105b6:	e7c4      	b.n	8010542 <__udivmoddi4+0x282>

080105b8 <__aeabi_idiv0>:
 80105b8:	4770      	bx	lr
 80105ba:	bf00      	nop

080105bc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80105bc:	b480      	push	{r7}
 80105be:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80105c0:	f3bf 8f4f 	dsb	sy
}
 80105c4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80105c6:	4b06      	ldr	r3, [pc, #24]	@ (80105e0 <__NVIC_SystemReset+0x24>)
 80105c8:	68db      	ldr	r3, [r3, #12]
 80105ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80105ce:	4904      	ldr	r1, [pc, #16]	@ (80105e0 <__NVIC_SystemReset+0x24>)
 80105d0:	4b04      	ldr	r3, [pc, #16]	@ (80105e4 <__NVIC_SystemReset+0x28>)
 80105d2:	4313      	orrs	r3, r2
 80105d4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80105d6:	f3bf 8f4f 	dsb	sy
}
 80105da:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80105dc:	bf00      	nop
 80105de:	e7fd      	b.n	80105dc <__NVIC_SystemReset+0x20>
 80105e0:	e000ed00 	.word	0xe000ed00
 80105e4:	05fa0004 	.word	0x05fa0004

080105e8 <__io_putchar>:

static void startRx(void);

/* Redirect printf -> USART2 */
int __io_putchar(int ch)
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	b082      	sub	sp, #8
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 100);
 80105f0:	1d39      	adds	r1, r7, #4
 80105f2:	2364      	movs	r3, #100	@ 0x64
 80105f4:	2201      	movs	r2, #1
 80105f6:	4804      	ldr	r0, [pc, #16]	@ (8010608 <__io_putchar+0x20>)
 80105f8:	f001 fb72 	bl	8011ce0 <HAL_UART_Transmit>
  return ch;
 80105fc:	687b      	ldr	r3, [r7, #4]
}
 80105fe:	4618      	mov	r0, r3
 8010600:	3708      	adds	r7, #8
 8010602:	46bd      	mov	sp, r7
 8010604:	bd80      	pop	{r7, pc}
 8010606:	bf00      	nop
 8010608:	20000084 	.word	0x20000084

0801060c <startRx>:

static void startRx(void)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 8010610:	2201      	movs	r2, #1
 8010612:	4903      	ldr	r1, [pc, #12]	@ (8010620 <startRx+0x14>)
 8010614:	4803      	ldr	r0, [pc, #12]	@ (8010624 <startRx+0x18>)
 8010616:	f001 fbee 	bl	8011df6 <HAL_UART_Receive_IT>
}
 801061a:	bf00      	nop
 801061c:	bd80      	pop	{r7, pc}
 801061e:	bf00      	nop
 8010620:	200000cc 	.word	0x200000cc
 8010624:	20000084 	.word	0x20000084

08010628 <HAL_UART_RxCpltCallback>:

/* Called by HAL_UART_IRQHandler() when 1 byte received */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b084      	sub	sp, #16
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART2) return;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	4a32      	ldr	r2, [pc, #200]	@ (8010700 <HAL_UART_RxCpltCallback+0xd8>)
 8010636:	4293      	cmp	r3, r2
 8010638:	d15e      	bne.n	80106f8 <HAL_UART_RxCpltCallback+0xd0>

  char c = (char)rxByte;
 801063a:	4b32      	ldr	r3, [pc, #200]	@ (8010704 <HAL_UART_RxCpltCallback+0xdc>)
 801063c:	781b      	ldrb	r3, [r3, #0]
 801063e:	73fb      	strb	r3, [r7, #15]

  if (c == '\n' || c == '\r')
 8010640:	7bfb      	ldrb	r3, [r7, #15]
 8010642:	2b0a      	cmp	r3, #10
 8010644:	d002      	beq.n	801064c <HAL_UART_RxCpltCallback+0x24>
 8010646:	7bfb      	ldrb	r3, [r7, #15]
 8010648:	2b0d      	cmp	r3, #13
 801064a:	d13d      	bne.n	80106c8 <HAL_UART_RxCpltCallback+0xa0>
  {
    if (rxIdx > 0)
 801064c:	4b2e      	ldr	r3, [pc, #184]	@ (8010708 <HAL_UART_RxCpltCallback+0xe0>)
 801064e:	881b      	ldrh	r3, [r3, #0]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d04e      	beq.n	80106f2 <HAL_UART_RxCpltCallback+0xca>
    {
      rxLine[rxIdx] = 0;
 8010654:	4b2c      	ldr	r3, [pc, #176]	@ (8010708 <HAL_UART_RxCpltCallback+0xe0>)
 8010656:	881b      	ldrh	r3, [r3, #0]
 8010658:	461a      	mov	r2, r3
 801065a:	4b2c      	ldr	r3, [pc, #176]	@ (801070c <HAL_UART_RxCpltCallback+0xe4>)
 801065c:	2100      	movs	r1, #0
 801065e:	5499      	strb	r1, [r3, r2]

      printf("RX: %s\r\n", rxLine);
 8010660:	492a      	ldr	r1, [pc, #168]	@ (801070c <HAL_UART_RxCpltCallback+0xe4>)
 8010662:	482b      	ldr	r0, [pc, #172]	@ (8010710 <HAL_UART_RxCpltCallback+0xe8>)
 8010664:	f002 fc1a 	bl	8012e9c <iprintf>

      if (strcmp(rxLine, "PING") == 0)
 8010668:	492a      	ldr	r1, [pc, #168]	@ (8010714 <HAL_UART_RxCpltCallback+0xec>)
 801066a:	4828      	ldr	r0, [pc, #160]	@ (801070c <HAL_UART_RxCpltCallback+0xe4>)
 801066c:	f7ff fdb0 	bl	80101d0 <strcmp>
 8010670:	4603      	mov	r3, r0
 8010672:	2b00      	cmp	r3, #0
 8010674:	d103      	bne.n	801067e <HAL_UART_RxCpltCallback+0x56>
      {
        printf("PONG\r\n");
 8010676:	4828      	ldr	r0, [pc, #160]	@ (8010718 <HAL_UART_RxCpltCallback+0xf0>)
 8010678:	f002 fc78 	bl	8012f6c <puts>
 801067c:	e020      	b.n	80106c0 <HAL_UART_RxCpltCallback+0x98>
      }
      else if (strcmp(rxLine, "HELLO") == 0)
 801067e:	4927      	ldr	r1, [pc, #156]	@ (801071c <HAL_UART_RxCpltCallback+0xf4>)
 8010680:	4822      	ldr	r0, [pc, #136]	@ (801070c <HAL_UART_RxCpltCallback+0xe4>)
 8010682:	f7ff fda5 	bl	80101d0 <strcmp>
 8010686:	4603      	mov	r3, r0
 8010688:	2b00      	cmp	r3, #0
 801068a:	d103      	bne.n	8010694 <HAL_UART_RxCpltCallback+0x6c>
      {
        printf("HI FROM STM32\r\n");
 801068c:	4824      	ldr	r0, [pc, #144]	@ (8010720 <HAL_UART_RxCpltCallback+0xf8>)
 801068e:	f002 fc6d 	bl	8012f6c <puts>
 8010692:	e015      	b.n	80106c0 <HAL_UART_RxCpltCallback+0x98>
      }
      else if (strcmp(rxLine, "ENTER_BL") == 0)
 8010694:	4923      	ldr	r1, [pc, #140]	@ (8010724 <HAL_UART_RxCpltCallback+0xfc>)
 8010696:	481d      	ldr	r0, [pc, #116]	@ (801070c <HAL_UART_RxCpltCallback+0xe4>)
 8010698:	f7ff fd9a 	bl	80101d0 <strcmp>
 801069c:	4603      	mov	r3, r0
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d10a      	bne.n	80106b8 <HAL_UART_RxCpltCallback+0x90>
      {
        printf("OK: ENTER_BL\r\n");
 80106a2:	4821      	ldr	r0, [pc, #132]	@ (8010728 <HAL_UART_RxCpltCallback+0x100>)
 80106a4:	f002 fc62 	bl	8012f6c <puts>

        boot_magic = BOOT_MAGIC;
 80106a8:	4b20      	ldr	r3, [pc, #128]	@ (801072c <HAL_UART_RxCpltCallback+0x104>)
 80106aa:	4a21      	ldr	r2, [pc, #132]	@ (8010730 <HAL_UART_RxCpltCallback+0x108>)
 80106ac:	601a      	str	r2, [r3, #0]
        HAL_Delay(10);
 80106ae:	200a      	movs	r0, #10
 80106b0:	f000 fb0a 	bl	8010cc8 <HAL_Delay>
        NVIC_SystemReset();   // reset -> bootloader will see boot_magic
 80106b4:	f7ff ff82 	bl	80105bc <__NVIC_SystemReset>
      }
      else
      {
        printf("UNKNOWN: %s\r\n", rxLine);
 80106b8:	4914      	ldr	r1, [pc, #80]	@ (801070c <HAL_UART_RxCpltCallback+0xe4>)
 80106ba:	481e      	ldr	r0, [pc, #120]	@ (8010734 <HAL_UART_RxCpltCallback+0x10c>)
 80106bc:	f002 fbee 	bl	8012e9c <iprintf>
      }

      rxIdx = 0;
 80106c0:	4b11      	ldr	r3, [pc, #68]	@ (8010708 <HAL_UART_RxCpltCallback+0xe0>)
 80106c2:	2200      	movs	r2, #0
 80106c4:	801a      	strh	r2, [r3, #0]
    if (rxIdx > 0)
 80106c6:	e014      	b.n	80106f2 <HAL_UART_RxCpltCallback+0xca>
    }
  }
  else
  {
    if (rxIdx < (sizeof(rxLine) - 1)) rxLine[rxIdx++] = c;
 80106c8:	4b0f      	ldr	r3, [pc, #60]	@ (8010708 <HAL_UART_RxCpltCallback+0xe0>)
 80106ca:	881b      	ldrh	r3, [r3, #0]
 80106cc:	2b7e      	cmp	r3, #126	@ 0x7e
 80106ce:	d80a      	bhi.n	80106e6 <HAL_UART_RxCpltCallback+0xbe>
 80106d0:	4b0d      	ldr	r3, [pc, #52]	@ (8010708 <HAL_UART_RxCpltCallback+0xe0>)
 80106d2:	881b      	ldrh	r3, [r3, #0]
 80106d4:	1c5a      	adds	r2, r3, #1
 80106d6:	b291      	uxth	r1, r2
 80106d8:	4a0b      	ldr	r2, [pc, #44]	@ (8010708 <HAL_UART_RxCpltCallback+0xe0>)
 80106da:	8011      	strh	r1, [r2, #0]
 80106dc:	4619      	mov	r1, r3
 80106de:	4a0b      	ldr	r2, [pc, #44]	@ (801070c <HAL_UART_RxCpltCallback+0xe4>)
 80106e0:	7bfb      	ldrb	r3, [r7, #15]
 80106e2:	5453      	strb	r3, [r2, r1]
 80106e4:	e005      	b.n	80106f2 <HAL_UART_RxCpltCallback+0xca>
    else
    {
      rxIdx = 0;
 80106e6:	4b08      	ldr	r3, [pc, #32]	@ (8010708 <HAL_UART_RxCpltCallback+0xe0>)
 80106e8:	2200      	movs	r2, #0
 80106ea:	801a      	strh	r2, [r3, #0]
      printf("ERR: cmd too long\r\n");
 80106ec:	4812      	ldr	r0, [pc, #72]	@ (8010738 <HAL_UART_RxCpltCallback+0x110>)
 80106ee:	f002 fc3d 	bl	8012f6c <puts>
    }
  }

  startRx();
 80106f2:	f7ff ff8b 	bl	801060c <startRx>
 80106f6:	e000      	b.n	80106fa <HAL_UART_RxCpltCallback+0xd2>
  if (huart->Instance != USART2) return;
 80106f8:	bf00      	nop
}
 80106fa:	3710      	adds	r7, #16
 80106fc:	46bd      	mov	sp, r7
 80106fe:	bd80      	pop	{r7, pc}
 8010700:	40004400 	.word	0x40004400
 8010704:	200000cc 	.word	0x200000cc
 8010708:	20000150 	.word	0x20000150
 801070c:	200000d0 	.word	0x200000d0
 8010710:	08013c48 	.word	0x08013c48
 8010714:	08013c54 	.word	0x08013c54
 8010718:	08013c5c 	.word	0x08013c5c
 801071c:	08013c64 	.word	0x08013c64
 8010720:	08013c6c 	.word	0x08013c6c
 8010724:	08013c7c 	.word	0x08013c7c
 8010728:	08013c88 	.word	0x08013c88
 801072c:	200002a8 	.word	0x200002a8
 8010730:	b00710ad 	.word	0xb00710ad
 8010734:	08013c98 	.word	0x08013c98
 8010738:	08013ca8 	.word	0x08013ca8

0801073c <main>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);

int main(void)
{
 801073c:	b580      	push	{r7, lr}
 801073e:	af00      	add	r7, sp, #0
  HAL_Init();
 8010740:	f000 fa50 	bl	8010be4 <HAL_Init>
  SystemClock_Config();
 8010744:	f000 f810 	bl	8010768 <SystemClock_Config>

  MX_GPIO_Init();
 8010748:	f000 f896 	bl	8010878 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 801074c:	f000 f86a 	bl	8010824 <MX_USART2_UART_Init>

  printf("BOOT: APP ready @0x08010000\r\n");
 8010750:	4804      	ldr	r0, [pc, #16]	@ (8010764 <main+0x28>)
 8010752:	f002 fc0b 	bl	8012f6c <puts>
  startRx();
 8010756:	f7ff ff59 	bl	801060c <startRx>

  while (1)
  {
    HAL_Delay(1000);
 801075a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801075e:	f000 fab3 	bl	8010cc8 <HAL_Delay>
 8010762:	e7fa      	b.n	801075a <main+0x1e>
 8010764:	08013cbc 	.word	0x08013cbc

08010768 <SystemClock_Config>:
  }
}

/* ===== SystemClock_Config: boleh pakai hasil CubeMX kamu ===== */
void SystemClock_Config(void)
{
 8010768:	b580      	push	{r7, lr}
 801076a:	b094      	sub	sp, #80	@ 0x50
 801076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 801076e:	f107 0320 	add.w	r3, r7, #32
 8010772:	2230      	movs	r2, #48	@ 0x30
 8010774:	2100      	movs	r1, #0
 8010776:	4618      	mov	r0, r3
 8010778:	f002 fcd8 	bl	801312c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 801077c:	f107 030c 	add.w	r3, r7, #12
 8010780:	2200      	movs	r2, #0
 8010782:	601a      	str	r2, [r3, #0]
 8010784:	605a      	str	r2, [r3, #4]
 8010786:	609a      	str	r2, [r3, #8]
 8010788:	60da      	str	r2, [r3, #12]
 801078a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 801078c:	2300      	movs	r3, #0
 801078e:	60bb      	str	r3, [r7, #8]
 8010790:	4b22      	ldr	r3, [pc, #136]	@ (801081c <SystemClock_Config+0xb4>)
 8010792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010794:	4a21      	ldr	r2, [pc, #132]	@ (801081c <SystemClock_Config+0xb4>)
 8010796:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801079a:	6413      	str	r3, [r2, #64]	@ 0x40
 801079c:	4b1f      	ldr	r3, [pc, #124]	@ (801081c <SystemClock_Config+0xb4>)
 801079e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80107a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80107a4:	60bb      	str	r3, [r7, #8]
 80107a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80107a8:	2300      	movs	r3, #0
 80107aa:	607b      	str	r3, [r7, #4]
 80107ac:	4b1c      	ldr	r3, [pc, #112]	@ (8010820 <SystemClock_Config+0xb8>)
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	4a1b      	ldr	r2, [pc, #108]	@ (8010820 <SystemClock_Config+0xb8>)
 80107b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80107b6:	6013      	str	r3, [r2, #0]
 80107b8:	4b19      	ldr	r3, [pc, #100]	@ (8010820 <SystemClock_Config+0xb8>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80107c0:	607b      	str	r3, [r7, #4]
 80107c2:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80107c4:	2302      	movs	r3, #2
 80107c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80107c8:	2301      	movs	r3, #1
 80107ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80107cc:	2310      	movs	r3, #16
 80107ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80107d0:	2300      	movs	r3, #0
 80107d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 80107d4:	f107 0320 	add.w	r3, r7, #32
 80107d8:	4618      	mov	r0, r3
 80107da:	f000 fdd9 	bl	8011390 <HAL_RCC_OscConfig>
 80107de:	4603      	mov	r3, r0
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d001      	beq.n	80107e8 <SystemClock_Config+0x80>
 80107e4:	f000 f862 	bl	80108ac <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80107e8:	230f      	movs	r3, #15
 80107ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80107ec:	2300      	movs	r3, #0
 80107ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80107f0:	2300      	movs	r3, #0
 80107f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80107f4:	2300      	movs	r3, #0
 80107f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80107f8:	2300      	movs	r3, #0
 80107fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) Error_Handler();
 80107fc:	f107 030c 	add.w	r3, r7, #12
 8010800:	2100      	movs	r1, #0
 8010802:	4618      	mov	r0, r3
 8010804:	f001 f83c 	bl	8011880 <HAL_RCC_ClockConfig>
 8010808:	4603      	mov	r3, r0
 801080a:	2b00      	cmp	r3, #0
 801080c:	d001      	beq.n	8010812 <SystemClock_Config+0xaa>
 801080e:	f000 f84d 	bl	80108ac <Error_Handler>
}
 8010812:	bf00      	nop
 8010814:	3750      	adds	r7, #80	@ 0x50
 8010816:	46bd      	mov	sp, r7
 8010818:	bd80      	pop	{r7, pc}
 801081a:	bf00      	nop
 801081c:	40023800 	.word	0x40023800
 8010820:	40007000 	.word	0x40007000

08010824 <MX_USART2_UART_Init>:

/* USART2 init 115200 8N1 */
static void MX_USART2_UART_Init(void)
{
 8010824:	b580      	push	{r7, lr}
 8010826:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8010828:	4b11      	ldr	r3, [pc, #68]	@ (8010870 <MX_USART2_UART_Init+0x4c>)
 801082a:	4a12      	ldr	r2, [pc, #72]	@ (8010874 <MX_USART2_UART_Init+0x50>)
 801082c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 801082e:	4b10      	ldr	r3, [pc, #64]	@ (8010870 <MX_USART2_UART_Init+0x4c>)
 8010830:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8010834:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8010836:	4b0e      	ldr	r3, [pc, #56]	@ (8010870 <MX_USART2_UART_Init+0x4c>)
 8010838:	2200      	movs	r2, #0
 801083a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 801083c:	4b0c      	ldr	r3, [pc, #48]	@ (8010870 <MX_USART2_UART_Init+0x4c>)
 801083e:	2200      	movs	r2, #0
 8010840:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8010842:	4b0b      	ldr	r3, [pc, #44]	@ (8010870 <MX_USART2_UART_Init+0x4c>)
 8010844:	2200      	movs	r2, #0
 8010846:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8010848:	4b09      	ldr	r3, [pc, #36]	@ (8010870 <MX_USART2_UART_Init+0x4c>)
 801084a:	220c      	movs	r2, #12
 801084c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801084e:	4b08      	ldr	r3, [pc, #32]	@ (8010870 <MX_USART2_UART_Init+0x4c>)
 8010850:	2200      	movs	r2, #0
 8010852:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8010854:	4b06      	ldr	r3, [pc, #24]	@ (8010870 <MX_USART2_UART_Init+0x4c>)
 8010856:	2200      	movs	r2, #0
 8010858:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 801085a:	4805      	ldr	r0, [pc, #20]	@ (8010870 <MX_USART2_UART_Init+0x4c>)
 801085c:	f001 f9f0 	bl	8011c40 <HAL_UART_Init>
 8010860:	4603      	mov	r3, r0
 8010862:	2b00      	cmp	r3, #0
 8010864:	d001      	beq.n	801086a <MX_USART2_UART_Init+0x46>
 8010866:	f000 f821 	bl	80108ac <Error_Handler>
}
 801086a:	bf00      	nop
 801086c:	bd80      	pop	{r7, pc}
 801086e:	bf00      	nop
 8010870:	20000084 	.word	0x20000084
 8010874:	40004400 	.word	0x40004400

08010878 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8010878:	b480      	push	{r7}
 801087a:	b083      	sub	sp, #12
 801087c:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 801087e:	2300      	movs	r3, #0
 8010880:	607b      	str	r3, [r7, #4]
 8010882:	4b09      	ldr	r3, [pc, #36]	@ (80108a8 <MX_GPIO_Init+0x30>)
 8010884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010886:	4a08      	ldr	r2, [pc, #32]	@ (80108a8 <MX_GPIO_Init+0x30>)
 8010888:	f043 0301 	orr.w	r3, r3, #1
 801088c:	6313      	str	r3, [r2, #48]	@ 0x30
 801088e:	4b06      	ldr	r3, [pc, #24]	@ (80108a8 <MX_GPIO_Init+0x30>)
 8010890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010892:	f003 0301 	and.w	r3, r3, #1
 8010896:	607b      	str	r3, [r7, #4]
 8010898:	687b      	ldr	r3, [r7, #4]
}
 801089a:	bf00      	nop
 801089c:	370c      	adds	r7, #12
 801089e:	46bd      	mov	sp, r7
 80108a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a4:	4770      	bx	lr
 80108a6:	bf00      	nop
 80108a8:	40023800 	.word	0x40023800

080108ac <Error_Handler>:

void Error_Handler(void)
{
 80108ac:	b480      	push	{r7}
 80108ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80108b0:	b672      	cpsid	i
}
 80108b2:	bf00      	nop
  __disable_irq();
  while (1) {}
 80108b4:	bf00      	nop
 80108b6:	e7fd      	b.n	80108b4 <Error_Handler+0x8>

080108b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80108b8:	b480      	push	{r7}
 80108ba:	b083      	sub	sp, #12
 80108bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80108be:	2300      	movs	r3, #0
 80108c0:	607b      	str	r3, [r7, #4]
 80108c2:	4b10      	ldr	r3, [pc, #64]	@ (8010904 <HAL_MspInit+0x4c>)
 80108c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80108c6:	4a0f      	ldr	r2, [pc, #60]	@ (8010904 <HAL_MspInit+0x4c>)
 80108c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80108cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80108ce:	4b0d      	ldr	r3, [pc, #52]	@ (8010904 <HAL_MspInit+0x4c>)
 80108d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80108d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80108d6:	607b      	str	r3, [r7, #4]
 80108d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80108da:	2300      	movs	r3, #0
 80108dc:	603b      	str	r3, [r7, #0]
 80108de:	4b09      	ldr	r3, [pc, #36]	@ (8010904 <HAL_MspInit+0x4c>)
 80108e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108e2:	4a08      	ldr	r2, [pc, #32]	@ (8010904 <HAL_MspInit+0x4c>)
 80108e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80108e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80108ea:	4b06      	ldr	r3, [pc, #24]	@ (8010904 <HAL_MspInit+0x4c>)
 80108ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80108f2:	603b      	str	r3, [r7, #0]
 80108f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80108f6:	bf00      	nop
 80108f8:	370c      	adds	r7, #12
 80108fa:	46bd      	mov	sp, r7
 80108fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010900:	4770      	bx	lr
 8010902:	bf00      	nop
 8010904:	40023800 	.word	0x40023800

08010908 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b08a      	sub	sp, #40	@ 0x28
 801090c:	af00      	add	r7, sp, #0
 801090e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010910:	f107 0314 	add.w	r3, r7, #20
 8010914:	2200      	movs	r2, #0
 8010916:	601a      	str	r2, [r3, #0]
 8010918:	605a      	str	r2, [r3, #4]
 801091a:	609a      	str	r2, [r3, #8]
 801091c:	60da      	str	r2, [r3, #12]
 801091e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	4a1d      	ldr	r2, [pc, #116]	@ (801099c <HAL_UART_MspInit+0x94>)
 8010926:	4293      	cmp	r3, r2
 8010928:	d133      	bne.n	8010992 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 801092a:	2300      	movs	r3, #0
 801092c:	613b      	str	r3, [r7, #16]
 801092e:	4b1c      	ldr	r3, [pc, #112]	@ (80109a0 <HAL_UART_MspInit+0x98>)
 8010930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010932:	4a1b      	ldr	r2, [pc, #108]	@ (80109a0 <HAL_UART_MspInit+0x98>)
 8010934:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010938:	6413      	str	r3, [r2, #64]	@ 0x40
 801093a:	4b19      	ldr	r3, [pc, #100]	@ (80109a0 <HAL_UART_MspInit+0x98>)
 801093c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801093e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010942:	613b      	str	r3, [r7, #16]
 8010944:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010946:	2300      	movs	r3, #0
 8010948:	60fb      	str	r3, [r7, #12]
 801094a:	4b15      	ldr	r3, [pc, #84]	@ (80109a0 <HAL_UART_MspInit+0x98>)
 801094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801094e:	4a14      	ldr	r2, [pc, #80]	@ (80109a0 <HAL_UART_MspInit+0x98>)
 8010950:	f043 0301 	orr.w	r3, r3, #1
 8010954:	6313      	str	r3, [r2, #48]	@ 0x30
 8010956:	4b12      	ldr	r3, [pc, #72]	@ (80109a0 <HAL_UART_MspInit+0x98>)
 8010958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801095a:	f003 0301 	and.w	r3, r3, #1
 801095e:	60fb      	str	r3, [r7, #12]
 8010960:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8010962:	230c      	movs	r3, #12
 8010964:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010966:	2302      	movs	r3, #2
 8010968:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801096a:	2300      	movs	r3, #0
 801096c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801096e:	2303      	movs	r3, #3
 8010970:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8010972:	2307      	movs	r3, #7
 8010974:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010976:	f107 0314 	add.w	r3, r7, #20
 801097a:	4619      	mov	r1, r3
 801097c:	4809      	ldr	r0, [pc, #36]	@ (80109a4 <HAL_UART_MspInit+0x9c>)
 801097e:	f000 fb6b 	bl	8011058 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8010982:	2200      	movs	r2, #0
 8010984:	2100      	movs	r1, #0
 8010986:	2026      	movs	r0, #38	@ 0x26
 8010988:	f000 fa9d 	bl	8010ec6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 801098c:	2026      	movs	r0, #38	@ 0x26
 801098e:	f000 fab6 	bl	8010efe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8010992:	bf00      	nop
 8010994:	3728      	adds	r7, #40	@ 0x28
 8010996:	46bd      	mov	sp, r7
 8010998:	bd80      	pop	{r7, pc}
 801099a:	bf00      	nop
 801099c:	40004400 	.word	0x40004400
 80109a0:	40023800 	.word	0x40023800
 80109a4:	40020000 	.word	0x40020000

080109a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80109a8:	b480      	push	{r7}
 80109aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80109ac:	bf00      	nop
 80109ae:	e7fd      	b.n	80109ac <NMI_Handler+0x4>

080109b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80109b0:	b480      	push	{r7}
 80109b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80109b4:	bf00      	nop
 80109b6:	e7fd      	b.n	80109b4 <HardFault_Handler+0x4>

080109b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80109b8:	b480      	push	{r7}
 80109ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80109bc:	bf00      	nop
 80109be:	e7fd      	b.n	80109bc <MemManage_Handler+0x4>

080109c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80109c0:	b480      	push	{r7}
 80109c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80109c4:	bf00      	nop
 80109c6:	e7fd      	b.n	80109c4 <BusFault_Handler+0x4>

080109c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80109c8:	b480      	push	{r7}
 80109ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80109cc:	bf00      	nop
 80109ce:	e7fd      	b.n	80109cc <UsageFault_Handler+0x4>

080109d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80109d0:	b480      	push	{r7}
 80109d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80109d4:	bf00      	nop
 80109d6:	46bd      	mov	sp, r7
 80109d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109dc:	4770      	bx	lr

080109de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80109de:	b480      	push	{r7}
 80109e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80109e2:	bf00      	nop
 80109e4:	46bd      	mov	sp, r7
 80109e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ea:	4770      	bx	lr

080109ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80109ec:	b480      	push	{r7}
 80109ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80109f0:	bf00      	nop
 80109f2:	46bd      	mov	sp, r7
 80109f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f8:	4770      	bx	lr

080109fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80109fa:	b580      	push	{r7, lr}
 80109fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80109fe:	f000 f943 	bl	8010c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8010a02:	bf00      	nop
 8010a04:	bd80      	pop	{r7, pc}
	...

08010a08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8010a08:	b580      	push	{r7, lr}
 8010a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8010a0c:	4802      	ldr	r0, [pc, #8]	@ (8010a18 <USART2_IRQHandler+0x10>)
 8010a0e:	f001 fa17 	bl	8011e40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8010a12:	bf00      	nop
 8010a14:	bd80      	pop	{r7, pc}
 8010a16:	bf00      	nop
 8010a18:	20000084 	.word	0x20000084

08010a1c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8010a1c:	b580      	push	{r7, lr}
 8010a1e:	b086      	sub	sp, #24
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	60f8      	str	r0, [r7, #12]
 8010a24:	60b9      	str	r1, [r7, #8]
 8010a26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010a28:	2300      	movs	r3, #0
 8010a2a:	617b      	str	r3, [r7, #20]
 8010a2c:	e00a      	b.n	8010a44 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8010a2e:	f3af 8000 	nop.w
 8010a32:	4601      	mov	r1, r0
 8010a34:	68bb      	ldr	r3, [r7, #8]
 8010a36:	1c5a      	adds	r2, r3, #1
 8010a38:	60ba      	str	r2, [r7, #8]
 8010a3a:	b2ca      	uxtb	r2, r1
 8010a3c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010a3e:	697b      	ldr	r3, [r7, #20]
 8010a40:	3301      	adds	r3, #1
 8010a42:	617b      	str	r3, [r7, #20]
 8010a44:	697a      	ldr	r2, [r7, #20]
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	429a      	cmp	r2, r3
 8010a4a:	dbf0      	blt.n	8010a2e <_read+0x12>
  }

  return len;
 8010a4c:	687b      	ldr	r3, [r7, #4]
}
 8010a4e:	4618      	mov	r0, r3
 8010a50:	3718      	adds	r7, #24
 8010a52:	46bd      	mov	sp, r7
 8010a54:	bd80      	pop	{r7, pc}

08010a56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8010a56:	b580      	push	{r7, lr}
 8010a58:	b086      	sub	sp, #24
 8010a5a:	af00      	add	r7, sp, #0
 8010a5c:	60f8      	str	r0, [r7, #12]
 8010a5e:	60b9      	str	r1, [r7, #8]
 8010a60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010a62:	2300      	movs	r3, #0
 8010a64:	617b      	str	r3, [r7, #20]
 8010a66:	e009      	b.n	8010a7c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8010a68:	68bb      	ldr	r3, [r7, #8]
 8010a6a:	1c5a      	adds	r2, r3, #1
 8010a6c:	60ba      	str	r2, [r7, #8]
 8010a6e:	781b      	ldrb	r3, [r3, #0]
 8010a70:	4618      	mov	r0, r3
 8010a72:	f7ff fdb9 	bl	80105e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010a76:	697b      	ldr	r3, [r7, #20]
 8010a78:	3301      	adds	r3, #1
 8010a7a:	617b      	str	r3, [r7, #20]
 8010a7c:	697a      	ldr	r2, [r7, #20]
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	429a      	cmp	r2, r3
 8010a82:	dbf1      	blt.n	8010a68 <_write+0x12>
  }
  return len;
 8010a84:	687b      	ldr	r3, [r7, #4]
}
 8010a86:	4618      	mov	r0, r3
 8010a88:	3718      	adds	r7, #24
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	bd80      	pop	{r7, pc}

08010a8e <_close>:

int _close(int file)
{
 8010a8e:	b480      	push	{r7}
 8010a90:	b083      	sub	sp, #12
 8010a92:	af00      	add	r7, sp, #0
 8010a94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8010a96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	370c      	adds	r7, #12
 8010a9e:	46bd      	mov	sp, r7
 8010aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa4:	4770      	bx	lr

08010aa6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8010aa6:	b480      	push	{r7}
 8010aa8:	b083      	sub	sp, #12
 8010aaa:	af00      	add	r7, sp, #0
 8010aac:	6078      	str	r0, [r7, #4]
 8010aae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8010ab0:	683b      	ldr	r3, [r7, #0]
 8010ab2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8010ab6:	605a      	str	r2, [r3, #4]
  return 0;
 8010ab8:	2300      	movs	r3, #0
}
 8010aba:	4618      	mov	r0, r3
 8010abc:	370c      	adds	r7, #12
 8010abe:	46bd      	mov	sp, r7
 8010ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac4:	4770      	bx	lr

08010ac6 <_isatty>:

int _isatty(int file)
{
 8010ac6:	b480      	push	{r7}
 8010ac8:	b083      	sub	sp, #12
 8010aca:	af00      	add	r7, sp, #0
 8010acc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8010ace:	2301      	movs	r3, #1
}
 8010ad0:	4618      	mov	r0, r3
 8010ad2:	370c      	adds	r7, #12
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ada:	4770      	bx	lr

08010adc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8010adc:	b480      	push	{r7}
 8010ade:	b085      	sub	sp, #20
 8010ae0:	af00      	add	r7, sp, #0
 8010ae2:	60f8      	str	r0, [r7, #12]
 8010ae4:	60b9      	str	r1, [r7, #8]
 8010ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8010ae8:	2300      	movs	r3, #0
}
 8010aea:	4618      	mov	r0, r3
 8010aec:	3714      	adds	r7, #20
 8010aee:	46bd      	mov	sp, r7
 8010af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af4:	4770      	bx	lr
	...

08010af8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b086      	sub	sp, #24
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8010b00:	4a14      	ldr	r2, [pc, #80]	@ (8010b54 <_sbrk+0x5c>)
 8010b02:	4b15      	ldr	r3, [pc, #84]	@ (8010b58 <_sbrk+0x60>)
 8010b04:	1ad3      	subs	r3, r2, r3
 8010b06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8010b08:	697b      	ldr	r3, [r7, #20]
 8010b0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8010b0c:	4b13      	ldr	r3, [pc, #76]	@ (8010b5c <_sbrk+0x64>)
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d102      	bne.n	8010b1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8010b14:	4b11      	ldr	r3, [pc, #68]	@ (8010b5c <_sbrk+0x64>)
 8010b16:	4a12      	ldr	r2, [pc, #72]	@ (8010b60 <_sbrk+0x68>)
 8010b18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8010b1a:	4b10      	ldr	r3, [pc, #64]	@ (8010b5c <_sbrk+0x64>)
 8010b1c:	681a      	ldr	r2, [r3, #0]
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	4413      	add	r3, r2
 8010b22:	693a      	ldr	r2, [r7, #16]
 8010b24:	429a      	cmp	r2, r3
 8010b26:	d207      	bcs.n	8010b38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8010b28:	f002 fb4e 	bl	80131c8 <__errno>
 8010b2c:	4603      	mov	r3, r0
 8010b2e:	220c      	movs	r2, #12
 8010b30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8010b32:	f04f 33ff 	mov.w	r3, #4294967295
 8010b36:	e009      	b.n	8010b4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8010b38:	4b08      	ldr	r3, [pc, #32]	@ (8010b5c <_sbrk+0x64>)
 8010b3a:	681b      	ldr	r3, [r3, #0]
 8010b3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8010b3e:	4b07      	ldr	r3, [pc, #28]	@ (8010b5c <_sbrk+0x64>)
 8010b40:	681a      	ldr	r2, [r3, #0]
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	4413      	add	r3, r2
 8010b46:	4a05      	ldr	r2, [pc, #20]	@ (8010b5c <_sbrk+0x64>)
 8010b48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8010b4a:	68fb      	ldr	r3, [r7, #12]
}
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3718      	adds	r7, #24
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}
 8010b54:	20020000 	.word	0x20020000
 8010b58:	00000400 	.word	0x00000400
 8010b5c:	20000154 	.word	0x20000154
 8010b60:	200002b0 	.word	0x200002b0

08010b64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8010b64:	b480      	push	{r7}
 8010b66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8010b68:	4b07      	ldr	r3, [pc, #28]	@ (8010b88 <SystemInit+0x24>)
 8010b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010b6e:	4a06      	ldr	r2, [pc, #24]	@ (8010b88 <SystemInit+0x24>)
 8010b70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010b74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET;
 8010b78:	4b03      	ldr	r3, [pc, #12]	@ (8010b88 <SystemInit+0x24>)
 8010b7a:	4a04      	ldr	r2, [pc, #16]	@ (8010b8c <SystemInit+0x28>)
 8010b7c:	609a      	str	r2, [r3, #8]
}
 8010b7e:	bf00      	nop
 8010b80:	46bd      	mov	sp, r7
 8010b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b86:	4770      	bx	lr
 8010b88:	e000ed00 	.word	0xe000ed00
 8010b8c:	08010000 	.word	0x08010000

08010b90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8010b90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8010bc8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8010b94:	f7ff ffe6 	bl	8010b64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8010b98:	480c      	ldr	r0, [pc, #48]	@ (8010bcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8010b9a:	490d      	ldr	r1, [pc, #52]	@ (8010bd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8010b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8010bd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8010b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8010ba0:	e002      	b.n	8010ba8 <LoopCopyDataInit>

08010ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8010ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8010ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8010ba6:	3304      	adds	r3, #4

08010ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8010ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8010baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8010bac:	d3f9      	bcc.n	8010ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8010bae:	4a0a      	ldr	r2, [pc, #40]	@ (8010bd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8010bb0:	4c0a      	ldr	r4, [pc, #40]	@ (8010bdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8010bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8010bb4:	e001      	b.n	8010bba <LoopFillZerobss>

08010bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8010bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8010bb8:	3204      	adds	r2, #4

08010bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8010bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8010bbc:	d3fb      	bcc.n	8010bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8010bbe:	f002 fb09 	bl	80131d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010bc2:	f7ff fdbb 	bl	801073c <main>
  bx  lr    
 8010bc6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8010bc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8010bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8010bd0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8010bd4:	08013d38 	.word	0x08013d38
  ldr r2, =_sbss
 8010bd8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8010bdc:	200002a8 	.word	0x200002a8

08010be0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010be0:	e7fe      	b.n	8010be0 <ADC_IRQHandler>
	...

08010be4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010be4:	b580      	push	{r7, lr}
 8010be6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010be8:	4b0e      	ldr	r3, [pc, #56]	@ (8010c24 <HAL_Init+0x40>)
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	4a0d      	ldr	r2, [pc, #52]	@ (8010c24 <HAL_Init+0x40>)
 8010bee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010bf2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8010bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8010c24 <HAL_Init+0x40>)
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8010c24 <HAL_Init+0x40>)
 8010bfa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010bfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010c00:	4b08      	ldr	r3, [pc, #32]	@ (8010c24 <HAL_Init+0x40>)
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	4a07      	ldr	r2, [pc, #28]	@ (8010c24 <HAL_Init+0x40>)
 8010c06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010c0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010c0c:	2003      	movs	r0, #3
 8010c0e:	f000 f94f 	bl	8010eb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8010c12:	200f      	movs	r0, #15
 8010c14:	f000 f808 	bl	8010c28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8010c18:	f7ff fe4e 	bl	80108b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8010c1c:	2300      	movs	r3, #0
}
 8010c1e:	4618      	mov	r0, r3
 8010c20:	bd80      	pop	{r7, pc}
 8010c22:	bf00      	nop
 8010c24:	40023c00 	.word	0x40023c00

08010c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	b082      	sub	sp, #8
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8010c30:	4b12      	ldr	r3, [pc, #72]	@ (8010c7c <HAL_InitTick+0x54>)
 8010c32:	681a      	ldr	r2, [r3, #0]
 8010c34:	4b12      	ldr	r3, [pc, #72]	@ (8010c80 <HAL_InitTick+0x58>)
 8010c36:	781b      	ldrb	r3, [r3, #0]
 8010c38:	4619      	mov	r1, r3
 8010c3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010c3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8010c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c46:	4618      	mov	r0, r3
 8010c48:	f000 f967 	bl	8010f1a <HAL_SYSTICK_Config>
 8010c4c:	4603      	mov	r3, r0
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d001      	beq.n	8010c56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8010c52:	2301      	movs	r3, #1
 8010c54:	e00e      	b.n	8010c74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	2b0f      	cmp	r3, #15
 8010c5a:	d80a      	bhi.n	8010c72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8010c5c:	2200      	movs	r2, #0
 8010c5e:	6879      	ldr	r1, [r7, #4]
 8010c60:	f04f 30ff 	mov.w	r0, #4294967295
 8010c64:	f000 f92f 	bl	8010ec6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8010c68:	4a06      	ldr	r2, [pc, #24]	@ (8010c84 <HAL_InitTick+0x5c>)
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8010c6e:	2300      	movs	r3, #0
 8010c70:	e000      	b.n	8010c74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8010c72:	2301      	movs	r3, #1
}
 8010c74:	4618      	mov	r0, r3
 8010c76:	3708      	adds	r7, #8
 8010c78:	46bd      	mov	sp, r7
 8010c7a:	bd80      	pop	{r7, pc}
 8010c7c:	20000000 	.word	0x20000000
 8010c80:	20000008 	.word	0x20000008
 8010c84:	20000004 	.word	0x20000004

08010c88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010c88:	b480      	push	{r7}
 8010c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8010c8c:	4b06      	ldr	r3, [pc, #24]	@ (8010ca8 <HAL_IncTick+0x20>)
 8010c8e:	781b      	ldrb	r3, [r3, #0]
 8010c90:	461a      	mov	r2, r3
 8010c92:	4b06      	ldr	r3, [pc, #24]	@ (8010cac <HAL_IncTick+0x24>)
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	4413      	add	r3, r2
 8010c98:	4a04      	ldr	r2, [pc, #16]	@ (8010cac <HAL_IncTick+0x24>)
 8010c9a:	6013      	str	r3, [r2, #0]
}
 8010c9c:	bf00      	nop
 8010c9e:	46bd      	mov	sp, r7
 8010ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ca4:	4770      	bx	lr
 8010ca6:	bf00      	nop
 8010ca8:	20000008 	.word	0x20000008
 8010cac:	20000158 	.word	0x20000158

08010cb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010cb0:	b480      	push	{r7}
 8010cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8010cb4:	4b03      	ldr	r3, [pc, #12]	@ (8010cc4 <HAL_GetTick+0x14>)
 8010cb6:	681b      	ldr	r3, [r3, #0]
}
 8010cb8:	4618      	mov	r0, r3
 8010cba:	46bd      	mov	sp, r7
 8010cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc0:	4770      	bx	lr
 8010cc2:	bf00      	nop
 8010cc4:	20000158 	.word	0x20000158

08010cc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b084      	sub	sp, #16
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010cd0:	f7ff ffee 	bl	8010cb0 <HAL_GetTick>
 8010cd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ce0:	d005      	beq.n	8010cee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8010ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8010d0c <HAL_Delay+0x44>)
 8010ce4:	781b      	ldrb	r3, [r3, #0]
 8010ce6:	461a      	mov	r2, r3
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	4413      	add	r3, r2
 8010cec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8010cee:	bf00      	nop
 8010cf0:	f7ff ffde 	bl	8010cb0 <HAL_GetTick>
 8010cf4:	4602      	mov	r2, r0
 8010cf6:	68bb      	ldr	r3, [r7, #8]
 8010cf8:	1ad3      	subs	r3, r2, r3
 8010cfa:	68fa      	ldr	r2, [r7, #12]
 8010cfc:	429a      	cmp	r2, r3
 8010cfe:	d8f7      	bhi.n	8010cf0 <HAL_Delay+0x28>
  {
  }
}
 8010d00:	bf00      	nop
 8010d02:	bf00      	nop
 8010d04:	3710      	adds	r7, #16
 8010d06:	46bd      	mov	sp, r7
 8010d08:	bd80      	pop	{r7, pc}
 8010d0a:	bf00      	nop
 8010d0c:	20000008 	.word	0x20000008

08010d10 <__NVIC_SetPriorityGrouping>:
{
 8010d10:	b480      	push	{r7}
 8010d12:	b085      	sub	sp, #20
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	f003 0307 	and.w	r3, r3, #7
 8010d1e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010d20:	4b0c      	ldr	r3, [pc, #48]	@ (8010d54 <__NVIC_SetPriorityGrouping+0x44>)
 8010d22:	68db      	ldr	r3, [r3, #12]
 8010d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010d26:	68ba      	ldr	r2, [r7, #8]
 8010d28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8010d2c:	4013      	ands	r3, r2
 8010d2e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010d34:	68bb      	ldr	r3, [r7, #8]
 8010d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010d38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8010d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010d42:	4a04      	ldr	r2, [pc, #16]	@ (8010d54 <__NVIC_SetPriorityGrouping+0x44>)
 8010d44:	68bb      	ldr	r3, [r7, #8]
 8010d46:	60d3      	str	r3, [r2, #12]
}
 8010d48:	bf00      	nop
 8010d4a:	3714      	adds	r7, #20
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d52:	4770      	bx	lr
 8010d54:	e000ed00 	.word	0xe000ed00

08010d58 <__NVIC_GetPriorityGrouping>:
{
 8010d58:	b480      	push	{r7}
 8010d5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010d5c:	4b04      	ldr	r3, [pc, #16]	@ (8010d70 <__NVIC_GetPriorityGrouping+0x18>)
 8010d5e:	68db      	ldr	r3, [r3, #12]
 8010d60:	0a1b      	lsrs	r3, r3, #8
 8010d62:	f003 0307 	and.w	r3, r3, #7
}
 8010d66:	4618      	mov	r0, r3
 8010d68:	46bd      	mov	sp, r7
 8010d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d6e:	4770      	bx	lr
 8010d70:	e000ed00 	.word	0xe000ed00

08010d74 <__NVIC_EnableIRQ>:
{
 8010d74:	b480      	push	{r7}
 8010d76:	b083      	sub	sp, #12
 8010d78:	af00      	add	r7, sp, #0
 8010d7a:	4603      	mov	r3, r0
 8010d7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	db0b      	blt.n	8010d9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010d86:	79fb      	ldrb	r3, [r7, #7]
 8010d88:	f003 021f 	and.w	r2, r3, #31
 8010d8c:	4907      	ldr	r1, [pc, #28]	@ (8010dac <__NVIC_EnableIRQ+0x38>)
 8010d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d92:	095b      	lsrs	r3, r3, #5
 8010d94:	2001      	movs	r0, #1
 8010d96:	fa00 f202 	lsl.w	r2, r0, r2
 8010d9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010d9e:	bf00      	nop
 8010da0:	370c      	adds	r7, #12
 8010da2:	46bd      	mov	sp, r7
 8010da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da8:	4770      	bx	lr
 8010daa:	bf00      	nop
 8010dac:	e000e100 	.word	0xe000e100

08010db0 <__NVIC_SetPriority>:
{
 8010db0:	b480      	push	{r7}
 8010db2:	b083      	sub	sp, #12
 8010db4:	af00      	add	r7, sp, #0
 8010db6:	4603      	mov	r3, r0
 8010db8:	6039      	str	r1, [r7, #0]
 8010dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	db0a      	blt.n	8010dda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010dc4:	683b      	ldr	r3, [r7, #0]
 8010dc6:	b2da      	uxtb	r2, r3
 8010dc8:	490c      	ldr	r1, [pc, #48]	@ (8010dfc <__NVIC_SetPriority+0x4c>)
 8010dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010dce:	0112      	lsls	r2, r2, #4
 8010dd0:	b2d2      	uxtb	r2, r2
 8010dd2:	440b      	add	r3, r1
 8010dd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010dd8:	e00a      	b.n	8010df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010dda:	683b      	ldr	r3, [r7, #0]
 8010ddc:	b2da      	uxtb	r2, r3
 8010dde:	4908      	ldr	r1, [pc, #32]	@ (8010e00 <__NVIC_SetPriority+0x50>)
 8010de0:	79fb      	ldrb	r3, [r7, #7]
 8010de2:	f003 030f 	and.w	r3, r3, #15
 8010de6:	3b04      	subs	r3, #4
 8010de8:	0112      	lsls	r2, r2, #4
 8010dea:	b2d2      	uxtb	r2, r2
 8010dec:	440b      	add	r3, r1
 8010dee:	761a      	strb	r2, [r3, #24]
}
 8010df0:	bf00      	nop
 8010df2:	370c      	adds	r7, #12
 8010df4:	46bd      	mov	sp, r7
 8010df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dfa:	4770      	bx	lr
 8010dfc:	e000e100 	.word	0xe000e100
 8010e00:	e000ed00 	.word	0xe000ed00

08010e04 <NVIC_EncodePriority>:
{
 8010e04:	b480      	push	{r7}
 8010e06:	b089      	sub	sp, #36	@ 0x24
 8010e08:	af00      	add	r7, sp, #0
 8010e0a:	60f8      	str	r0, [r7, #12]
 8010e0c:	60b9      	str	r1, [r7, #8]
 8010e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	f003 0307 	and.w	r3, r3, #7
 8010e16:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010e18:	69fb      	ldr	r3, [r7, #28]
 8010e1a:	f1c3 0307 	rsb	r3, r3, #7
 8010e1e:	2b04      	cmp	r3, #4
 8010e20:	bf28      	it	cs
 8010e22:	2304      	movcs	r3, #4
 8010e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010e26:	69fb      	ldr	r3, [r7, #28]
 8010e28:	3304      	adds	r3, #4
 8010e2a:	2b06      	cmp	r3, #6
 8010e2c:	d902      	bls.n	8010e34 <NVIC_EncodePriority+0x30>
 8010e2e:	69fb      	ldr	r3, [r7, #28]
 8010e30:	3b03      	subs	r3, #3
 8010e32:	e000      	b.n	8010e36 <NVIC_EncodePriority+0x32>
 8010e34:	2300      	movs	r3, #0
 8010e36:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010e38:	f04f 32ff 	mov.w	r2, #4294967295
 8010e3c:	69bb      	ldr	r3, [r7, #24]
 8010e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8010e42:	43da      	mvns	r2, r3
 8010e44:	68bb      	ldr	r3, [r7, #8]
 8010e46:	401a      	ands	r2, r3
 8010e48:	697b      	ldr	r3, [r7, #20]
 8010e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8010e50:	697b      	ldr	r3, [r7, #20]
 8010e52:	fa01 f303 	lsl.w	r3, r1, r3
 8010e56:	43d9      	mvns	r1, r3
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010e5c:	4313      	orrs	r3, r2
}
 8010e5e:	4618      	mov	r0, r3
 8010e60:	3724      	adds	r7, #36	@ 0x24
 8010e62:	46bd      	mov	sp, r7
 8010e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e68:	4770      	bx	lr
	...

08010e6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b082      	sub	sp, #8
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	3b01      	subs	r3, #1
 8010e78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010e7c:	d301      	bcc.n	8010e82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010e7e:	2301      	movs	r3, #1
 8010e80:	e00f      	b.n	8010ea2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010e82:	4a0a      	ldr	r2, [pc, #40]	@ (8010eac <SysTick_Config+0x40>)
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	3b01      	subs	r3, #1
 8010e88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010e8a:	210f      	movs	r1, #15
 8010e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e90:	f7ff ff8e 	bl	8010db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010e94:	4b05      	ldr	r3, [pc, #20]	@ (8010eac <SysTick_Config+0x40>)
 8010e96:	2200      	movs	r2, #0
 8010e98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010e9a:	4b04      	ldr	r3, [pc, #16]	@ (8010eac <SysTick_Config+0x40>)
 8010e9c:	2207      	movs	r2, #7
 8010e9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010ea0:	2300      	movs	r3, #0
}
 8010ea2:	4618      	mov	r0, r3
 8010ea4:	3708      	adds	r7, #8
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	bd80      	pop	{r7, pc}
 8010eaa:	bf00      	nop
 8010eac:	e000e010 	.word	0xe000e010

08010eb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b082      	sub	sp, #8
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010eb8:	6878      	ldr	r0, [r7, #4]
 8010eba:	f7ff ff29 	bl	8010d10 <__NVIC_SetPriorityGrouping>
}
 8010ebe:	bf00      	nop
 8010ec0:	3708      	adds	r7, #8
 8010ec2:	46bd      	mov	sp, r7
 8010ec4:	bd80      	pop	{r7, pc}

08010ec6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8010ec6:	b580      	push	{r7, lr}
 8010ec8:	b086      	sub	sp, #24
 8010eca:	af00      	add	r7, sp, #0
 8010ecc:	4603      	mov	r3, r0
 8010ece:	60b9      	str	r1, [r7, #8]
 8010ed0:	607a      	str	r2, [r7, #4]
 8010ed2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8010ed4:	2300      	movs	r3, #0
 8010ed6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8010ed8:	f7ff ff3e 	bl	8010d58 <__NVIC_GetPriorityGrouping>
 8010edc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010ede:	687a      	ldr	r2, [r7, #4]
 8010ee0:	68b9      	ldr	r1, [r7, #8]
 8010ee2:	6978      	ldr	r0, [r7, #20]
 8010ee4:	f7ff ff8e 	bl	8010e04 <NVIC_EncodePriority>
 8010ee8:	4602      	mov	r2, r0
 8010eea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010eee:	4611      	mov	r1, r2
 8010ef0:	4618      	mov	r0, r3
 8010ef2:	f7ff ff5d 	bl	8010db0 <__NVIC_SetPriority>
}
 8010ef6:	bf00      	nop
 8010ef8:	3718      	adds	r7, #24
 8010efa:	46bd      	mov	sp, r7
 8010efc:	bd80      	pop	{r7, pc}

08010efe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010efe:	b580      	push	{r7, lr}
 8010f00:	b082      	sub	sp, #8
 8010f02:	af00      	add	r7, sp, #0
 8010f04:	4603      	mov	r3, r0
 8010f06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010f0c:	4618      	mov	r0, r3
 8010f0e:	f7ff ff31 	bl	8010d74 <__NVIC_EnableIRQ>
}
 8010f12:	bf00      	nop
 8010f14:	3708      	adds	r7, #8
 8010f16:	46bd      	mov	sp, r7
 8010f18:	bd80      	pop	{r7, pc}

08010f1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010f1a:	b580      	push	{r7, lr}
 8010f1c:	b082      	sub	sp, #8
 8010f1e:	af00      	add	r7, sp, #0
 8010f20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8010f22:	6878      	ldr	r0, [r7, #4]
 8010f24:	f7ff ffa2 	bl	8010e6c <SysTick_Config>
 8010f28:	4603      	mov	r3, r0
}
 8010f2a:	4618      	mov	r0, r3
 8010f2c:	3708      	adds	r7, #8
 8010f2e:	46bd      	mov	sp, r7
 8010f30:	bd80      	pop	{r7, pc}

08010f32 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8010f32:	b580      	push	{r7, lr}
 8010f34:	b084      	sub	sp, #16
 8010f36:	af00      	add	r7, sp, #0
 8010f38:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010f3e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8010f40:	f7ff feb6 	bl	8010cb0 <HAL_GetTick>
 8010f44:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8010f4c:	b2db      	uxtb	r3, r3
 8010f4e:	2b02      	cmp	r3, #2
 8010f50:	d008      	beq.n	8010f64 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	2280      	movs	r2, #128	@ 0x80
 8010f56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	2200      	movs	r2, #0
 8010f5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8010f60:	2301      	movs	r3, #1
 8010f62:	e052      	b.n	801100a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	681a      	ldr	r2, [r3, #0]
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	f022 0216 	bic.w	r2, r2, #22
 8010f72:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	695a      	ldr	r2, [r3, #20]
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010f82:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d103      	bne.n	8010f94 <HAL_DMA_Abort+0x62>
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d007      	beq.n	8010fa4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	681a      	ldr	r2, [r3, #0]
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	f022 0208 	bic.w	r2, r2, #8
 8010fa2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	681a      	ldr	r2, [r3, #0]
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	f022 0201 	bic.w	r2, r2, #1
 8010fb2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010fb4:	e013      	b.n	8010fde <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010fb6:	f7ff fe7b 	bl	8010cb0 <HAL_GetTick>
 8010fba:	4602      	mov	r2, r0
 8010fbc:	68bb      	ldr	r3, [r7, #8]
 8010fbe:	1ad3      	subs	r3, r2, r3
 8010fc0:	2b05      	cmp	r3, #5
 8010fc2:	d90c      	bls.n	8010fde <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	2220      	movs	r2, #32
 8010fc8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	2203      	movs	r2, #3
 8010fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	2200      	movs	r2, #0
 8010fd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8010fda:	2303      	movs	r3, #3
 8010fdc:	e015      	b.n	801100a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	f003 0301 	and.w	r3, r3, #1
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d1e4      	bne.n	8010fb6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010ff0:	223f      	movs	r2, #63	@ 0x3f
 8010ff2:	409a      	lsls	r2, r3
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	2201      	movs	r2, #1
 8010ffc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	2200      	movs	r2, #0
 8011004:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8011008:	2300      	movs	r3, #0
}
 801100a:	4618      	mov	r0, r3
 801100c:	3710      	adds	r7, #16
 801100e:	46bd      	mov	sp, r7
 8011010:	bd80      	pop	{r7, pc}

08011012 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8011012:	b480      	push	{r7}
 8011014:	b083      	sub	sp, #12
 8011016:	af00      	add	r7, sp, #0
 8011018:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8011020:	b2db      	uxtb	r3, r3
 8011022:	2b02      	cmp	r3, #2
 8011024:	d004      	beq.n	8011030 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	2280      	movs	r2, #128	@ 0x80
 801102a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 801102c:	2301      	movs	r3, #1
 801102e:	e00c      	b.n	801104a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2205      	movs	r2, #5
 8011034:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	681a      	ldr	r2, [r3, #0]
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	f022 0201 	bic.w	r2, r2, #1
 8011046:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8011048:	2300      	movs	r3, #0
}
 801104a:	4618      	mov	r0, r3
 801104c:	370c      	adds	r7, #12
 801104e:	46bd      	mov	sp, r7
 8011050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011054:	4770      	bx	lr
	...

08011058 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8011058:	b480      	push	{r7}
 801105a:	b089      	sub	sp, #36	@ 0x24
 801105c:	af00      	add	r7, sp, #0
 801105e:	6078      	str	r0, [r7, #4]
 8011060:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8011062:	2300      	movs	r3, #0
 8011064:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8011066:	2300      	movs	r3, #0
 8011068:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 801106a:	2300      	movs	r3, #0
 801106c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801106e:	2300      	movs	r3, #0
 8011070:	61fb      	str	r3, [r7, #28]
 8011072:	e16b      	b.n	801134c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8011074:	2201      	movs	r2, #1
 8011076:	69fb      	ldr	r3, [r7, #28]
 8011078:	fa02 f303 	lsl.w	r3, r2, r3
 801107c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801107e:	683b      	ldr	r3, [r7, #0]
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	697a      	ldr	r2, [r7, #20]
 8011084:	4013      	ands	r3, r2
 8011086:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8011088:	693a      	ldr	r2, [r7, #16]
 801108a:	697b      	ldr	r3, [r7, #20]
 801108c:	429a      	cmp	r2, r3
 801108e:	f040 815a 	bne.w	8011346 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8011092:	683b      	ldr	r3, [r7, #0]
 8011094:	685b      	ldr	r3, [r3, #4]
 8011096:	f003 0303 	and.w	r3, r3, #3
 801109a:	2b01      	cmp	r3, #1
 801109c:	d005      	beq.n	80110aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 801109e:	683b      	ldr	r3, [r7, #0]
 80110a0:	685b      	ldr	r3, [r3, #4]
 80110a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80110a6:	2b02      	cmp	r3, #2
 80110a8:	d130      	bne.n	801110c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	689b      	ldr	r3, [r3, #8]
 80110ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80110b0:	69fb      	ldr	r3, [r7, #28]
 80110b2:	005b      	lsls	r3, r3, #1
 80110b4:	2203      	movs	r2, #3
 80110b6:	fa02 f303 	lsl.w	r3, r2, r3
 80110ba:	43db      	mvns	r3, r3
 80110bc:	69ba      	ldr	r2, [r7, #24]
 80110be:	4013      	ands	r3, r2
 80110c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80110c2:	683b      	ldr	r3, [r7, #0]
 80110c4:	68da      	ldr	r2, [r3, #12]
 80110c6:	69fb      	ldr	r3, [r7, #28]
 80110c8:	005b      	lsls	r3, r3, #1
 80110ca:	fa02 f303 	lsl.w	r3, r2, r3
 80110ce:	69ba      	ldr	r2, [r7, #24]
 80110d0:	4313      	orrs	r3, r2
 80110d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	69ba      	ldr	r2, [r7, #24]
 80110d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	685b      	ldr	r3, [r3, #4]
 80110de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80110e0:	2201      	movs	r2, #1
 80110e2:	69fb      	ldr	r3, [r7, #28]
 80110e4:	fa02 f303 	lsl.w	r3, r2, r3
 80110e8:	43db      	mvns	r3, r3
 80110ea:	69ba      	ldr	r2, [r7, #24]
 80110ec:	4013      	ands	r3, r2
 80110ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80110f0:	683b      	ldr	r3, [r7, #0]
 80110f2:	685b      	ldr	r3, [r3, #4]
 80110f4:	091b      	lsrs	r3, r3, #4
 80110f6:	f003 0201 	and.w	r2, r3, #1
 80110fa:	69fb      	ldr	r3, [r7, #28]
 80110fc:	fa02 f303 	lsl.w	r3, r2, r3
 8011100:	69ba      	ldr	r2, [r7, #24]
 8011102:	4313      	orrs	r3, r2
 8011104:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	69ba      	ldr	r2, [r7, #24]
 801110a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 801110c:	683b      	ldr	r3, [r7, #0]
 801110e:	685b      	ldr	r3, [r3, #4]
 8011110:	f003 0303 	and.w	r3, r3, #3
 8011114:	2b03      	cmp	r3, #3
 8011116:	d017      	beq.n	8011148 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	68db      	ldr	r3, [r3, #12]
 801111c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801111e:	69fb      	ldr	r3, [r7, #28]
 8011120:	005b      	lsls	r3, r3, #1
 8011122:	2203      	movs	r2, #3
 8011124:	fa02 f303 	lsl.w	r3, r2, r3
 8011128:	43db      	mvns	r3, r3
 801112a:	69ba      	ldr	r2, [r7, #24]
 801112c:	4013      	ands	r3, r2
 801112e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8011130:	683b      	ldr	r3, [r7, #0]
 8011132:	689a      	ldr	r2, [r3, #8]
 8011134:	69fb      	ldr	r3, [r7, #28]
 8011136:	005b      	lsls	r3, r3, #1
 8011138:	fa02 f303 	lsl.w	r3, r2, r3
 801113c:	69ba      	ldr	r2, [r7, #24]
 801113e:	4313      	orrs	r3, r2
 8011140:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	69ba      	ldr	r2, [r7, #24]
 8011146:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8011148:	683b      	ldr	r3, [r7, #0]
 801114a:	685b      	ldr	r3, [r3, #4]
 801114c:	f003 0303 	and.w	r3, r3, #3
 8011150:	2b02      	cmp	r3, #2
 8011152:	d123      	bne.n	801119c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8011154:	69fb      	ldr	r3, [r7, #28]
 8011156:	08da      	lsrs	r2, r3, #3
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	3208      	adds	r2, #8
 801115c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011160:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8011162:	69fb      	ldr	r3, [r7, #28]
 8011164:	f003 0307 	and.w	r3, r3, #7
 8011168:	009b      	lsls	r3, r3, #2
 801116a:	220f      	movs	r2, #15
 801116c:	fa02 f303 	lsl.w	r3, r2, r3
 8011170:	43db      	mvns	r3, r3
 8011172:	69ba      	ldr	r2, [r7, #24]
 8011174:	4013      	ands	r3, r2
 8011176:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8011178:	683b      	ldr	r3, [r7, #0]
 801117a:	691a      	ldr	r2, [r3, #16]
 801117c:	69fb      	ldr	r3, [r7, #28]
 801117e:	f003 0307 	and.w	r3, r3, #7
 8011182:	009b      	lsls	r3, r3, #2
 8011184:	fa02 f303 	lsl.w	r3, r2, r3
 8011188:	69ba      	ldr	r2, [r7, #24]
 801118a:	4313      	orrs	r3, r2
 801118c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 801118e:	69fb      	ldr	r3, [r7, #28]
 8011190:	08da      	lsrs	r2, r3, #3
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	3208      	adds	r2, #8
 8011196:	69b9      	ldr	r1, [r7, #24]
 8011198:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80111a2:	69fb      	ldr	r3, [r7, #28]
 80111a4:	005b      	lsls	r3, r3, #1
 80111a6:	2203      	movs	r2, #3
 80111a8:	fa02 f303 	lsl.w	r3, r2, r3
 80111ac:	43db      	mvns	r3, r3
 80111ae:	69ba      	ldr	r2, [r7, #24]
 80111b0:	4013      	ands	r3, r2
 80111b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80111b4:	683b      	ldr	r3, [r7, #0]
 80111b6:	685b      	ldr	r3, [r3, #4]
 80111b8:	f003 0203 	and.w	r2, r3, #3
 80111bc:	69fb      	ldr	r3, [r7, #28]
 80111be:	005b      	lsls	r3, r3, #1
 80111c0:	fa02 f303 	lsl.w	r3, r2, r3
 80111c4:	69ba      	ldr	r2, [r7, #24]
 80111c6:	4313      	orrs	r3, r2
 80111c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	69ba      	ldr	r2, [r7, #24]
 80111ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80111d0:	683b      	ldr	r3, [r7, #0]
 80111d2:	685b      	ldr	r3, [r3, #4]
 80111d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80111d8:	2b00      	cmp	r3, #0
 80111da:	f000 80b4 	beq.w	8011346 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80111de:	2300      	movs	r3, #0
 80111e0:	60fb      	str	r3, [r7, #12]
 80111e2:	4b60      	ldr	r3, [pc, #384]	@ (8011364 <HAL_GPIO_Init+0x30c>)
 80111e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80111e6:	4a5f      	ldr	r2, [pc, #380]	@ (8011364 <HAL_GPIO_Init+0x30c>)
 80111e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80111ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80111ee:	4b5d      	ldr	r3, [pc, #372]	@ (8011364 <HAL_GPIO_Init+0x30c>)
 80111f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80111f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80111f6:	60fb      	str	r3, [r7, #12]
 80111f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80111fa:	4a5b      	ldr	r2, [pc, #364]	@ (8011368 <HAL_GPIO_Init+0x310>)
 80111fc:	69fb      	ldr	r3, [r7, #28]
 80111fe:	089b      	lsrs	r3, r3, #2
 8011200:	3302      	adds	r3, #2
 8011202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011206:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011208:	69fb      	ldr	r3, [r7, #28]
 801120a:	f003 0303 	and.w	r3, r3, #3
 801120e:	009b      	lsls	r3, r3, #2
 8011210:	220f      	movs	r2, #15
 8011212:	fa02 f303 	lsl.w	r3, r2, r3
 8011216:	43db      	mvns	r3, r3
 8011218:	69ba      	ldr	r2, [r7, #24]
 801121a:	4013      	ands	r3, r2
 801121c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	4a52      	ldr	r2, [pc, #328]	@ (801136c <HAL_GPIO_Init+0x314>)
 8011222:	4293      	cmp	r3, r2
 8011224:	d02b      	beq.n	801127e <HAL_GPIO_Init+0x226>
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	4a51      	ldr	r2, [pc, #324]	@ (8011370 <HAL_GPIO_Init+0x318>)
 801122a:	4293      	cmp	r3, r2
 801122c:	d025      	beq.n	801127a <HAL_GPIO_Init+0x222>
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	4a50      	ldr	r2, [pc, #320]	@ (8011374 <HAL_GPIO_Init+0x31c>)
 8011232:	4293      	cmp	r3, r2
 8011234:	d01f      	beq.n	8011276 <HAL_GPIO_Init+0x21e>
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	4a4f      	ldr	r2, [pc, #316]	@ (8011378 <HAL_GPIO_Init+0x320>)
 801123a:	4293      	cmp	r3, r2
 801123c:	d019      	beq.n	8011272 <HAL_GPIO_Init+0x21a>
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	4a4e      	ldr	r2, [pc, #312]	@ (801137c <HAL_GPIO_Init+0x324>)
 8011242:	4293      	cmp	r3, r2
 8011244:	d013      	beq.n	801126e <HAL_GPIO_Init+0x216>
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	4a4d      	ldr	r2, [pc, #308]	@ (8011380 <HAL_GPIO_Init+0x328>)
 801124a:	4293      	cmp	r3, r2
 801124c:	d00d      	beq.n	801126a <HAL_GPIO_Init+0x212>
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	4a4c      	ldr	r2, [pc, #304]	@ (8011384 <HAL_GPIO_Init+0x32c>)
 8011252:	4293      	cmp	r3, r2
 8011254:	d007      	beq.n	8011266 <HAL_GPIO_Init+0x20e>
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	4a4b      	ldr	r2, [pc, #300]	@ (8011388 <HAL_GPIO_Init+0x330>)
 801125a:	4293      	cmp	r3, r2
 801125c:	d101      	bne.n	8011262 <HAL_GPIO_Init+0x20a>
 801125e:	2307      	movs	r3, #7
 8011260:	e00e      	b.n	8011280 <HAL_GPIO_Init+0x228>
 8011262:	2308      	movs	r3, #8
 8011264:	e00c      	b.n	8011280 <HAL_GPIO_Init+0x228>
 8011266:	2306      	movs	r3, #6
 8011268:	e00a      	b.n	8011280 <HAL_GPIO_Init+0x228>
 801126a:	2305      	movs	r3, #5
 801126c:	e008      	b.n	8011280 <HAL_GPIO_Init+0x228>
 801126e:	2304      	movs	r3, #4
 8011270:	e006      	b.n	8011280 <HAL_GPIO_Init+0x228>
 8011272:	2303      	movs	r3, #3
 8011274:	e004      	b.n	8011280 <HAL_GPIO_Init+0x228>
 8011276:	2302      	movs	r3, #2
 8011278:	e002      	b.n	8011280 <HAL_GPIO_Init+0x228>
 801127a:	2301      	movs	r3, #1
 801127c:	e000      	b.n	8011280 <HAL_GPIO_Init+0x228>
 801127e:	2300      	movs	r3, #0
 8011280:	69fa      	ldr	r2, [r7, #28]
 8011282:	f002 0203 	and.w	r2, r2, #3
 8011286:	0092      	lsls	r2, r2, #2
 8011288:	4093      	lsls	r3, r2
 801128a:	69ba      	ldr	r2, [r7, #24]
 801128c:	4313      	orrs	r3, r2
 801128e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8011290:	4935      	ldr	r1, [pc, #212]	@ (8011368 <HAL_GPIO_Init+0x310>)
 8011292:	69fb      	ldr	r3, [r7, #28]
 8011294:	089b      	lsrs	r3, r3, #2
 8011296:	3302      	adds	r3, #2
 8011298:	69ba      	ldr	r2, [r7, #24]
 801129a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 801129e:	4b3b      	ldr	r3, [pc, #236]	@ (801138c <HAL_GPIO_Init+0x334>)
 80112a0:	689b      	ldr	r3, [r3, #8]
 80112a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80112a4:	693b      	ldr	r3, [r7, #16]
 80112a6:	43db      	mvns	r3, r3
 80112a8:	69ba      	ldr	r2, [r7, #24]
 80112aa:	4013      	ands	r3, r2
 80112ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	685b      	ldr	r3, [r3, #4]
 80112b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d003      	beq.n	80112c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80112ba:	69ba      	ldr	r2, [r7, #24]
 80112bc:	693b      	ldr	r3, [r7, #16]
 80112be:	4313      	orrs	r3, r2
 80112c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80112c2:	4a32      	ldr	r2, [pc, #200]	@ (801138c <HAL_GPIO_Init+0x334>)
 80112c4:	69bb      	ldr	r3, [r7, #24]
 80112c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80112c8:	4b30      	ldr	r3, [pc, #192]	@ (801138c <HAL_GPIO_Init+0x334>)
 80112ca:	68db      	ldr	r3, [r3, #12]
 80112cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80112ce:	693b      	ldr	r3, [r7, #16]
 80112d0:	43db      	mvns	r3, r3
 80112d2:	69ba      	ldr	r2, [r7, #24]
 80112d4:	4013      	ands	r3, r2
 80112d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80112d8:	683b      	ldr	r3, [r7, #0]
 80112da:	685b      	ldr	r3, [r3, #4]
 80112dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d003      	beq.n	80112ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80112e4:	69ba      	ldr	r2, [r7, #24]
 80112e6:	693b      	ldr	r3, [r7, #16]
 80112e8:	4313      	orrs	r3, r2
 80112ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80112ec:	4a27      	ldr	r2, [pc, #156]	@ (801138c <HAL_GPIO_Init+0x334>)
 80112ee:	69bb      	ldr	r3, [r7, #24]
 80112f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80112f2:	4b26      	ldr	r3, [pc, #152]	@ (801138c <HAL_GPIO_Init+0x334>)
 80112f4:	685b      	ldr	r3, [r3, #4]
 80112f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80112f8:	693b      	ldr	r3, [r7, #16]
 80112fa:	43db      	mvns	r3, r3
 80112fc:	69ba      	ldr	r2, [r7, #24]
 80112fe:	4013      	ands	r3, r2
 8011300:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8011302:	683b      	ldr	r3, [r7, #0]
 8011304:	685b      	ldr	r3, [r3, #4]
 8011306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801130a:	2b00      	cmp	r3, #0
 801130c:	d003      	beq.n	8011316 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 801130e:	69ba      	ldr	r2, [r7, #24]
 8011310:	693b      	ldr	r3, [r7, #16]
 8011312:	4313      	orrs	r3, r2
 8011314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8011316:	4a1d      	ldr	r2, [pc, #116]	@ (801138c <HAL_GPIO_Init+0x334>)
 8011318:	69bb      	ldr	r3, [r7, #24]
 801131a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 801131c:	4b1b      	ldr	r3, [pc, #108]	@ (801138c <HAL_GPIO_Init+0x334>)
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011322:	693b      	ldr	r3, [r7, #16]
 8011324:	43db      	mvns	r3, r3
 8011326:	69ba      	ldr	r2, [r7, #24]
 8011328:	4013      	ands	r3, r2
 801132a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 801132c:	683b      	ldr	r3, [r7, #0]
 801132e:	685b      	ldr	r3, [r3, #4]
 8011330:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011334:	2b00      	cmp	r3, #0
 8011336:	d003      	beq.n	8011340 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8011338:	69ba      	ldr	r2, [r7, #24]
 801133a:	693b      	ldr	r3, [r7, #16]
 801133c:	4313      	orrs	r3, r2
 801133e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8011340:	4a12      	ldr	r2, [pc, #72]	@ (801138c <HAL_GPIO_Init+0x334>)
 8011342:	69bb      	ldr	r3, [r7, #24]
 8011344:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8011346:	69fb      	ldr	r3, [r7, #28]
 8011348:	3301      	adds	r3, #1
 801134a:	61fb      	str	r3, [r7, #28]
 801134c:	69fb      	ldr	r3, [r7, #28]
 801134e:	2b0f      	cmp	r3, #15
 8011350:	f67f ae90 	bls.w	8011074 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8011354:	bf00      	nop
 8011356:	bf00      	nop
 8011358:	3724      	adds	r7, #36	@ 0x24
 801135a:	46bd      	mov	sp, r7
 801135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011360:	4770      	bx	lr
 8011362:	bf00      	nop
 8011364:	40023800 	.word	0x40023800
 8011368:	40013800 	.word	0x40013800
 801136c:	40020000 	.word	0x40020000
 8011370:	40020400 	.word	0x40020400
 8011374:	40020800 	.word	0x40020800
 8011378:	40020c00 	.word	0x40020c00
 801137c:	40021000 	.word	0x40021000
 8011380:	40021400 	.word	0x40021400
 8011384:	40021800 	.word	0x40021800
 8011388:	40021c00 	.word	0x40021c00
 801138c:	40013c00 	.word	0x40013c00

08011390 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b086      	sub	sp, #24
 8011394:	af00      	add	r7, sp, #0
 8011396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	2b00      	cmp	r3, #0
 801139c:	d101      	bne.n	80113a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801139e:	2301      	movs	r3, #1
 80113a0:	e267      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	f003 0301 	and.w	r3, r3, #1
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d075      	beq.n	801149a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80113ae:	4b88      	ldr	r3, [pc, #544]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80113b0:	689b      	ldr	r3, [r3, #8]
 80113b2:	f003 030c 	and.w	r3, r3, #12
 80113b6:	2b04      	cmp	r3, #4
 80113b8:	d00c      	beq.n	80113d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80113ba:	4b85      	ldr	r3, [pc, #532]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80113bc:	689b      	ldr	r3, [r3, #8]
 80113be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80113c2:	2b08      	cmp	r3, #8
 80113c4:	d112      	bne.n	80113ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80113c6:	4b82      	ldr	r3, [pc, #520]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80113c8:	685b      	ldr	r3, [r3, #4]
 80113ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80113ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80113d2:	d10b      	bne.n	80113ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80113d4:	4b7e      	ldr	r3, [pc, #504]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d05b      	beq.n	8011498 <HAL_RCC_OscConfig+0x108>
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	685b      	ldr	r3, [r3, #4]
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d157      	bne.n	8011498 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80113e8:	2301      	movs	r3, #1
 80113ea:	e242      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	685b      	ldr	r3, [r3, #4]
 80113f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80113f4:	d106      	bne.n	8011404 <HAL_RCC_OscConfig+0x74>
 80113f6:	4b76      	ldr	r3, [pc, #472]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	4a75      	ldr	r2, [pc, #468]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80113fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011400:	6013      	str	r3, [r2, #0]
 8011402:	e01d      	b.n	8011440 <HAL_RCC_OscConfig+0xb0>
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	685b      	ldr	r3, [r3, #4]
 8011408:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801140c:	d10c      	bne.n	8011428 <HAL_RCC_OscConfig+0x98>
 801140e:	4b70      	ldr	r3, [pc, #448]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	4a6f      	ldr	r2, [pc, #444]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 8011414:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8011418:	6013      	str	r3, [r2, #0]
 801141a:	4b6d      	ldr	r3, [pc, #436]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	4a6c      	ldr	r2, [pc, #432]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 8011420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011424:	6013      	str	r3, [r2, #0]
 8011426:	e00b      	b.n	8011440 <HAL_RCC_OscConfig+0xb0>
 8011428:	4b69      	ldr	r3, [pc, #420]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 801142a:	681b      	ldr	r3, [r3, #0]
 801142c:	4a68      	ldr	r2, [pc, #416]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 801142e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8011432:	6013      	str	r3, [r2, #0]
 8011434:	4b66      	ldr	r3, [pc, #408]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	4a65      	ldr	r2, [pc, #404]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 801143a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801143e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	685b      	ldr	r3, [r3, #4]
 8011444:	2b00      	cmp	r3, #0
 8011446:	d013      	beq.n	8011470 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011448:	f7ff fc32 	bl	8010cb0 <HAL_GetTick>
 801144c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801144e:	e008      	b.n	8011462 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8011450:	f7ff fc2e 	bl	8010cb0 <HAL_GetTick>
 8011454:	4602      	mov	r2, r0
 8011456:	693b      	ldr	r3, [r7, #16]
 8011458:	1ad3      	subs	r3, r2, r3
 801145a:	2b64      	cmp	r3, #100	@ 0x64
 801145c:	d901      	bls.n	8011462 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801145e:	2303      	movs	r3, #3
 8011460:	e207      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011462:	4b5b      	ldr	r3, [pc, #364]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801146a:	2b00      	cmp	r3, #0
 801146c:	d0f0      	beq.n	8011450 <HAL_RCC_OscConfig+0xc0>
 801146e:	e014      	b.n	801149a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011470:	f7ff fc1e 	bl	8010cb0 <HAL_GetTick>
 8011474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011476:	e008      	b.n	801148a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8011478:	f7ff fc1a 	bl	8010cb0 <HAL_GetTick>
 801147c:	4602      	mov	r2, r0
 801147e:	693b      	ldr	r3, [r7, #16]
 8011480:	1ad3      	subs	r3, r2, r3
 8011482:	2b64      	cmp	r3, #100	@ 0x64
 8011484:	d901      	bls.n	801148a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8011486:	2303      	movs	r3, #3
 8011488:	e1f3      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801148a:	4b51      	ldr	r3, [pc, #324]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011492:	2b00      	cmp	r3, #0
 8011494:	d1f0      	bne.n	8011478 <HAL_RCC_OscConfig+0xe8>
 8011496:	e000      	b.n	801149a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011498:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	f003 0302 	and.w	r3, r3, #2
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d063      	beq.n	801156e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80114a6:	4b4a      	ldr	r3, [pc, #296]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80114a8:	689b      	ldr	r3, [r3, #8]
 80114aa:	f003 030c 	and.w	r3, r3, #12
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d00b      	beq.n	80114ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80114b2:	4b47      	ldr	r3, [pc, #284]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80114b4:	689b      	ldr	r3, [r3, #8]
 80114b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80114ba:	2b08      	cmp	r3, #8
 80114bc:	d11c      	bne.n	80114f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80114be:	4b44      	ldr	r3, [pc, #272]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80114c0:	685b      	ldr	r3, [r3, #4]
 80114c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d116      	bne.n	80114f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80114ca:	4b41      	ldr	r3, [pc, #260]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	f003 0302 	and.w	r3, r3, #2
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d005      	beq.n	80114e2 <HAL_RCC_OscConfig+0x152>
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	68db      	ldr	r3, [r3, #12]
 80114da:	2b01      	cmp	r3, #1
 80114dc:	d001      	beq.n	80114e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80114de:	2301      	movs	r3, #1
 80114e0:	e1c7      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80114e2:	4b3b      	ldr	r3, [pc, #236]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	691b      	ldr	r3, [r3, #16]
 80114ee:	00db      	lsls	r3, r3, #3
 80114f0:	4937      	ldr	r1, [pc, #220]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80114f2:	4313      	orrs	r3, r2
 80114f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80114f6:	e03a      	b.n	801156e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	68db      	ldr	r3, [r3, #12]
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d020      	beq.n	8011542 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8011500:	4b34      	ldr	r3, [pc, #208]	@ (80115d4 <HAL_RCC_OscConfig+0x244>)
 8011502:	2201      	movs	r2, #1
 8011504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011506:	f7ff fbd3 	bl	8010cb0 <HAL_GetTick>
 801150a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801150c:	e008      	b.n	8011520 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801150e:	f7ff fbcf 	bl	8010cb0 <HAL_GetTick>
 8011512:	4602      	mov	r2, r0
 8011514:	693b      	ldr	r3, [r7, #16]
 8011516:	1ad3      	subs	r3, r2, r3
 8011518:	2b02      	cmp	r3, #2
 801151a:	d901      	bls.n	8011520 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 801151c:	2303      	movs	r3, #3
 801151e:	e1a8      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011520:	4b2b      	ldr	r3, [pc, #172]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	f003 0302 	and.w	r3, r3, #2
 8011528:	2b00      	cmp	r3, #0
 801152a:	d0f0      	beq.n	801150e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801152c:	4b28      	ldr	r3, [pc, #160]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	691b      	ldr	r3, [r3, #16]
 8011538:	00db      	lsls	r3, r3, #3
 801153a:	4925      	ldr	r1, [pc, #148]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 801153c:	4313      	orrs	r3, r2
 801153e:	600b      	str	r3, [r1, #0]
 8011540:	e015      	b.n	801156e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011542:	4b24      	ldr	r3, [pc, #144]	@ (80115d4 <HAL_RCC_OscConfig+0x244>)
 8011544:	2200      	movs	r2, #0
 8011546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011548:	f7ff fbb2 	bl	8010cb0 <HAL_GetTick>
 801154c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801154e:	e008      	b.n	8011562 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8011550:	f7ff fbae 	bl	8010cb0 <HAL_GetTick>
 8011554:	4602      	mov	r2, r0
 8011556:	693b      	ldr	r3, [r7, #16]
 8011558:	1ad3      	subs	r3, r2, r3
 801155a:	2b02      	cmp	r3, #2
 801155c:	d901      	bls.n	8011562 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 801155e:	2303      	movs	r3, #3
 8011560:	e187      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011562:	4b1b      	ldr	r3, [pc, #108]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	f003 0302 	and.w	r3, r3, #2
 801156a:	2b00      	cmp	r3, #0
 801156c:	d1f0      	bne.n	8011550 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	f003 0308 	and.w	r3, r3, #8
 8011576:	2b00      	cmp	r3, #0
 8011578:	d036      	beq.n	80115e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	695b      	ldr	r3, [r3, #20]
 801157e:	2b00      	cmp	r3, #0
 8011580:	d016      	beq.n	80115b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011582:	4b15      	ldr	r3, [pc, #84]	@ (80115d8 <HAL_RCC_OscConfig+0x248>)
 8011584:	2201      	movs	r2, #1
 8011586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011588:	f7ff fb92 	bl	8010cb0 <HAL_GetTick>
 801158c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801158e:	e008      	b.n	80115a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8011590:	f7ff fb8e 	bl	8010cb0 <HAL_GetTick>
 8011594:	4602      	mov	r2, r0
 8011596:	693b      	ldr	r3, [r7, #16]
 8011598:	1ad3      	subs	r3, r2, r3
 801159a:	2b02      	cmp	r3, #2
 801159c:	d901      	bls.n	80115a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 801159e:	2303      	movs	r3, #3
 80115a0:	e167      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80115a2:	4b0b      	ldr	r3, [pc, #44]	@ (80115d0 <HAL_RCC_OscConfig+0x240>)
 80115a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80115a6:	f003 0302 	and.w	r3, r3, #2
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d0f0      	beq.n	8011590 <HAL_RCC_OscConfig+0x200>
 80115ae:	e01b      	b.n	80115e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80115b0:	4b09      	ldr	r3, [pc, #36]	@ (80115d8 <HAL_RCC_OscConfig+0x248>)
 80115b2:	2200      	movs	r2, #0
 80115b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80115b6:	f7ff fb7b 	bl	8010cb0 <HAL_GetTick>
 80115ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80115bc:	e00e      	b.n	80115dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80115be:	f7ff fb77 	bl	8010cb0 <HAL_GetTick>
 80115c2:	4602      	mov	r2, r0
 80115c4:	693b      	ldr	r3, [r7, #16]
 80115c6:	1ad3      	subs	r3, r2, r3
 80115c8:	2b02      	cmp	r3, #2
 80115ca:	d907      	bls.n	80115dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80115cc:	2303      	movs	r3, #3
 80115ce:	e150      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
 80115d0:	40023800 	.word	0x40023800
 80115d4:	42470000 	.word	0x42470000
 80115d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80115dc:	4b88      	ldr	r3, [pc, #544]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 80115de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80115e0:	f003 0302 	and.w	r3, r3, #2
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d1ea      	bne.n	80115be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	f003 0304 	and.w	r3, r3, #4
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	f000 8097 	beq.w	8011724 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80115f6:	2300      	movs	r3, #0
 80115f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80115fa:	4b81      	ldr	r3, [pc, #516]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 80115fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80115fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011602:	2b00      	cmp	r3, #0
 8011604:	d10f      	bne.n	8011626 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011606:	2300      	movs	r3, #0
 8011608:	60bb      	str	r3, [r7, #8]
 801160a:	4b7d      	ldr	r3, [pc, #500]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 801160c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801160e:	4a7c      	ldr	r2, [pc, #496]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011614:	6413      	str	r3, [r2, #64]	@ 0x40
 8011616:	4b7a      	ldr	r3, [pc, #488]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801161a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801161e:	60bb      	str	r3, [r7, #8]
 8011620:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011622:	2301      	movs	r3, #1
 8011624:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011626:	4b77      	ldr	r3, [pc, #476]	@ (8011804 <HAL_RCC_OscConfig+0x474>)
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801162e:	2b00      	cmp	r3, #0
 8011630:	d118      	bne.n	8011664 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8011632:	4b74      	ldr	r3, [pc, #464]	@ (8011804 <HAL_RCC_OscConfig+0x474>)
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	4a73      	ldr	r2, [pc, #460]	@ (8011804 <HAL_RCC_OscConfig+0x474>)
 8011638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801163c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801163e:	f7ff fb37 	bl	8010cb0 <HAL_GetTick>
 8011642:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011644:	e008      	b.n	8011658 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011646:	f7ff fb33 	bl	8010cb0 <HAL_GetTick>
 801164a:	4602      	mov	r2, r0
 801164c:	693b      	ldr	r3, [r7, #16]
 801164e:	1ad3      	subs	r3, r2, r3
 8011650:	2b02      	cmp	r3, #2
 8011652:	d901      	bls.n	8011658 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8011654:	2303      	movs	r3, #3
 8011656:	e10c      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011658:	4b6a      	ldr	r3, [pc, #424]	@ (8011804 <HAL_RCC_OscConfig+0x474>)
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011660:	2b00      	cmp	r3, #0
 8011662:	d0f0      	beq.n	8011646 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	689b      	ldr	r3, [r3, #8]
 8011668:	2b01      	cmp	r3, #1
 801166a:	d106      	bne.n	801167a <HAL_RCC_OscConfig+0x2ea>
 801166c:	4b64      	ldr	r3, [pc, #400]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 801166e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011670:	4a63      	ldr	r2, [pc, #396]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011672:	f043 0301 	orr.w	r3, r3, #1
 8011676:	6713      	str	r3, [r2, #112]	@ 0x70
 8011678:	e01c      	b.n	80116b4 <HAL_RCC_OscConfig+0x324>
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	689b      	ldr	r3, [r3, #8]
 801167e:	2b05      	cmp	r3, #5
 8011680:	d10c      	bne.n	801169c <HAL_RCC_OscConfig+0x30c>
 8011682:	4b5f      	ldr	r3, [pc, #380]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011686:	4a5e      	ldr	r2, [pc, #376]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011688:	f043 0304 	orr.w	r3, r3, #4
 801168c:	6713      	str	r3, [r2, #112]	@ 0x70
 801168e:	4b5c      	ldr	r3, [pc, #368]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011692:	4a5b      	ldr	r2, [pc, #364]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011694:	f043 0301 	orr.w	r3, r3, #1
 8011698:	6713      	str	r3, [r2, #112]	@ 0x70
 801169a:	e00b      	b.n	80116b4 <HAL_RCC_OscConfig+0x324>
 801169c:	4b58      	ldr	r3, [pc, #352]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 801169e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116a0:	4a57      	ldr	r2, [pc, #348]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 80116a2:	f023 0301 	bic.w	r3, r3, #1
 80116a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80116a8:	4b55      	ldr	r3, [pc, #340]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 80116aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116ac:	4a54      	ldr	r2, [pc, #336]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 80116ae:	f023 0304 	bic.w	r3, r3, #4
 80116b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	689b      	ldr	r3, [r3, #8]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d015      	beq.n	80116e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80116bc:	f7ff faf8 	bl	8010cb0 <HAL_GetTick>
 80116c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80116c2:	e00a      	b.n	80116da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80116c4:	f7ff faf4 	bl	8010cb0 <HAL_GetTick>
 80116c8:	4602      	mov	r2, r0
 80116ca:	693b      	ldr	r3, [r7, #16]
 80116cc:	1ad3      	subs	r3, r2, r3
 80116ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80116d2:	4293      	cmp	r3, r2
 80116d4:	d901      	bls.n	80116da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80116d6:	2303      	movs	r3, #3
 80116d8:	e0cb      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80116da:	4b49      	ldr	r3, [pc, #292]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 80116dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116de:	f003 0302 	and.w	r3, r3, #2
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d0ee      	beq.n	80116c4 <HAL_RCC_OscConfig+0x334>
 80116e6:	e014      	b.n	8011712 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80116e8:	f7ff fae2 	bl	8010cb0 <HAL_GetTick>
 80116ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80116ee:	e00a      	b.n	8011706 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80116f0:	f7ff fade 	bl	8010cb0 <HAL_GetTick>
 80116f4:	4602      	mov	r2, r0
 80116f6:	693b      	ldr	r3, [r7, #16]
 80116f8:	1ad3      	subs	r3, r2, r3
 80116fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80116fe:	4293      	cmp	r3, r2
 8011700:	d901      	bls.n	8011706 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8011702:	2303      	movs	r3, #3
 8011704:	e0b5      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011706:	4b3e      	ldr	r3, [pc, #248]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801170a:	f003 0302 	and.w	r3, r3, #2
 801170e:	2b00      	cmp	r3, #0
 8011710:	d1ee      	bne.n	80116f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8011712:	7dfb      	ldrb	r3, [r7, #23]
 8011714:	2b01      	cmp	r3, #1
 8011716:	d105      	bne.n	8011724 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011718:	4b39      	ldr	r3, [pc, #228]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 801171a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801171c:	4a38      	ldr	r2, [pc, #224]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 801171e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011722:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	699b      	ldr	r3, [r3, #24]
 8011728:	2b00      	cmp	r3, #0
 801172a:	f000 80a1 	beq.w	8011870 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 801172e:	4b34      	ldr	r3, [pc, #208]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011730:	689b      	ldr	r3, [r3, #8]
 8011732:	f003 030c 	and.w	r3, r3, #12
 8011736:	2b08      	cmp	r3, #8
 8011738:	d05c      	beq.n	80117f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	699b      	ldr	r3, [r3, #24]
 801173e:	2b02      	cmp	r3, #2
 8011740:	d141      	bne.n	80117c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011742:	4b31      	ldr	r3, [pc, #196]	@ (8011808 <HAL_RCC_OscConfig+0x478>)
 8011744:	2200      	movs	r2, #0
 8011746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011748:	f7ff fab2 	bl	8010cb0 <HAL_GetTick>
 801174c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801174e:	e008      	b.n	8011762 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011750:	f7ff faae 	bl	8010cb0 <HAL_GetTick>
 8011754:	4602      	mov	r2, r0
 8011756:	693b      	ldr	r3, [r7, #16]
 8011758:	1ad3      	subs	r3, r2, r3
 801175a:	2b02      	cmp	r3, #2
 801175c:	d901      	bls.n	8011762 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 801175e:	2303      	movs	r3, #3
 8011760:	e087      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011762:	4b27      	ldr	r3, [pc, #156]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801176a:	2b00      	cmp	r3, #0
 801176c:	d1f0      	bne.n	8011750 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	69da      	ldr	r2, [r3, #28]
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	6a1b      	ldr	r3, [r3, #32]
 8011776:	431a      	orrs	r2, r3
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801177c:	019b      	lsls	r3, r3, #6
 801177e:	431a      	orrs	r2, r3
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011784:	085b      	lsrs	r3, r3, #1
 8011786:	3b01      	subs	r3, #1
 8011788:	041b      	lsls	r3, r3, #16
 801178a:	431a      	orrs	r2, r3
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011790:	061b      	lsls	r3, r3, #24
 8011792:	491b      	ldr	r1, [pc, #108]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 8011794:	4313      	orrs	r3, r2
 8011796:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8011798:	4b1b      	ldr	r3, [pc, #108]	@ (8011808 <HAL_RCC_OscConfig+0x478>)
 801179a:	2201      	movs	r2, #1
 801179c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801179e:	f7ff fa87 	bl	8010cb0 <HAL_GetTick>
 80117a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80117a4:	e008      	b.n	80117b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80117a6:	f7ff fa83 	bl	8010cb0 <HAL_GetTick>
 80117aa:	4602      	mov	r2, r0
 80117ac:	693b      	ldr	r3, [r7, #16]
 80117ae:	1ad3      	subs	r3, r2, r3
 80117b0:	2b02      	cmp	r3, #2
 80117b2:	d901      	bls.n	80117b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80117b4:	2303      	movs	r3, #3
 80117b6:	e05c      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80117b8:	4b11      	ldr	r3, [pc, #68]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d0f0      	beq.n	80117a6 <HAL_RCC_OscConfig+0x416>
 80117c4:	e054      	b.n	8011870 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80117c6:	4b10      	ldr	r3, [pc, #64]	@ (8011808 <HAL_RCC_OscConfig+0x478>)
 80117c8:	2200      	movs	r2, #0
 80117ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80117cc:	f7ff fa70 	bl	8010cb0 <HAL_GetTick>
 80117d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80117d2:	e008      	b.n	80117e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80117d4:	f7ff fa6c 	bl	8010cb0 <HAL_GetTick>
 80117d8:	4602      	mov	r2, r0
 80117da:	693b      	ldr	r3, [r7, #16]
 80117dc:	1ad3      	subs	r3, r2, r3
 80117de:	2b02      	cmp	r3, #2
 80117e0:	d901      	bls.n	80117e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80117e2:	2303      	movs	r3, #3
 80117e4:	e045      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80117e6:	4b06      	ldr	r3, [pc, #24]	@ (8011800 <HAL_RCC_OscConfig+0x470>)
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d1f0      	bne.n	80117d4 <HAL_RCC_OscConfig+0x444>
 80117f2:	e03d      	b.n	8011870 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	699b      	ldr	r3, [r3, #24]
 80117f8:	2b01      	cmp	r3, #1
 80117fa:	d107      	bne.n	801180c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80117fc:	2301      	movs	r3, #1
 80117fe:	e038      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
 8011800:	40023800 	.word	0x40023800
 8011804:	40007000 	.word	0x40007000
 8011808:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 801180c:	4b1b      	ldr	r3, [pc, #108]	@ (801187c <HAL_RCC_OscConfig+0x4ec>)
 801180e:	685b      	ldr	r3, [r3, #4]
 8011810:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	699b      	ldr	r3, [r3, #24]
 8011816:	2b01      	cmp	r3, #1
 8011818:	d028      	beq.n	801186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011824:	429a      	cmp	r2, r3
 8011826:	d121      	bne.n	801186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011832:	429a      	cmp	r2, r3
 8011834:	d11a      	bne.n	801186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011836:	68fa      	ldr	r2, [r7, #12]
 8011838:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 801183c:	4013      	ands	r3, r2
 801183e:	687a      	ldr	r2, [r7, #4]
 8011840:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8011842:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011844:	4293      	cmp	r3, r2
 8011846:	d111      	bne.n	801186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011852:	085b      	lsrs	r3, r3, #1
 8011854:	3b01      	subs	r3, #1
 8011856:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011858:	429a      	cmp	r2, r3
 801185a:	d107      	bne.n	801186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 801185c:	68fb      	ldr	r3, [r7, #12]
 801185e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011866:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011868:	429a      	cmp	r2, r3
 801186a:	d001      	beq.n	8011870 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 801186c:	2301      	movs	r3, #1
 801186e:	e000      	b.n	8011872 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8011870:	2300      	movs	r3, #0
}
 8011872:	4618      	mov	r0, r3
 8011874:	3718      	adds	r7, #24
 8011876:	46bd      	mov	sp, r7
 8011878:	bd80      	pop	{r7, pc}
 801187a:	bf00      	nop
 801187c:	40023800 	.word	0x40023800

08011880 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011880:	b580      	push	{r7, lr}
 8011882:	b084      	sub	sp, #16
 8011884:	af00      	add	r7, sp, #0
 8011886:	6078      	str	r0, [r7, #4]
 8011888:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	2b00      	cmp	r3, #0
 801188e:	d101      	bne.n	8011894 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011890:	2301      	movs	r3, #1
 8011892:	e0cc      	b.n	8011a2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8011894:	4b68      	ldr	r3, [pc, #416]	@ (8011a38 <HAL_RCC_ClockConfig+0x1b8>)
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	f003 0307 	and.w	r3, r3, #7
 801189c:	683a      	ldr	r2, [r7, #0]
 801189e:	429a      	cmp	r2, r3
 80118a0:	d90c      	bls.n	80118bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80118a2:	4b65      	ldr	r3, [pc, #404]	@ (8011a38 <HAL_RCC_ClockConfig+0x1b8>)
 80118a4:	683a      	ldr	r2, [r7, #0]
 80118a6:	b2d2      	uxtb	r2, r2
 80118a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80118aa:	4b63      	ldr	r3, [pc, #396]	@ (8011a38 <HAL_RCC_ClockConfig+0x1b8>)
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	f003 0307 	and.w	r3, r3, #7
 80118b2:	683a      	ldr	r2, [r7, #0]
 80118b4:	429a      	cmp	r2, r3
 80118b6:	d001      	beq.n	80118bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80118b8:	2301      	movs	r3, #1
 80118ba:	e0b8      	b.n	8011a2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	f003 0302 	and.w	r3, r3, #2
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d020      	beq.n	801190a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	f003 0304 	and.w	r3, r3, #4
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d005      	beq.n	80118e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80118d4:	4b59      	ldr	r3, [pc, #356]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 80118d6:	689b      	ldr	r3, [r3, #8]
 80118d8:	4a58      	ldr	r2, [pc, #352]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 80118da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80118de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	f003 0308 	and.w	r3, r3, #8
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d005      	beq.n	80118f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80118ec:	4b53      	ldr	r3, [pc, #332]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 80118ee:	689b      	ldr	r3, [r3, #8]
 80118f0:	4a52      	ldr	r2, [pc, #328]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 80118f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80118f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80118f8:	4b50      	ldr	r3, [pc, #320]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 80118fa:	689b      	ldr	r3, [r3, #8]
 80118fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	689b      	ldr	r3, [r3, #8]
 8011904:	494d      	ldr	r1, [pc, #308]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 8011906:	4313      	orrs	r3, r2
 8011908:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	f003 0301 	and.w	r3, r3, #1
 8011912:	2b00      	cmp	r3, #0
 8011914:	d044      	beq.n	80119a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	685b      	ldr	r3, [r3, #4]
 801191a:	2b01      	cmp	r3, #1
 801191c:	d107      	bne.n	801192e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801191e:	4b47      	ldr	r3, [pc, #284]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011926:	2b00      	cmp	r3, #0
 8011928:	d119      	bne.n	801195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801192a:	2301      	movs	r3, #1
 801192c:	e07f      	b.n	8011a2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	685b      	ldr	r3, [r3, #4]
 8011932:	2b02      	cmp	r3, #2
 8011934:	d003      	beq.n	801193e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801193a:	2b03      	cmp	r3, #3
 801193c:	d107      	bne.n	801194e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801193e:	4b3f      	ldr	r3, [pc, #252]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011946:	2b00      	cmp	r3, #0
 8011948:	d109      	bne.n	801195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801194a:	2301      	movs	r3, #1
 801194c:	e06f      	b.n	8011a2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801194e:	4b3b      	ldr	r3, [pc, #236]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 8011950:	681b      	ldr	r3, [r3, #0]
 8011952:	f003 0302 	and.w	r3, r3, #2
 8011956:	2b00      	cmp	r3, #0
 8011958:	d101      	bne.n	801195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801195a:	2301      	movs	r3, #1
 801195c:	e067      	b.n	8011a2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801195e:	4b37      	ldr	r3, [pc, #220]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 8011960:	689b      	ldr	r3, [r3, #8]
 8011962:	f023 0203 	bic.w	r2, r3, #3
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	685b      	ldr	r3, [r3, #4]
 801196a:	4934      	ldr	r1, [pc, #208]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 801196c:	4313      	orrs	r3, r2
 801196e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8011970:	f7ff f99e 	bl	8010cb0 <HAL_GetTick>
 8011974:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011976:	e00a      	b.n	801198e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011978:	f7ff f99a 	bl	8010cb0 <HAL_GetTick>
 801197c:	4602      	mov	r2, r0
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	1ad3      	subs	r3, r2, r3
 8011982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011986:	4293      	cmp	r3, r2
 8011988:	d901      	bls.n	801198e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 801198a:	2303      	movs	r3, #3
 801198c:	e04f      	b.n	8011a2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801198e:	4b2b      	ldr	r3, [pc, #172]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 8011990:	689b      	ldr	r3, [r3, #8]
 8011992:	f003 020c 	and.w	r2, r3, #12
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	685b      	ldr	r3, [r3, #4]
 801199a:	009b      	lsls	r3, r3, #2
 801199c:	429a      	cmp	r2, r3
 801199e:	d1eb      	bne.n	8011978 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80119a0:	4b25      	ldr	r3, [pc, #148]	@ (8011a38 <HAL_RCC_ClockConfig+0x1b8>)
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	f003 0307 	and.w	r3, r3, #7
 80119a8:	683a      	ldr	r2, [r7, #0]
 80119aa:	429a      	cmp	r2, r3
 80119ac:	d20c      	bcs.n	80119c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80119ae:	4b22      	ldr	r3, [pc, #136]	@ (8011a38 <HAL_RCC_ClockConfig+0x1b8>)
 80119b0:	683a      	ldr	r2, [r7, #0]
 80119b2:	b2d2      	uxtb	r2, r2
 80119b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80119b6:	4b20      	ldr	r3, [pc, #128]	@ (8011a38 <HAL_RCC_ClockConfig+0x1b8>)
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	f003 0307 	and.w	r3, r3, #7
 80119be:	683a      	ldr	r2, [r7, #0]
 80119c0:	429a      	cmp	r2, r3
 80119c2:	d001      	beq.n	80119c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80119c4:	2301      	movs	r3, #1
 80119c6:	e032      	b.n	8011a2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	f003 0304 	and.w	r3, r3, #4
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d008      	beq.n	80119e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80119d4:	4b19      	ldr	r3, [pc, #100]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 80119d6:	689b      	ldr	r3, [r3, #8]
 80119d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	68db      	ldr	r3, [r3, #12]
 80119e0:	4916      	ldr	r1, [pc, #88]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 80119e2:	4313      	orrs	r3, r2
 80119e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	f003 0308 	and.w	r3, r3, #8
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d009      	beq.n	8011a06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80119f2:	4b12      	ldr	r3, [pc, #72]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 80119f4:	689b      	ldr	r3, [r3, #8]
 80119f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	691b      	ldr	r3, [r3, #16]
 80119fe:	00db      	lsls	r3, r3, #3
 8011a00:	490e      	ldr	r1, [pc, #56]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 8011a02:	4313      	orrs	r3, r2
 8011a04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8011a06:	f000 f821 	bl	8011a4c <HAL_RCC_GetSysClockFreq>
 8011a0a:	4602      	mov	r2, r0
 8011a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8011a3c <HAL_RCC_ClockConfig+0x1bc>)
 8011a0e:	689b      	ldr	r3, [r3, #8]
 8011a10:	091b      	lsrs	r3, r3, #4
 8011a12:	f003 030f 	and.w	r3, r3, #15
 8011a16:	490a      	ldr	r1, [pc, #40]	@ (8011a40 <HAL_RCC_ClockConfig+0x1c0>)
 8011a18:	5ccb      	ldrb	r3, [r1, r3]
 8011a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8011a1e:	4a09      	ldr	r2, [pc, #36]	@ (8011a44 <HAL_RCC_ClockConfig+0x1c4>)
 8011a20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8011a22:	4b09      	ldr	r3, [pc, #36]	@ (8011a48 <HAL_RCC_ClockConfig+0x1c8>)
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	4618      	mov	r0, r3
 8011a28:	f7ff f8fe 	bl	8010c28 <HAL_InitTick>

  return HAL_OK;
 8011a2c:	2300      	movs	r3, #0
}
 8011a2e:	4618      	mov	r0, r3
 8011a30:	3710      	adds	r7, #16
 8011a32:	46bd      	mov	sp, r7
 8011a34:	bd80      	pop	{r7, pc}
 8011a36:	bf00      	nop
 8011a38:	40023c00 	.word	0x40023c00
 8011a3c:	40023800 	.word	0x40023800
 8011a40:	08013cdc 	.word	0x08013cdc
 8011a44:	20000000 	.word	0x20000000
 8011a48:	20000004 	.word	0x20000004

08011a4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011a4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011a50:	b090      	sub	sp, #64	@ 0x40
 8011a52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8011a54:	2300      	movs	r3, #0
 8011a56:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8011a58:	2300      	movs	r3, #0
 8011a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8011a60:	2300      	movs	r3, #0
 8011a62:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8011a64:	4b59      	ldr	r3, [pc, #356]	@ (8011bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8011a66:	689b      	ldr	r3, [r3, #8]
 8011a68:	f003 030c 	and.w	r3, r3, #12
 8011a6c:	2b08      	cmp	r3, #8
 8011a6e:	d00d      	beq.n	8011a8c <HAL_RCC_GetSysClockFreq+0x40>
 8011a70:	2b08      	cmp	r3, #8
 8011a72:	f200 80a1 	bhi.w	8011bb8 <HAL_RCC_GetSysClockFreq+0x16c>
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d002      	beq.n	8011a80 <HAL_RCC_GetSysClockFreq+0x34>
 8011a7a:	2b04      	cmp	r3, #4
 8011a7c:	d003      	beq.n	8011a86 <HAL_RCC_GetSysClockFreq+0x3a>
 8011a7e:	e09b      	b.n	8011bb8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8011a80:	4b53      	ldr	r3, [pc, #332]	@ (8011bd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8011a82:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011a84:	e09b      	b.n	8011bbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8011a86:	4b53      	ldr	r3, [pc, #332]	@ (8011bd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8011a88:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011a8a:	e098      	b.n	8011bbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8011a8c:	4b4f      	ldr	r3, [pc, #316]	@ (8011bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8011a8e:	685b      	ldr	r3, [r3, #4]
 8011a90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011a94:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8011a96:	4b4d      	ldr	r3, [pc, #308]	@ (8011bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8011a98:	685b      	ldr	r3, [r3, #4]
 8011a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d028      	beq.n	8011af4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011aa2:	4b4a      	ldr	r3, [pc, #296]	@ (8011bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8011aa4:	685b      	ldr	r3, [r3, #4]
 8011aa6:	099b      	lsrs	r3, r3, #6
 8011aa8:	2200      	movs	r2, #0
 8011aaa:	623b      	str	r3, [r7, #32]
 8011aac:	627a      	str	r2, [r7, #36]	@ 0x24
 8011aae:	6a3b      	ldr	r3, [r7, #32]
 8011ab0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8011ab4:	2100      	movs	r1, #0
 8011ab6:	4b47      	ldr	r3, [pc, #284]	@ (8011bd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8011ab8:	fb03 f201 	mul.w	r2, r3, r1
 8011abc:	2300      	movs	r3, #0
 8011abe:	fb00 f303 	mul.w	r3, r0, r3
 8011ac2:	4413      	add	r3, r2
 8011ac4:	4a43      	ldr	r2, [pc, #268]	@ (8011bd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8011ac6:	fba0 1202 	umull	r1, r2, r0, r2
 8011aca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011acc:	460a      	mov	r2, r1
 8011ace:	62ba      	str	r2, [r7, #40]	@ 0x28
 8011ad0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011ad2:	4413      	add	r3, r2
 8011ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ad8:	2200      	movs	r2, #0
 8011ada:	61bb      	str	r3, [r7, #24]
 8011adc:	61fa      	str	r2, [r7, #28]
 8011ade:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011ae2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8011ae6:	f7fe fbd3 	bl	8010290 <__aeabi_uldivmod>
 8011aea:	4602      	mov	r2, r0
 8011aec:	460b      	mov	r3, r1
 8011aee:	4613      	mov	r3, r2
 8011af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011af2:	e053      	b.n	8011b9c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011af4:	4b35      	ldr	r3, [pc, #212]	@ (8011bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8011af6:	685b      	ldr	r3, [r3, #4]
 8011af8:	099b      	lsrs	r3, r3, #6
 8011afa:	2200      	movs	r2, #0
 8011afc:	613b      	str	r3, [r7, #16]
 8011afe:	617a      	str	r2, [r7, #20]
 8011b00:	693b      	ldr	r3, [r7, #16]
 8011b02:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8011b06:	f04f 0b00 	mov.w	fp, #0
 8011b0a:	4652      	mov	r2, sl
 8011b0c:	465b      	mov	r3, fp
 8011b0e:	f04f 0000 	mov.w	r0, #0
 8011b12:	f04f 0100 	mov.w	r1, #0
 8011b16:	0159      	lsls	r1, r3, #5
 8011b18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8011b1c:	0150      	lsls	r0, r2, #5
 8011b1e:	4602      	mov	r2, r0
 8011b20:	460b      	mov	r3, r1
 8011b22:	ebb2 080a 	subs.w	r8, r2, sl
 8011b26:	eb63 090b 	sbc.w	r9, r3, fp
 8011b2a:	f04f 0200 	mov.w	r2, #0
 8011b2e:	f04f 0300 	mov.w	r3, #0
 8011b32:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8011b36:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8011b3a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8011b3e:	ebb2 0408 	subs.w	r4, r2, r8
 8011b42:	eb63 0509 	sbc.w	r5, r3, r9
 8011b46:	f04f 0200 	mov.w	r2, #0
 8011b4a:	f04f 0300 	mov.w	r3, #0
 8011b4e:	00eb      	lsls	r3, r5, #3
 8011b50:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8011b54:	00e2      	lsls	r2, r4, #3
 8011b56:	4614      	mov	r4, r2
 8011b58:	461d      	mov	r5, r3
 8011b5a:	eb14 030a 	adds.w	r3, r4, sl
 8011b5e:	603b      	str	r3, [r7, #0]
 8011b60:	eb45 030b 	adc.w	r3, r5, fp
 8011b64:	607b      	str	r3, [r7, #4]
 8011b66:	f04f 0200 	mov.w	r2, #0
 8011b6a:	f04f 0300 	mov.w	r3, #0
 8011b6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8011b72:	4629      	mov	r1, r5
 8011b74:	028b      	lsls	r3, r1, #10
 8011b76:	4621      	mov	r1, r4
 8011b78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8011b7c:	4621      	mov	r1, r4
 8011b7e:	028a      	lsls	r2, r1, #10
 8011b80:	4610      	mov	r0, r2
 8011b82:	4619      	mov	r1, r3
 8011b84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b86:	2200      	movs	r2, #0
 8011b88:	60bb      	str	r3, [r7, #8]
 8011b8a:	60fa      	str	r2, [r7, #12]
 8011b8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8011b90:	f7fe fb7e 	bl	8010290 <__aeabi_uldivmod>
 8011b94:	4602      	mov	r2, r0
 8011b96:	460b      	mov	r3, r1
 8011b98:	4613      	mov	r3, r2
 8011b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8011b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8011bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8011b9e:	685b      	ldr	r3, [r3, #4]
 8011ba0:	0c1b      	lsrs	r3, r3, #16
 8011ba2:	f003 0303 	and.w	r3, r3, #3
 8011ba6:	3301      	adds	r3, #1
 8011ba8:	005b      	lsls	r3, r3, #1
 8011baa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8011bac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8011bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011bb6:	e002      	b.n	8011bbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8011bb8:	4b05      	ldr	r3, [pc, #20]	@ (8011bd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8011bba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011bbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8011bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8011bc0:	4618      	mov	r0, r3
 8011bc2:	3740      	adds	r7, #64	@ 0x40
 8011bc4:	46bd      	mov	sp, r7
 8011bc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011bca:	bf00      	nop
 8011bcc:	40023800 	.word	0x40023800
 8011bd0:	00f42400 	.word	0x00f42400
 8011bd4:	017d7840 	.word	0x017d7840

08011bd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011bd8:	b480      	push	{r7}
 8011bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011bdc:	4b03      	ldr	r3, [pc, #12]	@ (8011bec <HAL_RCC_GetHCLKFreq+0x14>)
 8011bde:	681b      	ldr	r3, [r3, #0]
}
 8011be0:	4618      	mov	r0, r3
 8011be2:	46bd      	mov	sp, r7
 8011be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be8:	4770      	bx	lr
 8011bea:	bf00      	nop
 8011bec:	20000000 	.word	0x20000000

08011bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011bf0:	b580      	push	{r7, lr}
 8011bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8011bf4:	f7ff fff0 	bl	8011bd8 <HAL_RCC_GetHCLKFreq>
 8011bf8:	4602      	mov	r2, r0
 8011bfa:	4b05      	ldr	r3, [pc, #20]	@ (8011c10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8011bfc:	689b      	ldr	r3, [r3, #8]
 8011bfe:	0a9b      	lsrs	r3, r3, #10
 8011c00:	f003 0307 	and.w	r3, r3, #7
 8011c04:	4903      	ldr	r1, [pc, #12]	@ (8011c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011c06:	5ccb      	ldrb	r3, [r1, r3]
 8011c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	bd80      	pop	{r7, pc}
 8011c10:	40023800 	.word	0x40023800
 8011c14:	08013cec 	.word	0x08013cec

08011c18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011c18:	b580      	push	{r7, lr}
 8011c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8011c1c:	f7ff ffdc 	bl	8011bd8 <HAL_RCC_GetHCLKFreq>
 8011c20:	4602      	mov	r2, r0
 8011c22:	4b05      	ldr	r3, [pc, #20]	@ (8011c38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8011c24:	689b      	ldr	r3, [r3, #8]
 8011c26:	0b5b      	lsrs	r3, r3, #13
 8011c28:	f003 0307 	and.w	r3, r3, #7
 8011c2c:	4903      	ldr	r1, [pc, #12]	@ (8011c3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8011c2e:	5ccb      	ldrb	r3, [r1, r3]
 8011c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011c34:	4618      	mov	r0, r3
 8011c36:	bd80      	pop	{r7, pc}
 8011c38:	40023800 	.word	0x40023800
 8011c3c:	08013cec 	.word	0x08013cec

08011c40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011c40:	b580      	push	{r7, lr}
 8011c42:	b082      	sub	sp, #8
 8011c44:	af00      	add	r7, sp, #0
 8011c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d101      	bne.n	8011c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011c4e:	2301      	movs	r3, #1
 8011c50:	e042      	b.n	8011cd8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011c58:	b2db      	uxtb	r3, r3
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d106      	bne.n	8011c6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	2200      	movs	r2, #0
 8011c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011c66:	6878      	ldr	r0, [r7, #4]
 8011c68:	f7fe fe4e 	bl	8010908 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	2224      	movs	r2, #36	@ 0x24
 8011c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	68da      	ldr	r2, [r3, #12]
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8011c82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8011c84:	6878      	ldr	r0, [r7, #4]
 8011c86:	f000 fdd3 	bl	8012830 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	681b      	ldr	r3, [r3, #0]
 8011c8e:	691a      	ldr	r2, [r3, #16]
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011c98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	695a      	ldr	r2, [r3, #20]
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011ca8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	68da      	ldr	r2, [r3, #12]
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8011cb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	2200      	movs	r2, #0
 8011cbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	2220      	movs	r2, #32
 8011cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	2220      	movs	r2, #32
 8011ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	2200      	movs	r2, #0
 8011cd4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8011cd6:	2300      	movs	r3, #0
}
 8011cd8:	4618      	mov	r0, r3
 8011cda:	3708      	adds	r7, #8
 8011cdc:	46bd      	mov	sp, r7
 8011cde:	bd80      	pop	{r7, pc}

08011ce0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011ce0:	b580      	push	{r7, lr}
 8011ce2:	b08a      	sub	sp, #40	@ 0x28
 8011ce4:	af02      	add	r7, sp, #8
 8011ce6:	60f8      	str	r0, [r7, #12]
 8011ce8:	60b9      	str	r1, [r7, #8]
 8011cea:	603b      	str	r3, [r7, #0]
 8011cec:	4613      	mov	r3, r2
 8011cee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8011cf0:	2300      	movs	r3, #0
 8011cf2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011cfa:	b2db      	uxtb	r3, r3
 8011cfc:	2b20      	cmp	r3, #32
 8011cfe:	d175      	bne.n	8011dec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8011d00:	68bb      	ldr	r3, [r7, #8]
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d002      	beq.n	8011d0c <HAL_UART_Transmit+0x2c>
 8011d06:	88fb      	ldrh	r3, [r7, #6]
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d101      	bne.n	8011d10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8011d0c:	2301      	movs	r3, #1
 8011d0e:	e06e      	b.n	8011dee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	2200      	movs	r2, #0
 8011d14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	2221      	movs	r2, #33	@ 0x21
 8011d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8011d1e:	f7fe ffc7 	bl	8010cb0 <HAL_GetTick>
 8011d22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	88fa      	ldrh	r2, [r7, #6]
 8011d28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	88fa      	ldrh	r2, [r7, #6]
 8011d2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	689b      	ldr	r3, [r3, #8]
 8011d34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011d38:	d108      	bne.n	8011d4c <HAL_UART_Transmit+0x6c>
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	691b      	ldr	r3, [r3, #16]
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d104      	bne.n	8011d4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8011d42:	2300      	movs	r3, #0
 8011d44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8011d46:	68bb      	ldr	r3, [r7, #8]
 8011d48:	61bb      	str	r3, [r7, #24]
 8011d4a:	e003      	b.n	8011d54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8011d4c:	68bb      	ldr	r3, [r7, #8]
 8011d4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8011d50:	2300      	movs	r3, #0
 8011d52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8011d54:	e02e      	b.n	8011db4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8011d56:	683b      	ldr	r3, [r7, #0]
 8011d58:	9300      	str	r3, [sp, #0]
 8011d5a:	697b      	ldr	r3, [r7, #20]
 8011d5c:	2200      	movs	r2, #0
 8011d5e:	2180      	movs	r1, #128	@ 0x80
 8011d60:	68f8      	ldr	r0, [r7, #12]
 8011d62:	f000 fb37 	bl	80123d4 <UART_WaitOnFlagUntilTimeout>
 8011d66:	4603      	mov	r3, r0
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d005      	beq.n	8011d78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	2220      	movs	r2, #32
 8011d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8011d74:	2303      	movs	r3, #3
 8011d76:	e03a      	b.n	8011dee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8011d78:	69fb      	ldr	r3, [r7, #28]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d10b      	bne.n	8011d96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8011d7e:	69bb      	ldr	r3, [r7, #24]
 8011d80:	881b      	ldrh	r3, [r3, #0]
 8011d82:	461a      	mov	r2, r3
 8011d84:	68fb      	ldr	r3, [r7, #12]
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8011d8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8011d8e:	69bb      	ldr	r3, [r7, #24]
 8011d90:	3302      	adds	r3, #2
 8011d92:	61bb      	str	r3, [r7, #24]
 8011d94:	e007      	b.n	8011da6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8011d96:	69fb      	ldr	r3, [r7, #28]
 8011d98:	781a      	ldrb	r2, [r3, #0]
 8011d9a:	68fb      	ldr	r3, [r7, #12]
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8011da0:	69fb      	ldr	r3, [r7, #28]
 8011da2:	3301      	adds	r3, #1
 8011da4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8011da6:	68fb      	ldr	r3, [r7, #12]
 8011da8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8011daa:	b29b      	uxth	r3, r3
 8011dac:	3b01      	subs	r3, #1
 8011dae:	b29a      	uxth	r2, r3
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8011db8:	b29b      	uxth	r3, r3
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d1cb      	bne.n	8011d56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8011dbe:	683b      	ldr	r3, [r7, #0]
 8011dc0:	9300      	str	r3, [sp, #0]
 8011dc2:	697b      	ldr	r3, [r7, #20]
 8011dc4:	2200      	movs	r2, #0
 8011dc6:	2140      	movs	r1, #64	@ 0x40
 8011dc8:	68f8      	ldr	r0, [r7, #12]
 8011dca:	f000 fb03 	bl	80123d4 <UART_WaitOnFlagUntilTimeout>
 8011dce:	4603      	mov	r3, r0
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d005      	beq.n	8011de0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	2220      	movs	r2, #32
 8011dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8011ddc:	2303      	movs	r3, #3
 8011dde:	e006      	b.n	8011dee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	2220      	movs	r2, #32
 8011de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8011de8:	2300      	movs	r3, #0
 8011dea:	e000      	b.n	8011dee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8011dec:	2302      	movs	r3, #2
  }
}
 8011dee:	4618      	mov	r0, r3
 8011df0:	3720      	adds	r7, #32
 8011df2:	46bd      	mov	sp, r7
 8011df4:	bd80      	pop	{r7, pc}

08011df6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011df6:	b580      	push	{r7, lr}
 8011df8:	b084      	sub	sp, #16
 8011dfa:	af00      	add	r7, sp, #0
 8011dfc:	60f8      	str	r0, [r7, #12]
 8011dfe:	60b9      	str	r1, [r7, #8]
 8011e00:	4613      	mov	r3, r2
 8011e02:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011e04:	68fb      	ldr	r3, [r7, #12]
 8011e06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011e0a:	b2db      	uxtb	r3, r3
 8011e0c:	2b20      	cmp	r3, #32
 8011e0e:	d112      	bne.n	8011e36 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8011e10:	68bb      	ldr	r3, [r7, #8]
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d002      	beq.n	8011e1c <HAL_UART_Receive_IT+0x26>
 8011e16:	88fb      	ldrh	r3, [r7, #6]
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d101      	bne.n	8011e20 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8011e1c:	2301      	movs	r3, #1
 8011e1e:	e00b      	b.n	8011e38 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011e20:	68fb      	ldr	r3, [r7, #12]
 8011e22:	2200      	movs	r2, #0
 8011e24:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8011e26:	88fb      	ldrh	r3, [r7, #6]
 8011e28:	461a      	mov	r2, r3
 8011e2a:	68b9      	ldr	r1, [r7, #8]
 8011e2c:	68f8      	ldr	r0, [r7, #12]
 8011e2e:	f000 fb2a 	bl	8012486 <UART_Start_Receive_IT>
 8011e32:	4603      	mov	r3, r0
 8011e34:	e000      	b.n	8011e38 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8011e36:	2302      	movs	r3, #2
  }
}
 8011e38:	4618      	mov	r0, r3
 8011e3a:	3710      	adds	r7, #16
 8011e3c:	46bd      	mov	sp, r7
 8011e3e:	bd80      	pop	{r7, pc}

08011e40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8011e40:	b580      	push	{r7, lr}
 8011e42:	b0ba      	sub	sp, #232	@ 0xe8
 8011e44:	af00      	add	r7, sp, #0
 8011e46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	68db      	ldr	r3, [r3, #12]
 8011e58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	695b      	ldr	r3, [r3, #20]
 8011e62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8011e66:	2300      	movs	r3, #0
 8011e68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8011e6c:	2300      	movs	r3, #0
 8011e6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8011e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011e76:	f003 030f 	and.w	r3, r3, #15
 8011e7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8011e7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d10f      	bne.n	8011ea6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8011e86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011e8a:	f003 0320 	and.w	r3, r3, #32
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d009      	beq.n	8011ea6 <HAL_UART_IRQHandler+0x66>
 8011e92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011e96:	f003 0320 	and.w	r3, r3, #32
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d003      	beq.n	8011ea6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8011e9e:	6878      	ldr	r0, [r7, #4]
 8011ea0:	f000 fc07 	bl	80126b2 <UART_Receive_IT>
      return;
 8011ea4:	e273      	b.n	801238e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8011ea6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	f000 80de 	beq.w	801206c <HAL_UART_IRQHandler+0x22c>
 8011eb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011eb4:	f003 0301 	and.w	r3, r3, #1
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d106      	bne.n	8011eca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8011ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011ec0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	f000 80d1 	beq.w	801206c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8011eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011ece:	f003 0301 	and.w	r3, r3, #1
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d00b      	beq.n	8011eee <HAL_UART_IRQHandler+0xae>
 8011ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011eda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d005      	beq.n	8011eee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011ee6:	f043 0201 	orr.w	r2, r3, #1
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8011eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011ef2:	f003 0304 	and.w	r3, r3, #4
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d00b      	beq.n	8011f12 <HAL_UART_IRQHandler+0xd2>
 8011efa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011efe:	f003 0301 	and.w	r3, r3, #1
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d005      	beq.n	8011f12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f0a:	f043 0202 	orr.w	r2, r3, #2
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8011f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011f16:	f003 0302 	and.w	r3, r3, #2
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d00b      	beq.n	8011f36 <HAL_UART_IRQHandler+0xf6>
 8011f1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011f22:	f003 0301 	and.w	r3, r3, #1
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d005      	beq.n	8011f36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f2e:	f043 0204 	orr.w	r2, r3, #4
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8011f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011f3a:	f003 0308 	and.w	r3, r3, #8
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d011      	beq.n	8011f66 <HAL_UART_IRQHandler+0x126>
 8011f42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011f46:	f003 0320 	and.w	r3, r3, #32
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d105      	bne.n	8011f5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8011f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011f52:	f003 0301 	and.w	r3, r3, #1
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d005      	beq.n	8011f66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f5e:	f043 0208 	orr.w	r2, r3, #8
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	f000 820a 	beq.w	8012384 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8011f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011f74:	f003 0320 	and.w	r3, r3, #32
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d008      	beq.n	8011f8e <HAL_UART_IRQHandler+0x14e>
 8011f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011f80:	f003 0320 	and.w	r3, r3, #32
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d002      	beq.n	8011f8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8011f88:	6878      	ldr	r0, [r7, #4]
 8011f8a:	f000 fb92 	bl	80126b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	681b      	ldr	r3, [r3, #0]
 8011f92:	695b      	ldr	r3, [r3, #20]
 8011f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f98:	2b40      	cmp	r3, #64	@ 0x40
 8011f9a:	bf0c      	ite	eq
 8011f9c:	2301      	moveq	r3, #1
 8011f9e:	2300      	movne	r3, #0
 8011fa0:	b2db      	uxtb	r3, r3
 8011fa2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011faa:	f003 0308 	and.w	r3, r3, #8
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d103      	bne.n	8011fba <HAL_UART_IRQHandler+0x17a>
 8011fb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d04f      	beq.n	801205a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8011fba:	6878      	ldr	r0, [r7, #4]
 8011fbc:	f000 fa9d 	bl	80124fa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	695b      	ldr	r3, [r3, #20]
 8011fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011fca:	2b40      	cmp	r3, #64	@ 0x40
 8011fcc:	d141      	bne.n	8012052 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	3314      	adds	r3, #20
 8011fd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011fdc:	e853 3f00 	ldrex	r3, [r3]
 8011fe0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8011fe4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011fe8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011fec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	3314      	adds	r3, #20
 8011ff6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8011ffa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8011ffe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012002:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8012006:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801200a:	e841 2300 	strex	r3, r2, [r1]
 801200e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8012012:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012016:	2b00      	cmp	r3, #0
 8012018:	d1d9      	bne.n	8011fce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801201e:	2b00      	cmp	r3, #0
 8012020:	d013      	beq.n	801204a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012026:	4a8a      	ldr	r2, [pc, #552]	@ (8012250 <HAL_UART_IRQHandler+0x410>)
 8012028:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801202e:	4618      	mov	r0, r3
 8012030:	f7fe ffef 	bl	8011012 <HAL_DMA_Abort_IT>
 8012034:	4603      	mov	r3, r0
 8012036:	2b00      	cmp	r3, #0
 8012038:	d016      	beq.n	8012068 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801203e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012040:	687a      	ldr	r2, [r7, #4]
 8012042:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8012044:	4610      	mov	r0, r2
 8012046:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012048:	e00e      	b.n	8012068 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801204a:	6878      	ldr	r0, [r7, #4]
 801204c:	f000 f9ac 	bl	80123a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012050:	e00a      	b.n	8012068 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012052:	6878      	ldr	r0, [r7, #4]
 8012054:	f000 f9a8 	bl	80123a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012058:	e006      	b.n	8012068 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801205a:	6878      	ldr	r0, [r7, #4]
 801205c:	f000 f9a4 	bl	80123a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	2200      	movs	r2, #0
 8012064:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8012066:	e18d      	b.n	8012384 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012068:	bf00      	nop
    return;
 801206a:	e18b      	b.n	8012384 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012070:	2b01      	cmp	r3, #1
 8012072:	f040 8167 	bne.w	8012344 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8012076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801207a:	f003 0310 	and.w	r3, r3, #16
 801207e:	2b00      	cmp	r3, #0
 8012080:	f000 8160 	beq.w	8012344 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8012084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012088:	f003 0310 	and.w	r3, r3, #16
 801208c:	2b00      	cmp	r3, #0
 801208e:	f000 8159 	beq.w	8012344 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8012092:	2300      	movs	r3, #0
 8012094:	60bb      	str	r3, [r7, #8]
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	60bb      	str	r3, [r7, #8]
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	685b      	ldr	r3, [r3, #4]
 80120a4:	60bb      	str	r3, [r7, #8]
 80120a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	695b      	ldr	r3, [r3, #20]
 80120ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80120b2:	2b40      	cmp	r3, #64	@ 0x40
 80120b4:	f040 80ce 	bne.w	8012254 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	685b      	ldr	r3, [r3, #4]
 80120c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80120c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	f000 80a9 	beq.w	8012220 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80120d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80120d6:	429a      	cmp	r2, r3
 80120d8:	f080 80a2 	bcs.w	8012220 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80120e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80120e8:	69db      	ldr	r3, [r3, #28]
 80120ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80120ee:	f000 8088 	beq.w	8012202 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	681b      	ldr	r3, [r3, #0]
 80120f6:	330c      	adds	r3, #12
 80120f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012100:	e853 3f00 	ldrex	r3, [r3]
 8012104:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8012108:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801210c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012110:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	330c      	adds	r3, #12
 801211a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 801211e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8012122:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012126:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801212a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801212e:	e841 2300 	strex	r3, r2, [r1]
 8012132:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8012136:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801213a:	2b00      	cmp	r3, #0
 801213c:	d1d9      	bne.n	80120f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	3314      	adds	r3, #20
 8012144:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012146:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012148:	e853 3f00 	ldrex	r3, [r3]
 801214c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801214e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012150:	f023 0301 	bic.w	r3, r3, #1
 8012154:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	3314      	adds	r3, #20
 801215e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8012162:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8012166:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012168:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801216a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801216e:	e841 2300 	strex	r3, r2, [r1]
 8012172:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8012174:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012176:	2b00      	cmp	r3, #0
 8012178:	d1e1      	bne.n	801213e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	3314      	adds	r3, #20
 8012180:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012182:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012184:	e853 3f00 	ldrex	r3, [r3]
 8012188:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801218a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801218c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012190:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	3314      	adds	r3, #20
 801219a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801219e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80121a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80121a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80121a6:	e841 2300 	strex	r3, r2, [r1]
 80121aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80121ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d1e3      	bne.n	801217a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	2220      	movs	r2, #32
 80121b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	2200      	movs	r2, #0
 80121be:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	330c      	adds	r3, #12
 80121c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80121c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80121ca:	e853 3f00 	ldrex	r3, [r3]
 80121ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80121d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80121d2:	f023 0310 	bic.w	r3, r3, #16
 80121d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	330c      	adds	r3, #12
 80121e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80121e4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80121e6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80121ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80121ec:	e841 2300 	strex	r3, r2, [r1]
 80121f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80121f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d1e3      	bne.n	80121c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121fc:	4618      	mov	r0, r3
 80121fe:	f7fe fe98 	bl	8010f32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	2202      	movs	r2, #2
 8012206:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8012210:	b29b      	uxth	r3, r3
 8012212:	1ad3      	subs	r3, r2, r3
 8012214:	b29b      	uxth	r3, r3
 8012216:	4619      	mov	r1, r3
 8012218:	6878      	ldr	r0, [r7, #4]
 801221a:	f000 f8cf 	bl	80123bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801221e:	e0b3      	b.n	8012388 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8012224:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8012228:	429a      	cmp	r2, r3
 801222a:	f040 80ad 	bne.w	8012388 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012232:	69db      	ldr	r3, [r3, #28]
 8012234:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012238:	f040 80a6 	bne.w	8012388 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	2202      	movs	r2, #2
 8012240:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8012246:	4619      	mov	r1, r3
 8012248:	6878      	ldr	r0, [r7, #4]
 801224a:	f000 f8b7 	bl	80123bc <HAL_UARTEx_RxEventCallback>
      return;
 801224e:	e09b      	b.n	8012388 <HAL_UART_IRQHandler+0x548>
 8012250:	080125c1 	.word	0x080125c1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801225c:	b29b      	uxth	r3, r3
 801225e:	1ad3      	subs	r3, r2, r3
 8012260:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8012268:	b29b      	uxth	r3, r3
 801226a:	2b00      	cmp	r3, #0
 801226c:	f000 808e 	beq.w	801238c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8012270:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8012274:	2b00      	cmp	r3, #0
 8012276:	f000 8089 	beq.w	801238c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	681b      	ldr	r3, [r3, #0]
 801227e:	330c      	adds	r3, #12
 8012280:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012284:	e853 3f00 	ldrex	r3, [r3]
 8012288:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801228a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801228c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012290:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	330c      	adds	r3, #12
 801229a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 801229e:	647a      	str	r2, [r7, #68]	@ 0x44
 80122a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80122a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80122a6:	e841 2300 	strex	r3, r2, [r1]
 80122aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80122ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d1e3      	bne.n	801227a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	3314      	adds	r3, #20
 80122b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80122ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122bc:	e853 3f00 	ldrex	r3, [r3]
 80122c0:	623b      	str	r3, [r7, #32]
   return(result);
 80122c2:	6a3b      	ldr	r3, [r7, #32]
 80122c4:	f023 0301 	bic.w	r3, r3, #1
 80122c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	681b      	ldr	r3, [r3, #0]
 80122d0:	3314      	adds	r3, #20
 80122d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80122d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80122d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80122dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80122de:	e841 2300 	strex	r3, r2, [r1]
 80122e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80122e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d1e3      	bne.n	80122b2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	2220      	movs	r2, #32
 80122ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	2200      	movs	r2, #0
 80122f6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	330c      	adds	r3, #12
 80122fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012300:	693b      	ldr	r3, [r7, #16]
 8012302:	e853 3f00 	ldrex	r3, [r3]
 8012306:	60fb      	str	r3, [r7, #12]
   return(result);
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	f023 0310 	bic.w	r3, r3, #16
 801230e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	330c      	adds	r3, #12
 8012318:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 801231c:	61fa      	str	r2, [r7, #28]
 801231e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012320:	69b9      	ldr	r1, [r7, #24]
 8012322:	69fa      	ldr	r2, [r7, #28]
 8012324:	e841 2300 	strex	r3, r2, [r1]
 8012328:	617b      	str	r3, [r7, #20]
   return(result);
 801232a:	697b      	ldr	r3, [r7, #20]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d1e3      	bne.n	80122f8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	2202      	movs	r2, #2
 8012334:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8012336:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801233a:	4619      	mov	r1, r3
 801233c:	6878      	ldr	r0, [r7, #4]
 801233e:	f000 f83d 	bl	80123bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8012342:	e023      	b.n	801238c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8012344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801234c:	2b00      	cmp	r3, #0
 801234e:	d009      	beq.n	8012364 <HAL_UART_IRQHandler+0x524>
 8012350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012354:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012358:	2b00      	cmp	r3, #0
 801235a:	d003      	beq.n	8012364 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 801235c:	6878      	ldr	r0, [r7, #4]
 801235e:	f000 f940 	bl	80125e2 <UART_Transmit_IT>
    return;
 8012362:	e014      	b.n	801238e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8012364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801236c:	2b00      	cmp	r3, #0
 801236e:	d00e      	beq.n	801238e <HAL_UART_IRQHandler+0x54e>
 8012370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012378:	2b00      	cmp	r3, #0
 801237a:	d008      	beq.n	801238e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 801237c:	6878      	ldr	r0, [r7, #4]
 801237e:	f000 f980 	bl	8012682 <UART_EndTransmit_IT>
    return;
 8012382:	e004      	b.n	801238e <HAL_UART_IRQHandler+0x54e>
    return;
 8012384:	bf00      	nop
 8012386:	e002      	b.n	801238e <HAL_UART_IRQHandler+0x54e>
      return;
 8012388:	bf00      	nop
 801238a:	e000      	b.n	801238e <HAL_UART_IRQHandler+0x54e>
      return;
 801238c:	bf00      	nop
  }
}
 801238e:	37e8      	adds	r7, #232	@ 0xe8
 8012390:	46bd      	mov	sp, r7
 8012392:	bd80      	pop	{r7, pc}

08012394 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8012394:	b480      	push	{r7}
 8012396:	b083      	sub	sp, #12
 8012398:	af00      	add	r7, sp, #0
 801239a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 801239c:	bf00      	nop
 801239e:	370c      	adds	r7, #12
 80123a0:	46bd      	mov	sp, r7
 80123a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123a6:	4770      	bx	lr

080123a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80123a8:	b480      	push	{r7}
 80123aa:	b083      	sub	sp, #12
 80123ac:	af00      	add	r7, sp, #0
 80123ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80123b0:	bf00      	nop
 80123b2:	370c      	adds	r7, #12
 80123b4:	46bd      	mov	sp, r7
 80123b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ba:	4770      	bx	lr

080123bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80123bc:	b480      	push	{r7}
 80123be:	b083      	sub	sp, #12
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	6078      	str	r0, [r7, #4]
 80123c4:	460b      	mov	r3, r1
 80123c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80123c8:	bf00      	nop
 80123ca:	370c      	adds	r7, #12
 80123cc:	46bd      	mov	sp, r7
 80123ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123d2:	4770      	bx	lr

080123d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80123d4:	b580      	push	{r7, lr}
 80123d6:	b086      	sub	sp, #24
 80123d8:	af00      	add	r7, sp, #0
 80123da:	60f8      	str	r0, [r7, #12]
 80123dc:	60b9      	str	r1, [r7, #8]
 80123de:	603b      	str	r3, [r7, #0]
 80123e0:	4613      	mov	r3, r2
 80123e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80123e4:	e03b      	b.n	801245e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80123e6:	6a3b      	ldr	r3, [r7, #32]
 80123e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123ec:	d037      	beq.n	801245e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80123ee:	f7fe fc5f 	bl	8010cb0 <HAL_GetTick>
 80123f2:	4602      	mov	r2, r0
 80123f4:	683b      	ldr	r3, [r7, #0]
 80123f6:	1ad3      	subs	r3, r2, r3
 80123f8:	6a3a      	ldr	r2, [r7, #32]
 80123fa:	429a      	cmp	r2, r3
 80123fc:	d302      	bcc.n	8012404 <UART_WaitOnFlagUntilTimeout+0x30>
 80123fe:	6a3b      	ldr	r3, [r7, #32]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d101      	bne.n	8012408 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012404:	2303      	movs	r3, #3
 8012406:	e03a      	b.n	801247e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	68db      	ldr	r3, [r3, #12]
 801240e:	f003 0304 	and.w	r3, r3, #4
 8012412:	2b00      	cmp	r3, #0
 8012414:	d023      	beq.n	801245e <UART_WaitOnFlagUntilTimeout+0x8a>
 8012416:	68bb      	ldr	r3, [r7, #8]
 8012418:	2b80      	cmp	r3, #128	@ 0x80
 801241a:	d020      	beq.n	801245e <UART_WaitOnFlagUntilTimeout+0x8a>
 801241c:	68bb      	ldr	r3, [r7, #8]
 801241e:	2b40      	cmp	r3, #64	@ 0x40
 8012420:	d01d      	beq.n	801245e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012422:	68fb      	ldr	r3, [r7, #12]
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	681b      	ldr	r3, [r3, #0]
 8012428:	f003 0308 	and.w	r3, r3, #8
 801242c:	2b08      	cmp	r3, #8
 801242e:	d116      	bne.n	801245e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8012430:	2300      	movs	r3, #0
 8012432:	617b      	str	r3, [r7, #20]
 8012434:	68fb      	ldr	r3, [r7, #12]
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	681b      	ldr	r3, [r3, #0]
 801243a:	617b      	str	r3, [r7, #20]
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	685b      	ldr	r3, [r3, #4]
 8012442:	617b      	str	r3, [r7, #20]
 8012444:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012446:	68f8      	ldr	r0, [r7, #12]
 8012448:	f000 f857 	bl	80124fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	2208      	movs	r2, #8
 8012450:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012452:	68fb      	ldr	r3, [r7, #12]
 8012454:	2200      	movs	r2, #0
 8012456:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 801245a:	2301      	movs	r3, #1
 801245c:	e00f      	b.n	801247e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	681a      	ldr	r2, [r3, #0]
 8012464:	68bb      	ldr	r3, [r7, #8]
 8012466:	4013      	ands	r3, r2
 8012468:	68ba      	ldr	r2, [r7, #8]
 801246a:	429a      	cmp	r2, r3
 801246c:	bf0c      	ite	eq
 801246e:	2301      	moveq	r3, #1
 8012470:	2300      	movne	r3, #0
 8012472:	b2db      	uxtb	r3, r3
 8012474:	461a      	mov	r2, r3
 8012476:	79fb      	ldrb	r3, [r7, #7]
 8012478:	429a      	cmp	r2, r3
 801247a:	d0b4      	beq.n	80123e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801247c:	2300      	movs	r3, #0
}
 801247e:	4618      	mov	r0, r3
 8012480:	3718      	adds	r7, #24
 8012482:	46bd      	mov	sp, r7
 8012484:	bd80      	pop	{r7, pc}

08012486 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012486:	b480      	push	{r7}
 8012488:	b085      	sub	sp, #20
 801248a:	af00      	add	r7, sp, #0
 801248c:	60f8      	str	r0, [r7, #12]
 801248e:	60b9      	str	r1, [r7, #8]
 8012490:	4613      	mov	r3, r2
 8012492:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	68ba      	ldr	r2, [r7, #8]
 8012498:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 801249a:	68fb      	ldr	r3, [r7, #12]
 801249c:	88fa      	ldrh	r2, [r7, #6]
 801249e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80124a0:	68fb      	ldr	r3, [r7, #12]
 80124a2:	88fa      	ldrh	r2, [r7, #6]
 80124a4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	2200      	movs	r2, #0
 80124aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	2222      	movs	r2, #34	@ 0x22
 80124b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80124b4:	68fb      	ldr	r3, [r7, #12]
 80124b6:	691b      	ldr	r3, [r3, #16]
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d007      	beq.n	80124cc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	68da      	ldr	r2, [r3, #12]
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80124ca:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80124cc:	68fb      	ldr	r3, [r7, #12]
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	695a      	ldr	r2, [r3, #20]
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	f042 0201 	orr.w	r2, r2, #1
 80124da:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	68da      	ldr	r2, [r3, #12]
 80124e2:	68fb      	ldr	r3, [r7, #12]
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	f042 0220 	orr.w	r2, r2, #32
 80124ea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80124ec:	2300      	movs	r3, #0
}
 80124ee:	4618      	mov	r0, r3
 80124f0:	3714      	adds	r7, #20
 80124f2:	46bd      	mov	sp, r7
 80124f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124f8:	4770      	bx	lr

080124fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80124fa:	b480      	push	{r7}
 80124fc:	b095      	sub	sp, #84	@ 0x54
 80124fe:	af00      	add	r7, sp, #0
 8012500:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	330c      	adds	r3, #12
 8012508:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801250a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801250c:	e853 3f00 	ldrex	r3, [r3]
 8012510:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012514:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012518:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	330c      	adds	r3, #12
 8012520:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012522:	643a      	str	r2, [r7, #64]	@ 0x40
 8012524:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012526:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012528:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801252a:	e841 2300 	strex	r3, r2, [r1]
 801252e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012532:	2b00      	cmp	r3, #0
 8012534:	d1e5      	bne.n	8012502 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	3314      	adds	r3, #20
 801253c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801253e:	6a3b      	ldr	r3, [r7, #32]
 8012540:	e853 3f00 	ldrex	r3, [r3]
 8012544:	61fb      	str	r3, [r7, #28]
   return(result);
 8012546:	69fb      	ldr	r3, [r7, #28]
 8012548:	f023 0301 	bic.w	r3, r3, #1
 801254c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	3314      	adds	r3, #20
 8012554:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012556:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012558:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801255a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801255c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801255e:	e841 2300 	strex	r3, r2, [r1]
 8012562:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012566:	2b00      	cmp	r3, #0
 8012568:	d1e5      	bne.n	8012536 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801256e:	2b01      	cmp	r3, #1
 8012570:	d119      	bne.n	80125a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	330c      	adds	r3, #12
 8012578:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801257a:	68fb      	ldr	r3, [r7, #12]
 801257c:	e853 3f00 	ldrex	r3, [r3]
 8012580:	60bb      	str	r3, [r7, #8]
   return(result);
 8012582:	68bb      	ldr	r3, [r7, #8]
 8012584:	f023 0310 	bic.w	r3, r3, #16
 8012588:	647b      	str	r3, [r7, #68]	@ 0x44
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	330c      	adds	r3, #12
 8012590:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012592:	61ba      	str	r2, [r7, #24]
 8012594:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012596:	6979      	ldr	r1, [r7, #20]
 8012598:	69ba      	ldr	r2, [r7, #24]
 801259a:	e841 2300 	strex	r3, r2, [r1]
 801259e:	613b      	str	r3, [r7, #16]
   return(result);
 80125a0:	693b      	ldr	r3, [r7, #16]
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d1e5      	bne.n	8012572 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	2220      	movs	r2, #32
 80125aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	2200      	movs	r2, #0
 80125b2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80125b4:	bf00      	nop
 80125b6:	3754      	adds	r7, #84	@ 0x54
 80125b8:	46bd      	mov	sp, r7
 80125ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125be:	4770      	bx	lr

080125c0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80125c0:	b580      	push	{r7, lr}
 80125c2:	b084      	sub	sp, #16
 80125c4:	af00      	add	r7, sp, #0
 80125c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80125cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80125ce:	68fb      	ldr	r3, [r7, #12]
 80125d0:	2200      	movs	r2, #0
 80125d2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80125d4:	68f8      	ldr	r0, [r7, #12]
 80125d6:	f7ff fee7 	bl	80123a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80125da:	bf00      	nop
 80125dc:	3710      	adds	r7, #16
 80125de:	46bd      	mov	sp, r7
 80125e0:	bd80      	pop	{r7, pc}

080125e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80125e2:	b480      	push	{r7}
 80125e4:	b085      	sub	sp, #20
 80125e6:	af00      	add	r7, sp, #0
 80125e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80125f0:	b2db      	uxtb	r3, r3
 80125f2:	2b21      	cmp	r3, #33	@ 0x21
 80125f4:	d13e      	bne.n	8012674 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	689b      	ldr	r3, [r3, #8]
 80125fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80125fe:	d114      	bne.n	801262a <UART_Transmit_IT+0x48>
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	691b      	ldr	r3, [r3, #16]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d110      	bne.n	801262a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	6a1b      	ldr	r3, [r3, #32]
 801260c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 801260e:	68fb      	ldr	r3, [r7, #12]
 8012610:	881b      	ldrh	r3, [r3, #0]
 8012612:	461a      	mov	r2, r3
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801261c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	6a1b      	ldr	r3, [r3, #32]
 8012622:	1c9a      	adds	r2, r3, #2
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	621a      	str	r2, [r3, #32]
 8012628:	e008      	b.n	801263c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	6a1b      	ldr	r3, [r3, #32]
 801262e:	1c59      	adds	r1, r3, #1
 8012630:	687a      	ldr	r2, [r7, #4]
 8012632:	6211      	str	r1, [r2, #32]
 8012634:	781a      	ldrb	r2, [r3, #0]
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8012640:	b29b      	uxth	r3, r3
 8012642:	3b01      	subs	r3, #1
 8012644:	b29b      	uxth	r3, r3
 8012646:	687a      	ldr	r2, [r7, #4]
 8012648:	4619      	mov	r1, r3
 801264a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 801264c:	2b00      	cmp	r3, #0
 801264e:	d10f      	bne.n	8012670 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	68da      	ldr	r2, [r3, #12]
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801265e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	68da      	ldr	r2, [r3, #12]
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801266e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8012670:	2300      	movs	r3, #0
 8012672:	e000      	b.n	8012676 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8012674:	2302      	movs	r3, #2
  }
}
 8012676:	4618      	mov	r0, r3
 8012678:	3714      	adds	r7, #20
 801267a:	46bd      	mov	sp, r7
 801267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012680:	4770      	bx	lr

08012682 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8012682:	b580      	push	{r7, lr}
 8012684:	b082      	sub	sp, #8
 8012686:	af00      	add	r7, sp, #0
 8012688:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	68da      	ldr	r2, [r3, #12]
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012698:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	2220      	movs	r2, #32
 801269e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80126a2:	6878      	ldr	r0, [r7, #4]
 80126a4:	f7ff fe76 	bl	8012394 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80126a8:	2300      	movs	r3, #0
}
 80126aa:	4618      	mov	r0, r3
 80126ac:	3708      	adds	r7, #8
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bd80      	pop	{r7, pc}

080126b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80126b2:	b580      	push	{r7, lr}
 80126b4:	b08c      	sub	sp, #48	@ 0x30
 80126b6:	af00      	add	r7, sp, #0
 80126b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80126ba:	2300      	movs	r3, #0
 80126bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80126be:	2300      	movs	r3, #0
 80126c0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80126c8:	b2db      	uxtb	r3, r3
 80126ca:	2b22      	cmp	r3, #34	@ 0x22
 80126cc:	f040 80aa 	bne.w	8012824 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	689b      	ldr	r3, [r3, #8]
 80126d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80126d8:	d115      	bne.n	8012706 <UART_Receive_IT+0x54>
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	691b      	ldr	r3, [r3, #16]
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d111      	bne.n	8012706 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	681b      	ldr	r3, [r3, #0]
 80126ec:	685b      	ldr	r3, [r3, #4]
 80126ee:	b29b      	uxth	r3, r3
 80126f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80126f4:	b29a      	uxth	r2, r3
 80126f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126fe:	1c9a      	adds	r2, r3, #2
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	629a      	str	r2, [r3, #40]	@ 0x28
 8012704:	e024      	b.n	8012750 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801270a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	689b      	ldr	r3, [r3, #8]
 8012710:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012714:	d007      	beq.n	8012726 <UART_Receive_IT+0x74>
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	689b      	ldr	r3, [r3, #8]
 801271a:	2b00      	cmp	r3, #0
 801271c:	d10a      	bne.n	8012734 <UART_Receive_IT+0x82>
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	691b      	ldr	r3, [r3, #16]
 8012722:	2b00      	cmp	r3, #0
 8012724:	d106      	bne.n	8012734 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	685b      	ldr	r3, [r3, #4]
 801272c:	b2da      	uxtb	r2, r3
 801272e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012730:	701a      	strb	r2, [r3, #0]
 8012732:	e008      	b.n	8012746 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	681b      	ldr	r3, [r3, #0]
 8012738:	685b      	ldr	r3, [r3, #4]
 801273a:	b2db      	uxtb	r3, r3
 801273c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012740:	b2da      	uxtb	r2, r3
 8012742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012744:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801274a:	1c5a      	adds	r2, r3, #1
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8012754:	b29b      	uxth	r3, r3
 8012756:	3b01      	subs	r3, #1
 8012758:	b29b      	uxth	r3, r3
 801275a:	687a      	ldr	r2, [r7, #4]
 801275c:	4619      	mov	r1, r3
 801275e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8012760:	2b00      	cmp	r3, #0
 8012762:	d15d      	bne.n	8012820 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	68da      	ldr	r2, [r3, #12]
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	681b      	ldr	r3, [r3, #0]
 801276e:	f022 0220 	bic.w	r2, r2, #32
 8012772:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	681b      	ldr	r3, [r3, #0]
 8012778:	68da      	ldr	r2, [r3, #12]
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8012782:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	695a      	ldr	r2, [r3, #20]
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	f022 0201 	bic.w	r2, r2, #1
 8012792:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	2220      	movs	r2, #32
 8012798:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	2200      	movs	r2, #0
 80127a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80127a6:	2b01      	cmp	r3, #1
 80127a8:	d135      	bne.n	8012816 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	2200      	movs	r2, #0
 80127ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	330c      	adds	r3, #12
 80127b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127b8:	697b      	ldr	r3, [r7, #20]
 80127ba:	e853 3f00 	ldrex	r3, [r3]
 80127be:	613b      	str	r3, [r7, #16]
   return(result);
 80127c0:	693b      	ldr	r3, [r7, #16]
 80127c2:	f023 0310 	bic.w	r3, r3, #16
 80127c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	681b      	ldr	r3, [r3, #0]
 80127cc:	330c      	adds	r3, #12
 80127ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127d0:	623a      	str	r2, [r7, #32]
 80127d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127d4:	69f9      	ldr	r1, [r7, #28]
 80127d6:	6a3a      	ldr	r2, [r7, #32]
 80127d8:	e841 2300 	strex	r3, r2, [r1]
 80127dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80127de:	69bb      	ldr	r3, [r7, #24]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d1e5      	bne.n	80127b0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	681b      	ldr	r3, [r3, #0]
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	f003 0310 	and.w	r3, r3, #16
 80127ee:	2b10      	cmp	r3, #16
 80127f0:	d10a      	bne.n	8012808 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80127f2:	2300      	movs	r3, #0
 80127f4:	60fb      	str	r3, [r7, #12]
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	60fb      	str	r3, [r7, #12]
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	685b      	ldr	r3, [r3, #4]
 8012804:	60fb      	str	r3, [r7, #12]
 8012806:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801280c:	4619      	mov	r1, r3
 801280e:	6878      	ldr	r0, [r7, #4]
 8012810:	f7ff fdd4 	bl	80123bc <HAL_UARTEx_RxEventCallback>
 8012814:	e002      	b.n	801281c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8012816:	6878      	ldr	r0, [r7, #4]
 8012818:	f7fd ff06 	bl	8010628 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 801281c:	2300      	movs	r3, #0
 801281e:	e002      	b.n	8012826 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8012820:	2300      	movs	r3, #0
 8012822:	e000      	b.n	8012826 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8012824:	2302      	movs	r3, #2
  }
}
 8012826:	4618      	mov	r0, r3
 8012828:	3730      	adds	r7, #48	@ 0x30
 801282a:	46bd      	mov	sp, r7
 801282c:	bd80      	pop	{r7, pc}
	...

08012830 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012834:	b0c0      	sub	sp, #256	@ 0x100
 8012836:	af00      	add	r7, sp, #0
 8012838:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801283c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	691b      	ldr	r3, [r3, #16]
 8012844:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8012848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801284c:	68d9      	ldr	r1, [r3, #12]
 801284e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012852:	681a      	ldr	r2, [r3, #0]
 8012854:	ea40 0301 	orr.w	r3, r0, r1
 8012858:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801285a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801285e:	689a      	ldr	r2, [r3, #8]
 8012860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012864:	691b      	ldr	r3, [r3, #16]
 8012866:	431a      	orrs	r2, r3
 8012868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801286c:	695b      	ldr	r3, [r3, #20]
 801286e:	431a      	orrs	r2, r3
 8012870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012874:	69db      	ldr	r3, [r3, #28]
 8012876:	4313      	orrs	r3, r2
 8012878:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 801287c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012880:	681b      	ldr	r3, [r3, #0]
 8012882:	68db      	ldr	r3, [r3, #12]
 8012884:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8012888:	f021 010c 	bic.w	r1, r1, #12
 801288c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012890:	681a      	ldr	r2, [r3, #0]
 8012892:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8012896:	430b      	orrs	r3, r1
 8012898:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801289a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801289e:	681b      	ldr	r3, [r3, #0]
 80128a0:	695b      	ldr	r3, [r3, #20]
 80128a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80128a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80128aa:	6999      	ldr	r1, [r3, #24]
 80128ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80128b0:	681a      	ldr	r2, [r3, #0]
 80128b2:	ea40 0301 	orr.w	r3, r0, r1
 80128b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80128b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80128bc:	681a      	ldr	r2, [r3, #0]
 80128be:	4b8f      	ldr	r3, [pc, #572]	@ (8012afc <UART_SetConfig+0x2cc>)
 80128c0:	429a      	cmp	r2, r3
 80128c2:	d005      	beq.n	80128d0 <UART_SetConfig+0xa0>
 80128c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80128c8:	681a      	ldr	r2, [r3, #0]
 80128ca:	4b8d      	ldr	r3, [pc, #564]	@ (8012b00 <UART_SetConfig+0x2d0>)
 80128cc:	429a      	cmp	r2, r3
 80128ce:	d104      	bne.n	80128da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80128d0:	f7ff f9a2 	bl	8011c18 <HAL_RCC_GetPCLK2Freq>
 80128d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80128d8:	e003      	b.n	80128e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80128da:	f7ff f989 	bl	8011bf0 <HAL_RCC_GetPCLK1Freq>
 80128de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80128e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80128e6:	69db      	ldr	r3, [r3, #28]
 80128e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80128ec:	f040 810c 	bne.w	8012b08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80128f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80128f4:	2200      	movs	r2, #0
 80128f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80128fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80128fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8012902:	4622      	mov	r2, r4
 8012904:	462b      	mov	r3, r5
 8012906:	1891      	adds	r1, r2, r2
 8012908:	65b9      	str	r1, [r7, #88]	@ 0x58
 801290a:	415b      	adcs	r3, r3
 801290c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801290e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8012912:	4621      	mov	r1, r4
 8012914:	eb12 0801 	adds.w	r8, r2, r1
 8012918:	4629      	mov	r1, r5
 801291a:	eb43 0901 	adc.w	r9, r3, r1
 801291e:	f04f 0200 	mov.w	r2, #0
 8012922:	f04f 0300 	mov.w	r3, #0
 8012926:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801292a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801292e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8012932:	4690      	mov	r8, r2
 8012934:	4699      	mov	r9, r3
 8012936:	4623      	mov	r3, r4
 8012938:	eb18 0303 	adds.w	r3, r8, r3
 801293c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012940:	462b      	mov	r3, r5
 8012942:	eb49 0303 	adc.w	r3, r9, r3
 8012946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801294a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801294e:	685b      	ldr	r3, [r3, #4]
 8012950:	2200      	movs	r2, #0
 8012952:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012956:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 801295a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801295e:	460b      	mov	r3, r1
 8012960:	18db      	adds	r3, r3, r3
 8012962:	653b      	str	r3, [r7, #80]	@ 0x50
 8012964:	4613      	mov	r3, r2
 8012966:	eb42 0303 	adc.w	r3, r2, r3
 801296a:	657b      	str	r3, [r7, #84]	@ 0x54
 801296c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8012970:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8012974:	f7fd fc8c 	bl	8010290 <__aeabi_uldivmod>
 8012978:	4602      	mov	r2, r0
 801297a:	460b      	mov	r3, r1
 801297c:	4b61      	ldr	r3, [pc, #388]	@ (8012b04 <UART_SetConfig+0x2d4>)
 801297e:	fba3 2302 	umull	r2, r3, r3, r2
 8012982:	095b      	lsrs	r3, r3, #5
 8012984:	011c      	lsls	r4, r3, #4
 8012986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801298a:	2200      	movs	r2, #0
 801298c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8012990:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8012994:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8012998:	4642      	mov	r2, r8
 801299a:	464b      	mov	r3, r9
 801299c:	1891      	adds	r1, r2, r2
 801299e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80129a0:	415b      	adcs	r3, r3
 80129a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80129a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80129a8:	4641      	mov	r1, r8
 80129aa:	eb12 0a01 	adds.w	sl, r2, r1
 80129ae:	4649      	mov	r1, r9
 80129b0:	eb43 0b01 	adc.w	fp, r3, r1
 80129b4:	f04f 0200 	mov.w	r2, #0
 80129b8:	f04f 0300 	mov.w	r3, #0
 80129bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80129c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80129c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80129c8:	4692      	mov	sl, r2
 80129ca:	469b      	mov	fp, r3
 80129cc:	4643      	mov	r3, r8
 80129ce:	eb1a 0303 	adds.w	r3, sl, r3
 80129d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80129d6:	464b      	mov	r3, r9
 80129d8:	eb4b 0303 	adc.w	r3, fp, r3
 80129dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80129e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80129e4:	685b      	ldr	r3, [r3, #4]
 80129e6:	2200      	movs	r2, #0
 80129e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80129ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80129f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80129f4:	460b      	mov	r3, r1
 80129f6:	18db      	adds	r3, r3, r3
 80129f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80129fa:	4613      	mov	r3, r2
 80129fc:	eb42 0303 	adc.w	r3, r2, r3
 8012a00:	647b      	str	r3, [r7, #68]	@ 0x44
 8012a02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8012a06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8012a0a:	f7fd fc41 	bl	8010290 <__aeabi_uldivmod>
 8012a0e:	4602      	mov	r2, r0
 8012a10:	460b      	mov	r3, r1
 8012a12:	4611      	mov	r1, r2
 8012a14:	4b3b      	ldr	r3, [pc, #236]	@ (8012b04 <UART_SetConfig+0x2d4>)
 8012a16:	fba3 2301 	umull	r2, r3, r3, r1
 8012a1a:	095b      	lsrs	r3, r3, #5
 8012a1c:	2264      	movs	r2, #100	@ 0x64
 8012a1e:	fb02 f303 	mul.w	r3, r2, r3
 8012a22:	1acb      	subs	r3, r1, r3
 8012a24:	00db      	lsls	r3, r3, #3
 8012a26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8012a2a:	4b36      	ldr	r3, [pc, #216]	@ (8012b04 <UART_SetConfig+0x2d4>)
 8012a2c:	fba3 2302 	umull	r2, r3, r3, r2
 8012a30:	095b      	lsrs	r3, r3, #5
 8012a32:	005b      	lsls	r3, r3, #1
 8012a34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8012a38:	441c      	add	r4, r3
 8012a3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012a3e:	2200      	movs	r2, #0
 8012a40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012a44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8012a48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8012a4c:	4642      	mov	r2, r8
 8012a4e:	464b      	mov	r3, r9
 8012a50:	1891      	adds	r1, r2, r2
 8012a52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8012a54:	415b      	adcs	r3, r3
 8012a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012a58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8012a5c:	4641      	mov	r1, r8
 8012a5e:	1851      	adds	r1, r2, r1
 8012a60:	6339      	str	r1, [r7, #48]	@ 0x30
 8012a62:	4649      	mov	r1, r9
 8012a64:	414b      	adcs	r3, r1
 8012a66:	637b      	str	r3, [r7, #52]	@ 0x34
 8012a68:	f04f 0200 	mov.w	r2, #0
 8012a6c:	f04f 0300 	mov.w	r3, #0
 8012a70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8012a74:	4659      	mov	r1, fp
 8012a76:	00cb      	lsls	r3, r1, #3
 8012a78:	4651      	mov	r1, sl
 8012a7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012a7e:	4651      	mov	r1, sl
 8012a80:	00ca      	lsls	r2, r1, #3
 8012a82:	4610      	mov	r0, r2
 8012a84:	4619      	mov	r1, r3
 8012a86:	4603      	mov	r3, r0
 8012a88:	4642      	mov	r2, r8
 8012a8a:	189b      	adds	r3, r3, r2
 8012a8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012a90:	464b      	mov	r3, r9
 8012a92:	460a      	mov	r2, r1
 8012a94:	eb42 0303 	adc.w	r3, r2, r3
 8012a98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012aa0:	685b      	ldr	r3, [r3, #4]
 8012aa2:	2200      	movs	r2, #0
 8012aa4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012aa8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8012aac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8012ab0:	460b      	mov	r3, r1
 8012ab2:	18db      	adds	r3, r3, r3
 8012ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012ab6:	4613      	mov	r3, r2
 8012ab8:	eb42 0303 	adc.w	r3, r2, r3
 8012abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012abe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8012ac2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8012ac6:	f7fd fbe3 	bl	8010290 <__aeabi_uldivmod>
 8012aca:	4602      	mov	r2, r0
 8012acc:	460b      	mov	r3, r1
 8012ace:	4b0d      	ldr	r3, [pc, #52]	@ (8012b04 <UART_SetConfig+0x2d4>)
 8012ad0:	fba3 1302 	umull	r1, r3, r3, r2
 8012ad4:	095b      	lsrs	r3, r3, #5
 8012ad6:	2164      	movs	r1, #100	@ 0x64
 8012ad8:	fb01 f303 	mul.w	r3, r1, r3
 8012adc:	1ad3      	subs	r3, r2, r3
 8012ade:	00db      	lsls	r3, r3, #3
 8012ae0:	3332      	adds	r3, #50	@ 0x32
 8012ae2:	4a08      	ldr	r2, [pc, #32]	@ (8012b04 <UART_SetConfig+0x2d4>)
 8012ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8012ae8:	095b      	lsrs	r3, r3, #5
 8012aea:	f003 0207 	and.w	r2, r3, #7
 8012aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	4422      	add	r2, r4
 8012af6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8012af8:	e106      	b.n	8012d08 <UART_SetConfig+0x4d8>
 8012afa:	bf00      	nop
 8012afc:	40011000 	.word	0x40011000
 8012b00:	40011400 	.word	0x40011400
 8012b04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8012b08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012b0c:	2200      	movs	r2, #0
 8012b0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012b12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8012b16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8012b1a:	4642      	mov	r2, r8
 8012b1c:	464b      	mov	r3, r9
 8012b1e:	1891      	adds	r1, r2, r2
 8012b20:	6239      	str	r1, [r7, #32]
 8012b22:	415b      	adcs	r3, r3
 8012b24:	627b      	str	r3, [r7, #36]	@ 0x24
 8012b26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012b2a:	4641      	mov	r1, r8
 8012b2c:	1854      	adds	r4, r2, r1
 8012b2e:	4649      	mov	r1, r9
 8012b30:	eb43 0501 	adc.w	r5, r3, r1
 8012b34:	f04f 0200 	mov.w	r2, #0
 8012b38:	f04f 0300 	mov.w	r3, #0
 8012b3c:	00eb      	lsls	r3, r5, #3
 8012b3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8012b42:	00e2      	lsls	r2, r4, #3
 8012b44:	4614      	mov	r4, r2
 8012b46:	461d      	mov	r5, r3
 8012b48:	4643      	mov	r3, r8
 8012b4a:	18e3      	adds	r3, r4, r3
 8012b4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012b50:	464b      	mov	r3, r9
 8012b52:	eb45 0303 	adc.w	r3, r5, r3
 8012b56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012b5e:	685b      	ldr	r3, [r3, #4]
 8012b60:	2200      	movs	r2, #0
 8012b62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012b66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8012b6a:	f04f 0200 	mov.w	r2, #0
 8012b6e:	f04f 0300 	mov.w	r3, #0
 8012b72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8012b76:	4629      	mov	r1, r5
 8012b78:	008b      	lsls	r3, r1, #2
 8012b7a:	4621      	mov	r1, r4
 8012b7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012b80:	4621      	mov	r1, r4
 8012b82:	008a      	lsls	r2, r1, #2
 8012b84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8012b88:	f7fd fb82 	bl	8010290 <__aeabi_uldivmod>
 8012b8c:	4602      	mov	r2, r0
 8012b8e:	460b      	mov	r3, r1
 8012b90:	4b60      	ldr	r3, [pc, #384]	@ (8012d14 <UART_SetConfig+0x4e4>)
 8012b92:	fba3 2302 	umull	r2, r3, r3, r2
 8012b96:	095b      	lsrs	r3, r3, #5
 8012b98:	011c      	lsls	r4, r3, #4
 8012b9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012b9e:	2200      	movs	r2, #0
 8012ba0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012ba4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8012ba8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8012bac:	4642      	mov	r2, r8
 8012bae:	464b      	mov	r3, r9
 8012bb0:	1891      	adds	r1, r2, r2
 8012bb2:	61b9      	str	r1, [r7, #24]
 8012bb4:	415b      	adcs	r3, r3
 8012bb6:	61fb      	str	r3, [r7, #28]
 8012bb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8012bbc:	4641      	mov	r1, r8
 8012bbe:	1851      	adds	r1, r2, r1
 8012bc0:	6139      	str	r1, [r7, #16]
 8012bc2:	4649      	mov	r1, r9
 8012bc4:	414b      	adcs	r3, r1
 8012bc6:	617b      	str	r3, [r7, #20]
 8012bc8:	f04f 0200 	mov.w	r2, #0
 8012bcc:	f04f 0300 	mov.w	r3, #0
 8012bd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8012bd4:	4659      	mov	r1, fp
 8012bd6:	00cb      	lsls	r3, r1, #3
 8012bd8:	4651      	mov	r1, sl
 8012bda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012bde:	4651      	mov	r1, sl
 8012be0:	00ca      	lsls	r2, r1, #3
 8012be2:	4610      	mov	r0, r2
 8012be4:	4619      	mov	r1, r3
 8012be6:	4603      	mov	r3, r0
 8012be8:	4642      	mov	r2, r8
 8012bea:	189b      	adds	r3, r3, r2
 8012bec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012bf0:	464b      	mov	r3, r9
 8012bf2:	460a      	mov	r2, r1
 8012bf4:	eb42 0303 	adc.w	r3, r2, r3
 8012bf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012c00:	685b      	ldr	r3, [r3, #4]
 8012c02:	2200      	movs	r2, #0
 8012c04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012c06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8012c08:	f04f 0200 	mov.w	r2, #0
 8012c0c:	f04f 0300 	mov.w	r3, #0
 8012c10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8012c14:	4649      	mov	r1, r9
 8012c16:	008b      	lsls	r3, r1, #2
 8012c18:	4641      	mov	r1, r8
 8012c1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012c1e:	4641      	mov	r1, r8
 8012c20:	008a      	lsls	r2, r1, #2
 8012c22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8012c26:	f7fd fb33 	bl	8010290 <__aeabi_uldivmod>
 8012c2a:	4602      	mov	r2, r0
 8012c2c:	460b      	mov	r3, r1
 8012c2e:	4611      	mov	r1, r2
 8012c30:	4b38      	ldr	r3, [pc, #224]	@ (8012d14 <UART_SetConfig+0x4e4>)
 8012c32:	fba3 2301 	umull	r2, r3, r3, r1
 8012c36:	095b      	lsrs	r3, r3, #5
 8012c38:	2264      	movs	r2, #100	@ 0x64
 8012c3a:	fb02 f303 	mul.w	r3, r2, r3
 8012c3e:	1acb      	subs	r3, r1, r3
 8012c40:	011b      	lsls	r3, r3, #4
 8012c42:	3332      	adds	r3, #50	@ 0x32
 8012c44:	4a33      	ldr	r2, [pc, #204]	@ (8012d14 <UART_SetConfig+0x4e4>)
 8012c46:	fba2 2303 	umull	r2, r3, r2, r3
 8012c4a:	095b      	lsrs	r3, r3, #5
 8012c4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012c50:	441c      	add	r4, r3
 8012c52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012c56:	2200      	movs	r2, #0
 8012c58:	673b      	str	r3, [r7, #112]	@ 0x70
 8012c5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8012c5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8012c60:	4642      	mov	r2, r8
 8012c62:	464b      	mov	r3, r9
 8012c64:	1891      	adds	r1, r2, r2
 8012c66:	60b9      	str	r1, [r7, #8]
 8012c68:	415b      	adcs	r3, r3
 8012c6a:	60fb      	str	r3, [r7, #12]
 8012c6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8012c70:	4641      	mov	r1, r8
 8012c72:	1851      	adds	r1, r2, r1
 8012c74:	6039      	str	r1, [r7, #0]
 8012c76:	4649      	mov	r1, r9
 8012c78:	414b      	adcs	r3, r1
 8012c7a:	607b      	str	r3, [r7, #4]
 8012c7c:	f04f 0200 	mov.w	r2, #0
 8012c80:	f04f 0300 	mov.w	r3, #0
 8012c84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8012c88:	4659      	mov	r1, fp
 8012c8a:	00cb      	lsls	r3, r1, #3
 8012c8c:	4651      	mov	r1, sl
 8012c8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012c92:	4651      	mov	r1, sl
 8012c94:	00ca      	lsls	r2, r1, #3
 8012c96:	4610      	mov	r0, r2
 8012c98:	4619      	mov	r1, r3
 8012c9a:	4603      	mov	r3, r0
 8012c9c:	4642      	mov	r2, r8
 8012c9e:	189b      	adds	r3, r3, r2
 8012ca0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012ca2:	464b      	mov	r3, r9
 8012ca4:	460a      	mov	r2, r1
 8012ca6:	eb42 0303 	adc.w	r3, r2, r3
 8012caa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012cb0:	685b      	ldr	r3, [r3, #4]
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8012cb6:	667a      	str	r2, [r7, #100]	@ 0x64
 8012cb8:	f04f 0200 	mov.w	r2, #0
 8012cbc:	f04f 0300 	mov.w	r3, #0
 8012cc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8012cc4:	4649      	mov	r1, r9
 8012cc6:	008b      	lsls	r3, r1, #2
 8012cc8:	4641      	mov	r1, r8
 8012cca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012cce:	4641      	mov	r1, r8
 8012cd0:	008a      	lsls	r2, r1, #2
 8012cd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8012cd6:	f7fd fadb 	bl	8010290 <__aeabi_uldivmod>
 8012cda:	4602      	mov	r2, r0
 8012cdc:	460b      	mov	r3, r1
 8012cde:	4b0d      	ldr	r3, [pc, #52]	@ (8012d14 <UART_SetConfig+0x4e4>)
 8012ce0:	fba3 1302 	umull	r1, r3, r3, r2
 8012ce4:	095b      	lsrs	r3, r3, #5
 8012ce6:	2164      	movs	r1, #100	@ 0x64
 8012ce8:	fb01 f303 	mul.w	r3, r1, r3
 8012cec:	1ad3      	subs	r3, r2, r3
 8012cee:	011b      	lsls	r3, r3, #4
 8012cf0:	3332      	adds	r3, #50	@ 0x32
 8012cf2:	4a08      	ldr	r2, [pc, #32]	@ (8012d14 <UART_SetConfig+0x4e4>)
 8012cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8012cf8:	095b      	lsrs	r3, r3, #5
 8012cfa:	f003 020f 	and.w	r2, r3, #15
 8012cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012d02:	681b      	ldr	r3, [r3, #0]
 8012d04:	4422      	add	r2, r4
 8012d06:	609a      	str	r2, [r3, #8]
}
 8012d08:	bf00      	nop
 8012d0a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8012d0e:	46bd      	mov	sp, r7
 8012d10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012d14:	51eb851f 	.word	0x51eb851f

08012d18 <std>:
 8012d18:	2300      	movs	r3, #0
 8012d1a:	b510      	push	{r4, lr}
 8012d1c:	4604      	mov	r4, r0
 8012d1e:	e9c0 3300 	strd	r3, r3, [r0]
 8012d22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012d26:	6083      	str	r3, [r0, #8]
 8012d28:	8181      	strh	r1, [r0, #12]
 8012d2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8012d2c:	81c2      	strh	r2, [r0, #14]
 8012d2e:	6183      	str	r3, [r0, #24]
 8012d30:	4619      	mov	r1, r3
 8012d32:	2208      	movs	r2, #8
 8012d34:	305c      	adds	r0, #92	@ 0x5c
 8012d36:	f000 f9f9 	bl	801312c <memset>
 8012d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8012d70 <std+0x58>)
 8012d3c:	6263      	str	r3, [r4, #36]	@ 0x24
 8012d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8012d74 <std+0x5c>)
 8012d40:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012d42:	4b0d      	ldr	r3, [pc, #52]	@ (8012d78 <std+0x60>)
 8012d44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012d46:	4b0d      	ldr	r3, [pc, #52]	@ (8012d7c <std+0x64>)
 8012d48:	6323      	str	r3, [r4, #48]	@ 0x30
 8012d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8012d80 <std+0x68>)
 8012d4c:	6224      	str	r4, [r4, #32]
 8012d4e:	429c      	cmp	r4, r3
 8012d50:	d006      	beq.n	8012d60 <std+0x48>
 8012d52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012d56:	4294      	cmp	r4, r2
 8012d58:	d002      	beq.n	8012d60 <std+0x48>
 8012d5a:	33d0      	adds	r3, #208	@ 0xd0
 8012d5c:	429c      	cmp	r4, r3
 8012d5e:	d105      	bne.n	8012d6c <std+0x54>
 8012d60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d68:	f000 ba58 	b.w	801321c <__retarget_lock_init_recursive>
 8012d6c:	bd10      	pop	{r4, pc}
 8012d6e:	bf00      	nop
 8012d70:	08012f7d 	.word	0x08012f7d
 8012d74:	08012f9f 	.word	0x08012f9f
 8012d78:	08012fd7 	.word	0x08012fd7
 8012d7c:	08012ffb 	.word	0x08012ffb
 8012d80:	2000015c 	.word	0x2000015c

08012d84 <stdio_exit_handler>:
 8012d84:	4a02      	ldr	r2, [pc, #8]	@ (8012d90 <stdio_exit_handler+0xc>)
 8012d86:	4903      	ldr	r1, [pc, #12]	@ (8012d94 <stdio_exit_handler+0x10>)
 8012d88:	4803      	ldr	r0, [pc, #12]	@ (8012d98 <stdio_exit_handler+0x14>)
 8012d8a:	f000 b869 	b.w	8012e60 <_fwalk_sglue>
 8012d8e:	bf00      	nop
 8012d90:	2000000c 	.word	0x2000000c
 8012d94:	08013ab9 	.word	0x08013ab9
 8012d98:	2000001c 	.word	0x2000001c

08012d9c <cleanup_stdio>:
 8012d9c:	6841      	ldr	r1, [r0, #4]
 8012d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8012dd0 <cleanup_stdio+0x34>)
 8012da0:	4299      	cmp	r1, r3
 8012da2:	b510      	push	{r4, lr}
 8012da4:	4604      	mov	r4, r0
 8012da6:	d001      	beq.n	8012dac <cleanup_stdio+0x10>
 8012da8:	f000 fe86 	bl	8013ab8 <_fflush_r>
 8012dac:	68a1      	ldr	r1, [r4, #8]
 8012dae:	4b09      	ldr	r3, [pc, #36]	@ (8012dd4 <cleanup_stdio+0x38>)
 8012db0:	4299      	cmp	r1, r3
 8012db2:	d002      	beq.n	8012dba <cleanup_stdio+0x1e>
 8012db4:	4620      	mov	r0, r4
 8012db6:	f000 fe7f 	bl	8013ab8 <_fflush_r>
 8012dba:	68e1      	ldr	r1, [r4, #12]
 8012dbc:	4b06      	ldr	r3, [pc, #24]	@ (8012dd8 <cleanup_stdio+0x3c>)
 8012dbe:	4299      	cmp	r1, r3
 8012dc0:	d004      	beq.n	8012dcc <cleanup_stdio+0x30>
 8012dc2:	4620      	mov	r0, r4
 8012dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012dc8:	f000 be76 	b.w	8013ab8 <_fflush_r>
 8012dcc:	bd10      	pop	{r4, pc}
 8012dce:	bf00      	nop
 8012dd0:	2000015c 	.word	0x2000015c
 8012dd4:	200001c4 	.word	0x200001c4
 8012dd8:	2000022c 	.word	0x2000022c

08012ddc <global_stdio_init.part.0>:
 8012ddc:	b510      	push	{r4, lr}
 8012dde:	4b0b      	ldr	r3, [pc, #44]	@ (8012e0c <global_stdio_init.part.0+0x30>)
 8012de0:	4c0b      	ldr	r4, [pc, #44]	@ (8012e10 <global_stdio_init.part.0+0x34>)
 8012de2:	4a0c      	ldr	r2, [pc, #48]	@ (8012e14 <global_stdio_init.part.0+0x38>)
 8012de4:	601a      	str	r2, [r3, #0]
 8012de6:	4620      	mov	r0, r4
 8012de8:	2200      	movs	r2, #0
 8012dea:	2104      	movs	r1, #4
 8012dec:	f7ff ff94 	bl	8012d18 <std>
 8012df0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012df4:	2201      	movs	r2, #1
 8012df6:	2109      	movs	r1, #9
 8012df8:	f7ff ff8e 	bl	8012d18 <std>
 8012dfc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012e00:	2202      	movs	r2, #2
 8012e02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e06:	2112      	movs	r1, #18
 8012e08:	f7ff bf86 	b.w	8012d18 <std>
 8012e0c:	20000294 	.word	0x20000294
 8012e10:	2000015c 	.word	0x2000015c
 8012e14:	08012d85 	.word	0x08012d85

08012e18 <__sfp_lock_acquire>:
 8012e18:	4801      	ldr	r0, [pc, #4]	@ (8012e20 <__sfp_lock_acquire+0x8>)
 8012e1a:	f000 ba00 	b.w	801321e <__retarget_lock_acquire_recursive>
 8012e1e:	bf00      	nop
 8012e20:	2000029d 	.word	0x2000029d

08012e24 <__sfp_lock_release>:
 8012e24:	4801      	ldr	r0, [pc, #4]	@ (8012e2c <__sfp_lock_release+0x8>)
 8012e26:	f000 b9fb 	b.w	8013220 <__retarget_lock_release_recursive>
 8012e2a:	bf00      	nop
 8012e2c:	2000029d 	.word	0x2000029d

08012e30 <__sinit>:
 8012e30:	b510      	push	{r4, lr}
 8012e32:	4604      	mov	r4, r0
 8012e34:	f7ff fff0 	bl	8012e18 <__sfp_lock_acquire>
 8012e38:	6a23      	ldr	r3, [r4, #32]
 8012e3a:	b11b      	cbz	r3, 8012e44 <__sinit+0x14>
 8012e3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e40:	f7ff bff0 	b.w	8012e24 <__sfp_lock_release>
 8012e44:	4b04      	ldr	r3, [pc, #16]	@ (8012e58 <__sinit+0x28>)
 8012e46:	6223      	str	r3, [r4, #32]
 8012e48:	4b04      	ldr	r3, [pc, #16]	@ (8012e5c <__sinit+0x2c>)
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d1f5      	bne.n	8012e3c <__sinit+0xc>
 8012e50:	f7ff ffc4 	bl	8012ddc <global_stdio_init.part.0>
 8012e54:	e7f2      	b.n	8012e3c <__sinit+0xc>
 8012e56:	bf00      	nop
 8012e58:	08012d9d 	.word	0x08012d9d
 8012e5c:	20000294 	.word	0x20000294

08012e60 <_fwalk_sglue>:
 8012e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e64:	4607      	mov	r7, r0
 8012e66:	4688      	mov	r8, r1
 8012e68:	4614      	mov	r4, r2
 8012e6a:	2600      	movs	r6, #0
 8012e6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012e70:	f1b9 0901 	subs.w	r9, r9, #1
 8012e74:	d505      	bpl.n	8012e82 <_fwalk_sglue+0x22>
 8012e76:	6824      	ldr	r4, [r4, #0]
 8012e78:	2c00      	cmp	r4, #0
 8012e7a:	d1f7      	bne.n	8012e6c <_fwalk_sglue+0xc>
 8012e7c:	4630      	mov	r0, r6
 8012e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e82:	89ab      	ldrh	r3, [r5, #12]
 8012e84:	2b01      	cmp	r3, #1
 8012e86:	d907      	bls.n	8012e98 <_fwalk_sglue+0x38>
 8012e88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012e8c:	3301      	adds	r3, #1
 8012e8e:	d003      	beq.n	8012e98 <_fwalk_sglue+0x38>
 8012e90:	4629      	mov	r1, r5
 8012e92:	4638      	mov	r0, r7
 8012e94:	47c0      	blx	r8
 8012e96:	4306      	orrs	r6, r0
 8012e98:	3568      	adds	r5, #104	@ 0x68
 8012e9a:	e7e9      	b.n	8012e70 <_fwalk_sglue+0x10>

08012e9c <iprintf>:
 8012e9c:	b40f      	push	{r0, r1, r2, r3}
 8012e9e:	b507      	push	{r0, r1, r2, lr}
 8012ea0:	4906      	ldr	r1, [pc, #24]	@ (8012ebc <iprintf+0x20>)
 8012ea2:	ab04      	add	r3, sp, #16
 8012ea4:	6808      	ldr	r0, [r1, #0]
 8012ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8012eaa:	6881      	ldr	r1, [r0, #8]
 8012eac:	9301      	str	r3, [sp, #4]
 8012eae:	f000 fadb 	bl	8013468 <_vfiprintf_r>
 8012eb2:	b003      	add	sp, #12
 8012eb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8012eb8:	b004      	add	sp, #16
 8012eba:	4770      	bx	lr
 8012ebc:	20000018 	.word	0x20000018

08012ec0 <_puts_r>:
 8012ec0:	6a03      	ldr	r3, [r0, #32]
 8012ec2:	b570      	push	{r4, r5, r6, lr}
 8012ec4:	6884      	ldr	r4, [r0, #8]
 8012ec6:	4605      	mov	r5, r0
 8012ec8:	460e      	mov	r6, r1
 8012eca:	b90b      	cbnz	r3, 8012ed0 <_puts_r+0x10>
 8012ecc:	f7ff ffb0 	bl	8012e30 <__sinit>
 8012ed0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012ed2:	07db      	lsls	r3, r3, #31
 8012ed4:	d405      	bmi.n	8012ee2 <_puts_r+0x22>
 8012ed6:	89a3      	ldrh	r3, [r4, #12]
 8012ed8:	0598      	lsls	r0, r3, #22
 8012eda:	d402      	bmi.n	8012ee2 <_puts_r+0x22>
 8012edc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012ede:	f000 f99e 	bl	801321e <__retarget_lock_acquire_recursive>
 8012ee2:	89a3      	ldrh	r3, [r4, #12]
 8012ee4:	0719      	lsls	r1, r3, #28
 8012ee6:	d502      	bpl.n	8012eee <_puts_r+0x2e>
 8012ee8:	6923      	ldr	r3, [r4, #16]
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d135      	bne.n	8012f5a <_puts_r+0x9a>
 8012eee:	4621      	mov	r1, r4
 8012ef0:	4628      	mov	r0, r5
 8012ef2:	f000 f8c5 	bl	8013080 <__swsetup_r>
 8012ef6:	b380      	cbz	r0, 8012f5a <_puts_r+0x9a>
 8012ef8:	f04f 35ff 	mov.w	r5, #4294967295
 8012efc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012efe:	07da      	lsls	r2, r3, #31
 8012f00:	d405      	bmi.n	8012f0e <_puts_r+0x4e>
 8012f02:	89a3      	ldrh	r3, [r4, #12]
 8012f04:	059b      	lsls	r3, r3, #22
 8012f06:	d402      	bmi.n	8012f0e <_puts_r+0x4e>
 8012f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012f0a:	f000 f989 	bl	8013220 <__retarget_lock_release_recursive>
 8012f0e:	4628      	mov	r0, r5
 8012f10:	bd70      	pop	{r4, r5, r6, pc}
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	da04      	bge.n	8012f20 <_puts_r+0x60>
 8012f16:	69a2      	ldr	r2, [r4, #24]
 8012f18:	429a      	cmp	r2, r3
 8012f1a:	dc17      	bgt.n	8012f4c <_puts_r+0x8c>
 8012f1c:	290a      	cmp	r1, #10
 8012f1e:	d015      	beq.n	8012f4c <_puts_r+0x8c>
 8012f20:	6823      	ldr	r3, [r4, #0]
 8012f22:	1c5a      	adds	r2, r3, #1
 8012f24:	6022      	str	r2, [r4, #0]
 8012f26:	7019      	strb	r1, [r3, #0]
 8012f28:	68a3      	ldr	r3, [r4, #8]
 8012f2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012f2e:	3b01      	subs	r3, #1
 8012f30:	60a3      	str	r3, [r4, #8]
 8012f32:	2900      	cmp	r1, #0
 8012f34:	d1ed      	bne.n	8012f12 <_puts_r+0x52>
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	da11      	bge.n	8012f5e <_puts_r+0x9e>
 8012f3a:	4622      	mov	r2, r4
 8012f3c:	210a      	movs	r1, #10
 8012f3e:	4628      	mov	r0, r5
 8012f40:	f000 f85f 	bl	8013002 <__swbuf_r>
 8012f44:	3001      	adds	r0, #1
 8012f46:	d0d7      	beq.n	8012ef8 <_puts_r+0x38>
 8012f48:	250a      	movs	r5, #10
 8012f4a:	e7d7      	b.n	8012efc <_puts_r+0x3c>
 8012f4c:	4622      	mov	r2, r4
 8012f4e:	4628      	mov	r0, r5
 8012f50:	f000 f857 	bl	8013002 <__swbuf_r>
 8012f54:	3001      	adds	r0, #1
 8012f56:	d1e7      	bne.n	8012f28 <_puts_r+0x68>
 8012f58:	e7ce      	b.n	8012ef8 <_puts_r+0x38>
 8012f5a:	3e01      	subs	r6, #1
 8012f5c:	e7e4      	b.n	8012f28 <_puts_r+0x68>
 8012f5e:	6823      	ldr	r3, [r4, #0]
 8012f60:	1c5a      	adds	r2, r3, #1
 8012f62:	6022      	str	r2, [r4, #0]
 8012f64:	220a      	movs	r2, #10
 8012f66:	701a      	strb	r2, [r3, #0]
 8012f68:	e7ee      	b.n	8012f48 <_puts_r+0x88>
	...

08012f6c <puts>:
 8012f6c:	4b02      	ldr	r3, [pc, #8]	@ (8012f78 <puts+0xc>)
 8012f6e:	4601      	mov	r1, r0
 8012f70:	6818      	ldr	r0, [r3, #0]
 8012f72:	f7ff bfa5 	b.w	8012ec0 <_puts_r>
 8012f76:	bf00      	nop
 8012f78:	20000018 	.word	0x20000018

08012f7c <__sread>:
 8012f7c:	b510      	push	{r4, lr}
 8012f7e:	460c      	mov	r4, r1
 8012f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f84:	f000 f8fc 	bl	8013180 <_read_r>
 8012f88:	2800      	cmp	r0, #0
 8012f8a:	bfab      	itete	ge
 8012f8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012f8e:	89a3      	ldrhlt	r3, [r4, #12]
 8012f90:	181b      	addge	r3, r3, r0
 8012f92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012f96:	bfac      	ite	ge
 8012f98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012f9a:	81a3      	strhlt	r3, [r4, #12]
 8012f9c:	bd10      	pop	{r4, pc}

08012f9e <__swrite>:
 8012f9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fa2:	461f      	mov	r7, r3
 8012fa4:	898b      	ldrh	r3, [r1, #12]
 8012fa6:	05db      	lsls	r3, r3, #23
 8012fa8:	4605      	mov	r5, r0
 8012faa:	460c      	mov	r4, r1
 8012fac:	4616      	mov	r6, r2
 8012fae:	d505      	bpl.n	8012fbc <__swrite+0x1e>
 8012fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fb4:	2302      	movs	r3, #2
 8012fb6:	2200      	movs	r2, #0
 8012fb8:	f000 f8d0 	bl	801315c <_lseek_r>
 8012fbc:	89a3      	ldrh	r3, [r4, #12]
 8012fbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012fc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012fc6:	81a3      	strh	r3, [r4, #12]
 8012fc8:	4632      	mov	r2, r6
 8012fca:	463b      	mov	r3, r7
 8012fcc:	4628      	mov	r0, r5
 8012fce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012fd2:	f000 b8e7 	b.w	80131a4 <_write_r>

08012fd6 <__sseek>:
 8012fd6:	b510      	push	{r4, lr}
 8012fd8:	460c      	mov	r4, r1
 8012fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fde:	f000 f8bd 	bl	801315c <_lseek_r>
 8012fe2:	1c43      	adds	r3, r0, #1
 8012fe4:	89a3      	ldrh	r3, [r4, #12]
 8012fe6:	bf15      	itete	ne
 8012fe8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012fea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012fee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012ff2:	81a3      	strheq	r3, [r4, #12]
 8012ff4:	bf18      	it	ne
 8012ff6:	81a3      	strhne	r3, [r4, #12]
 8012ff8:	bd10      	pop	{r4, pc}

08012ffa <__sclose>:
 8012ffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ffe:	f000 b89d 	b.w	801313c <_close_r>

08013002 <__swbuf_r>:
 8013002:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013004:	460e      	mov	r6, r1
 8013006:	4614      	mov	r4, r2
 8013008:	4605      	mov	r5, r0
 801300a:	b118      	cbz	r0, 8013014 <__swbuf_r+0x12>
 801300c:	6a03      	ldr	r3, [r0, #32]
 801300e:	b90b      	cbnz	r3, 8013014 <__swbuf_r+0x12>
 8013010:	f7ff ff0e 	bl	8012e30 <__sinit>
 8013014:	69a3      	ldr	r3, [r4, #24]
 8013016:	60a3      	str	r3, [r4, #8]
 8013018:	89a3      	ldrh	r3, [r4, #12]
 801301a:	071a      	lsls	r2, r3, #28
 801301c:	d501      	bpl.n	8013022 <__swbuf_r+0x20>
 801301e:	6923      	ldr	r3, [r4, #16]
 8013020:	b943      	cbnz	r3, 8013034 <__swbuf_r+0x32>
 8013022:	4621      	mov	r1, r4
 8013024:	4628      	mov	r0, r5
 8013026:	f000 f82b 	bl	8013080 <__swsetup_r>
 801302a:	b118      	cbz	r0, 8013034 <__swbuf_r+0x32>
 801302c:	f04f 37ff 	mov.w	r7, #4294967295
 8013030:	4638      	mov	r0, r7
 8013032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013034:	6823      	ldr	r3, [r4, #0]
 8013036:	6922      	ldr	r2, [r4, #16]
 8013038:	1a98      	subs	r0, r3, r2
 801303a:	6963      	ldr	r3, [r4, #20]
 801303c:	b2f6      	uxtb	r6, r6
 801303e:	4283      	cmp	r3, r0
 8013040:	4637      	mov	r7, r6
 8013042:	dc05      	bgt.n	8013050 <__swbuf_r+0x4e>
 8013044:	4621      	mov	r1, r4
 8013046:	4628      	mov	r0, r5
 8013048:	f000 fd36 	bl	8013ab8 <_fflush_r>
 801304c:	2800      	cmp	r0, #0
 801304e:	d1ed      	bne.n	801302c <__swbuf_r+0x2a>
 8013050:	68a3      	ldr	r3, [r4, #8]
 8013052:	3b01      	subs	r3, #1
 8013054:	60a3      	str	r3, [r4, #8]
 8013056:	6823      	ldr	r3, [r4, #0]
 8013058:	1c5a      	adds	r2, r3, #1
 801305a:	6022      	str	r2, [r4, #0]
 801305c:	701e      	strb	r6, [r3, #0]
 801305e:	6962      	ldr	r2, [r4, #20]
 8013060:	1c43      	adds	r3, r0, #1
 8013062:	429a      	cmp	r2, r3
 8013064:	d004      	beq.n	8013070 <__swbuf_r+0x6e>
 8013066:	89a3      	ldrh	r3, [r4, #12]
 8013068:	07db      	lsls	r3, r3, #31
 801306a:	d5e1      	bpl.n	8013030 <__swbuf_r+0x2e>
 801306c:	2e0a      	cmp	r6, #10
 801306e:	d1df      	bne.n	8013030 <__swbuf_r+0x2e>
 8013070:	4621      	mov	r1, r4
 8013072:	4628      	mov	r0, r5
 8013074:	f000 fd20 	bl	8013ab8 <_fflush_r>
 8013078:	2800      	cmp	r0, #0
 801307a:	d0d9      	beq.n	8013030 <__swbuf_r+0x2e>
 801307c:	e7d6      	b.n	801302c <__swbuf_r+0x2a>
	...

08013080 <__swsetup_r>:
 8013080:	b538      	push	{r3, r4, r5, lr}
 8013082:	4b29      	ldr	r3, [pc, #164]	@ (8013128 <__swsetup_r+0xa8>)
 8013084:	4605      	mov	r5, r0
 8013086:	6818      	ldr	r0, [r3, #0]
 8013088:	460c      	mov	r4, r1
 801308a:	b118      	cbz	r0, 8013094 <__swsetup_r+0x14>
 801308c:	6a03      	ldr	r3, [r0, #32]
 801308e:	b90b      	cbnz	r3, 8013094 <__swsetup_r+0x14>
 8013090:	f7ff fece 	bl	8012e30 <__sinit>
 8013094:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013098:	0719      	lsls	r1, r3, #28
 801309a:	d422      	bmi.n	80130e2 <__swsetup_r+0x62>
 801309c:	06da      	lsls	r2, r3, #27
 801309e:	d407      	bmi.n	80130b0 <__swsetup_r+0x30>
 80130a0:	2209      	movs	r2, #9
 80130a2:	602a      	str	r2, [r5, #0]
 80130a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80130a8:	81a3      	strh	r3, [r4, #12]
 80130aa:	f04f 30ff 	mov.w	r0, #4294967295
 80130ae:	e033      	b.n	8013118 <__swsetup_r+0x98>
 80130b0:	0758      	lsls	r0, r3, #29
 80130b2:	d512      	bpl.n	80130da <__swsetup_r+0x5a>
 80130b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80130b6:	b141      	cbz	r1, 80130ca <__swsetup_r+0x4a>
 80130b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80130bc:	4299      	cmp	r1, r3
 80130be:	d002      	beq.n	80130c6 <__swsetup_r+0x46>
 80130c0:	4628      	mov	r0, r5
 80130c2:	f000 f8af 	bl	8013224 <_free_r>
 80130c6:	2300      	movs	r3, #0
 80130c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80130ca:	89a3      	ldrh	r3, [r4, #12]
 80130cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80130d0:	81a3      	strh	r3, [r4, #12]
 80130d2:	2300      	movs	r3, #0
 80130d4:	6063      	str	r3, [r4, #4]
 80130d6:	6923      	ldr	r3, [r4, #16]
 80130d8:	6023      	str	r3, [r4, #0]
 80130da:	89a3      	ldrh	r3, [r4, #12]
 80130dc:	f043 0308 	orr.w	r3, r3, #8
 80130e0:	81a3      	strh	r3, [r4, #12]
 80130e2:	6923      	ldr	r3, [r4, #16]
 80130e4:	b94b      	cbnz	r3, 80130fa <__swsetup_r+0x7a>
 80130e6:	89a3      	ldrh	r3, [r4, #12]
 80130e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80130ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80130f0:	d003      	beq.n	80130fa <__swsetup_r+0x7a>
 80130f2:	4621      	mov	r1, r4
 80130f4:	4628      	mov	r0, r5
 80130f6:	f000 fd2d 	bl	8013b54 <__smakebuf_r>
 80130fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130fe:	f013 0201 	ands.w	r2, r3, #1
 8013102:	d00a      	beq.n	801311a <__swsetup_r+0x9a>
 8013104:	2200      	movs	r2, #0
 8013106:	60a2      	str	r2, [r4, #8]
 8013108:	6962      	ldr	r2, [r4, #20]
 801310a:	4252      	negs	r2, r2
 801310c:	61a2      	str	r2, [r4, #24]
 801310e:	6922      	ldr	r2, [r4, #16]
 8013110:	b942      	cbnz	r2, 8013124 <__swsetup_r+0xa4>
 8013112:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013116:	d1c5      	bne.n	80130a4 <__swsetup_r+0x24>
 8013118:	bd38      	pop	{r3, r4, r5, pc}
 801311a:	0799      	lsls	r1, r3, #30
 801311c:	bf58      	it	pl
 801311e:	6962      	ldrpl	r2, [r4, #20]
 8013120:	60a2      	str	r2, [r4, #8]
 8013122:	e7f4      	b.n	801310e <__swsetup_r+0x8e>
 8013124:	2000      	movs	r0, #0
 8013126:	e7f7      	b.n	8013118 <__swsetup_r+0x98>
 8013128:	20000018 	.word	0x20000018

0801312c <memset>:
 801312c:	4402      	add	r2, r0
 801312e:	4603      	mov	r3, r0
 8013130:	4293      	cmp	r3, r2
 8013132:	d100      	bne.n	8013136 <memset+0xa>
 8013134:	4770      	bx	lr
 8013136:	f803 1b01 	strb.w	r1, [r3], #1
 801313a:	e7f9      	b.n	8013130 <memset+0x4>

0801313c <_close_r>:
 801313c:	b538      	push	{r3, r4, r5, lr}
 801313e:	4d06      	ldr	r5, [pc, #24]	@ (8013158 <_close_r+0x1c>)
 8013140:	2300      	movs	r3, #0
 8013142:	4604      	mov	r4, r0
 8013144:	4608      	mov	r0, r1
 8013146:	602b      	str	r3, [r5, #0]
 8013148:	f7fd fca1 	bl	8010a8e <_close>
 801314c:	1c43      	adds	r3, r0, #1
 801314e:	d102      	bne.n	8013156 <_close_r+0x1a>
 8013150:	682b      	ldr	r3, [r5, #0]
 8013152:	b103      	cbz	r3, 8013156 <_close_r+0x1a>
 8013154:	6023      	str	r3, [r4, #0]
 8013156:	bd38      	pop	{r3, r4, r5, pc}
 8013158:	20000298 	.word	0x20000298

0801315c <_lseek_r>:
 801315c:	b538      	push	{r3, r4, r5, lr}
 801315e:	4d07      	ldr	r5, [pc, #28]	@ (801317c <_lseek_r+0x20>)
 8013160:	4604      	mov	r4, r0
 8013162:	4608      	mov	r0, r1
 8013164:	4611      	mov	r1, r2
 8013166:	2200      	movs	r2, #0
 8013168:	602a      	str	r2, [r5, #0]
 801316a:	461a      	mov	r2, r3
 801316c:	f7fd fcb6 	bl	8010adc <_lseek>
 8013170:	1c43      	adds	r3, r0, #1
 8013172:	d102      	bne.n	801317a <_lseek_r+0x1e>
 8013174:	682b      	ldr	r3, [r5, #0]
 8013176:	b103      	cbz	r3, 801317a <_lseek_r+0x1e>
 8013178:	6023      	str	r3, [r4, #0]
 801317a:	bd38      	pop	{r3, r4, r5, pc}
 801317c:	20000298 	.word	0x20000298

08013180 <_read_r>:
 8013180:	b538      	push	{r3, r4, r5, lr}
 8013182:	4d07      	ldr	r5, [pc, #28]	@ (80131a0 <_read_r+0x20>)
 8013184:	4604      	mov	r4, r0
 8013186:	4608      	mov	r0, r1
 8013188:	4611      	mov	r1, r2
 801318a:	2200      	movs	r2, #0
 801318c:	602a      	str	r2, [r5, #0]
 801318e:	461a      	mov	r2, r3
 8013190:	f7fd fc44 	bl	8010a1c <_read>
 8013194:	1c43      	adds	r3, r0, #1
 8013196:	d102      	bne.n	801319e <_read_r+0x1e>
 8013198:	682b      	ldr	r3, [r5, #0]
 801319a:	b103      	cbz	r3, 801319e <_read_r+0x1e>
 801319c:	6023      	str	r3, [r4, #0]
 801319e:	bd38      	pop	{r3, r4, r5, pc}
 80131a0:	20000298 	.word	0x20000298

080131a4 <_write_r>:
 80131a4:	b538      	push	{r3, r4, r5, lr}
 80131a6:	4d07      	ldr	r5, [pc, #28]	@ (80131c4 <_write_r+0x20>)
 80131a8:	4604      	mov	r4, r0
 80131aa:	4608      	mov	r0, r1
 80131ac:	4611      	mov	r1, r2
 80131ae:	2200      	movs	r2, #0
 80131b0:	602a      	str	r2, [r5, #0]
 80131b2:	461a      	mov	r2, r3
 80131b4:	f7fd fc4f 	bl	8010a56 <_write>
 80131b8:	1c43      	adds	r3, r0, #1
 80131ba:	d102      	bne.n	80131c2 <_write_r+0x1e>
 80131bc:	682b      	ldr	r3, [r5, #0]
 80131be:	b103      	cbz	r3, 80131c2 <_write_r+0x1e>
 80131c0:	6023      	str	r3, [r4, #0]
 80131c2:	bd38      	pop	{r3, r4, r5, pc}
 80131c4:	20000298 	.word	0x20000298

080131c8 <__errno>:
 80131c8:	4b01      	ldr	r3, [pc, #4]	@ (80131d0 <__errno+0x8>)
 80131ca:	6818      	ldr	r0, [r3, #0]
 80131cc:	4770      	bx	lr
 80131ce:	bf00      	nop
 80131d0:	20000018 	.word	0x20000018

080131d4 <__libc_init_array>:
 80131d4:	b570      	push	{r4, r5, r6, lr}
 80131d6:	4d0d      	ldr	r5, [pc, #52]	@ (801320c <__libc_init_array+0x38>)
 80131d8:	4c0d      	ldr	r4, [pc, #52]	@ (8013210 <__libc_init_array+0x3c>)
 80131da:	1b64      	subs	r4, r4, r5
 80131dc:	10a4      	asrs	r4, r4, #2
 80131de:	2600      	movs	r6, #0
 80131e0:	42a6      	cmp	r6, r4
 80131e2:	d109      	bne.n	80131f8 <__libc_init_array+0x24>
 80131e4:	4d0b      	ldr	r5, [pc, #44]	@ (8013214 <__libc_init_array+0x40>)
 80131e6:	4c0c      	ldr	r4, [pc, #48]	@ (8013218 <__libc_init_array+0x44>)
 80131e8:	f000 fd22 	bl	8013c30 <_init>
 80131ec:	1b64      	subs	r4, r4, r5
 80131ee:	10a4      	asrs	r4, r4, #2
 80131f0:	2600      	movs	r6, #0
 80131f2:	42a6      	cmp	r6, r4
 80131f4:	d105      	bne.n	8013202 <__libc_init_array+0x2e>
 80131f6:	bd70      	pop	{r4, r5, r6, pc}
 80131f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80131fc:	4798      	blx	r3
 80131fe:	3601      	adds	r6, #1
 8013200:	e7ee      	b.n	80131e0 <__libc_init_array+0xc>
 8013202:	f855 3b04 	ldr.w	r3, [r5], #4
 8013206:	4798      	blx	r3
 8013208:	3601      	adds	r6, #1
 801320a:	e7f2      	b.n	80131f2 <__libc_init_array+0x1e>
 801320c:	08013d30 	.word	0x08013d30
 8013210:	08013d30 	.word	0x08013d30
 8013214:	08013d30 	.word	0x08013d30
 8013218:	08013d34 	.word	0x08013d34

0801321c <__retarget_lock_init_recursive>:
 801321c:	4770      	bx	lr

0801321e <__retarget_lock_acquire_recursive>:
 801321e:	4770      	bx	lr

08013220 <__retarget_lock_release_recursive>:
 8013220:	4770      	bx	lr
	...

08013224 <_free_r>:
 8013224:	b538      	push	{r3, r4, r5, lr}
 8013226:	4605      	mov	r5, r0
 8013228:	2900      	cmp	r1, #0
 801322a:	d041      	beq.n	80132b0 <_free_r+0x8c>
 801322c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013230:	1f0c      	subs	r4, r1, #4
 8013232:	2b00      	cmp	r3, #0
 8013234:	bfb8      	it	lt
 8013236:	18e4      	addlt	r4, r4, r3
 8013238:	f000 f8e0 	bl	80133fc <__malloc_lock>
 801323c:	4a1d      	ldr	r2, [pc, #116]	@ (80132b4 <_free_r+0x90>)
 801323e:	6813      	ldr	r3, [r2, #0]
 8013240:	b933      	cbnz	r3, 8013250 <_free_r+0x2c>
 8013242:	6063      	str	r3, [r4, #4]
 8013244:	6014      	str	r4, [r2, #0]
 8013246:	4628      	mov	r0, r5
 8013248:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801324c:	f000 b8dc 	b.w	8013408 <__malloc_unlock>
 8013250:	42a3      	cmp	r3, r4
 8013252:	d908      	bls.n	8013266 <_free_r+0x42>
 8013254:	6820      	ldr	r0, [r4, #0]
 8013256:	1821      	adds	r1, r4, r0
 8013258:	428b      	cmp	r3, r1
 801325a:	bf01      	itttt	eq
 801325c:	6819      	ldreq	r1, [r3, #0]
 801325e:	685b      	ldreq	r3, [r3, #4]
 8013260:	1809      	addeq	r1, r1, r0
 8013262:	6021      	streq	r1, [r4, #0]
 8013264:	e7ed      	b.n	8013242 <_free_r+0x1e>
 8013266:	461a      	mov	r2, r3
 8013268:	685b      	ldr	r3, [r3, #4]
 801326a:	b10b      	cbz	r3, 8013270 <_free_r+0x4c>
 801326c:	42a3      	cmp	r3, r4
 801326e:	d9fa      	bls.n	8013266 <_free_r+0x42>
 8013270:	6811      	ldr	r1, [r2, #0]
 8013272:	1850      	adds	r0, r2, r1
 8013274:	42a0      	cmp	r0, r4
 8013276:	d10b      	bne.n	8013290 <_free_r+0x6c>
 8013278:	6820      	ldr	r0, [r4, #0]
 801327a:	4401      	add	r1, r0
 801327c:	1850      	adds	r0, r2, r1
 801327e:	4283      	cmp	r3, r0
 8013280:	6011      	str	r1, [r2, #0]
 8013282:	d1e0      	bne.n	8013246 <_free_r+0x22>
 8013284:	6818      	ldr	r0, [r3, #0]
 8013286:	685b      	ldr	r3, [r3, #4]
 8013288:	6053      	str	r3, [r2, #4]
 801328a:	4408      	add	r0, r1
 801328c:	6010      	str	r0, [r2, #0]
 801328e:	e7da      	b.n	8013246 <_free_r+0x22>
 8013290:	d902      	bls.n	8013298 <_free_r+0x74>
 8013292:	230c      	movs	r3, #12
 8013294:	602b      	str	r3, [r5, #0]
 8013296:	e7d6      	b.n	8013246 <_free_r+0x22>
 8013298:	6820      	ldr	r0, [r4, #0]
 801329a:	1821      	adds	r1, r4, r0
 801329c:	428b      	cmp	r3, r1
 801329e:	bf04      	itt	eq
 80132a0:	6819      	ldreq	r1, [r3, #0]
 80132a2:	685b      	ldreq	r3, [r3, #4]
 80132a4:	6063      	str	r3, [r4, #4]
 80132a6:	bf04      	itt	eq
 80132a8:	1809      	addeq	r1, r1, r0
 80132aa:	6021      	streq	r1, [r4, #0]
 80132ac:	6054      	str	r4, [r2, #4]
 80132ae:	e7ca      	b.n	8013246 <_free_r+0x22>
 80132b0:	bd38      	pop	{r3, r4, r5, pc}
 80132b2:	bf00      	nop
 80132b4:	200002a4 	.word	0x200002a4

080132b8 <sbrk_aligned>:
 80132b8:	b570      	push	{r4, r5, r6, lr}
 80132ba:	4e0f      	ldr	r6, [pc, #60]	@ (80132f8 <sbrk_aligned+0x40>)
 80132bc:	460c      	mov	r4, r1
 80132be:	6831      	ldr	r1, [r6, #0]
 80132c0:	4605      	mov	r5, r0
 80132c2:	b911      	cbnz	r1, 80132ca <sbrk_aligned+0x12>
 80132c4:	f000 fca4 	bl	8013c10 <_sbrk_r>
 80132c8:	6030      	str	r0, [r6, #0]
 80132ca:	4621      	mov	r1, r4
 80132cc:	4628      	mov	r0, r5
 80132ce:	f000 fc9f 	bl	8013c10 <_sbrk_r>
 80132d2:	1c43      	adds	r3, r0, #1
 80132d4:	d103      	bne.n	80132de <sbrk_aligned+0x26>
 80132d6:	f04f 34ff 	mov.w	r4, #4294967295
 80132da:	4620      	mov	r0, r4
 80132dc:	bd70      	pop	{r4, r5, r6, pc}
 80132de:	1cc4      	adds	r4, r0, #3
 80132e0:	f024 0403 	bic.w	r4, r4, #3
 80132e4:	42a0      	cmp	r0, r4
 80132e6:	d0f8      	beq.n	80132da <sbrk_aligned+0x22>
 80132e8:	1a21      	subs	r1, r4, r0
 80132ea:	4628      	mov	r0, r5
 80132ec:	f000 fc90 	bl	8013c10 <_sbrk_r>
 80132f0:	3001      	adds	r0, #1
 80132f2:	d1f2      	bne.n	80132da <sbrk_aligned+0x22>
 80132f4:	e7ef      	b.n	80132d6 <sbrk_aligned+0x1e>
 80132f6:	bf00      	nop
 80132f8:	200002a0 	.word	0x200002a0

080132fc <_malloc_r>:
 80132fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013300:	1ccd      	adds	r5, r1, #3
 8013302:	f025 0503 	bic.w	r5, r5, #3
 8013306:	3508      	adds	r5, #8
 8013308:	2d0c      	cmp	r5, #12
 801330a:	bf38      	it	cc
 801330c:	250c      	movcc	r5, #12
 801330e:	2d00      	cmp	r5, #0
 8013310:	4606      	mov	r6, r0
 8013312:	db01      	blt.n	8013318 <_malloc_r+0x1c>
 8013314:	42a9      	cmp	r1, r5
 8013316:	d904      	bls.n	8013322 <_malloc_r+0x26>
 8013318:	230c      	movs	r3, #12
 801331a:	6033      	str	r3, [r6, #0]
 801331c:	2000      	movs	r0, #0
 801331e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013322:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80133f8 <_malloc_r+0xfc>
 8013326:	f000 f869 	bl	80133fc <__malloc_lock>
 801332a:	f8d8 3000 	ldr.w	r3, [r8]
 801332e:	461c      	mov	r4, r3
 8013330:	bb44      	cbnz	r4, 8013384 <_malloc_r+0x88>
 8013332:	4629      	mov	r1, r5
 8013334:	4630      	mov	r0, r6
 8013336:	f7ff ffbf 	bl	80132b8 <sbrk_aligned>
 801333a:	1c43      	adds	r3, r0, #1
 801333c:	4604      	mov	r4, r0
 801333e:	d158      	bne.n	80133f2 <_malloc_r+0xf6>
 8013340:	f8d8 4000 	ldr.w	r4, [r8]
 8013344:	4627      	mov	r7, r4
 8013346:	2f00      	cmp	r7, #0
 8013348:	d143      	bne.n	80133d2 <_malloc_r+0xd6>
 801334a:	2c00      	cmp	r4, #0
 801334c:	d04b      	beq.n	80133e6 <_malloc_r+0xea>
 801334e:	6823      	ldr	r3, [r4, #0]
 8013350:	4639      	mov	r1, r7
 8013352:	4630      	mov	r0, r6
 8013354:	eb04 0903 	add.w	r9, r4, r3
 8013358:	f000 fc5a 	bl	8013c10 <_sbrk_r>
 801335c:	4581      	cmp	r9, r0
 801335e:	d142      	bne.n	80133e6 <_malloc_r+0xea>
 8013360:	6821      	ldr	r1, [r4, #0]
 8013362:	1a6d      	subs	r5, r5, r1
 8013364:	4629      	mov	r1, r5
 8013366:	4630      	mov	r0, r6
 8013368:	f7ff ffa6 	bl	80132b8 <sbrk_aligned>
 801336c:	3001      	adds	r0, #1
 801336e:	d03a      	beq.n	80133e6 <_malloc_r+0xea>
 8013370:	6823      	ldr	r3, [r4, #0]
 8013372:	442b      	add	r3, r5
 8013374:	6023      	str	r3, [r4, #0]
 8013376:	f8d8 3000 	ldr.w	r3, [r8]
 801337a:	685a      	ldr	r2, [r3, #4]
 801337c:	bb62      	cbnz	r2, 80133d8 <_malloc_r+0xdc>
 801337e:	f8c8 7000 	str.w	r7, [r8]
 8013382:	e00f      	b.n	80133a4 <_malloc_r+0xa8>
 8013384:	6822      	ldr	r2, [r4, #0]
 8013386:	1b52      	subs	r2, r2, r5
 8013388:	d420      	bmi.n	80133cc <_malloc_r+0xd0>
 801338a:	2a0b      	cmp	r2, #11
 801338c:	d917      	bls.n	80133be <_malloc_r+0xc2>
 801338e:	1961      	adds	r1, r4, r5
 8013390:	42a3      	cmp	r3, r4
 8013392:	6025      	str	r5, [r4, #0]
 8013394:	bf18      	it	ne
 8013396:	6059      	strne	r1, [r3, #4]
 8013398:	6863      	ldr	r3, [r4, #4]
 801339a:	bf08      	it	eq
 801339c:	f8c8 1000 	streq.w	r1, [r8]
 80133a0:	5162      	str	r2, [r4, r5]
 80133a2:	604b      	str	r3, [r1, #4]
 80133a4:	4630      	mov	r0, r6
 80133a6:	f000 f82f 	bl	8013408 <__malloc_unlock>
 80133aa:	f104 000b 	add.w	r0, r4, #11
 80133ae:	1d23      	adds	r3, r4, #4
 80133b0:	f020 0007 	bic.w	r0, r0, #7
 80133b4:	1ac2      	subs	r2, r0, r3
 80133b6:	bf1c      	itt	ne
 80133b8:	1a1b      	subne	r3, r3, r0
 80133ba:	50a3      	strne	r3, [r4, r2]
 80133bc:	e7af      	b.n	801331e <_malloc_r+0x22>
 80133be:	6862      	ldr	r2, [r4, #4]
 80133c0:	42a3      	cmp	r3, r4
 80133c2:	bf0c      	ite	eq
 80133c4:	f8c8 2000 	streq.w	r2, [r8]
 80133c8:	605a      	strne	r2, [r3, #4]
 80133ca:	e7eb      	b.n	80133a4 <_malloc_r+0xa8>
 80133cc:	4623      	mov	r3, r4
 80133ce:	6864      	ldr	r4, [r4, #4]
 80133d0:	e7ae      	b.n	8013330 <_malloc_r+0x34>
 80133d2:	463c      	mov	r4, r7
 80133d4:	687f      	ldr	r7, [r7, #4]
 80133d6:	e7b6      	b.n	8013346 <_malloc_r+0x4a>
 80133d8:	461a      	mov	r2, r3
 80133da:	685b      	ldr	r3, [r3, #4]
 80133dc:	42a3      	cmp	r3, r4
 80133de:	d1fb      	bne.n	80133d8 <_malloc_r+0xdc>
 80133e0:	2300      	movs	r3, #0
 80133e2:	6053      	str	r3, [r2, #4]
 80133e4:	e7de      	b.n	80133a4 <_malloc_r+0xa8>
 80133e6:	230c      	movs	r3, #12
 80133e8:	6033      	str	r3, [r6, #0]
 80133ea:	4630      	mov	r0, r6
 80133ec:	f000 f80c 	bl	8013408 <__malloc_unlock>
 80133f0:	e794      	b.n	801331c <_malloc_r+0x20>
 80133f2:	6005      	str	r5, [r0, #0]
 80133f4:	e7d6      	b.n	80133a4 <_malloc_r+0xa8>
 80133f6:	bf00      	nop
 80133f8:	200002a4 	.word	0x200002a4

080133fc <__malloc_lock>:
 80133fc:	4801      	ldr	r0, [pc, #4]	@ (8013404 <__malloc_lock+0x8>)
 80133fe:	f7ff bf0e 	b.w	801321e <__retarget_lock_acquire_recursive>
 8013402:	bf00      	nop
 8013404:	2000029c 	.word	0x2000029c

08013408 <__malloc_unlock>:
 8013408:	4801      	ldr	r0, [pc, #4]	@ (8013410 <__malloc_unlock+0x8>)
 801340a:	f7ff bf09 	b.w	8013220 <__retarget_lock_release_recursive>
 801340e:	bf00      	nop
 8013410:	2000029c 	.word	0x2000029c

08013414 <__sfputc_r>:
 8013414:	6893      	ldr	r3, [r2, #8]
 8013416:	3b01      	subs	r3, #1
 8013418:	2b00      	cmp	r3, #0
 801341a:	b410      	push	{r4}
 801341c:	6093      	str	r3, [r2, #8]
 801341e:	da08      	bge.n	8013432 <__sfputc_r+0x1e>
 8013420:	6994      	ldr	r4, [r2, #24]
 8013422:	42a3      	cmp	r3, r4
 8013424:	db01      	blt.n	801342a <__sfputc_r+0x16>
 8013426:	290a      	cmp	r1, #10
 8013428:	d103      	bne.n	8013432 <__sfputc_r+0x1e>
 801342a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801342e:	f7ff bde8 	b.w	8013002 <__swbuf_r>
 8013432:	6813      	ldr	r3, [r2, #0]
 8013434:	1c58      	adds	r0, r3, #1
 8013436:	6010      	str	r0, [r2, #0]
 8013438:	7019      	strb	r1, [r3, #0]
 801343a:	4608      	mov	r0, r1
 801343c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013440:	4770      	bx	lr

08013442 <__sfputs_r>:
 8013442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013444:	4606      	mov	r6, r0
 8013446:	460f      	mov	r7, r1
 8013448:	4614      	mov	r4, r2
 801344a:	18d5      	adds	r5, r2, r3
 801344c:	42ac      	cmp	r4, r5
 801344e:	d101      	bne.n	8013454 <__sfputs_r+0x12>
 8013450:	2000      	movs	r0, #0
 8013452:	e007      	b.n	8013464 <__sfputs_r+0x22>
 8013454:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013458:	463a      	mov	r2, r7
 801345a:	4630      	mov	r0, r6
 801345c:	f7ff ffda 	bl	8013414 <__sfputc_r>
 8013460:	1c43      	adds	r3, r0, #1
 8013462:	d1f3      	bne.n	801344c <__sfputs_r+0xa>
 8013464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013468 <_vfiprintf_r>:
 8013468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801346c:	460d      	mov	r5, r1
 801346e:	b09d      	sub	sp, #116	@ 0x74
 8013470:	4614      	mov	r4, r2
 8013472:	4698      	mov	r8, r3
 8013474:	4606      	mov	r6, r0
 8013476:	b118      	cbz	r0, 8013480 <_vfiprintf_r+0x18>
 8013478:	6a03      	ldr	r3, [r0, #32]
 801347a:	b90b      	cbnz	r3, 8013480 <_vfiprintf_r+0x18>
 801347c:	f7ff fcd8 	bl	8012e30 <__sinit>
 8013480:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013482:	07d9      	lsls	r1, r3, #31
 8013484:	d405      	bmi.n	8013492 <_vfiprintf_r+0x2a>
 8013486:	89ab      	ldrh	r3, [r5, #12]
 8013488:	059a      	lsls	r2, r3, #22
 801348a:	d402      	bmi.n	8013492 <_vfiprintf_r+0x2a>
 801348c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801348e:	f7ff fec6 	bl	801321e <__retarget_lock_acquire_recursive>
 8013492:	89ab      	ldrh	r3, [r5, #12]
 8013494:	071b      	lsls	r3, r3, #28
 8013496:	d501      	bpl.n	801349c <_vfiprintf_r+0x34>
 8013498:	692b      	ldr	r3, [r5, #16]
 801349a:	b99b      	cbnz	r3, 80134c4 <_vfiprintf_r+0x5c>
 801349c:	4629      	mov	r1, r5
 801349e:	4630      	mov	r0, r6
 80134a0:	f7ff fdee 	bl	8013080 <__swsetup_r>
 80134a4:	b170      	cbz	r0, 80134c4 <_vfiprintf_r+0x5c>
 80134a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80134a8:	07dc      	lsls	r4, r3, #31
 80134aa:	d504      	bpl.n	80134b6 <_vfiprintf_r+0x4e>
 80134ac:	f04f 30ff 	mov.w	r0, #4294967295
 80134b0:	b01d      	add	sp, #116	@ 0x74
 80134b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134b6:	89ab      	ldrh	r3, [r5, #12]
 80134b8:	0598      	lsls	r0, r3, #22
 80134ba:	d4f7      	bmi.n	80134ac <_vfiprintf_r+0x44>
 80134bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80134be:	f7ff feaf 	bl	8013220 <__retarget_lock_release_recursive>
 80134c2:	e7f3      	b.n	80134ac <_vfiprintf_r+0x44>
 80134c4:	2300      	movs	r3, #0
 80134c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80134c8:	2320      	movs	r3, #32
 80134ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80134ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80134d2:	2330      	movs	r3, #48	@ 0x30
 80134d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013684 <_vfiprintf_r+0x21c>
 80134d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80134dc:	f04f 0901 	mov.w	r9, #1
 80134e0:	4623      	mov	r3, r4
 80134e2:	469a      	mov	sl, r3
 80134e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80134e8:	b10a      	cbz	r2, 80134ee <_vfiprintf_r+0x86>
 80134ea:	2a25      	cmp	r2, #37	@ 0x25
 80134ec:	d1f9      	bne.n	80134e2 <_vfiprintf_r+0x7a>
 80134ee:	ebba 0b04 	subs.w	fp, sl, r4
 80134f2:	d00b      	beq.n	801350c <_vfiprintf_r+0xa4>
 80134f4:	465b      	mov	r3, fp
 80134f6:	4622      	mov	r2, r4
 80134f8:	4629      	mov	r1, r5
 80134fa:	4630      	mov	r0, r6
 80134fc:	f7ff ffa1 	bl	8013442 <__sfputs_r>
 8013500:	3001      	adds	r0, #1
 8013502:	f000 80a7 	beq.w	8013654 <_vfiprintf_r+0x1ec>
 8013506:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013508:	445a      	add	r2, fp
 801350a:	9209      	str	r2, [sp, #36]	@ 0x24
 801350c:	f89a 3000 	ldrb.w	r3, [sl]
 8013510:	2b00      	cmp	r3, #0
 8013512:	f000 809f 	beq.w	8013654 <_vfiprintf_r+0x1ec>
 8013516:	2300      	movs	r3, #0
 8013518:	f04f 32ff 	mov.w	r2, #4294967295
 801351c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013520:	f10a 0a01 	add.w	sl, sl, #1
 8013524:	9304      	str	r3, [sp, #16]
 8013526:	9307      	str	r3, [sp, #28]
 8013528:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801352c:	931a      	str	r3, [sp, #104]	@ 0x68
 801352e:	4654      	mov	r4, sl
 8013530:	2205      	movs	r2, #5
 8013532:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013536:	4853      	ldr	r0, [pc, #332]	@ (8013684 <_vfiprintf_r+0x21c>)
 8013538:	f7fc fe5a 	bl	80101f0 <memchr>
 801353c:	9a04      	ldr	r2, [sp, #16]
 801353e:	b9d8      	cbnz	r0, 8013578 <_vfiprintf_r+0x110>
 8013540:	06d1      	lsls	r1, r2, #27
 8013542:	bf44      	itt	mi
 8013544:	2320      	movmi	r3, #32
 8013546:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801354a:	0713      	lsls	r3, r2, #28
 801354c:	bf44      	itt	mi
 801354e:	232b      	movmi	r3, #43	@ 0x2b
 8013550:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013554:	f89a 3000 	ldrb.w	r3, [sl]
 8013558:	2b2a      	cmp	r3, #42	@ 0x2a
 801355a:	d015      	beq.n	8013588 <_vfiprintf_r+0x120>
 801355c:	9a07      	ldr	r2, [sp, #28]
 801355e:	4654      	mov	r4, sl
 8013560:	2000      	movs	r0, #0
 8013562:	f04f 0c0a 	mov.w	ip, #10
 8013566:	4621      	mov	r1, r4
 8013568:	f811 3b01 	ldrb.w	r3, [r1], #1
 801356c:	3b30      	subs	r3, #48	@ 0x30
 801356e:	2b09      	cmp	r3, #9
 8013570:	d94b      	bls.n	801360a <_vfiprintf_r+0x1a2>
 8013572:	b1b0      	cbz	r0, 80135a2 <_vfiprintf_r+0x13a>
 8013574:	9207      	str	r2, [sp, #28]
 8013576:	e014      	b.n	80135a2 <_vfiprintf_r+0x13a>
 8013578:	eba0 0308 	sub.w	r3, r0, r8
 801357c:	fa09 f303 	lsl.w	r3, r9, r3
 8013580:	4313      	orrs	r3, r2
 8013582:	9304      	str	r3, [sp, #16]
 8013584:	46a2      	mov	sl, r4
 8013586:	e7d2      	b.n	801352e <_vfiprintf_r+0xc6>
 8013588:	9b03      	ldr	r3, [sp, #12]
 801358a:	1d19      	adds	r1, r3, #4
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	9103      	str	r1, [sp, #12]
 8013590:	2b00      	cmp	r3, #0
 8013592:	bfbb      	ittet	lt
 8013594:	425b      	neglt	r3, r3
 8013596:	f042 0202 	orrlt.w	r2, r2, #2
 801359a:	9307      	strge	r3, [sp, #28]
 801359c:	9307      	strlt	r3, [sp, #28]
 801359e:	bfb8      	it	lt
 80135a0:	9204      	strlt	r2, [sp, #16]
 80135a2:	7823      	ldrb	r3, [r4, #0]
 80135a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80135a6:	d10a      	bne.n	80135be <_vfiprintf_r+0x156>
 80135a8:	7863      	ldrb	r3, [r4, #1]
 80135aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80135ac:	d132      	bne.n	8013614 <_vfiprintf_r+0x1ac>
 80135ae:	9b03      	ldr	r3, [sp, #12]
 80135b0:	1d1a      	adds	r2, r3, #4
 80135b2:	681b      	ldr	r3, [r3, #0]
 80135b4:	9203      	str	r2, [sp, #12]
 80135b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80135ba:	3402      	adds	r4, #2
 80135bc:	9305      	str	r3, [sp, #20]
 80135be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013694 <_vfiprintf_r+0x22c>
 80135c2:	7821      	ldrb	r1, [r4, #0]
 80135c4:	2203      	movs	r2, #3
 80135c6:	4650      	mov	r0, sl
 80135c8:	f7fc fe12 	bl	80101f0 <memchr>
 80135cc:	b138      	cbz	r0, 80135de <_vfiprintf_r+0x176>
 80135ce:	9b04      	ldr	r3, [sp, #16]
 80135d0:	eba0 000a 	sub.w	r0, r0, sl
 80135d4:	2240      	movs	r2, #64	@ 0x40
 80135d6:	4082      	lsls	r2, r0
 80135d8:	4313      	orrs	r3, r2
 80135da:	3401      	adds	r4, #1
 80135dc:	9304      	str	r3, [sp, #16]
 80135de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135e2:	4829      	ldr	r0, [pc, #164]	@ (8013688 <_vfiprintf_r+0x220>)
 80135e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80135e8:	2206      	movs	r2, #6
 80135ea:	f7fc fe01 	bl	80101f0 <memchr>
 80135ee:	2800      	cmp	r0, #0
 80135f0:	d03f      	beq.n	8013672 <_vfiprintf_r+0x20a>
 80135f2:	4b26      	ldr	r3, [pc, #152]	@ (801368c <_vfiprintf_r+0x224>)
 80135f4:	bb1b      	cbnz	r3, 801363e <_vfiprintf_r+0x1d6>
 80135f6:	9b03      	ldr	r3, [sp, #12]
 80135f8:	3307      	adds	r3, #7
 80135fa:	f023 0307 	bic.w	r3, r3, #7
 80135fe:	3308      	adds	r3, #8
 8013600:	9303      	str	r3, [sp, #12]
 8013602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013604:	443b      	add	r3, r7
 8013606:	9309      	str	r3, [sp, #36]	@ 0x24
 8013608:	e76a      	b.n	80134e0 <_vfiprintf_r+0x78>
 801360a:	fb0c 3202 	mla	r2, ip, r2, r3
 801360e:	460c      	mov	r4, r1
 8013610:	2001      	movs	r0, #1
 8013612:	e7a8      	b.n	8013566 <_vfiprintf_r+0xfe>
 8013614:	2300      	movs	r3, #0
 8013616:	3401      	adds	r4, #1
 8013618:	9305      	str	r3, [sp, #20]
 801361a:	4619      	mov	r1, r3
 801361c:	f04f 0c0a 	mov.w	ip, #10
 8013620:	4620      	mov	r0, r4
 8013622:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013626:	3a30      	subs	r2, #48	@ 0x30
 8013628:	2a09      	cmp	r2, #9
 801362a:	d903      	bls.n	8013634 <_vfiprintf_r+0x1cc>
 801362c:	2b00      	cmp	r3, #0
 801362e:	d0c6      	beq.n	80135be <_vfiprintf_r+0x156>
 8013630:	9105      	str	r1, [sp, #20]
 8013632:	e7c4      	b.n	80135be <_vfiprintf_r+0x156>
 8013634:	fb0c 2101 	mla	r1, ip, r1, r2
 8013638:	4604      	mov	r4, r0
 801363a:	2301      	movs	r3, #1
 801363c:	e7f0      	b.n	8013620 <_vfiprintf_r+0x1b8>
 801363e:	ab03      	add	r3, sp, #12
 8013640:	9300      	str	r3, [sp, #0]
 8013642:	462a      	mov	r2, r5
 8013644:	4b12      	ldr	r3, [pc, #72]	@ (8013690 <_vfiprintf_r+0x228>)
 8013646:	a904      	add	r1, sp, #16
 8013648:	4630      	mov	r0, r6
 801364a:	f3af 8000 	nop.w
 801364e:	4607      	mov	r7, r0
 8013650:	1c78      	adds	r0, r7, #1
 8013652:	d1d6      	bne.n	8013602 <_vfiprintf_r+0x19a>
 8013654:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013656:	07d9      	lsls	r1, r3, #31
 8013658:	d405      	bmi.n	8013666 <_vfiprintf_r+0x1fe>
 801365a:	89ab      	ldrh	r3, [r5, #12]
 801365c:	059a      	lsls	r2, r3, #22
 801365e:	d402      	bmi.n	8013666 <_vfiprintf_r+0x1fe>
 8013660:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013662:	f7ff fddd 	bl	8013220 <__retarget_lock_release_recursive>
 8013666:	89ab      	ldrh	r3, [r5, #12]
 8013668:	065b      	lsls	r3, r3, #25
 801366a:	f53f af1f 	bmi.w	80134ac <_vfiprintf_r+0x44>
 801366e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013670:	e71e      	b.n	80134b0 <_vfiprintf_r+0x48>
 8013672:	ab03      	add	r3, sp, #12
 8013674:	9300      	str	r3, [sp, #0]
 8013676:	462a      	mov	r2, r5
 8013678:	4b05      	ldr	r3, [pc, #20]	@ (8013690 <_vfiprintf_r+0x228>)
 801367a:	a904      	add	r1, sp, #16
 801367c:	4630      	mov	r0, r6
 801367e:	f000 f879 	bl	8013774 <_printf_i>
 8013682:	e7e4      	b.n	801364e <_vfiprintf_r+0x1e6>
 8013684:	08013cf4 	.word	0x08013cf4
 8013688:	08013cfe 	.word	0x08013cfe
 801368c:	00000000 	.word	0x00000000
 8013690:	08013443 	.word	0x08013443
 8013694:	08013cfa 	.word	0x08013cfa

08013698 <_printf_common>:
 8013698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801369c:	4616      	mov	r6, r2
 801369e:	4698      	mov	r8, r3
 80136a0:	688a      	ldr	r2, [r1, #8]
 80136a2:	690b      	ldr	r3, [r1, #16]
 80136a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80136a8:	4293      	cmp	r3, r2
 80136aa:	bfb8      	it	lt
 80136ac:	4613      	movlt	r3, r2
 80136ae:	6033      	str	r3, [r6, #0]
 80136b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80136b4:	4607      	mov	r7, r0
 80136b6:	460c      	mov	r4, r1
 80136b8:	b10a      	cbz	r2, 80136be <_printf_common+0x26>
 80136ba:	3301      	adds	r3, #1
 80136bc:	6033      	str	r3, [r6, #0]
 80136be:	6823      	ldr	r3, [r4, #0]
 80136c0:	0699      	lsls	r1, r3, #26
 80136c2:	bf42      	ittt	mi
 80136c4:	6833      	ldrmi	r3, [r6, #0]
 80136c6:	3302      	addmi	r3, #2
 80136c8:	6033      	strmi	r3, [r6, #0]
 80136ca:	6825      	ldr	r5, [r4, #0]
 80136cc:	f015 0506 	ands.w	r5, r5, #6
 80136d0:	d106      	bne.n	80136e0 <_printf_common+0x48>
 80136d2:	f104 0a19 	add.w	sl, r4, #25
 80136d6:	68e3      	ldr	r3, [r4, #12]
 80136d8:	6832      	ldr	r2, [r6, #0]
 80136da:	1a9b      	subs	r3, r3, r2
 80136dc:	42ab      	cmp	r3, r5
 80136de:	dc26      	bgt.n	801372e <_printf_common+0x96>
 80136e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80136e4:	6822      	ldr	r2, [r4, #0]
 80136e6:	3b00      	subs	r3, #0
 80136e8:	bf18      	it	ne
 80136ea:	2301      	movne	r3, #1
 80136ec:	0692      	lsls	r2, r2, #26
 80136ee:	d42b      	bmi.n	8013748 <_printf_common+0xb0>
 80136f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80136f4:	4641      	mov	r1, r8
 80136f6:	4638      	mov	r0, r7
 80136f8:	47c8      	blx	r9
 80136fa:	3001      	adds	r0, #1
 80136fc:	d01e      	beq.n	801373c <_printf_common+0xa4>
 80136fe:	6823      	ldr	r3, [r4, #0]
 8013700:	6922      	ldr	r2, [r4, #16]
 8013702:	f003 0306 	and.w	r3, r3, #6
 8013706:	2b04      	cmp	r3, #4
 8013708:	bf02      	ittt	eq
 801370a:	68e5      	ldreq	r5, [r4, #12]
 801370c:	6833      	ldreq	r3, [r6, #0]
 801370e:	1aed      	subeq	r5, r5, r3
 8013710:	68a3      	ldr	r3, [r4, #8]
 8013712:	bf0c      	ite	eq
 8013714:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013718:	2500      	movne	r5, #0
 801371a:	4293      	cmp	r3, r2
 801371c:	bfc4      	itt	gt
 801371e:	1a9b      	subgt	r3, r3, r2
 8013720:	18ed      	addgt	r5, r5, r3
 8013722:	2600      	movs	r6, #0
 8013724:	341a      	adds	r4, #26
 8013726:	42b5      	cmp	r5, r6
 8013728:	d11a      	bne.n	8013760 <_printf_common+0xc8>
 801372a:	2000      	movs	r0, #0
 801372c:	e008      	b.n	8013740 <_printf_common+0xa8>
 801372e:	2301      	movs	r3, #1
 8013730:	4652      	mov	r2, sl
 8013732:	4641      	mov	r1, r8
 8013734:	4638      	mov	r0, r7
 8013736:	47c8      	blx	r9
 8013738:	3001      	adds	r0, #1
 801373a:	d103      	bne.n	8013744 <_printf_common+0xac>
 801373c:	f04f 30ff 	mov.w	r0, #4294967295
 8013740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013744:	3501      	adds	r5, #1
 8013746:	e7c6      	b.n	80136d6 <_printf_common+0x3e>
 8013748:	18e1      	adds	r1, r4, r3
 801374a:	1c5a      	adds	r2, r3, #1
 801374c:	2030      	movs	r0, #48	@ 0x30
 801374e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013752:	4422      	add	r2, r4
 8013754:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013758:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801375c:	3302      	adds	r3, #2
 801375e:	e7c7      	b.n	80136f0 <_printf_common+0x58>
 8013760:	2301      	movs	r3, #1
 8013762:	4622      	mov	r2, r4
 8013764:	4641      	mov	r1, r8
 8013766:	4638      	mov	r0, r7
 8013768:	47c8      	blx	r9
 801376a:	3001      	adds	r0, #1
 801376c:	d0e6      	beq.n	801373c <_printf_common+0xa4>
 801376e:	3601      	adds	r6, #1
 8013770:	e7d9      	b.n	8013726 <_printf_common+0x8e>
	...

08013774 <_printf_i>:
 8013774:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013778:	7e0f      	ldrb	r7, [r1, #24]
 801377a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801377c:	2f78      	cmp	r7, #120	@ 0x78
 801377e:	4691      	mov	r9, r2
 8013780:	4680      	mov	r8, r0
 8013782:	460c      	mov	r4, r1
 8013784:	469a      	mov	sl, r3
 8013786:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801378a:	d807      	bhi.n	801379c <_printf_i+0x28>
 801378c:	2f62      	cmp	r7, #98	@ 0x62
 801378e:	d80a      	bhi.n	80137a6 <_printf_i+0x32>
 8013790:	2f00      	cmp	r7, #0
 8013792:	f000 80d1 	beq.w	8013938 <_printf_i+0x1c4>
 8013796:	2f58      	cmp	r7, #88	@ 0x58
 8013798:	f000 80b8 	beq.w	801390c <_printf_i+0x198>
 801379c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80137a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80137a4:	e03a      	b.n	801381c <_printf_i+0xa8>
 80137a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80137aa:	2b15      	cmp	r3, #21
 80137ac:	d8f6      	bhi.n	801379c <_printf_i+0x28>
 80137ae:	a101      	add	r1, pc, #4	@ (adr r1, 80137b4 <_printf_i+0x40>)
 80137b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80137b4:	0801380d 	.word	0x0801380d
 80137b8:	08013821 	.word	0x08013821
 80137bc:	0801379d 	.word	0x0801379d
 80137c0:	0801379d 	.word	0x0801379d
 80137c4:	0801379d 	.word	0x0801379d
 80137c8:	0801379d 	.word	0x0801379d
 80137cc:	08013821 	.word	0x08013821
 80137d0:	0801379d 	.word	0x0801379d
 80137d4:	0801379d 	.word	0x0801379d
 80137d8:	0801379d 	.word	0x0801379d
 80137dc:	0801379d 	.word	0x0801379d
 80137e0:	0801391f 	.word	0x0801391f
 80137e4:	0801384b 	.word	0x0801384b
 80137e8:	080138d9 	.word	0x080138d9
 80137ec:	0801379d 	.word	0x0801379d
 80137f0:	0801379d 	.word	0x0801379d
 80137f4:	08013941 	.word	0x08013941
 80137f8:	0801379d 	.word	0x0801379d
 80137fc:	0801384b 	.word	0x0801384b
 8013800:	0801379d 	.word	0x0801379d
 8013804:	0801379d 	.word	0x0801379d
 8013808:	080138e1 	.word	0x080138e1
 801380c:	6833      	ldr	r3, [r6, #0]
 801380e:	1d1a      	adds	r2, r3, #4
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	6032      	str	r2, [r6, #0]
 8013814:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013818:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801381c:	2301      	movs	r3, #1
 801381e:	e09c      	b.n	801395a <_printf_i+0x1e6>
 8013820:	6833      	ldr	r3, [r6, #0]
 8013822:	6820      	ldr	r0, [r4, #0]
 8013824:	1d19      	adds	r1, r3, #4
 8013826:	6031      	str	r1, [r6, #0]
 8013828:	0606      	lsls	r6, r0, #24
 801382a:	d501      	bpl.n	8013830 <_printf_i+0xbc>
 801382c:	681d      	ldr	r5, [r3, #0]
 801382e:	e003      	b.n	8013838 <_printf_i+0xc4>
 8013830:	0645      	lsls	r5, r0, #25
 8013832:	d5fb      	bpl.n	801382c <_printf_i+0xb8>
 8013834:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013838:	2d00      	cmp	r5, #0
 801383a:	da03      	bge.n	8013844 <_printf_i+0xd0>
 801383c:	232d      	movs	r3, #45	@ 0x2d
 801383e:	426d      	negs	r5, r5
 8013840:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013844:	4858      	ldr	r0, [pc, #352]	@ (80139a8 <_printf_i+0x234>)
 8013846:	230a      	movs	r3, #10
 8013848:	e011      	b.n	801386e <_printf_i+0xfa>
 801384a:	6821      	ldr	r1, [r4, #0]
 801384c:	6833      	ldr	r3, [r6, #0]
 801384e:	0608      	lsls	r0, r1, #24
 8013850:	f853 5b04 	ldr.w	r5, [r3], #4
 8013854:	d402      	bmi.n	801385c <_printf_i+0xe8>
 8013856:	0649      	lsls	r1, r1, #25
 8013858:	bf48      	it	mi
 801385a:	b2ad      	uxthmi	r5, r5
 801385c:	2f6f      	cmp	r7, #111	@ 0x6f
 801385e:	4852      	ldr	r0, [pc, #328]	@ (80139a8 <_printf_i+0x234>)
 8013860:	6033      	str	r3, [r6, #0]
 8013862:	bf14      	ite	ne
 8013864:	230a      	movne	r3, #10
 8013866:	2308      	moveq	r3, #8
 8013868:	2100      	movs	r1, #0
 801386a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801386e:	6866      	ldr	r6, [r4, #4]
 8013870:	60a6      	str	r6, [r4, #8]
 8013872:	2e00      	cmp	r6, #0
 8013874:	db05      	blt.n	8013882 <_printf_i+0x10e>
 8013876:	6821      	ldr	r1, [r4, #0]
 8013878:	432e      	orrs	r6, r5
 801387a:	f021 0104 	bic.w	r1, r1, #4
 801387e:	6021      	str	r1, [r4, #0]
 8013880:	d04b      	beq.n	801391a <_printf_i+0x1a6>
 8013882:	4616      	mov	r6, r2
 8013884:	fbb5 f1f3 	udiv	r1, r5, r3
 8013888:	fb03 5711 	mls	r7, r3, r1, r5
 801388c:	5dc7      	ldrb	r7, [r0, r7]
 801388e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013892:	462f      	mov	r7, r5
 8013894:	42bb      	cmp	r3, r7
 8013896:	460d      	mov	r5, r1
 8013898:	d9f4      	bls.n	8013884 <_printf_i+0x110>
 801389a:	2b08      	cmp	r3, #8
 801389c:	d10b      	bne.n	80138b6 <_printf_i+0x142>
 801389e:	6823      	ldr	r3, [r4, #0]
 80138a0:	07df      	lsls	r7, r3, #31
 80138a2:	d508      	bpl.n	80138b6 <_printf_i+0x142>
 80138a4:	6923      	ldr	r3, [r4, #16]
 80138a6:	6861      	ldr	r1, [r4, #4]
 80138a8:	4299      	cmp	r1, r3
 80138aa:	bfde      	ittt	le
 80138ac:	2330      	movle	r3, #48	@ 0x30
 80138ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80138b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80138b6:	1b92      	subs	r2, r2, r6
 80138b8:	6122      	str	r2, [r4, #16]
 80138ba:	f8cd a000 	str.w	sl, [sp]
 80138be:	464b      	mov	r3, r9
 80138c0:	aa03      	add	r2, sp, #12
 80138c2:	4621      	mov	r1, r4
 80138c4:	4640      	mov	r0, r8
 80138c6:	f7ff fee7 	bl	8013698 <_printf_common>
 80138ca:	3001      	adds	r0, #1
 80138cc:	d14a      	bne.n	8013964 <_printf_i+0x1f0>
 80138ce:	f04f 30ff 	mov.w	r0, #4294967295
 80138d2:	b004      	add	sp, #16
 80138d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80138d8:	6823      	ldr	r3, [r4, #0]
 80138da:	f043 0320 	orr.w	r3, r3, #32
 80138de:	6023      	str	r3, [r4, #0]
 80138e0:	4832      	ldr	r0, [pc, #200]	@ (80139ac <_printf_i+0x238>)
 80138e2:	2778      	movs	r7, #120	@ 0x78
 80138e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80138e8:	6823      	ldr	r3, [r4, #0]
 80138ea:	6831      	ldr	r1, [r6, #0]
 80138ec:	061f      	lsls	r7, r3, #24
 80138ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80138f2:	d402      	bmi.n	80138fa <_printf_i+0x186>
 80138f4:	065f      	lsls	r7, r3, #25
 80138f6:	bf48      	it	mi
 80138f8:	b2ad      	uxthmi	r5, r5
 80138fa:	6031      	str	r1, [r6, #0]
 80138fc:	07d9      	lsls	r1, r3, #31
 80138fe:	bf44      	itt	mi
 8013900:	f043 0320 	orrmi.w	r3, r3, #32
 8013904:	6023      	strmi	r3, [r4, #0]
 8013906:	b11d      	cbz	r5, 8013910 <_printf_i+0x19c>
 8013908:	2310      	movs	r3, #16
 801390a:	e7ad      	b.n	8013868 <_printf_i+0xf4>
 801390c:	4826      	ldr	r0, [pc, #152]	@ (80139a8 <_printf_i+0x234>)
 801390e:	e7e9      	b.n	80138e4 <_printf_i+0x170>
 8013910:	6823      	ldr	r3, [r4, #0]
 8013912:	f023 0320 	bic.w	r3, r3, #32
 8013916:	6023      	str	r3, [r4, #0]
 8013918:	e7f6      	b.n	8013908 <_printf_i+0x194>
 801391a:	4616      	mov	r6, r2
 801391c:	e7bd      	b.n	801389a <_printf_i+0x126>
 801391e:	6833      	ldr	r3, [r6, #0]
 8013920:	6825      	ldr	r5, [r4, #0]
 8013922:	6961      	ldr	r1, [r4, #20]
 8013924:	1d18      	adds	r0, r3, #4
 8013926:	6030      	str	r0, [r6, #0]
 8013928:	062e      	lsls	r6, r5, #24
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	d501      	bpl.n	8013932 <_printf_i+0x1be>
 801392e:	6019      	str	r1, [r3, #0]
 8013930:	e002      	b.n	8013938 <_printf_i+0x1c4>
 8013932:	0668      	lsls	r0, r5, #25
 8013934:	d5fb      	bpl.n	801392e <_printf_i+0x1ba>
 8013936:	8019      	strh	r1, [r3, #0]
 8013938:	2300      	movs	r3, #0
 801393a:	6123      	str	r3, [r4, #16]
 801393c:	4616      	mov	r6, r2
 801393e:	e7bc      	b.n	80138ba <_printf_i+0x146>
 8013940:	6833      	ldr	r3, [r6, #0]
 8013942:	1d1a      	adds	r2, r3, #4
 8013944:	6032      	str	r2, [r6, #0]
 8013946:	681e      	ldr	r6, [r3, #0]
 8013948:	6862      	ldr	r2, [r4, #4]
 801394a:	2100      	movs	r1, #0
 801394c:	4630      	mov	r0, r6
 801394e:	f7fc fc4f 	bl	80101f0 <memchr>
 8013952:	b108      	cbz	r0, 8013958 <_printf_i+0x1e4>
 8013954:	1b80      	subs	r0, r0, r6
 8013956:	6060      	str	r0, [r4, #4]
 8013958:	6863      	ldr	r3, [r4, #4]
 801395a:	6123      	str	r3, [r4, #16]
 801395c:	2300      	movs	r3, #0
 801395e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013962:	e7aa      	b.n	80138ba <_printf_i+0x146>
 8013964:	6923      	ldr	r3, [r4, #16]
 8013966:	4632      	mov	r2, r6
 8013968:	4649      	mov	r1, r9
 801396a:	4640      	mov	r0, r8
 801396c:	47d0      	blx	sl
 801396e:	3001      	adds	r0, #1
 8013970:	d0ad      	beq.n	80138ce <_printf_i+0x15a>
 8013972:	6823      	ldr	r3, [r4, #0]
 8013974:	079b      	lsls	r3, r3, #30
 8013976:	d413      	bmi.n	80139a0 <_printf_i+0x22c>
 8013978:	68e0      	ldr	r0, [r4, #12]
 801397a:	9b03      	ldr	r3, [sp, #12]
 801397c:	4298      	cmp	r0, r3
 801397e:	bfb8      	it	lt
 8013980:	4618      	movlt	r0, r3
 8013982:	e7a6      	b.n	80138d2 <_printf_i+0x15e>
 8013984:	2301      	movs	r3, #1
 8013986:	4632      	mov	r2, r6
 8013988:	4649      	mov	r1, r9
 801398a:	4640      	mov	r0, r8
 801398c:	47d0      	blx	sl
 801398e:	3001      	adds	r0, #1
 8013990:	d09d      	beq.n	80138ce <_printf_i+0x15a>
 8013992:	3501      	adds	r5, #1
 8013994:	68e3      	ldr	r3, [r4, #12]
 8013996:	9903      	ldr	r1, [sp, #12]
 8013998:	1a5b      	subs	r3, r3, r1
 801399a:	42ab      	cmp	r3, r5
 801399c:	dcf2      	bgt.n	8013984 <_printf_i+0x210>
 801399e:	e7eb      	b.n	8013978 <_printf_i+0x204>
 80139a0:	2500      	movs	r5, #0
 80139a2:	f104 0619 	add.w	r6, r4, #25
 80139a6:	e7f5      	b.n	8013994 <_printf_i+0x220>
 80139a8:	08013d05 	.word	0x08013d05
 80139ac:	08013d16 	.word	0x08013d16

080139b0 <__sflush_r>:
 80139b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80139b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139b8:	0716      	lsls	r6, r2, #28
 80139ba:	4605      	mov	r5, r0
 80139bc:	460c      	mov	r4, r1
 80139be:	d454      	bmi.n	8013a6a <__sflush_r+0xba>
 80139c0:	684b      	ldr	r3, [r1, #4]
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	dc02      	bgt.n	80139cc <__sflush_r+0x1c>
 80139c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	dd48      	ble.n	8013a5e <__sflush_r+0xae>
 80139cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80139ce:	2e00      	cmp	r6, #0
 80139d0:	d045      	beq.n	8013a5e <__sflush_r+0xae>
 80139d2:	2300      	movs	r3, #0
 80139d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80139d8:	682f      	ldr	r7, [r5, #0]
 80139da:	6a21      	ldr	r1, [r4, #32]
 80139dc:	602b      	str	r3, [r5, #0]
 80139de:	d030      	beq.n	8013a42 <__sflush_r+0x92>
 80139e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80139e2:	89a3      	ldrh	r3, [r4, #12]
 80139e4:	0759      	lsls	r1, r3, #29
 80139e6:	d505      	bpl.n	80139f4 <__sflush_r+0x44>
 80139e8:	6863      	ldr	r3, [r4, #4]
 80139ea:	1ad2      	subs	r2, r2, r3
 80139ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80139ee:	b10b      	cbz	r3, 80139f4 <__sflush_r+0x44>
 80139f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80139f2:	1ad2      	subs	r2, r2, r3
 80139f4:	2300      	movs	r3, #0
 80139f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80139f8:	6a21      	ldr	r1, [r4, #32]
 80139fa:	4628      	mov	r0, r5
 80139fc:	47b0      	blx	r6
 80139fe:	1c43      	adds	r3, r0, #1
 8013a00:	89a3      	ldrh	r3, [r4, #12]
 8013a02:	d106      	bne.n	8013a12 <__sflush_r+0x62>
 8013a04:	6829      	ldr	r1, [r5, #0]
 8013a06:	291d      	cmp	r1, #29
 8013a08:	d82b      	bhi.n	8013a62 <__sflush_r+0xb2>
 8013a0a:	4a2a      	ldr	r2, [pc, #168]	@ (8013ab4 <__sflush_r+0x104>)
 8013a0c:	40ca      	lsrs	r2, r1
 8013a0e:	07d6      	lsls	r6, r2, #31
 8013a10:	d527      	bpl.n	8013a62 <__sflush_r+0xb2>
 8013a12:	2200      	movs	r2, #0
 8013a14:	6062      	str	r2, [r4, #4]
 8013a16:	04d9      	lsls	r1, r3, #19
 8013a18:	6922      	ldr	r2, [r4, #16]
 8013a1a:	6022      	str	r2, [r4, #0]
 8013a1c:	d504      	bpl.n	8013a28 <__sflush_r+0x78>
 8013a1e:	1c42      	adds	r2, r0, #1
 8013a20:	d101      	bne.n	8013a26 <__sflush_r+0x76>
 8013a22:	682b      	ldr	r3, [r5, #0]
 8013a24:	b903      	cbnz	r3, 8013a28 <__sflush_r+0x78>
 8013a26:	6560      	str	r0, [r4, #84]	@ 0x54
 8013a28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013a2a:	602f      	str	r7, [r5, #0]
 8013a2c:	b1b9      	cbz	r1, 8013a5e <__sflush_r+0xae>
 8013a2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013a32:	4299      	cmp	r1, r3
 8013a34:	d002      	beq.n	8013a3c <__sflush_r+0x8c>
 8013a36:	4628      	mov	r0, r5
 8013a38:	f7ff fbf4 	bl	8013224 <_free_r>
 8013a3c:	2300      	movs	r3, #0
 8013a3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8013a40:	e00d      	b.n	8013a5e <__sflush_r+0xae>
 8013a42:	2301      	movs	r3, #1
 8013a44:	4628      	mov	r0, r5
 8013a46:	47b0      	blx	r6
 8013a48:	4602      	mov	r2, r0
 8013a4a:	1c50      	adds	r0, r2, #1
 8013a4c:	d1c9      	bne.n	80139e2 <__sflush_r+0x32>
 8013a4e:	682b      	ldr	r3, [r5, #0]
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d0c6      	beq.n	80139e2 <__sflush_r+0x32>
 8013a54:	2b1d      	cmp	r3, #29
 8013a56:	d001      	beq.n	8013a5c <__sflush_r+0xac>
 8013a58:	2b16      	cmp	r3, #22
 8013a5a:	d11e      	bne.n	8013a9a <__sflush_r+0xea>
 8013a5c:	602f      	str	r7, [r5, #0]
 8013a5e:	2000      	movs	r0, #0
 8013a60:	e022      	b.n	8013aa8 <__sflush_r+0xf8>
 8013a62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013a66:	b21b      	sxth	r3, r3
 8013a68:	e01b      	b.n	8013aa2 <__sflush_r+0xf2>
 8013a6a:	690f      	ldr	r7, [r1, #16]
 8013a6c:	2f00      	cmp	r7, #0
 8013a6e:	d0f6      	beq.n	8013a5e <__sflush_r+0xae>
 8013a70:	0793      	lsls	r3, r2, #30
 8013a72:	680e      	ldr	r6, [r1, #0]
 8013a74:	bf08      	it	eq
 8013a76:	694b      	ldreq	r3, [r1, #20]
 8013a78:	600f      	str	r7, [r1, #0]
 8013a7a:	bf18      	it	ne
 8013a7c:	2300      	movne	r3, #0
 8013a7e:	eba6 0807 	sub.w	r8, r6, r7
 8013a82:	608b      	str	r3, [r1, #8]
 8013a84:	f1b8 0f00 	cmp.w	r8, #0
 8013a88:	dde9      	ble.n	8013a5e <__sflush_r+0xae>
 8013a8a:	6a21      	ldr	r1, [r4, #32]
 8013a8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013a8e:	4643      	mov	r3, r8
 8013a90:	463a      	mov	r2, r7
 8013a92:	4628      	mov	r0, r5
 8013a94:	47b0      	blx	r6
 8013a96:	2800      	cmp	r0, #0
 8013a98:	dc08      	bgt.n	8013aac <__sflush_r+0xfc>
 8013a9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013aa2:	81a3      	strh	r3, [r4, #12]
 8013aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8013aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013aac:	4407      	add	r7, r0
 8013aae:	eba8 0800 	sub.w	r8, r8, r0
 8013ab2:	e7e7      	b.n	8013a84 <__sflush_r+0xd4>
 8013ab4:	20400001 	.word	0x20400001

08013ab8 <_fflush_r>:
 8013ab8:	b538      	push	{r3, r4, r5, lr}
 8013aba:	690b      	ldr	r3, [r1, #16]
 8013abc:	4605      	mov	r5, r0
 8013abe:	460c      	mov	r4, r1
 8013ac0:	b913      	cbnz	r3, 8013ac8 <_fflush_r+0x10>
 8013ac2:	2500      	movs	r5, #0
 8013ac4:	4628      	mov	r0, r5
 8013ac6:	bd38      	pop	{r3, r4, r5, pc}
 8013ac8:	b118      	cbz	r0, 8013ad2 <_fflush_r+0x1a>
 8013aca:	6a03      	ldr	r3, [r0, #32]
 8013acc:	b90b      	cbnz	r3, 8013ad2 <_fflush_r+0x1a>
 8013ace:	f7ff f9af 	bl	8012e30 <__sinit>
 8013ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d0f3      	beq.n	8013ac2 <_fflush_r+0xa>
 8013ada:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013adc:	07d0      	lsls	r0, r2, #31
 8013ade:	d404      	bmi.n	8013aea <_fflush_r+0x32>
 8013ae0:	0599      	lsls	r1, r3, #22
 8013ae2:	d402      	bmi.n	8013aea <_fflush_r+0x32>
 8013ae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013ae6:	f7ff fb9a 	bl	801321e <__retarget_lock_acquire_recursive>
 8013aea:	4628      	mov	r0, r5
 8013aec:	4621      	mov	r1, r4
 8013aee:	f7ff ff5f 	bl	80139b0 <__sflush_r>
 8013af2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013af4:	07da      	lsls	r2, r3, #31
 8013af6:	4605      	mov	r5, r0
 8013af8:	d4e4      	bmi.n	8013ac4 <_fflush_r+0xc>
 8013afa:	89a3      	ldrh	r3, [r4, #12]
 8013afc:	059b      	lsls	r3, r3, #22
 8013afe:	d4e1      	bmi.n	8013ac4 <_fflush_r+0xc>
 8013b00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013b02:	f7ff fb8d 	bl	8013220 <__retarget_lock_release_recursive>
 8013b06:	e7dd      	b.n	8013ac4 <_fflush_r+0xc>

08013b08 <__swhatbuf_r>:
 8013b08:	b570      	push	{r4, r5, r6, lr}
 8013b0a:	460c      	mov	r4, r1
 8013b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b10:	2900      	cmp	r1, #0
 8013b12:	b096      	sub	sp, #88	@ 0x58
 8013b14:	4615      	mov	r5, r2
 8013b16:	461e      	mov	r6, r3
 8013b18:	da0d      	bge.n	8013b36 <__swhatbuf_r+0x2e>
 8013b1a:	89a3      	ldrh	r3, [r4, #12]
 8013b1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013b20:	f04f 0100 	mov.w	r1, #0
 8013b24:	bf14      	ite	ne
 8013b26:	2340      	movne	r3, #64	@ 0x40
 8013b28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013b2c:	2000      	movs	r0, #0
 8013b2e:	6031      	str	r1, [r6, #0]
 8013b30:	602b      	str	r3, [r5, #0]
 8013b32:	b016      	add	sp, #88	@ 0x58
 8013b34:	bd70      	pop	{r4, r5, r6, pc}
 8013b36:	466a      	mov	r2, sp
 8013b38:	f000 f848 	bl	8013bcc <_fstat_r>
 8013b3c:	2800      	cmp	r0, #0
 8013b3e:	dbec      	blt.n	8013b1a <__swhatbuf_r+0x12>
 8013b40:	9901      	ldr	r1, [sp, #4]
 8013b42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013b46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013b4a:	4259      	negs	r1, r3
 8013b4c:	4159      	adcs	r1, r3
 8013b4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013b52:	e7eb      	b.n	8013b2c <__swhatbuf_r+0x24>

08013b54 <__smakebuf_r>:
 8013b54:	898b      	ldrh	r3, [r1, #12]
 8013b56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013b58:	079d      	lsls	r5, r3, #30
 8013b5a:	4606      	mov	r6, r0
 8013b5c:	460c      	mov	r4, r1
 8013b5e:	d507      	bpl.n	8013b70 <__smakebuf_r+0x1c>
 8013b60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013b64:	6023      	str	r3, [r4, #0]
 8013b66:	6123      	str	r3, [r4, #16]
 8013b68:	2301      	movs	r3, #1
 8013b6a:	6163      	str	r3, [r4, #20]
 8013b6c:	b003      	add	sp, #12
 8013b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013b70:	ab01      	add	r3, sp, #4
 8013b72:	466a      	mov	r2, sp
 8013b74:	f7ff ffc8 	bl	8013b08 <__swhatbuf_r>
 8013b78:	9f00      	ldr	r7, [sp, #0]
 8013b7a:	4605      	mov	r5, r0
 8013b7c:	4639      	mov	r1, r7
 8013b7e:	4630      	mov	r0, r6
 8013b80:	f7ff fbbc 	bl	80132fc <_malloc_r>
 8013b84:	b948      	cbnz	r0, 8013b9a <__smakebuf_r+0x46>
 8013b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013b8a:	059a      	lsls	r2, r3, #22
 8013b8c:	d4ee      	bmi.n	8013b6c <__smakebuf_r+0x18>
 8013b8e:	f023 0303 	bic.w	r3, r3, #3
 8013b92:	f043 0302 	orr.w	r3, r3, #2
 8013b96:	81a3      	strh	r3, [r4, #12]
 8013b98:	e7e2      	b.n	8013b60 <__smakebuf_r+0xc>
 8013b9a:	89a3      	ldrh	r3, [r4, #12]
 8013b9c:	6020      	str	r0, [r4, #0]
 8013b9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013ba2:	81a3      	strh	r3, [r4, #12]
 8013ba4:	9b01      	ldr	r3, [sp, #4]
 8013ba6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013baa:	b15b      	cbz	r3, 8013bc4 <__smakebuf_r+0x70>
 8013bac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013bb0:	4630      	mov	r0, r6
 8013bb2:	f000 f81d 	bl	8013bf0 <_isatty_r>
 8013bb6:	b128      	cbz	r0, 8013bc4 <__smakebuf_r+0x70>
 8013bb8:	89a3      	ldrh	r3, [r4, #12]
 8013bba:	f023 0303 	bic.w	r3, r3, #3
 8013bbe:	f043 0301 	orr.w	r3, r3, #1
 8013bc2:	81a3      	strh	r3, [r4, #12]
 8013bc4:	89a3      	ldrh	r3, [r4, #12]
 8013bc6:	431d      	orrs	r5, r3
 8013bc8:	81a5      	strh	r5, [r4, #12]
 8013bca:	e7cf      	b.n	8013b6c <__smakebuf_r+0x18>

08013bcc <_fstat_r>:
 8013bcc:	b538      	push	{r3, r4, r5, lr}
 8013bce:	4d07      	ldr	r5, [pc, #28]	@ (8013bec <_fstat_r+0x20>)
 8013bd0:	2300      	movs	r3, #0
 8013bd2:	4604      	mov	r4, r0
 8013bd4:	4608      	mov	r0, r1
 8013bd6:	4611      	mov	r1, r2
 8013bd8:	602b      	str	r3, [r5, #0]
 8013bda:	f7fc ff64 	bl	8010aa6 <_fstat>
 8013bde:	1c43      	adds	r3, r0, #1
 8013be0:	d102      	bne.n	8013be8 <_fstat_r+0x1c>
 8013be2:	682b      	ldr	r3, [r5, #0]
 8013be4:	b103      	cbz	r3, 8013be8 <_fstat_r+0x1c>
 8013be6:	6023      	str	r3, [r4, #0]
 8013be8:	bd38      	pop	{r3, r4, r5, pc}
 8013bea:	bf00      	nop
 8013bec:	20000298 	.word	0x20000298

08013bf0 <_isatty_r>:
 8013bf0:	b538      	push	{r3, r4, r5, lr}
 8013bf2:	4d06      	ldr	r5, [pc, #24]	@ (8013c0c <_isatty_r+0x1c>)
 8013bf4:	2300      	movs	r3, #0
 8013bf6:	4604      	mov	r4, r0
 8013bf8:	4608      	mov	r0, r1
 8013bfa:	602b      	str	r3, [r5, #0]
 8013bfc:	f7fc ff63 	bl	8010ac6 <_isatty>
 8013c00:	1c43      	adds	r3, r0, #1
 8013c02:	d102      	bne.n	8013c0a <_isatty_r+0x1a>
 8013c04:	682b      	ldr	r3, [r5, #0]
 8013c06:	b103      	cbz	r3, 8013c0a <_isatty_r+0x1a>
 8013c08:	6023      	str	r3, [r4, #0]
 8013c0a:	bd38      	pop	{r3, r4, r5, pc}
 8013c0c:	20000298 	.word	0x20000298

08013c10 <_sbrk_r>:
 8013c10:	b538      	push	{r3, r4, r5, lr}
 8013c12:	4d06      	ldr	r5, [pc, #24]	@ (8013c2c <_sbrk_r+0x1c>)
 8013c14:	2300      	movs	r3, #0
 8013c16:	4604      	mov	r4, r0
 8013c18:	4608      	mov	r0, r1
 8013c1a:	602b      	str	r3, [r5, #0]
 8013c1c:	f7fc ff6c 	bl	8010af8 <_sbrk>
 8013c20:	1c43      	adds	r3, r0, #1
 8013c22:	d102      	bne.n	8013c2a <_sbrk_r+0x1a>
 8013c24:	682b      	ldr	r3, [r5, #0]
 8013c26:	b103      	cbz	r3, 8013c2a <_sbrk_r+0x1a>
 8013c28:	6023      	str	r3, [r4, #0]
 8013c2a:	bd38      	pop	{r3, r4, r5, pc}
 8013c2c:	20000298 	.word	0x20000298

08013c30 <_init>:
 8013c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c32:	bf00      	nop
 8013c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013c36:	bc08      	pop	{r3}
 8013c38:	469e      	mov	lr, r3
 8013c3a:	4770      	bx	lr

08013c3c <_fini>:
 8013c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c3e:	bf00      	nop
 8013c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013c42:	bc08      	pop	{r3}
 8013c44:	469e      	mov	lr, r3
 8013c46:	4770      	bx	lr
