var __xr_tmp = [
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>pci_regs.h</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>PCI standard defines</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>Copyright 1994, Drew Eckhardt</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>Copyright 1997--1999 Martin Mares &lt;mj@ucw.cz&gt;</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>For more information, please consult the following manuals (look at</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>http://www.pcisig.com/ for how to get them):</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>PCI BIOS Specification</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>PCI Local Bus Specification</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>PCI to PCI Bridge Specification</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>PCI System Design Guide</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * <span class=\"ts\"/>For hypertransport information, please consult the following manuals</span>", 
"<span class=\"comment\"> * <span class=\"ts\"/>from http://www.hypertransport.org</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/>The Hypertransport I/O Link Specification</span>", 
"<span class=\"comment\"> */</span>", 
"", 
"#<a class=\"id\" href=\"#ifndef\">ifndef</a> <a class=\"id\" href=\"#LINUX_PCI_REGS_H\">LINUX_PCI_REGS_H</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#LINUX_PCI_REGS_H\">LINUX_PCI_REGS_H</a>", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Under PCI, each device has 256 bytes of configuration address space,</span>", 
"<span class=\"comment\"> * of which the first 64 bytes are standardized as follows:</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VENDOR_ID\">PCI_VENDOR_ID</a><span class=\"ts\"/><span class=\"ts\"/>0x00<span class=\"ts\"/><span class=\"comment\">/* 16 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_DEVICE_ID\">PCI_DEVICE_ID</a><span class=\"ts\"/><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"comment\">/* 16 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_COMMAND\">PCI_COMMAND</a><span class=\"ts\"/><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* 16 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_IO\">PCI_COMMAND_IO</a><span class=\"ts\"/><span class=\"ts\"/>0x1<span class=\"ts\"/><span class=\"comment\">/* Enable response in I/O space */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_MEMORY\">PCI_COMMAND_MEMORY</a><span class=\"ts\"/>0x2<span class=\"ts\"/><span class=\"comment\">/* Enable response in Memory space */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_MASTER\">PCI_COMMAND_MASTER</a><span class=\"ts\"/>0x4<span class=\"ts\"/><span class=\"comment\">/* Enable bus mastering */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_SPECIAL\">PCI_COMMAND_SPECIAL</a><span class=\"ts\"/>0x8<span class=\"ts\"/><span class=\"comment\">/* Enable response to special cycles */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_INVALIDATE\">PCI_COMMAND_INVALIDATE</a><span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* Use memory write and invalidate */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_VGA_PALETTE\">PCI_COMMAND_VGA_PALETTE</a> 0x20<span class=\"ts\"/><span class=\"comment\">/* Enable palette snooping */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_PARITY\">PCI_COMMAND_PARITY</a><span class=\"ts\"/>0x40<span class=\"ts\"/><span class=\"comment\">/* Enable parity checking */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_WAIT\">PCI_COMMAND_WAIT</a> <span class=\"ts\"/>0x80<span class=\"ts\"/><span class=\"comment\">/* Enable address/data stepping */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_SERR\">PCI_COMMAND_SERR</a><span class=\"ts\"/>0x100<span class=\"ts\"/><span class=\"comment\">/* Enable SERR */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_FAST_BACK\">PCI_COMMAND_FAST_BACK</a><span class=\"ts\"/>0x200<span class=\"ts\"/><span class=\"comment\">/* Enable back-to-back writes */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_COMMAND_INTX_DISABLE\">PCI_COMMAND_INTX_DISABLE</a> 0x400 <span class=\"comment\">/* INTx Emulation Disable */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_STATUS\">PCI_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>0x06<span class=\"ts\"/><span class=\"comment\">/* 16 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_INTERRUPT\">PCI_STATUS_INTERRUPT</a><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* Interrupt status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_CAP_LIST\">PCI_STATUS_CAP_LIST</a><span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* Support Capability List */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_66MHZ\">PCI_STATUS_66MHZ</a><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* Support 66 Mhz PCI 2.1 bus */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_UDF\">PCI_STATUS_UDF</a><span class=\"ts\"/><span class=\"ts\"/>0x40<span class=\"ts\"/><span class=\"comment\">/* Support User Definable Features [obsolete] */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_FAST_BACK\">PCI_STATUS_FAST_BACK</a><span class=\"ts\"/>0x80<span class=\"ts\"/><span class=\"comment\">/* Accept fast-back to back */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_PARITY\">PCI_STATUS_PARITY</a><span class=\"ts\"/>0x100<span class=\"ts\"/><span class=\"comment\">/* Detected parity error */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_DEVSEL_MASK\">PCI_STATUS_DEVSEL_MASK</a><span class=\"ts\"/>0x600<span class=\"ts\"/><span class=\"comment\">/* DEVSEL timing */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_DEVSEL_FAST\">PCI_STATUS_DEVSEL_FAST</a><span class=\"ts\"/><span class=\"ts\"/>0x000", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_DEVSEL_MEDIUM\">PCI_STATUS_DEVSEL_MEDIUM</a><span class=\"ts\"/>0x200", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_DEVSEL_SLOW\">PCI_STATUS_DEVSEL_SLOW</a><span class=\"ts\"/><span class=\"ts\"/>0x400", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_SIG_TARGET_ABORT\">PCI_STATUS_SIG_TARGET_ABORT</a><span class=\"ts\"/>0x800 <span class=\"comment\">/* Set on target abort */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_REC_TARGET_ABORT\">PCI_STATUS_REC_TARGET_ABORT</a><span class=\"ts\"/>0x1000 <span class=\"comment\">/* Master ack of \" */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_REC_MASTER_ABORT\">PCI_STATUS_REC_MASTER_ABORT</a><span class=\"ts\"/>0x2000 <span class=\"comment\">/* Set on master abort */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_SIG_SYSTEM_ERROR\">PCI_STATUS_SIG_SYSTEM_ERROR</a><span class=\"ts\"/>0x4000 <span class=\"comment\">/* Set when we drive SERR */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_STATUS_DETECTED_PARITY\">PCI_STATUS_DETECTED_PARITY</a><span class=\"ts\"/>0x8000 <span class=\"comment\">/* Set on parity error */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CLASS_REVISION\">PCI_CLASS_REVISION</a><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* High 24 bits are class, low 8 revision */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_REVISION_ID\">PCI_REVISION_ID</a><span class=\"ts\"/><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* Revision ID */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CLASS_PROG\">PCI_CLASS_PROG</a><span class=\"ts\"/><span class=\"ts\"/>0x09<span class=\"ts\"/><span class=\"comment\">/* Reg. Level Programming Interface */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CLASS_DEVICE\">PCI_CLASS_DEVICE</a><span class=\"ts\"/>0x0a<span class=\"ts\"/><span class=\"comment\">/* Device class */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CACHE_LINE_SIZE\">PCI_CACHE_LINE_SIZE</a><span class=\"ts\"/>0x0c<span class=\"ts\"/><span class=\"comment\">/* 8 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_LATENCY_TIMER\">PCI_LATENCY_TIMER</a><span class=\"ts\"/>0x0d<span class=\"ts\"/><span class=\"comment\">/* 8 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_HEADER_TYPE\">PCI_HEADER_TYPE</a><span class=\"ts\"/><span class=\"ts\"/>0x0e<span class=\"ts\"/><span class=\"comment\">/* 8 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_HEADER_TYPE_NORMAL\">PCI_HEADER_TYPE_NORMAL</a><span class=\"ts\"/><span class=\"ts\"/>0", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_HEADER_TYPE_BRIDGE\">PCI_HEADER_TYPE_BRIDGE</a><span class=\"ts\"/><span class=\"ts\"/>1", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_HEADER_TYPE_CARDBUS\">PCI_HEADER_TYPE_CARDBUS</a><span class=\"ts\"/>2", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_BIST\">PCI_BIST</a><span class=\"ts\"/><span class=\"ts\"/>0x0f<span class=\"ts\"/><span class=\"comment\">/* 8 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BIST_CODE_MASK\">PCI_BIST_CODE_MASK</a><span class=\"ts\"/>0x0f<span class=\"ts\"/><span class=\"comment\">/* Return result */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BIST_START\">PCI_BIST_START</a><span class=\"ts\"/><span class=\"ts\"/>0x40<span class=\"ts\"/><span class=\"comment\">/* 1 to start BIST, 2 secs or less */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BIST_CAPABLE\">PCI_BIST_CAPABLE</a><span class=\"ts\"/>0x80<span class=\"ts\"/><span class=\"comment\">/* 1 if BIST capable */</span>", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Base addresses specify locations in memory or I/O space.</span>", 
"<span class=\"comment\"> * Decoded size can be determined by writing a value of</span>", 
"<span class=\"comment\"> * 0xffffffff to the register, and reading it back.  Only</span>", 
"<span class=\"comment\"> * 1 bits are decoded.</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_BASE_ADDRESS_0\">PCI_BASE_ADDRESS_0</a><span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* 32 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_BASE_ADDRESS_1\">PCI_BASE_ADDRESS_1</a><span class=\"ts\"/>0x14<span class=\"ts\"/><span class=\"comment\">/* 32 bits [htype 0,1 only] */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_BASE_ADDRESS_2\">PCI_BASE_ADDRESS_2</a><span class=\"ts\"/>0x18<span class=\"ts\"/><span class=\"comment\">/* 32 bits [htype 0 only] */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_BASE_ADDRESS_3\">PCI_BASE_ADDRESS_3</a><span class=\"ts\"/>0x1c<span class=\"ts\"/><span class=\"comment\">/* 32 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_BASE_ADDRESS_4\">PCI_BASE_ADDRESS_4</a><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* 32 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_BASE_ADDRESS_5\">PCI_BASE_ADDRESS_5</a><span class=\"ts\"/>0x24<span class=\"ts\"/><span class=\"comment\">/* 32 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_SPACE\">PCI_BASE_ADDRESS_SPACE</a><span class=\"ts\"/><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* 0 = memory, 1 = I/O */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_SPACE_IO\">PCI_BASE_ADDRESS_SPACE_IO</a><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_SPACE_MEMORY\">PCI_BASE_ADDRESS_SPACE_MEMORY</a><span class=\"ts\"/>0x00", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_MEM_TYPE_MASK\">PCI_BASE_ADDRESS_MEM_TYPE_MASK</a><span class=\"ts\"/>0x06", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_MEM_TYPE_32\">PCI_BASE_ADDRESS_MEM_TYPE_32</a><span class=\"ts\"/>0x00<span class=\"ts\"/><span class=\"comment\">/* 32 bit address */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_MEM_TYPE_1M\">PCI_BASE_ADDRESS_MEM_TYPE_1M</a><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"comment\">/* Below 1M [obsolete] */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_MEM_TYPE_64\">PCI_BASE_ADDRESS_MEM_TYPE_64</a><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* 64 bit address */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_MEM_PREFETCH\">PCI_BASE_ADDRESS_MEM_PREFETCH</a><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* prefetchable? */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_MEM_MASK\">PCI_BASE_ADDRESS_MEM_MASK</a><span class=\"ts\"/>(~0x0fUL)", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BASE_ADDRESS_IO_MASK\">PCI_BASE_ADDRESS_IO_MASK</a><span class=\"ts\"/>(~0x03UL)", 
"<span class=\"comment\">/* bit 1 is reserved if address_space = 1 */</span>", 
"", 
"<span class=\"comment\">/* Header type 0 (normal devices) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CARDBUS_CIS\">PCI_CARDBUS_CIS</a><span class=\"ts\"/><span class=\"ts\"/>0x28", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SUBSYSTEM_VENDOR_ID\">PCI_SUBSYSTEM_VENDOR_ID</a><span class=\"ts\"/>0x2c", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SUBSYSTEM_ID\">PCI_SUBSYSTEM_ID</a><span class=\"ts\"/>0x2e", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ROM_ADDRESS\">PCI_ROM_ADDRESS</a><span class=\"ts\"/><span class=\"ts\"/>0x30<span class=\"ts\"/><span class=\"comment\">/* Bits 31..11 are address, 10..1 reserved */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ROM_ADDRESS_ENABLE\">PCI_ROM_ADDRESS_ENABLE</a><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ROM_ADDRESS_MASK\">PCI_ROM_ADDRESS_MASK</a><span class=\"ts\"/>(~0x7ffUL)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CAPABILITY_LIST\">PCI_CAPABILITY_LIST</a><span class=\"ts\"/>0x34<span class=\"ts\"/><span class=\"comment\">/* Offset of first capability list entry */</span>", 
"", 
"<span class=\"comment\">/* 0x35-0x3b are reserved */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_INTERRUPT_LINE\">PCI_INTERRUPT_LINE</a><span class=\"ts\"/>0x3c<span class=\"ts\"/><span class=\"comment\">/* 8 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_INTERRUPT_PIN\">PCI_INTERRUPT_PIN</a><span class=\"ts\"/>0x3d<span class=\"ts\"/><span class=\"comment\">/* 8 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MIN_GNT\">PCI_MIN_GNT</a><span class=\"ts\"/><span class=\"ts\"/>0x3e<span class=\"ts\"/><span class=\"comment\">/* 8 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MAX_LAT\">PCI_MAX_LAT</a><span class=\"ts\"/><span class=\"ts\"/>0x3f<span class=\"ts\"/><span class=\"comment\">/* 8 bits */</span>", 
"", 
"<span class=\"comment\">/* Header type 1 (PCI-to-PCI bridges) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PRIMARY_BUS\">PCI_PRIMARY_BUS</a><span class=\"ts\"/><span class=\"ts\"/>0x18<span class=\"ts\"/><span class=\"comment\">/* Primary bus number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SECONDARY_BUS\">PCI_SECONDARY_BUS</a><span class=\"ts\"/>0x19<span class=\"ts\"/><span class=\"comment\">/* Secondary bus number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SUBORDINATE_BUS\">PCI_SUBORDINATE_BUS</a><span class=\"ts\"/>0x1a<span class=\"ts\"/><span class=\"comment\">/* Highest bus number behind the bridge */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SEC_LATENCY_TIMER\">PCI_SEC_LATENCY_TIMER</a><span class=\"ts\"/>0x1b<span class=\"ts\"/><span class=\"comment\">/* Latency timer for secondary interface */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_IO_BASE\">PCI_IO_BASE</a><span class=\"ts\"/><span class=\"ts\"/>0x1c<span class=\"ts\"/><span class=\"comment\">/* I/O range behind the bridge */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_IO_LIMIT\">PCI_IO_LIMIT</a><span class=\"ts\"/><span class=\"ts\"/>0x1d", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_IO_RANGE_TYPE_MASK\">PCI_IO_RANGE_TYPE_MASK</a><span class=\"ts\"/>0x0fUL<span class=\"ts\"/><span class=\"comment\">/* I/O bridging type */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_IO_RANGE_TYPE_16\">PCI_IO_RANGE_TYPE_16</a><span class=\"ts\"/>0x00", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_IO_RANGE_TYPE_32\">PCI_IO_RANGE_TYPE_32</a><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_IO_RANGE_MASK\">PCI_IO_RANGE_MASK</a><span class=\"ts\"/>(~0x0fUL)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SEC_STATUS\">PCI_SEC_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>0x1e<span class=\"ts\"/><span class=\"comment\">/* Secondary status register, only bit 14 used */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MEMORY_BASE\">PCI_MEMORY_BASE</a><span class=\"ts\"/><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* Memory range behind */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MEMORY_LIMIT\">PCI_MEMORY_LIMIT</a><span class=\"ts\"/>0x22", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MEMORY_RANGE_TYPE_MASK\">PCI_MEMORY_RANGE_TYPE_MASK</a> 0x0fUL", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MEMORY_RANGE_MASK\">PCI_MEMORY_RANGE_MASK</a><span class=\"ts\"/>(~0x0fUL)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PREF_MEMORY_BASE\">PCI_PREF_MEMORY_BASE</a><span class=\"ts\"/>0x24<span class=\"ts\"/><span class=\"comment\">/* Prefetchable memory range behind */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PREF_MEMORY_LIMIT\">PCI_PREF_MEMORY_LIMIT</a><span class=\"ts\"/>0x26", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PREF_RANGE_TYPE_MASK\">PCI_PREF_RANGE_TYPE_MASK</a> 0x0fUL", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PREF_RANGE_TYPE_32\">PCI_PREF_RANGE_TYPE_32</a><span class=\"ts\"/>0x00", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PREF_RANGE_TYPE_64\">PCI_PREF_RANGE_TYPE_64</a><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PREF_RANGE_MASK\">PCI_PREF_RANGE_MASK</a><span class=\"ts\"/>(~0x0fUL)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PREF_BASE_UPPER32\">PCI_PREF_BASE_UPPER32</a><span class=\"ts\"/>0x28<span class=\"ts\"/><span class=\"comment\">/* Upper half of prefetchable memory range */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PREF_LIMIT_UPPER32\">PCI_PREF_LIMIT_UPPER32</a><span class=\"ts\"/>0x2c", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_IO_BASE_UPPER16\">PCI_IO_BASE_UPPER16</a><span class=\"ts\"/>0x30<span class=\"ts\"/><span class=\"comment\">/* Upper half of I/O addresses */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_IO_LIMIT_UPPER16\">PCI_IO_LIMIT_UPPER16</a><span class=\"ts\"/>0x32", 
"<span class=\"comment\">/* 0x34 same as for htype 0 */</span>", 
"<span class=\"comment\">/* 0x35-0x3b is reserved */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ROM_ADDRESS1\">PCI_ROM_ADDRESS1</a><span class=\"ts\"/>0x38<span class=\"ts\"/><span class=\"comment\">/* Same as PCI_ROM_ADDRESS, but for htype 1 */</span>", 
"<span class=\"comment\">/* 0x3c-0x3d are same as for htype 0 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_BRIDGE_CONTROL\">PCI_BRIDGE_CONTROL</a><span class=\"ts\"/>0x3e", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BRIDGE_CTL_PARITY\">PCI_BRIDGE_CTL_PARITY</a><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* Enable parity detection on secondary interface */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BRIDGE_CTL_SERR\">PCI_BRIDGE_CTL_SERR</a><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"comment\">/* The same for SERR forwarding */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BRIDGE_CTL_ISA\">PCI_BRIDGE_CTL_ISA</a><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* Enable ISA mode */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BRIDGE_CTL_VGA\">PCI_BRIDGE_CTL_VGA</a><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* Forward VGA addresses */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BRIDGE_CTL_MASTER_ABORT\">PCI_BRIDGE_CTL_MASTER_ABORT</a><span class=\"ts\"/>0x20  <span class=\"comment\">/* Report master aborts */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BRIDGE_CTL_BUS_RESET\">PCI_BRIDGE_CTL_BUS_RESET</a><span class=\"ts\"/>0x40<span class=\"ts\"/><span class=\"comment\">/* Secondary bus reset */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_BRIDGE_CTL_FAST_BACK\">PCI_BRIDGE_CTL_FAST_BACK</a><span class=\"ts\"/>0x80<span class=\"ts\"/><span class=\"comment\">/* Fast Back2Back enabled on secondary interface */</span>", 
"", 
"<span class=\"comment\">/* Header type 2 (CardBus bridges) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_CAPABILITY_LIST\">PCI_CB_CAPABILITY_LIST</a><span class=\"ts\"/>0x14", 
"<span class=\"comment\">/* 0x15 reserved */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_SEC_STATUS\">PCI_CB_SEC_STATUS</a><span class=\"ts\"/>0x16<span class=\"ts\"/><span class=\"comment\">/* Secondary status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_PRIMARY_BUS\">PCI_CB_PRIMARY_BUS</a><span class=\"ts\"/>0x18<span class=\"ts\"/><span class=\"comment\">/* PCI bus number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_CARD_BUS\">PCI_CB_CARD_BUS</a><span class=\"ts\"/><span class=\"ts\"/>0x19<span class=\"ts\"/><span class=\"comment\">/* CardBus bus number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_SUBORDINATE_BUS\">PCI_CB_SUBORDINATE_BUS</a><span class=\"ts\"/>0x1a<span class=\"ts\"/><span class=\"comment\">/* Subordinate bus number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_LATENCY_TIMER\">PCI_CB_LATENCY_TIMER</a><span class=\"ts\"/>0x1b<span class=\"ts\"/><span class=\"comment\">/* CardBus latency timer */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_MEMORY_BASE_0\">PCI_CB_MEMORY_BASE_0</a><span class=\"ts\"/>0x1c", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_MEMORY_LIMIT_0\">PCI_CB_MEMORY_LIMIT_0</a><span class=\"ts\"/>0x20", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_MEMORY_BASE_1\">PCI_CB_MEMORY_BASE_1</a><span class=\"ts\"/>0x24", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_MEMORY_LIMIT_1\">PCI_CB_MEMORY_LIMIT_1</a><span class=\"ts\"/>0x28", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_IO_BASE_0\">PCI_CB_IO_BASE_0</a><span class=\"ts\"/>0x2c", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_IO_BASE_0_HI\">PCI_CB_IO_BASE_0_HI</a><span class=\"ts\"/>0x2e", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_IO_LIMIT_0\">PCI_CB_IO_LIMIT_0</a><span class=\"ts\"/>0x30", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_IO_LIMIT_0_HI\">PCI_CB_IO_LIMIT_0_HI</a><span class=\"ts\"/>0x32", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_IO_BASE_1\">PCI_CB_IO_BASE_1</a><span class=\"ts\"/>0x34", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_IO_BASE_1_HI\">PCI_CB_IO_BASE_1_HI</a><span class=\"ts\"/>0x36", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_IO_LIMIT_1\">PCI_CB_IO_LIMIT_1</a><span class=\"ts\"/>0x38", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_IO_LIMIT_1_HI\">PCI_CB_IO_LIMIT_1_HI</a><span class=\"ts\"/>0x3a", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_IO_RANGE_MASK\">PCI_CB_IO_RANGE_MASK</a><span class=\"ts\"/>(~0x03UL)", 
"<span class=\"comment\">/* 0x3c-0x3d are same as for htype 0 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_BRIDGE_CONTROL\">PCI_CB_BRIDGE_CONTROL</a><span class=\"ts\"/>0x3e", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_PARITY\">PCI_CB_BRIDGE_CTL_PARITY</a><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* Similar to standard bridge control register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_SERR\">PCI_CB_BRIDGE_CTL_SERR</a><span class=\"ts\"/><span class=\"ts\"/>0x02", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_ISA\">PCI_CB_BRIDGE_CTL_ISA</a><span class=\"ts\"/><span class=\"ts\"/>0x04", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_VGA\">PCI_CB_BRIDGE_CTL_VGA</a><span class=\"ts\"/><span class=\"ts\"/>0x08", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_MASTER_ABORT\">PCI_CB_BRIDGE_CTL_MASTER_ABORT</a><span class=\"ts\"/>0x20", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_CB_RESET\">PCI_CB_BRIDGE_CTL_CB_RESET</a><span class=\"ts\"/>0x40<span class=\"ts\"/><span class=\"comment\">/* CardBus reset */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_16BIT_INT\">PCI_CB_BRIDGE_CTL_16BIT_INT</a><span class=\"ts\"/>0x80<span class=\"ts\"/><span class=\"comment\">/* Enable interrupt for 16-bit cards */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_PREFETCH_MEM0\">PCI_CB_BRIDGE_CTL_PREFETCH_MEM0</a> 0x100<span class=\"ts\"/><span class=\"comment\">/* Prefetch enable for both memory regions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_PREFETCH_MEM1\">PCI_CB_BRIDGE_CTL_PREFETCH_MEM1</a> 0x200", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CB_BRIDGE_CTL_POST_WRITES\">PCI_CB_BRIDGE_CTL_POST_WRITES</a><span class=\"ts\"/>0x400", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_SUBSYSTEM_VENDOR_ID\">PCI_CB_SUBSYSTEM_VENDOR_ID</a><span class=\"ts\"/>0x40", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_SUBSYSTEM_ID\">PCI_CB_SUBSYSTEM_ID</a><span class=\"ts\"/><span class=\"ts\"/>0x42", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CB_LEGACY_MODE_BASE\">PCI_CB_LEGACY_MODE_BASE</a><span class=\"ts\"/><span class=\"ts\"/>0x44<span class=\"ts\"/><span class=\"comment\">/* 16-bit PC Card legacy mode base address (ExCa) */</span>", 
"<span class=\"comment\">/* 0x48-0x7f reserved */</span>", 
"", 
"<span class=\"comment\">/* Capability lists */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CAP_LIST_ID\">PCI_CAP_LIST_ID</a><span class=\"ts\"/><span class=\"ts\"/>0<span class=\"ts\"/><span class=\"comment\">/* Capability ID */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_PM\">PCI_CAP_ID_PM</a><span class=\"ts\"/><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* Power Management */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_AGP\">PCI_CAP_ID_AGP</a><span class=\"ts\"/><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"comment\">/* Accelerated Graphics Port */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_VPD\">PCI_CAP_ID_VPD</a><span class=\"ts\"/><span class=\"ts\"/>0x03<span class=\"ts\"/><span class=\"comment\">/* Vital Product Data */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_SLOTID\">PCI_CAP_ID_SLOTID</a><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* Slot Identification */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_MSI\">PCI_CAP_ID_MSI</a><span class=\"ts\"/><span class=\"ts\"/>0x05<span class=\"ts\"/><span class=\"comment\">/* Message Signalled Interrupts */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_CHSWP\">PCI_CAP_ID_CHSWP</a><span class=\"ts\"/>0x06<span class=\"ts\"/><span class=\"comment\">/* CompactPCI HotSwap */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_PCIX\">PCI_CAP_ID_PCIX</a><span class=\"ts\"/>0x07<span class=\"ts\"/><span class=\"comment\">/* PCI-X */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_HT\">PCI_CAP_ID_HT</a><span class=\"ts\"/><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* HyperTransport */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_VNDR\">PCI_CAP_ID_VNDR</a><span class=\"ts\"/>0x09<span class=\"ts\"/><span class=\"comment\">/* Vendor specific */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_DBG\">PCI_CAP_ID_DBG</a><span class=\"ts\"/><span class=\"ts\"/>0x0A<span class=\"ts\"/><span class=\"comment\">/* Debug port */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_CCRC\">PCI_CAP_ID_CCRC</a><span class=\"ts\"/>0x0B<span class=\"ts\"/><span class=\"comment\">/* CompactPCI Central Resource Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_SHPC\">PCI_CAP_ID_SHPC</a> <span class=\"ts\"/>0x0C<span class=\"ts\"/><span class=\"comment\">/* PCI Standard Hot-Plug Controller */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_SSVID\">PCI_CAP_ID_SSVID</a><span class=\"ts\"/>0x0D<span class=\"ts\"/><span class=\"comment\">/* Bridge subsystem vendor/device ID */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_AGP3\">PCI_CAP_ID_AGP3</a><span class=\"ts\"/>0x0E<span class=\"ts\"/><span class=\"comment\">/* AGP Target PCI-PCI bridge */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_EXP\">PCI_CAP_ID_EXP</a> <span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* PCI Express */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_MSIX\">PCI_CAP_ID_MSIX</a><span class=\"ts\"/>0x11<span class=\"ts\"/><span class=\"comment\">/* MSI-X */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CAP_ID_AF\">PCI_CAP_ID_AF</a><span class=\"ts\"/><span class=\"ts\"/>0x13<span class=\"ts\"/><span class=\"comment\">/* PCI Advanced Features */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CAP_LIST_NEXT\">PCI_CAP_LIST_NEXT</a><span class=\"ts\"/>1<span class=\"ts\"/><span class=\"comment\">/* Next capability in the list */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CAP_FLAGS\">PCI_CAP_FLAGS</a><span class=\"ts\"/><span class=\"ts\"/>2<span class=\"ts\"/><span class=\"comment\">/* Capability defined flags (16 bits) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CAP_SIZEOF\">PCI_CAP_SIZEOF</a><span class=\"ts\"/><span class=\"ts\"/>4", 
"", 
"<span class=\"comment\">/* Power Management Registers */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PM_PMC\">PCI_PM_PMC</a><span class=\"ts\"/><span class=\"ts\"/>2<span class=\"ts\"/><span class=\"comment\">/* PM Capabilities Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_VER_MASK\">PCI_PM_CAP_VER_MASK</a><span class=\"ts\"/>0x0007<span class=\"ts\"/><span class=\"comment\">/* Version */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_PME_CLOCK\">PCI_PM_CAP_PME_CLOCK</a><span class=\"ts\"/>0x0008<span class=\"ts\"/><span class=\"comment\">/* PME clock required */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_RESERVED\">PCI_PM_CAP_RESERVED</a>    0x0010  <span class=\"comment\">/* Reserved field */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_DSI\">PCI_PM_CAP_DSI</a><span class=\"ts\"/><span class=\"ts\"/>0x0020<span class=\"ts\"/><span class=\"comment\">/* Device specific initialization */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_AUX_POWER\">PCI_PM_CAP_AUX_POWER</a><span class=\"ts\"/>0x01C0<span class=\"ts\"/><span class=\"comment\">/* Auxilliary power support mask */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_D1\">PCI_PM_CAP_D1</a><span class=\"ts\"/><span class=\"ts\"/>0x0200<span class=\"ts\"/><span class=\"comment\">/* D1 power state support */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_D2\">PCI_PM_CAP_D2</a><span class=\"ts\"/><span class=\"ts\"/>0x0400<span class=\"ts\"/><span class=\"comment\">/* D2 power state support */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_PME\">PCI_PM_CAP_PME</a><span class=\"ts\"/><span class=\"ts\"/>0x0800<span class=\"ts\"/><span class=\"comment\">/* PME pin supported */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_PME_MASK\">PCI_PM_CAP_PME_MASK</a><span class=\"ts\"/>0xF800<span class=\"ts\"/><span class=\"comment\">/* PME Mask of all supported states */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_PME_D0\">PCI_PM_CAP_PME_D0</a><span class=\"ts\"/>0x0800<span class=\"ts\"/><span class=\"comment\">/* PME# from D0 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_PME_D1\">PCI_PM_CAP_PME_D1</a><span class=\"ts\"/>0x1000<span class=\"ts\"/><span class=\"comment\">/* PME# from D1 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_PME_D2\">PCI_PM_CAP_PME_D2</a><span class=\"ts\"/>0x2000<span class=\"ts\"/><span class=\"comment\">/* PME# from D2 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_PME_D3\">PCI_PM_CAP_PME_D3</a><span class=\"ts\"/>0x4000<span class=\"ts\"/><span class=\"comment\">/* PME# from D3 (hot) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_PME_D3cold\">PCI_PM_CAP_PME_D3cold</a><span class=\"ts\"/>0x8000<span class=\"ts\"/><span class=\"comment\">/* PME# from D3 (cold) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CAP_PME_SHIFT\">PCI_PM_CAP_PME_SHIFT</a><span class=\"ts\"/>11<span class=\"ts\"/><span class=\"comment\">/* Start of the PME Mask in PMC */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PM_CTRL\">PCI_PM_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>4<span class=\"ts\"/><span class=\"comment\">/* PM control and status register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CTRL_STATE_MASK\">PCI_PM_CTRL_STATE_MASK</a><span class=\"ts\"/>0x0003<span class=\"ts\"/><span class=\"comment\">/* Current power state (D0 to D3) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CTRL_NO_SOFT_RESET\">PCI_PM_CTRL_NO_SOFT_RESET</a><span class=\"ts\"/>0x0008<span class=\"ts\"/><span class=\"comment\">/* No reset for D3hot-&gt;D0 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CTRL_PME_ENABLE\">PCI_PM_CTRL_PME_ENABLE</a><span class=\"ts\"/>0x0100<span class=\"ts\"/><span class=\"comment\">/* PME pin enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CTRL_DATA_SEL_MASK\">PCI_PM_CTRL_DATA_SEL_MASK</a><span class=\"ts\"/>0x1e00<span class=\"ts\"/><span class=\"comment\">/* Data select (??) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CTRL_DATA_SCALE_MASK\">PCI_PM_CTRL_DATA_SCALE_MASK</a><span class=\"ts\"/>0x6000<span class=\"ts\"/><span class=\"comment\">/* Data scale (??) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_CTRL_PME_STATUS\">PCI_PM_CTRL_PME_STATUS</a><span class=\"ts\"/>0x8000<span class=\"ts\"/><span class=\"comment\">/* PME pin status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PM_PPB_EXTENSIONS\">PCI_PM_PPB_EXTENSIONS</a><span class=\"ts\"/>6<span class=\"ts\"/><span class=\"comment\">/* PPB support extensions (??) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_PPB_B2_B3\">PCI_PM_PPB_B2_B3</a><span class=\"ts\"/>0x40<span class=\"ts\"/><span class=\"comment\">/* Stop clock when in D3hot (??) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PM_BPCC_ENABLE\">PCI_PM_BPCC_ENABLE</a><span class=\"ts\"/>0x80<span class=\"ts\"/><span class=\"comment\">/* Bus power/clock control enable (??) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PM_DATA_REGISTER\">PCI_PM_DATA_REGISTER</a><span class=\"ts\"/>7<span class=\"ts\"/><span class=\"comment\">/* (??) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PM_SIZEOF\">PCI_PM_SIZEOF</a><span class=\"ts\"/><span class=\"ts\"/>8", 
"", 
"<span class=\"comment\">/* AGP registers */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_AGP_VERSION\">PCI_AGP_VERSION</a><span class=\"ts\"/><span class=\"ts\"/>2<span class=\"ts\"/><span class=\"comment\">/* BCD version number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_AGP_RFU\">PCI_AGP_RFU</a><span class=\"ts\"/><span class=\"ts\"/>3<span class=\"ts\"/><span class=\"comment\">/* Rest of capability flags */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_AGP_STATUS\">PCI_AGP_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>4<span class=\"ts\"/><span class=\"comment\">/* Status register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_STATUS_RQ_MASK\">PCI_AGP_STATUS_RQ_MASK</a><span class=\"ts\"/>0xff000000<span class=\"ts\"/><span class=\"comment\">/* Maximum number of requests - 1 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_STATUS_SBA\">PCI_AGP_STATUS_SBA</a><span class=\"ts\"/>0x0200<span class=\"ts\"/><span class=\"comment\">/* Sideband addressing supported */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_STATUS_64BIT\">PCI_AGP_STATUS_64BIT</a><span class=\"ts\"/>0x0020<span class=\"ts\"/><span class=\"comment\">/* 64-bit addressing supported */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_STATUS_FW\">PCI_AGP_STATUS_FW</a><span class=\"ts\"/>0x0010<span class=\"ts\"/><span class=\"comment\">/* FW transfers supported */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_STATUS_RATE4\">PCI_AGP_STATUS_RATE4</a><span class=\"ts\"/>0x0004<span class=\"ts\"/><span class=\"comment\">/* 4x transfer rate supported */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_STATUS_RATE2\">PCI_AGP_STATUS_RATE2</a><span class=\"ts\"/>0x0002<span class=\"ts\"/><span class=\"comment\">/* 2x transfer rate supported */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_STATUS_RATE1\">PCI_AGP_STATUS_RATE1</a><span class=\"ts\"/>0x0001<span class=\"ts\"/><span class=\"comment\">/* 1x transfer rate supported */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_AGP_COMMAND\">PCI_AGP_COMMAND</a><span class=\"ts\"/><span class=\"ts\"/>8<span class=\"ts\"/><span class=\"comment\">/* Control register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_COMMAND_RQ_MASK\">PCI_AGP_COMMAND_RQ_MASK</a> 0xff000000  <span class=\"comment\">/* Master: Maximum number of requests */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_COMMAND_SBA\">PCI_AGP_COMMAND_SBA</a><span class=\"ts\"/>0x0200<span class=\"ts\"/><span class=\"comment\">/* Sideband addressing enabled */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_COMMAND_AGP\">PCI_AGP_COMMAND_AGP</a><span class=\"ts\"/>0x0100<span class=\"ts\"/><span class=\"comment\">/* Allow processing of AGP transactions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_COMMAND_64BIT\">PCI_AGP_COMMAND_64BIT</a><span class=\"ts\"/>0x0020 <span class=\"ts\"/><span class=\"comment\">/* Allow processing of 64-bit addresses */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_COMMAND_FW\">PCI_AGP_COMMAND_FW</a><span class=\"ts\"/>0x0010 <span class=\"ts\"/><span class=\"comment\">/* Force FW transfers */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_COMMAND_RATE4\">PCI_AGP_COMMAND_RATE4</a><span class=\"ts\"/>0x0004<span class=\"ts\"/><span class=\"comment\">/* Use 4x rate */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_COMMAND_RATE2\">PCI_AGP_COMMAND_RATE2</a><span class=\"ts\"/>0x0002<span class=\"ts\"/><span class=\"comment\">/* Use 2x rate */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AGP_COMMAND_RATE1\">PCI_AGP_COMMAND_RATE1</a><span class=\"ts\"/>0x0001<span class=\"ts\"/><span class=\"comment\">/* Use 1x rate */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_AGP_SIZEOF\">PCI_AGP_SIZEOF</a><span class=\"ts\"/><span class=\"ts\"/>12", 
"", 
"<span class=\"comment\">/* Vital Product Data */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VPD_ADDR\">PCI_VPD_ADDR</a><span class=\"ts\"/><span class=\"ts\"/>2<span class=\"ts\"/><span class=\"comment\">/* Address to access (15 bits!) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_VPD_ADDR_MASK\">PCI_VPD_ADDR_MASK</a><span class=\"ts\"/>0x7fff<span class=\"ts\"/><span class=\"comment\">/* Address mask */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_VPD_ADDR_F\">PCI_VPD_ADDR_F</a><span class=\"ts\"/><span class=\"ts\"/>0x8000<span class=\"ts\"/><span class=\"comment\">/* Write 0, 1 indicates completion */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VPD_DATA\">PCI_VPD_DATA</a><span class=\"ts\"/><span class=\"ts\"/>4<span class=\"ts\"/><span class=\"comment\">/* 32-bits of data returned here */</span>", 
"", 
"<span class=\"comment\">/* Slot Identification */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SID_ESR\">PCI_SID_ESR</a><span class=\"ts\"/><span class=\"ts\"/>2<span class=\"ts\"/><span class=\"comment\">/* Expansion Slot Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SID_ESR_NSLOTS\">PCI_SID_ESR_NSLOTS</a><span class=\"ts\"/>0x1f<span class=\"ts\"/><span class=\"comment\">/* Number of expansion slots available */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SID_ESR_FIC\">PCI_SID_ESR_FIC</a><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* First In Chassis Flag */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SID_CHASSIS_NR\">PCI_SID_CHASSIS_NR</a><span class=\"ts\"/>3<span class=\"ts\"/><span class=\"comment\">/* Chassis Number */</span>", 
"", 
"<span class=\"comment\">/* Message Signalled Interrupts registers */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSI_FLAGS\">PCI_MSI_FLAGS</a><span class=\"ts\"/><span class=\"ts\"/>2<span class=\"ts\"/><span class=\"comment\">/* Various flags */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MSI_FLAGS_64BIT\">PCI_MSI_FLAGS_64BIT</a><span class=\"ts\"/>0x80<span class=\"ts\"/><span class=\"comment\">/* 64-bit addresses allowed */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MSI_FLAGS_QSIZE\">PCI_MSI_FLAGS_QSIZE</a><span class=\"ts\"/>0x70<span class=\"ts\"/><span class=\"comment\">/* Message queue size configured */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MSI_FLAGS_QMASK\">PCI_MSI_FLAGS_QMASK</a><span class=\"ts\"/>0x0e<span class=\"ts\"/><span class=\"comment\">/* Maximum queue size available */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MSI_FLAGS_ENABLE\">PCI_MSI_FLAGS_ENABLE</a><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* MSI feature enabled */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MSI_FLAGS_MASKBIT\">PCI_MSI_FLAGS_MASKBIT</a><span class=\"ts\"/>0x100<span class=\"ts\"/><span class=\"comment\">/* 64-bit mask bits allowed */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSI_RFU\">PCI_MSI_RFU</a><span class=\"ts\"/><span class=\"ts\"/>3<span class=\"ts\"/><span class=\"comment\">/* Rest of capability flags */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSI_ADDRESS_LO\">PCI_MSI_ADDRESS_LO</a><span class=\"ts\"/>4<span class=\"ts\"/><span class=\"comment\">/* Lower 32 bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSI_ADDRESS_HI\">PCI_MSI_ADDRESS_HI</a><span class=\"ts\"/>8<span class=\"ts\"/><span class=\"comment\">/* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSI_DATA_32\">PCI_MSI_DATA_32</a><span class=\"ts\"/><span class=\"ts\"/>8<span class=\"ts\"/><span class=\"comment\">/* 16 bits of data for 32-bit devices */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSI_MASK_32\">PCI_MSI_MASK_32</a><span class=\"ts\"/><span class=\"ts\"/>12<span class=\"ts\"/><span class=\"comment\">/* Mask bits register for 32-bit devices */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSI_DATA_64\">PCI_MSI_DATA_64</a><span class=\"ts\"/><span class=\"ts\"/>12<span class=\"ts\"/><span class=\"comment\">/* 16 bits of data for 64-bit devices */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSI_MASK_64\">PCI_MSI_MASK_64</a><span class=\"ts\"/><span class=\"ts\"/>16<span class=\"ts\"/><span class=\"comment\">/* Mask bits register for 64-bit devices */</span>", 
"", 
"<span class=\"comment\">/* MSI-X registers (these are at offset PCI_MSIX_FLAGS) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSIX_FLAGS\">PCI_MSIX_FLAGS</a><span class=\"ts\"/><span class=\"ts\"/>2", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MSIX_FLAGS_QSIZE\">PCI_MSIX_FLAGS_QSIZE</a><span class=\"ts\"/>0x7FF", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MSIX_FLAGS_ENABLE\">PCI_MSIX_FLAGS_ENABLE</a><span class=\"ts\"/>(1 << 15)", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_MSIX_FLAGS_MASKALL\">PCI_MSIX_FLAGS_MASKALL</a><span class=\"ts\"/>(1 << 14)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_MSIX_FLAGS_BIRMASK\">PCI_MSIX_FLAGS_BIRMASK</a><span class=\"ts\"/>(7 << 0)", 
"", 
"<span class=\"comment\">/* CompactPCI Hotswap Register */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_CHSWP_CSR\">PCI_CHSWP_CSR</a><span class=\"ts\"/><span class=\"ts\"/>2<span class=\"ts\"/><span class=\"comment\">/* Control and Status Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CHSWP_DHA\">PCI_CHSWP_DHA</a><span class=\"ts\"/><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* Device Hiding Arm */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CHSWP_EIM\">PCI_CHSWP_EIM</a><span class=\"ts\"/><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"comment\">/* ENUM# Signal Mask */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CHSWP_PIE\">PCI_CHSWP_PIE</a><span class=\"ts\"/><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* Pending Insert or Extract */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CHSWP_LOO\">PCI_CHSWP_LOO</a><span class=\"ts\"/><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* LED On / Off */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CHSWP_PI\">PCI_CHSWP_PI</a><span class=\"ts\"/><span class=\"ts\"/>0x30<span class=\"ts\"/><span class=\"comment\">/* Programming Interface */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CHSWP_EXT\">PCI_CHSWP_EXT</a><span class=\"ts\"/><span class=\"ts\"/>0x40<span class=\"ts\"/><span class=\"comment\">/* ENUM# status - extraction */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_CHSWP_INS\">PCI_CHSWP_INS</a><span class=\"ts\"/><span class=\"ts\"/>0x80<span class=\"ts\"/><span class=\"comment\">/* ENUM# status - insertion */</span>", 
"", 
"<span class=\"comment\">/* PCI Advanced Feature registers */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_AF_LENGTH\">PCI_AF_LENGTH</a><span class=\"ts\"/><span class=\"ts\"/>2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_AF_CAP\">PCI_AF_CAP</a><span class=\"ts\"/><span class=\"ts\"/>3", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AF_CAP_TP\">PCI_AF_CAP_TP</a><span class=\"ts\"/><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AF_CAP_FLR\">PCI_AF_CAP_FLR</a><span class=\"ts\"/><span class=\"ts\"/>0x02", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_AF_CTRL\">PCI_AF_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>4", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AF_CTRL_FLR\">PCI_AF_CTRL_FLR</a><span class=\"ts\"/>0x01", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_AF_STATUS\">PCI_AF_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>5", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_AF_STATUS_TP\">PCI_AF_STATUS_TP</a><span class=\"ts\"/>0x01", 
"", 
"<span class=\"comment\">/* PCI-X registers */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_X_CMD\">PCI_X_CMD</a><span class=\"ts\"/><span class=\"ts\"/>2<span class=\"ts\"/><span class=\"comment\">/* Modes &amp; Features */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_DPERR_E\">PCI_X_CMD_DPERR_E</a><span class=\"ts\"/>0x0001<span class=\"ts\"/><span class=\"comment\">/* Data Parity Error Recovery Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_ERO\">PCI_X_CMD_ERO</a><span class=\"ts\"/><span class=\"ts\"/>0x0002<span class=\"ts\"/><span class=\"comment\">/* Enable Relaxed Ordering */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_READ_512\">PCI_X_CMD_READ_512</a><span class=\"ts\"/>0x0000<span class=\"ts\"/><span class=\"comment\">/* 512 byte maximum read byte count */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_READ_1K\">PCI_X_CMD_READ_1K</a><span class=\"ts\"/>0x0004<span class=\"ts\"/><span class=\"comment\">/* 1Kbyte maximum read byte count */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_READ_2K\">PCI_X_CMD_READ_2K</a><span class=\"ts\"/>0x0008<span class=\"ts\"/><span class=\"comment\">/* 2Kbyte maximum read byte count */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_READ_4K\">PCI_X_CMD_READ_4K</a><span class=\"ts\"/>0x000c<span class=\"ts\"/><span class=\"comment\">/* 4Kbyte maximum read byte count */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_MAX_READ\">PCI_X_CMD_MAX_READ</a><span class=\"ts\"/>0x000c<span class=\"ts\"/><span class=\"comment\">/* Max Memory Read Byte Count */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* Max # of outstanding split transactions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_SPLIT_1\">PCI_X_CMD_SPLIT_1</a><span class=\"ts\"/>0x0000<span class=\"ts\"/><span class=\"comment\">/* Max 1 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_SPLIT_2\">PCI_X_CMD_SPLIT_2</a><span class=\"ts\"/>0x0010<span class=\"ts\"/><span class=\"comment\">/* Max 2 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_SPLIT_3\">PCI_X_CMD_SPLIT_3</a><span class=\"ts\"/>0x0020<span class=\"ts\"/><span class=\"comment\">/* Max 3 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_SPLIT_4\">PCI_X_CMD_SPLIT_4</a><span class=\"ts\"/>0x0030<span class=\"ts\"/><span class=\"comment\">/* Max 4 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_SPLIT_8\">PCI_X_CMD_SPLIT_8</a><span class=\"ts\"/>0x0040<span class=\"ts\"/><span class=\"comment\">/* Max 8 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_SPLIT_12\">PCI_X_CMD_SPLIT_12</a><span class=\"ts\"/>0x0050<span class=\"ts\"/><span class=\"comment\">/* Max 12 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_SPLIT_16\">PCI_X_CMD_SPLIT_16</a><span class=\"ts\"/>0x0060<span class=\"ts\"/><span class=\"comment\">/* Max 16 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_SPLIT_32\">PCI_X_CMD_SPLIT_32</a><span class=\"ts\"/>0x0070<span class=\"ts\"/><span class=\"comment\">/* Max 32 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_MAX_SPLIT\">PCI_X_CMD_MAX_SPLIT</a><span class=\"ts\"/>0x0070<span class=\"ts\"/><span class=\"comment\">/* Max Outstanding Split Transactions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_CMD_VERSION\">PCI_X_CMD_VERSION</a>(<a class=\"id\" href=\"#x\">x</a>) <span class=\"ts\"/>(((<a class=\"id\" href=\"#x\">x</a>) >> 12) &amp; 3) <span class=\"comment\">/* Version */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_X_STATUS\">PCI_X_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>4<span class=\"ts\"/><span class=\"comment\">/* PCI-X capabilities */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_DEVFN\">PCI_X_STATUS_DEVFN</a><span class=\"ts\"/>0x000000ff<span class=\"ts\"/><span class=\"comment\">/* A copy of devfn */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_BUS\">PCI_X_STATUS_BUS</a><span class=\"ts\"/>0x0000ff00<span class=\"ts\"/><span class=\"comment\">/* A copy of bus nr */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_64BIT\">PCI_X_STATUS_64BIT</a><span class=\"ts\"/>0x00010000<span class=\"ts\"/><span class=\"comment\">/* 64-bit device */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_133MHZ\">PCI_X_STATUS_133MHZ</a><span class=\"ts\"/>0x00020000<span class=\"ts\"/><span class=\"comment\">/* 133 MHz capable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_SPL_DISC\">PCI_X_STATUS_SPL_DISC</a><span class=\"ts\"/>0x00040000<span class=\"ts\"/><span class=\"comment\">/* Split Completion Discarded */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_UNX_SPL\">PCI_X_STATUS_UNX_SPL</a><span class=\"ts\"/>0x00080000<span class=\"ts\"/><span class=\"comment\">/* Unexpected Split Completion */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_COMPLEX\">PCI_X_STATUS_COMPLEX</a><span class=\"ts\"/>0x00100000<span class=\"ts\"/><span class=\"comment\">/* Device Complexity */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_MAX_READ\">PCI_X_STATUS_MAX_READ</a><span class=\"ts\"/>0x00600000<span class=\"ts\"/><span class=\"comment\">/* Designed Max Memory Read Count */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_MAX_SPLIT\">PCI_X_STATUS_MAX_SPLIT</a><span class=\"ts\"/>0x03800000<span class=\"ts\"/><span class=\"comment\">/* Designed Max Outstanding Split Transactions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_MAX_CUM\">PCI_X_STATUS_MAX_CUM</a><span class=\"ts\"/>0x1c000000<span class=\"ts\"/><span class=\"comment\">/* Designed Max Cumulative Read Size */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_SPL_ERR\">PCI_X_STATUS_SPL_ERR</a><span class=\"ts\"/>0x20000000<span class=\"ts\"/><span class=\"comment\">/* Rcvd Split Completion Error Msg */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_266MHZ\">PCI_X_STATUS_266MHZ</a><span class=\"ts\"/>0x40000000<span class=\"ts\"/><span class=\"comment\">/* 266 MHz capable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_X_STATUS_533MHZ\">PCI_X_STATUS_533MHZ</a><span class=\"ts\"/>0x80000000<span class=\"ts\"/><span class=\"comment\">/* 533 MHz capable */</span>", 
"", 
"<span class=\"comment\">/* PCI Bridge Subsystem ID registers */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SSVID_VENDOR_ID\">PCI_SSVID_VENDOR_ID</a>     4<span class=\"ts\"/><span class=\"comment\">/* PCI-Bridge subsystem vendor id register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SSVID_DEVICE_ID\">PCI_SSVID_DEVICE_ID</a>     6<span class=\"ts\"/><span class=\"comment\">/* PCI-Bridge subsystem device id register */</span>", 
"", 
"<span class=\"comment\">/* PCI Express capability registers */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_FLAGS\">PCI_EXP_FLAGS</a><span class=\"ts\"/><span class=\"ts\"/>2<span class=\"ts\"/><span class=\"comment\">/* Capabilities register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_FLAGS_VERS\">PCI_EXP_FLAGS_VERS</a><span class=\"ts\"/>0x000f<span class=\"ts\"/><span class=\"comment\">/* Capability version */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_FLAGS_TYPE\">PCI_EXP_FLAGS_TYPE</a><span class=\"ts\"/>0x00f0<span class=\"ts\"/><span class=\"comment\">/* Device/Port type */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_TYPE_ENDPOINT\">PCI_EXP_TYPE_ENDPOINT</a><span class=\"ts\"/>0x0<span class=\"ts\"/><span class=\"comment\">/* Express Endpoint */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_TYPE_LEG_END\">PCI_EXP_TYPE_LEG_END</a><span class=\"ts\"/>0x1<span class=\"ts\"/><span class=\"comment\">/* Legacy Endpoint */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_TYPE_ROOT_PORT\">PCI_EXP_TYPE_ROOT_PORT</a> 0x4<span class=\"ts\"/><span class=\"comment\">/* Root Port */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_TYPE_UPSTREAM\">PCI_EXP_TYPE_UPSTREAM</a><span class=\"ts\"/>0x5<span class=\"ts\"/><span class=\"comment\">/* Upstream Port */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_TYPE_DOWNSTREAM\">PCI_EXP_TYPE_DOWNSTREAM</a> 0x6<span class=\"ts\"/><span class=\"comment\">/* Downstream Port */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_TYPE_PCI_BRIDGE\">PCI_EXP_TYPE_PCI_BRIDGE</a> 0x7<span class=\"ts\"/><span class=\"comment\">/* PCI/PCI-X Bridge */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_TYPE_RC_END\">PCI_EXP_TYPE_RC_END</a><span class=\"ts\"/>0x9<span class=\"ts\"/><span class=\"comment\">/* Root Complex Integrated Endpoint */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_TYPE_RC_EC\">PCI_EXP_TYPE_RC_EC</a><span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* Root Complex Event Collector */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_FLAGS_SLOT\">PCI_EXP_FLAGS_SLOT</a><span class=\"ts\"/>0x0100<span class=\"ts\"/><span class=\"comment\">/* Slot implemented */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_FLAGS_IRQ\">PCI_EXP_FLAGS_IRQ</a><span class=\"ts\"/>0x3e00<span class=\"ts\"/><span class=\"comment\">/* Interrupt message number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_DEVCAP\">PCI_EXP_DEVCAP</a><span class=\"ts\"/><span class=\"ts\"/>4<span class=\"ts\"/><span class=\"comment\">/* Device capabilities */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_PAYLOAD\">PCI_EXP_DEVCAP_PAYLOAD</a><span class=\"ts\"/>0x07<span class=\"ts\"/><span class=\"comment\">/* Max_Payload_Size */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_PHANTOM\">PCI_EXP_DEVCAP_PHANTOM</a><span class=\"ts\"/>0x18<span class=\"ts\"/><span class=\"comment\">/* Phantom functions */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_EXT_TAG\">PCI_EXP_DEVCAP_EXT_TAG</a><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* Extended tags */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_L0S\">PCI_EXP_DEVCAP_L0S</a><span class=\"ts\"/>0x1c0<span class=\"ts\"/><span class=\"comment\">/* L0s Acceptable Latency */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_L1\">PCI_EXP_DEVCAP_L1</a><span class=\"ts\"/>0xe00<span class=\"ts\"/><span class=\"comment\">/* L1 Acceptable Latency */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_ATN_BUT\">PCI_EXP_DEVCAP_ATN_BUT</a><span class=\"ts\"/>0x1000<span class=\"ts\"/><span class=\"comment\">/* Attention Button Present */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_ATN_IND\">PCI_EXP_DEVCAP_ATN_IND</a><span class=\"ts\"/>0x2000<span class=\"ts\"/><span class=\"comment\">/* Attention Indicator Present */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_PWR_IND\">PCI_EXP_DEVCAP_PWR_IND</a><span class=\"ts\"/>0x4000<span class=\"ts\"/><span class=\"comment\">/* Power Indicator Present */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_RBER\">PCI_EXP_DEVCAP_RBER</a><span class=\"ts\"/>0x8000<span class=\"ts\"/><span class=\"comment\">/* Role-Based Error Reporting */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_PWR_VAL\">PCI_EXP_DEVCAP_PWR_VAL</a><span class=\"ts\"/>0x3fc0000 <span class=\"comment\">/* Slot Power Limit Value */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_PWR_SCL\">PCI_EXP_DEVCAP_PWR_SCL</a><span class=\"ts\"/>0xc000000 <span class=\"comment\">/* Slot Power Limit Scale */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP_FLR\">PCI_EXP_DEVCAP_FLR</a>     0x10000000 <span class=\"comment\">/* Function Level Reset */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_DEVCTL\">PCI_EXP_DEVCTL</a><span class=\"ts\"/><span class=\"ts\"/>8<span class=\"ts\"/><span class=\"comment\">/* Device Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_CERE\">PCI_EXP_DEVCTL_CERE</a><span class=\"ts\"/>0x0001<span class=\"ts\"/><span class=\"comment\">/* Correctable Error Reporting En. */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_NFERE\">PCI_EXP_DEVCTL_NFERE</a><span class=\"ts\"/>0x0002<span class=\"ts\"/><span class=\"comment\">/* Non-Fatal Error Reporting Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_FERE\">PCI_EXP_DEVCTL_FERE</a><span class=\"ts\"/>0x0004<span class=\"ts\"/><span class=\"comment\">/* Fatal Error Reporting Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_URRE\">PCI_EXP_DEVCTL_URRE</a><span class=\"ts\"/>0x0008<span class=\"ts\"/><span class=\"comment\">/* Unsupported Request Reporting En. */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_RELAX_EN\">PCI_EXP_DEVCTL_RELAX_EN</a> 0x0010 <span class=\"comment\">/* Enable relaxed ordering */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_PAYLOAD\">PCI_EXP_DEVCTL_PAYLOAD</a><span class=\"ts\"/>0x00e0<span class=\"ts\"/><span class=\"comment\">/* Max_Payload_Size */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_EXT_TAG\">PCI_EXP_DEVCTL_EXT_TAG</a><span class=\"ts\"/>0x0100<span class=\"ts\"/><span class=\"comment\">/* Extended Tag Field Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_PHANTOM\">PCI_EXP_DEVCTL_PHANTOM</a><span class=\"ts\"/>0x0200<span class=\"ts\"/><span class=\"comment\">/* Phantom Functions Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_AUX_PME\">PCI_EXP_DEVCTL_AUX_PME</a><span class=\"ts\"/>0x0400<span class=\"ts\"/><span class=\"comment\">/* Auxiliary Power PM Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_NOSNOOP_EN\">PCI_EXP_DEVCTL_NOSNOOP_EN</a> 0x0800  <span class=\"comment\">/* Enable No Snoop */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_READRQ\">PCI_EXP_DEVCTL_READRQ</a><span class=\"ts\"/>0x7000<span class=\"ts\"/><span class=\"comment\">/* Max_Read_Request_Size */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL_BCR_FLR\">PCI_EXP_DEVCTL_BCR_FLR</a> 0x8000  <span class=\"comment\">/* Bridge Configuration Retry / FLR */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_DEVSTA\">PCI_EXP_DEVSTA</a><span class=\"ts\"/><span class=\"ts\"/>10<span class=\"ts\"/><span class=\"comment\">/* Device Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVSTA_CED\">PCI_EXP_DEVSTA_CED</a><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* Correctable Error Detected */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVSTA_NFED\">PCI_EXP_DEVSTA_NFED</a><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"comment\">/* Non-Fatal Error Detected */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVSTA_FED\">PCI_EXP_DEVSTA_FED</a><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* Fatal Error Detected */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVSTA_URD\">PCI_EXP_DEVSTA_URD</a><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* Unsupported Request Detected */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVSTA_AUXPD\">PCI_EXP_DEVSTA_AUXPD</a><span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* AUX Power Detected */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVSTA_TRPND\">PCI_EXP_DEVSTA_TRPND</a><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* Transactions Pending */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_LNKCAP\">PCI_EXP_LNKCAP</a><span class=\"ts\"/><span class=\"ts\"/>12<span class=\"ts\"/><span class=\"comment\">/* Link Capabilities */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_SLS\">PCI_EXP_LNKCAP_SLS</a><span class=\"ts\"/>0x0000000f <span class=\"comment\">/* Supported Link Speeds */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_MLW\">PCI_EXP_LNKCAP_MLW</a><span class=\"ts\"/>0x000003f0 <span class=\"comment\">/* Maximum Link Width */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_ASPMS\">PCI_EXP_LNKCAP_ASPMS</a><span class=\"ts\"/>0x00000c00 <span class=\"comment\">/* ASPM Support */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_L0SEL\">PCI_EXP_LNKCAP_L0SEL</a><span class=\"ts\"/>0x00007000 <span class=\"comment\">/* L0s Exit Latency */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_L1EL\">PCI_EXP_LNKCAP_L1EL</a><span class=\"ts\"/>0x00038000 <span class=\"comment\">/* L1 Exit Latency */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_CLKPM\">PCI_EXP_LNKCAP_CLKPM</a><span class=\"ts\"/>0x00040000 <span class=\"comment\">/* L1 Clock Power Management */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_SDERC\">PCI_EXP_LNKCAP_SDERC</a><span class=\"ts\"/>0x00080000 <span class=\"comment\">/* Suprise Down Error Reporting Capable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_DLLLARC\">PCI_EXP_LNKCAP_DLLLARC</a><span class=\"ts\"/>0x00100000 <span class=\"comment\">/* Data Link Layer Link Active Reporting Capable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_LBNC\">PCI_EXP_LNKCAP_LBNC</a><span class=\"ts\"/>0x00200000 <span class=\"comment\">/* Link Bandwidth Notification Capability */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCAP_PN\">PCI_EXP_LNKCAP_PN</a><span class=\"ts\"/>0xff000000 <span class=\"comment\">/* Port Number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_LNKCTL\">PCI_EXP_LNKCTL</a><span class=\"ts\"/><span class=\"ts\"/>16<span class=\"ts\"/><span class=\"comment\">/* Link Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_ASPMC\">PCI_EXP_LNKCTL_ASPMC</a><span class=\"ts\"/>0x0003<span class=\"ts\"/><span class=\"comment\">/* ASPM Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_RCB\">PCI_EXP_LNKCTL_RCB</a><span class=\"ts\"/>0x0008<span class=\"ts\"/><span class=\"comment\">/* Read Completion Boundary */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_LD\">PCI_EXP_LNKCTL_LD</a><span class=\"ts\"/>0x0010<span class=\"ts\"/><span class=\"comment\">/* Link Disable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_RL\">PCI_EXP_LNKCTL_RL</a><span class=\"ts\"/>0x0020<span class=\"ts\"/><span class=\"comment\">/* Retrain Link */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_CCC\">PCI_EXP_LNKCTL_CCC</a><span class=\"ts\"/>0x0040<span class=\"ts\"/><span class=\"comment\">/* Common Clock Configuration */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_ES\">PCI_EXP_LNKCTL_ES</a><span class=\"ts\"/>0x0080<span class=\"ts\"/><span class=\"comment\">/* Extended Synch */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_CLKREQ_EN\">PCI_EXP_LNKCTL_CLKREQ_EN</a> 0x100<span class=\"ts\"/><span class=\"comment\">/* Enable clkreq */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_HAWD\">PCI_EXP_LNKCTL_HAWD</a><span class=\"ts\"/>0x0200<span class=\"ts\"/><span class=\"comment\">/* Hardware Autonomous Width Disable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_LBMIE\">PCI_EXP_LNKCTL_LBMIE</a><span class=\"ts\"/>0x0400<span class=\"ts\"/><span class=\"comment\">/* Link Bandwidth Management Interrupt Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKCTL_LABIE\">PCI_EXP_LNKCTL_LABIE</a><span class=\"ts\"/>0x0800<span class=\"ts\"/><span class=\"comment\">/* Lnk Autonomous Bandwidth Interrupt Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_LNKSTA\">PCI_EXP_LNKSTA</a><span class=\"ts\"/><span class=\"ts\"/>18<span class=\"ts\"/><span class=\"comment\">/* Link Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_CLS\">PCI_EXP_LNKSTA_CLS</a><span class=\"ts\"/>0x000f<span class=\"ts\"/><span class=\"comment\">/* Current Link Speed */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_CLS_2_5GB\">PCI_EXP_LNKSTA_CLS_2_5GB</a> 0x01<span class=\"ts\"/><span class=\"comment\">/* Current Link Speed 2.5GT/s */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_CLS_5_0GB\">PCI_EXP_LNKSTA_CLS_5_0GB</a> 0x02<span class=\"ts\"/><span class=\"comment\">/* Current Link Speed 5.0GT/s */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_NLW\">PCI_EXP_LNKSTA_NLW</a><span class=\"ts\"/>0x03f0<span class=\"ts\"/><span class=\"comment\">/* Nogotiated Link Width */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_NLW_SHIFT\">PCI_EXP_LNKSTA_NLW_SHIFT</a> 4<span class=\"ts\"/><span class=\"comment\">/* start of NLW mask in link status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_LT\">PCI_EXP_LNKSTA_LT</a><span class=\"ts\"/>0x0800<span class=\"ts\"/><span class=\"comment\">/* Link Training */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_SLC\">PCI_EXP_LNKSTA_SLC</a><span class=\"ts\"/>0x1000<span class=\"ts\"/><span class=\"comment\">/* Slot Clock Configuration */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_DLLLA\">PCI_EXP_LNKSTA_DLLLA</a><span class=\"ts\"/>0x2000<span class=\"ts\"/><span class=\"comment\">/* Data Link Layer Link Active */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_LBMS\">PCI_EXP_LNKSTA_LBMS</a><span class=\"ts\"/>0x4000<span class=\"ts\"/><span class=\"comment\">/* Link Bandwidth Management Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_LNKSTA_LABS\">PCI_EXP_LNKSTA_LABS</a><span class=\"ts\"/>0x8000<span class=\"ts\"/><span class=\"comment\">/* Link Autonomous Bandwidth Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_SLTCAP\">PCI_EXP_SLTCAP</a><span class=\"ts\"/><span class=\"ts\"/>20<span class=\"ts\"/><span class=\"comment\">/* Slot Capabilities */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_ABP\">PCI_EXP_SLTCAP_ABP</a><span class=\"ts\"/>0x00000001 <span class=\"comment\">/* Attention Button Present */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_PCP\">PCI_EXP_SLTCAP_PCP</a><span class=\"ts\"/>0x00000002 <span class=\"comment\">/* Power Controller Present */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_MRLSP\">PCI_EXP_SLTCAP_MRLSP</a><span class=\"ts\"/>0x00000004 <span class=\"comment\">/* MRL Sensor Present */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_AIP\">PCI_EXP_SLTCAP_AIP</a><span class=\"ts\"/>0x00000008 <span class=\"comment\">/* Attention Indicator Present */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_PIP\">PCI_EXP_SLTCAP_PIP</a><span class=\"ts\"/>0x00000010 <span class=\"comment\">/* Power Indicator Present */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_HPS\">PCI_EXP_SLTCAP_HPS</a><span class=\"ts\"/>0x00000020 <span class=\"comment\">/* Hot-Plug Surprise */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_HPC\">PCI_EXP_SLTCAP_HPC</a><span class=\"ts\"/>0x00000040 <span class=\"comment\">/* Hot-Plug Capable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_SPLV\">PCI_EXP_SLTCAP_SPLV</a><span class=\"ts\"/>0x00007f80 <span class=\"comment\">/* Slot Power Limit Value */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_SPLS\">PCI_EXP_SLTCAP_SPLS</a><span class=\"ts\"/>0x00018000 <span class=\"comment\">/* Slot Power Limit Scale */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_EIP\">PCI_EXP_SLTCAP_EIP</a><span class=\"ts\"/>0x00020000 <span class=\"comment\">/* Electromechanical Interlock Present */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_NCCS\">PCI_EXP_SLTCAP_NCCS</a><span class=\"ts\"/>0x00040000 <span class=\"comment\">/* No Command Completed Support */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCAP_PSN\">PCI_EXP_SLTCAP_PSN</a><span class=\"ts\"/>0xfff80000 <span class=\"comment\">/* Physical Slot Number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_SLTCTL\">PCI_EXP_SLTCTL</a><span class=\"ts\"/><span class=\"ts\"/>24<span class=\"ts\"/><span class=\"comment\">/* Slot Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_ABPE\">PCI_EXP_SLTCTL_ABPE</a><span class=\"ts\"/>0x0001<span class=\"ts\"/><span class=\"comment\">/* Attention Button Pressed Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_PFDE\">PCI_EXP_SLTCTL_PFDE</a><span class=\"ts\"/>0x0002<span class=\"ts\"/><span class=\"comment\">/* Power Fault Detected Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_MRLSCE\">PCI_EXP_SLTCTL_MRLSCE</a><span class=\"ts\"/>0x0004<span class=\"ts\"/><span class=\"comment\">/* MRL Sensor Changed Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_PDCE\">PCI_EXP_SLTCTL_PDCE</a><span class=\"ts\"/>0x0008<span class=\"ts\"/><span class=\"comment\">/* Presence Detect Changed Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_CCIE\">PCI_EXP_SLTCTL_CCIE</a><span class=\"ts\"/>0x0010<span class=\"ts\"/><span class=\"comment\">/* Command Completed Interrupt Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_HPIE\">PCI_EXP_SLTCTL_HPIE</a><span class=\"ts\"/>0x0020<span class=\"ts\"/><span class=\"comment\">/* Hot-Plug Interrupt Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_AIC\">PCI_EXP_SLTCTL_AIC</a><span class=\"ts\"/>0x00c0<span class=\"ts\"/><span class=\"comment\">/* Attention Indicator Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_PIC\">PCI_EXP_SLTCTL_PIC</a><span class=\"ts\"/>0x0300<span class=\"ts\"/><span class=\"comment\">/* Power Indicator Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_PCC\">PCI_EXP_SLTCTL_PCC</a><span class=\"ts\"/>0x0400<span class=\"ts\"/><span class=\"comment\">/* Power Controller Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_EIC\">PCI_EXP_SLTCTL_EIC</a><span class=\"ts\"/>0x0800<span class=\"ts\"/><span class=\"comment\">/* Electromechanical Interlock Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTCTL_DLLSCE\">PCI_EXP_SLTCTL_DLLSCE</a><span class=\"ts\"/>0x1000<span class=\"ts\"/><span class=\"comment\">/* Data Link Layer State Changed Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_SLTSTA\">PCI_EXP_SLTSTA</a><span class=\"ts\"/><span class=\"ts\"/>26<span class=\"ts\"/><span class=\"comment\">/* Slot Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTSTA_ABP\">PCI_EXP_SLTSTA_ABP</a><span class=\"ts\"/>0x0001<span class=\"ts\"/><span class=\"comment\">/* Attention Button Pressed */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTSTA_PFD\">PCI_EXP_SLTSTA_PFD</a><span class=\"ts\"/>0x0002<span class=\"ts\"/><span class=\"comment\">/* Power Fault Detected */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTSTA_MRLSC\">PCI_EXP_SLTSTA_MRLSC</a><span class=\"ts\"/>0x0004<span class=\"ts\"/><span class=\"comment\">/* MRL Sensor Changed */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTSTA_PDC\">PCI_EXP_SLTSTA_PDC</a><span class=\"ts\"/>0x0008<span class=\"ts\"/><span class=\"comment\">/* Presence Detect Changed */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTSTA_CC\">PCI_EXP_SLTSTA_CC</a><span class=\"ts\"/>0x0010<span class=\"ts\"/><span class=\"comment\">/* Command Completed */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTSTA_MRLSS\">PCI_EXP_SLTSTA_MRLSS</a><span class=\"ts\"/>0x0020<span class=\"ts\"/><span class=\"comment\">/* MRL Sensor State */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTSTA_PDS\">PCI_EXP_SLTSTA_PDS</a><span class=\"ts\"/>0x0040<span class=\"ts\"/><span class=\"comment\">/* Presence Detect State */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTSTA_EIS\">PCI_EXP_SLTSTA_EIS</a><span class=\"ts\"/>0x0080<span class=\"ts\"/><span class=\"comment\">/* Electromechanical Interlock Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_SLTSTA_DLLSC\">PCI_EXP_SLTSTA_DLLSC</a><span class=\"ts\"/>0x0100<span class=\"ts\"/><span class=\"comment\">/* Data Link Layer State Changed */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_RTCTL\">PCI_EXP_RTCTL</a><span class=\"ts\"/><span class=\"ts\"/>28<span class=\"ts\"/><span class=\"comment\">/* Root Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_RTCTL_SECEE\">PCI_EXP_RTCTL_SECEE</a><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* System Error on Correctable Error */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_RTCTL_SENFEE\">PCI_EXP_RTCTL_SENFEE</a><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"comment\">/* System Error on Non-Fatal Error */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_RTCTL_SEFEE\">PCI_EXP_RTCTL_SEFEE</a><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* System Error on Fatal Error */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_RTCTL_PMEIE\">PCI_EXP_RTCTL_PMEIE</a><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* PME Interrupt Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_RTCTL_CRSSVE\">PCI_EXP_RTCTL_CRSSVE</a><span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* CRS Software Visibility Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_RTCAP\">PCI_EXP_RTCAP</a><span class=\"ts\"/><span class=\"ts\"/>30<span class=\"ts\"/><span class=\"comment\">/* Root Capabilities */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_RTSTA\">PCI_EXP_RTSTA</a><span class=\"ts\"/><span class=\"ts\"/>32<span class=\"ts\"/><span class=\"comment\">/* Root Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_DEVCAP2\">PCI_EXP_DEVCAP2</a><span class=\"ts\"/><span class=\"ts\"/>36<span class=\"ts\"/><span class=\"comment\">/* Device Capabilities 2 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCAP2_ARI\">PCI_EXP_DEVCAP2_ARI</a><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* Alternative Routing-ID */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_DEVCTL2\">PCI_EXP_DEVCTL2</a><span class=\"ts\"/><span class=\"ts\"/>40<span class=\"ts\"/><span class=\"comment\">/* Device Control 2 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_EXP_DEVCTL2_ARI\">PCI_EXP_DEVCTL2_ARI</a><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* Alternative Routing-ID */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_LNKCTL2\">PCI_EXP_LNKCTL2</a><span class=\"ts\"/><span class=\"ts\"/>48<span class=\"ts\"/><span class=\"comment\">/* Link Control 2 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXP_SLTCTL2\">PCI_EXP_SLTCTL2</a><span class=\"ts\"/><span class=\"ts\"/>56<span class=\"ts\"/><span class=\"comment\">/* Slot Control 2 */</span>", 
"", 
"<span class=\"comment\">/* Extended Capabilities (PCI-X 2.0 and Express) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID\">PCI_EXT_CAP_ID</a>(<a class=\"id\" href=\"#header\">header</a>)<span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#header\">header</a> &amp; 0x0000ffff)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_VER\">PCI_EXT_CAP_VER</a>(<a class=\"id\" href=\"#header\">header</a>)<span class=\"ts\"/><span class=\"ts\"/>((<a class=\"id\" href=\"#header\">header</a> >> 16) &amp; 0xf)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_NEXT\">PCI_EXT_CAP_NEXT</a>(<a class=\"id\" href=\"#header\">header</a>)<span class=\"ts\"/>((<a class=\"id\" href=\"#header\">header</a> >> 20) &amp; 0xffc)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID_ERR\">PCI_EXT_CAP_ID_ERR</a><span class=\"ts\"/>1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID_VC\">PCI_EXT_CAP_ID_VC</a><span class=\"ts\"/>2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID_DSN\">PCI_EXT_CAP_ID_DSN</a><span class=\"ts\"/>3", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID_PWR\">PCI_EXT_CAP_ID_PWR</a><span class=\"ts\"/>4", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID_VNDR\">PCI_EXT_CAP_ID_VNDR</a><span class=\"ts\"/>11", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID_ACS\">PCI_EXT_CAP_ID_ACS</a><span class=\"ts\"/>13", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID_ARI\">PCI_EXT_CAP_ID_ARI</a><span class=\"ts\"/>14", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID_ATS\">PCI_EXT_CAP_ID_ATS</a><span class=\"ts\"/>15", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_EXT_CAP_ID_SRIOV\">PCI_EXT_CAP_ID_SRIOV</a><span class=\"ts\"/>16", 
"", 
"<span class=\"comment\">/* Advanced Error Reporting */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_UNCOR_STATUS\">PCI_ERR_UNCOR_STATUS</a><span class=\"ts\"/>4<span class=\"ts\"/><span class=\"comment\">/* Uncorrectable Error Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_TRAIN\">PCI_ERR_UNC_TRAIN</a><span class=\"ts\"/>0x00000001<span class=\"ts\"/><span class=\"comment\">/* Training */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_DLP\">PCI_ERR_UNC_DLP</a><span class=\"ts\"/>0x00000010<span class=\"ts\"/><span class=\"comment\">/* Data Link Protocol */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_POISON_TLP\">PCI_ERR_UNC_POISON_TLP</a><span class=\"ts\"/>0x00001000<span class=\"ts\"/><span class=\"comment\">/* Poisoned TLP */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_FCP\">PCI_ERR_UNC_FCP</a><span class=\"ts\"/>0x00002000<span class=\"ts\"/><span class=\"comment\">/* Flow Control Protocol */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_COMP_TIME\">PCI_ERR_UNC_COMP_TIME</a><span class=\"ts\"/>0x00004000<span class=\"ts\"/><span class=\"comment\">/* Completion Timeout */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_COMP_ABORT\">PCI_ERR_UNC_COMP_ABORT</a><span class=\"ts\"/>0x00008000<span class=\"ts\"/><span class=\"comment\">/* Completer Abort */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_UNX_COMP\">PCI_ERR_UNC_UNX_COMP</a><span class=\"ts\"/>0x00010000<span class=\"ts\"/><span class=\"comment\">/* Unexpected Completion */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_RX_OVER\">PCI_ERR_UNC_RX_OVER</a><span class=\"ts\"/>0x00020000<span class=\"ts\"/><span class=\"comment\">/* Receiver Overflow */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_MALF_TLP\">PCI_ERR_UNC_MALF_TLP</a><span class=\"ts\"/>0x00040000<span class=\"ts\"/><span class=\"comment\">/* Malformed TLP */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_ECRC\">PCI_ERR_UNC_ECRC</a><span class=\"ts\"/>0x00080000<span class=\"ts\"/><span class=\"comment\">/* ECRC Error Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_UNC_UNSUP\">PCI_ERR_UNC_UNSUP</a><span class=\"ts\"/>0x00100000<span class=\"ts\"/><span class=\"comment\">/* Unsupported Request */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_UNCOR_MASK\">PCI_ERR_UNCOR_MASK</a><span class=\"ts\"/>8<span class=\"ts\"/><span class=\"comment\">/* Uncorrectable Error Mask */</span>", 
"<span class=\"ts\"/><span class=\"comment\">/* Same bits as above */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_UNCOR_SEVER\">PCI_ERR_UNCOR_SEVER</a><span class=\"ts\"/>12<span class=\"ts\"/><span class=\"comment\">/* Uncorrectable Error Severity */</span>", 
"<span class=\"ts\"/><span class=\"comment\">/* Same bits as above */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_COR_STATUS\">PCI_ERR_COR_STATUS</a><span class=\"ts\"/>16<span class=\"ts\"/><span class=\"comment\">/* Correctable Error Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_COR_RCVR\">PCI_ERR_COR_RCVR</a><span class=\"ts\"/>0x00000001<span class=\"ts\"/><span class=\"comment\">/* Receiver Error Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_COR_BAD_TLP\">PCI_ERR_COR_BAD_TLP</a><span class=\"ts\"/>0x00000040<span class=\"ts\"/><span class=\"comment\">/* Bad TLP Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_COR_BAD_DLLP\">PCI_ERR_COR_BAD_DLLP</a><span class=\"ts\"/>0x00000080<span class=\"ts\"/><span class=\"comment\">/* Bad DLLP Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_COR_REP_ROLL\">PCI_ERR_COR_REP_ROLL</a><span class=\"ts\"/>0x00000100<span class=\"ts\"/><span class=\"comment\">/* REPLAY_NUM Rollover */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_COR_REP_TIMER\">PCI_ERR_COR_REP_TIMER</a><span class=\"ts\"/>0x00001000<span class=\"ts\"/><span class=\"comment\">/* Replay Timer Timeout */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_COR_MASK\">PCI_ERR_COR_MASK</a><span class=\"ts\"/>20<span class=\"ts\"/><span class=\"comment\">/* Correctable Error Mask */</span>", 
];
xr_frag_insert('l/72/77eea7b1c4fbe232522344f2ca26d51b8621f1.xr', __xr_tmp);
