
ubuntu-preinstalled/unsquashfs:     file format elf32-littlearm


Disassembly of section .init:

0000252c <.init>:
    252c:	push	{r3, lr}
    2530:	bl	3960 <ZSTD_maxCLevel@plt+0xe7c>
    2534:	pop	{r3, pc}

Disassembly of section .plt:

00002538 <pthread_mutex_unlock@plt-0x14>:
    2538:	push	{lr}		; (str lr, [sp, #-4]!)
    253c:	ldr	lr, [pc, #4]	; 2548 <pthread_mutex_unlock@plt-0x4>
    2540:	add	lr, pc, lr
    2544:	ldr	pc, [lr, #8]!
    2548:	andeq	r1, r2, r0, lsr #16

0000254c <pthread_mutex_unlock@plt>:
    254c:			; <UNDEFINED> instruction: 0xe7fd4778
    2550:	add	ip, pc, #0, 12
    2554:	add	ip, ip, #135168	; 0x21000
    2558:	ldr	pc, [ip, #2076]!	; 0x81c

0000255c <calloc@plt>:
    255c:	add	ip, pc, #0, 12
    2560:	add	ip, ip, #135168	; 0x21000
    2564:	ldr	pc, [ip, #2068]!	; 0x814

00002568 <LZ4_compress_HC@plt>:
    2568:	add	ip, pc, #0, 12
    256c:	add	ip, ip, #135168	; 0x21000
    2570:	ldr	pc, [ip, #2060]!	; 0x80c

00002574 <raise@plt>:
    2574:	add	ip, pc, #0, 12
    2578:	add	ip, ip, #135168	; 0x21000
    257c:	ldr	pc, [ip, #2052]!	; 0x804

00002580 <pthread_cond_broadcast@plt>:
    2580:	add	ip, pc, #0, 12
    2584:	add	ip, ip, #135168	; 0x21000
    2588:	ldr	pc, [ip, #2044]!	; 0x7fc

0000258c <utimensat@plt>:
    258c:	add	ip, pc, #0, 12
    2590:	add	ip, ip, #135168	; 0x21000
    2594:	ldr	pc, [ip, #2036]!	; 0x7f4

00002598 <setitimer@plt>:
    2598:	add	ip, pc, #0, 12
    259c:	add	ip, ip, #135168	; 0x21000
    25a0:	ldr	pc, [ip, #2028]!	; 0x7ec

000025a4 <strcmp@plt>:
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #135168	; 0x21000
    25ac:	ldr	pc, [ip, #2020]!	; 0x7e4

000025b0 <__cxa_finalize@plt>:
    25b0:	add	ip, pc, #0, 12
    25b4:	add	ip, ip, #135168	; 0x21000
    25b8:	ldr	pc, [ip, #2012]!	; 0x7dc

000025bc <lzma_stream_buffer_encode@plt>:
    25bc:	add	ip, pc, #0, 12
    25c0:	add	ip, ip, #135168	; 0x21000
    25c4:	ldr	pc, [ip, #2004]!	; 0x7d4

000025c8 <strtol@plt>:
    25c8:	add	ip, pc, #0, 12
    25cc:	add	ip, ip, #135168	; 0x21000
    25d0:	ldr	pc, [ip, #1996]!	; 0x7cc

000025d4 <getpwuid@plt>:
    25d4:	add	ip, pc, #0, 12
    25d8:	add	ip, ip, #135168	; 0x21000
    25dc:	ldr	pc, [ip, #1988]!	; 0x7c4

000025e0 <lzma_code@plt>:
    25e0:	add	ip, pc, #0, 12
    25e4:	add	ip, ip, #135168	; 0x21000
    25e8:	ldr	pc, [ip, #1980]!	; 0x7bc

000025ec <regerror@plt>:
    25ec:	add	ip, pc, #0, 12
    25f0:	add	ip, ip, #135168	; 0x21000
    25f4:	ldr	pc, [ip, #1972]!	; 0x7b4

000025f8 <read@plt>:
    25f8:	add	ip, pc, #0, 12
    25fc:	add	ip, ip, #135168	; 0x21000
    2600:	ldr	pc, [ip, #1964]!	; 0x7ac

00002604 <fflush@plt>:
    2604:			; <UNDEFINED> instruction: 0xe7fd4778
    2608:	add	ip, pc, #0, 12
    260c:	add	ip, ip, #135168	; 0x21000
    2610:	ldr	pc, [ip, #1952]!	; 0x7a0

00002614 <ZSTD_isError@plt>:
    2614:	add	ip, pc, #0, 12
    2618:	add	ip, ip, #135168	; 0x21000
    261c:	ldr	pc, [ip, #1944]!	; 0x798

00002620 <lzo1x_decompress_safe@plt>:
    2620:	add	ip, pc, #0, 12
    2624:	add	ip, ip, #135168	; 0x21000
    2628:	ldr	pc, [ip, #1936]!	; 0x790

0000262c <lsetxattr@plt>:
    262c:	add	ip, pc, #0, 12
    2630:	add	ip, ip, #135168	; 0x21000
    2634:	ldr	pc, [ip, #1928]!	; 0x788

00002638 <free@plt>:
    2638:			; <UNDEFINED> instruction: 0xe7fd4778
    263c:	add	ip, pc, #0, 12
    2640:	add	ip, ip, #135168	; 0x21000
    2644:	ldr	pc, [ip, #1916]!	; 0x77c

00002648 <fgets@plt>:
    2648:	add	ip, pc, #0, 12
    264c:	add	ip, ip, #135168	; 0x21000
    2650:	ldr	pc, [ip, #1908]!	; 0x774

00002654 <pthread_mutex_lock@plt>:
    2654:	add	ip, pc, #0, 12
    2658:	add	ip, ip, #135168	; 0x21000
    265c:	ldr	pc, [ip, #1900]!	; 0x76c

00002660 <nanosleep@plt>:
    2660:	add	ip, pc, #0, 12
    2664:	add	ip, ip, #135168	; 0x21000
    2668:	ldr	pc, [ip, #1892]!	; 0x764

0000266c <ferror@plt>:
    266c:	add	ip, pc, #0, 12
    2670:	add	ip, ip, #135168	; 0x21000
    2674:	ldr	pc, [ip, #1884]!	; 0x75c

00002678 <strndup@plt>:
    2678:	add	ip, pc, #0, 12
    267c:	add	ip, ip, #135168	; 0x21000
    2680:	ldr	pc, [ip, #1876]!	; 0x754

00002684 <memcpy@plt>:
    2684:			; <UNDEFINED> instruction: 0xe7fd4778
    2688:	add	ip, pc, #0, 12
    268c:	add	ip, ip, #135168	; 0x21000
    2690:	ldr	pc, [ip, #1864]!	; 0x748

00002694 <pthread_mutex_init@plt>:
    2694:	add	ip, pc, #0, 12
    2698:	add	ip, ip, #135168	; 0x21000
    269c:	ldr	pc, [ip, #1856]!	; 0x740

000026a0 <signal@plt>:
    26a0:	add	ip, pc, #0, 12
    26a4:	add	ip, ip, #135168	; 0x21000
    26a8:	ldr	pc, [ip, #1848]!	; 0x738

000026ac <ZSTD_decompress@plt>:
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #135168	; 0x21000
    26b4:	ldr	pc, [ip, #1840]!	; 0x730

000026b8 <ftruncate64@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #135168	; 0x21000
    26c0:	ldr	pc, [ip, #1832]!	; 0x728

000026c4 <uncompress@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #135168	; 0x21000
    26cc:	ldr	pc, [ip, #1824]!	; 0x720

000026d0 <lzo1x_999_compress_level@plt>:
    26d0:	add	ip, pc, #0, 12
    26d4:	add	ip, ip, #135168	; 0x21000
    26d8:	ldr	pc, [ip, #1816]!	; 0x718

000026dc <strdup@plt>:
    26dc:	add	ip, pc, #0, 12
    26e0:	add	ip, ip, #135168	; 0x21000
    26e4:	ldr	pc, [ip, #1808]!	; 0x710

000026e8 <__stack_chk_fail@plt>:
    26e8:	add	ip, pc, #0, 12
    26ec:	add	ip, ip, #135168	; 0x21000
    26f0:	ldr	pc, [ip, #1800]!	; 0x708

000026f4 <pthread_cond_init@plt>:
    26f4:	add	ip, pc, #0, 12
    26f8:	add	ip, ip, #135168	; 0x21000
    26fc:	ldr	pc, [ip, #1792]!	; 0x700

00002700 <sysconf@plt>:
    2700:	add	ip, pc, #0, 12
    2704:	add	ip, ip, #135168	; 0x21000
    2708:	ldr	pc, [ip, #1784]!	; 0x6f8

0000270c <unlink@plt>:
    270c:	add	ip, pc, #0, 12
    2710:	add	ip, ip, #135168	; 0x21000
    2714:	ldr	pc, [ip, #1776]!	; 0x6f0

00002718 <getrlimit64@plt>:
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #135168	; 0x21000
    2720:	ldr	pc, [ip, #1768]!	; 0x6e8

00002724 <realloc@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #135168	; 0x21000
    272c:	ldr	pc, [ip, #1760]!	; 0x6e0

00002730 <deflateReset@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #135168	; 0x21000
    2738:	ldr	pc, [ip, #1752]!	; 0x6d8

0000273c <regexec@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #135168	; 0x21000
    2744:	ldr	pc, [ip, #1744]!	; 0x6d0

00002748 <deflate@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #135168	; 0x21000
    2750:	ldr	pc, [ip, #1736]!	; 0x6c8

00002754 <geteuid@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #135168	; 0x21000
    275c:	ldr	pc, [ip, #1728]!	; 0x6c0

00002760 <__memcpy_chk@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #135168	; 0x21000
    2768:	ldr	pc, [ip, #1720]!	; 0x6b8

0000276c <fwrite@plt>:
    276c:			; <UNDEFINED> instruction: 0xe7fd4778
    2770:	add	ip, pc, #0, 12
    2774:	add	ip, ip, #135168	; 0x21000
    2778:	ldr	pc, [ip, #1708]!	; 0x6ac

0000277c <ioctl@plt>:
    277c:	add	ip, pc, #0, 12
    2780:	add	ip, ip, #135168	; 0x21000
    2784:	ldr	pc, [ip, #1700]!	; 0x6a4

00002788 <ZSTD_createCCtx@plt>:
    2788:	add	ip, pc, #0, 12
    278c:	add	ip, ip, #135168	; 0x21000
    2790:	ldr	pc, [ip, #1692]!	; 0x69c

00002794 <asctime@plt>:
    2794:	add	ip, pc, #0, 12
    2798:	add	ip, ip, #135168	; 0x21000
    279c:	ldr	pc, [ip, #1684]!	; 0x694

000027a0 <lseek64@plt>:
    27a0:	add	ip, pc, #0, 12
    27a4:	add	ip, ip, #135168	; 0x21000
    27a8:	ldr	pc, [ip, #1676]!	; 0x68c

000027ac <regfree@plt>:
    27ac:	add	ip, pc, #0, 12
    27b0:	add	ip, ip, #135168	; 0x21000
    27b4:	ldr	pc, [ip, #1668]!	; 0x684

000027b8 <strtoll@plt>:
    27b8:	add	ip, pc, #0, 12
    27bc:	add	ip, ip, #135168	; 0x21000
    27c0:	ldr	pc, [ip, #1660]!	; 0x67c

000027c4 <__strcpy_chk@plt>:
    27c4:	add	ip, pc, #0, 12
    27c8:	add	ip, ip, #135168	; 0x21000
    27cc:	ldr	pc, [ip, #1652]!	; 0x674

000027d0 <pthread_sigmask@plt>:
    27d0:	add	ip, pc, #0, 12
    27d4:	add	ip, ip, #135168	; 0x21000
    27d8:	ldr	pc, [ip, #1644]!	; 0x66c

000027dc <pthread_create@plt>:
    27dc:			; <UNDEFINED> instruction: 0xe7fd4778
    27e0:	add	ip, pc, #0, 12
    27e4:	add	ip, ip, #135168	; 0x21000
    27e8:	ldr	pc, [ip, #1632]!	; 0x660

000027ec <deflateInit2_@plt>:
    27ec:	add	ip, pc, #0, 12
    27f0:	add	ip, ip, #135168	; 0x21000
    27f4:	ldr	pc, [ip, #1624]!	; 0x658

000027f8 <floor@plt>:
    27f8:	add	ip, pc, #0, 12
    27fc:	add	ip, ip, #135168	; 0x21000
    2800:	ldr	pc, [ip, #1616]!	; 0x650

00002804 <strtof@plt>:
    2804:	add	ip, pc, #0, 12
    2808:	add	ip, ip, #135168	; 0x21000
    280c:	ldr	pc, [ip, #1608]!	; 0x648

00002810 <deflateParams@plt>:
    2810:	add	ip, pc, #0, 12
    2814:	add	ip, ip, #135168	; 0x21000
    2818:	ldr	pc, [ip, #1600]!	; 0x640

0000281c <fnmatch@plt>:
    281c:	add	ip, pc, #0, 12
    2820:	add	ip, ip, #135168	; 0x21000
    2824:	ldr	pc, [ip, #1592]!	; 0x638

00002828 <open64@plt>:
    2828:			; <UNDEFINED> instruction: 0xe7fd4778
    282c:	add	ip, pc, #0, 12
    2830:	add	ip, ip, #135168	; 0x21000
    2834:	ldr	pc, [ip, #1580]!	; 0x62c

00002838 <__asprintf_chk@plt>:
    2838:	add	ip, pc, #0, 12
    283c:	add	ip, ip, #135168	; 0x21000
    2840:	ldr	pc, [ip, #1572]!	; 0x624

00002844 <puts@plt>:
    2844:			; <UNDEFINED> instruction: 0xe7fd4778
    2848:	add	ip, pc, #0, 12
    284c:	add	ip, ip, #135168	; 0x21000
    2850:	ldr	pc, [ip, #1560]!	; 0x618

00002854 <malloc@plt>:
    2854:	add	ip, pc, #0, 12
    2858:	add	ip, ip, #135168	; 0x21000
    285c:	ldr	pc, [ip, #1552]!	; 0x610

00002860 <log10@plt>:
    2860:	add	ip, pc, #0, 12
    2864:	add	ip, ip, #135168	; 0x21000
    2868:	ldr	pc, [ip, #1544]!	; 0x608

0000286c <sigaddset@plt>:
    286c:	add	ip, pc, #0, 12
    2870:	add	ip, ip, #135168	; 0x21000
    2874:	ldr	pc, [ip, #1536]!	; 0x600

00002878 <__libc_start_main@plt>:
    2878:	add	ip, pc, #0, 12
    287c:	add	ip, ip, #135168	; 0x21000
    2880:	ldr	pc, [ip, #1528]!	; 0x5f8

00002884 <strerror@plt>:
    2884:	add	ip, pc, #0, 12
    2888:	add	ip, ip, #135168	; 0x21000
    288c:	ldr	pc, [ip, #1520]!	; 0x5f0

00002890 <__vfprintf_chk@plt>:
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #135168	; 0x21000
    2898:	ldr	pc, [ip, #1512]!	; 0x5e8

0000289c <localtime@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #135168	; 0x21000
    28a4:	ldr	pc, [ip, #1504]!	; 0x5e0

000028a8 <ZSTD_compressCCtx@plt>:
    28a8:	add	ip, pc, #0, 12
    28ac:	add	ip, ip, #135168	; 0x21000
    28b0:	ldr	pc, [ip, #1496]!	; 0x5d8

000028b4 <__gmon_start__@plt>:
    28b4:	add	ip, pc, #0, 12
    28b8:	add	ip, ip, #135168	; 0x21000
    28bc:	ldr	pc, [ip, #1488]!	; 0x5d0

000028c0 <__ctype_b_loc@plt>:
    28c0:	add	ip, pc, #0, 12
    28c4:	add	ip, ip, #135168	; 0x21000
    28c8:	ldr	pc, [ip, #1480]!	; 0x5c8

000028cc <exit@plt>:
    28cc:	add	ip, pc, #0, 12
    28d0:	add	ip, ip, #135168	; 0x21000
    28d4:	ldr	pc, [ip, #1472]!	; 0x5c0

000028d8 <strlen@plt>:
    28d8:	add	ip, pc, #0, 12
    28dc:	add	ip, ip, #135168	; 0x21000
    28e0:	ldr	pc, [ip, #1464]!	; 0x5b8

000028e4 <lzma_alone_decoder@plt>:
    28e4:	add	ip, pc, #0, 12
    28e8:	add	ip, ip, #135168	; 0x21000
    28ec:	ldr	pc, [ip, #1456]!	; 0x5b0

000028f0 <lzma_end@plt>:
    28f0:	add	ip, pc, #0, 12
    28f4:	add	ip, ip, #135168	; 0x21000
    28f8:	ldr	pc, [ip, #1448]!	; 0x5a8

000028fc <chown@plt>:
    28fc:	add	ip, pc, #0, 12
    2900:	add	ip, ip, #135168	; 0x21000
    2904:	ldr	pc, [ip, #1440]!	; 0x5a0

00002908 <lzo1x_optimize@plt>:
    2908:	add	ip, pc, #0, 12
    290c:	add	ip, ip, #135168	; 0x21000
    2910:	ldr	pc, [ip, #1432]!	; 0x598

00002914 <__errno_location@plt>:
    2914:	add	ip, pc, #0, 12
    2918:	add	ip, ip, #135168	; 0x21000
    291c:	ldr	pc, [ip, #1424]!	; 0x590

00002920 <mkdir@plt>:
    2920:	add	ip, pc, #0, 12
    2924:	add	ip, ip, #135168	; 0x21000
    2928:	ldr	pc, [ip, #1416]!	; 0x588

0000292c <memset@plt>:
    292c:	add	ip, pc, #0, 12
    2930:	add	ip, ip, #135168	; 0x21000
    2934:	ldr	pc, [ip, #1408]!	; 0x580

00002938 <sigtimedwait@plt>:
    2938:	add	ip, pc, #0, 12
    293c:	add	ip, ip, #135168	; 0x21000
    2940:	ldr	pc, [ip, #1400]!	; 0x578

00002944 <putchar@plt>:
    2944:			; <UNDEFINED> instruction: 0xe7fd4778
    2948:	add	ip, pc, #0, 12
    294c:	add	ip, ip, #135168	; 0x21000
    2950:	ldr	pc, [ip, #1388]!	; 0x56c

00002954 <strncpy@plt>:
    2954:	add	ip, pc, #0, 12
    2958:	add	ip, ip, #135168	; 0x21000
    295c:	ldr	pc, [ip, #1380]!	; 0x564

00002960 <gmtime@plt>:
    2960:	add	ip, pc, #0, 12
    2964:	add	ip, ip, #135168	; 0x21000
    2968:	ldr	pc, [ip, #1372]!	; 0x55c

0000296c <__printf_chk@plt>:
    296c:			; <UNDEFINED> instruction: 0xe7fd4778
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #135168	; 0x21000
    2978:	ldr	pc, [ip, #1360]!	; 0x550

0000297c <link@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #135168	; 0x21000
    2984:	ldr	pc, [ip, #1352]!	; 0x548

00002988 <write@plt>:
    2988:	add	ip, pc, #0, 12
    298c:	add	ip, ip, #135168	; 0x21000
    2990:	ldr	pc, [ip, #1344]!	; 0x540

00002994 <LZ4_decompress_safe@plt>:
    2994:	add	ip, pc, #0, 12
    2998:	add	ip, ip, #135168	; 0x21000
    299c:	ldr	pc, [ip, #1336]!	; 0x538

000029a0 <__fprintf_chk@plt>:
    29a0:	add	ip, pc, #0, 12
    29a4:	add	ip, ip, #135168	; 0x21000
    29a8:	ldr	pc, [ip, #1328]!	; 0x530

000029ac <fclose@plt>:
    29ac:	add	ip, pc, #0, 12
    29b0:	add	ip, ip, #135168	; 0x21000
    29b4:	ldr	pc, [ip, #1320]!	; 0x528

000029b8 <lzma_alone_encoder@plt>:
    29b8:	add	ip, pc, #0, 12
    29bc:	add	ip, ip, #135168	; 0x21000
    29c0:	ldr	pc, [ip, #1312]!	; 0x520

000029c4 <sigemptyset@plt>:
    29c4:	add	ip, pc, #0, 12
    29c8:	add	ip, ip, #135168	; 0x21000
    29cc:	ldr	pc, [ip, #1304]!	; 0x518

000029d0 <lzma_stream_buffer_decode@plt>:
    29d0:	add	ip, pc, #0, 12
    29d4:	add	ip, ip, #135168	; 0x21000
    29d8:	ldr	pc, [ip, #1296]!	; 0x510

000029dc <utime@plt>:
    29dc:	add	ip, pc, #0, 12
    29e0:	add	ip, ip, #135168	; 0x21000
    29e4:	ldr	pc, [ip, #1288]!	; 0x508

000029e8 <lchown@plt>:
    29e8:	add	ip, pc, #0, 12
    29ec:	add	ip, ip, #135168	; 0x21000
    29f0:	ldr	pc, [ip, #1280]!	; 0x500

000029f4 <fputc@plt>:
    29f4:	add	ip, pc, #0, 12
    29f8:	add	ip, ip, #135168	; 0x21000
    29fc:	ldr	pc, [ip, #1272]!	; 0x4f8

00002a00 <symlink@plt>:
    2a00:	add	ip, pc, #0, 12
    2a04:	add	ip, ip, #135168	; 0x21000
    2a08:	ldr	pc, [ip, #1264]!	; 0x4f0

00002a0c <regcomp@plt>:
    2a0c:	add	ip, pc, #0, 12
    2a10:	add	ip, ip, #135168	; 0x21000
    2a14:	ldr	pc, [ip, #1256]!	; 0x4e8

00002a18 <putc@plt>:
    2a18:	add	ip, pc, #0, 12
    2a1c:	add	ip, ip, #135168	; 0x21000
    2a20:	ldr	pc, [ip, #1248]!	; 0x4e0

00002a24 <fopen64@plt>:
    2a24:	add	ip, pc, #0, 12
    2a28:	add	ip, ip, #135168	; 0x21000
    2a2c:	ldr	pc, [ip, #1240]!	; 0x4d8

00002a30 <pthread_cond_wait@plt>:
    2a30:	add	ip, pc, #0, 12
    2a34:	add	ip, ip, #135168	; 0x21000
    2a38:	ldr	pc, [ip, #1232]!	; 0x4d0

00002a3c <sigwaitinfo@plt>:
    2a3c:	add	ip, pc, #0, 12
    2a40:	add	ip, ip, #135168	; 0x21000
    2a44:	ldr	pc, [ip, #1224]!	; 0x4c8

00002a48 <umask@plt>:
    2a48:	add	ip, pc, #0, 12
    2a4c:	add	ip, ip, #135168	; 0x21000
    2a50:	ldr	pc, [ip, #1216]!	; 0x4c0

00002a54 <chmod@plt>:
    2a54:	add	ip, pc, #0, 12
    2a58:	add	ip, ip, #135168	; 0x21000
    2a5c:	ldr	pc, [ip, #1208]!	; 0x4b8

00002a60 <LZ4_compress_default@plt>:
    2a60:	add	ip, pc, #0, 12
    2a64:	add	ip, ip, #135168	; 0x21000
    2a68:	ldr	pc, [ip, #1200]!	; 0x4b0

00002a6c <isatty@plt>:
    2a6c:	add	ip, pc, #0, 12
    2a70:	add	ip, ip, #135168	; 0x21000
    2a74:	ldr	pc, [ip, #1192]!	; 0x4a8

00002a78 <__xmknod@plt>:
    2a78:	add	ip, pc, #0, 12
    2a7c:	add	ip, ip, #135168	; 0x21000
    2a80:	ldr	pc, [ip, #1184]!	; 0x4a0

00002a84 <lzma_lzma_preset@plt>:
    2a84:	add	ip, pc, #0, 12
    2a88:	add	ip, ip, #135168	; 0x21000
    2a8c:	ldr	pc, [ip, #1176]!	; 0x498

00002a90 <ZSTD_getErrorCode@plt>:
    2a90:	add	ip, pc, #0, 12
    2a94:	add	ip, ip, #135168	; 0x21000
    2a98:	ldr	pc, [ip, #1168]!	; 0x490

00002a9c <strncmp@plt>:
    2a9c:	add	ip, pc, #0, 12
    2aa0:	add	ip, ip, #135168	; 0x21000
    2aa4:	ldr	pc, [ip, #1160]!	; 0x488

00002aa8 <pthread_cond_signal@plt>:
    2aa8:	add	ip, pc, #0, 12
    2aac:	add	ip, ip, #135168	; 0x21000
    2ab0:	ldr	pc, [ip, #1152]!	; 0x480

00002ab4 <abort@plt>:
    2ab4:	add	ip, pc, #0, 12
    2ab8:	add	ip, ip, #135168	; 0x21000
    2abc:	ldr	pc, [ip, #1144]!	; 0x478

00002ac0 <close@plt>:
    2ac0:	add	ip, pc, #0, 12
    2ac4:	add	ip, ip, #135168	; 0x21000
    2ac8:	ldr	pc, [ip, #1136]!	; 0x470

00002acc <getgrgid@plt>:
    2acc:	add	ip, pc, #0, 12
    2ad0:	add	ip, ip, #135168	; 0x21000
    2ad4:	ldr	pc, [ip, #1128]!	; 0x468

00002ad8 <__snprintf_chk@plt>:
    2ad8:	add	ip, pc, #0, 12
    2adc:	add	ip, ip, #135168	; 0x21000
    2ae0:	ldr	pc, [ip, #1120]!	; 0x460

00002ae4 <ZSTD_maxCLevel@plt>:
    2ae4:	add	ip, pc, #0, 12
    2ae8:	add	ip, ip, #135168	; 0x21000
    2aec:	ldr	pc, [ip, #1112]!	; 0x458

Disassembly of section .text:

00002af0 <.text>:
    2af0:	blcs	1c40e74 <__bss_end__@@Base+0x1b5c588>
    2af4:	blcc	1c40e78 <__bss_end__@@Base+0x1b5c58c>
    2af8:	svcmi	0x00f0e92d
    2afc:	addlt	r4, pc, sl, ror r4	; <UNPREDICTABLE>
    2b00:	blmi	1a40e84 <__bss_end__@@Base+0x195c598>
    2b04:	tstcs	r0, lr, lsl #12
    2b08:	strls	r4, [r2], #-1148	; 0xfffffb84
    2b0c:	vst2.<illegal width 64>	{d21-d22}, [pc :64], r3
    2b10:	strtmi	r7, [r5], -r0, lsl #5
    2b14:	movwls	r6, #55323	; 0xd81b
    2b18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b1c:	blcc	1440ea0 <__bss_end__@@Base+0x135c5b4>
    2b20:	andcs	lr, fp, #3358720	; 0x334000
    2b24:	strmi	r5, [r4], -r3, ror #17
    2b28:			; <UNDEFINED> instruction: 0xf7ff4618
    2b2c:			; <UNDEFINED> instruction: 0xf7ffedb4
    2b30:			; <UNDEFINED> instruction: 0xf8dfee12
    2b34:	stmiapl	fp!, {r6, r8, r9, fp, ip, sp}^
    2b38:	svclt	0x000c2800
    2b3c:	andcs	r2, r0, #268435456	; 0x10000000
    2b40:			; <UNDEFINED> instruction: 0xf000601a
    2b44:	stfcsd	f0, [r1], {250}	; 0xfa
    2b48:	rsbshi	pc, r2, #64, 6
    2b4c:	blne	a40ed0 <__bss_end__@@Base+0x95c5e4>
    2b50:			; <UNDEFINED> instruction: 0xf8df2200
    2b54:			; <UNDEFINED> instruction: 0xf04f3b28
    2b58:			; <UNDEFINED> instruction: 0xf8df0b01
    2b5c:	ldrbtmi	r0, [r9], #-2852	; 0xfffff4dc
    2b60:	blvc	840ee4 <__bss_end__@@Base+0x75c5f8>
    2b64:			; <UNDEFINED> instruction: 0xf8df447b
    2b68:	ldrbtmi	sl, [r8], #-2848	; 0xfffff4e0
    2b6c:	tstls	r7, r8, asr r3
    2b70:			; <UNDEFINED> instruction: 0xf501447f
    2b74:	ldrbtmi	r7, [sl], #438	; 0x1b6
    2b78:	andls	r9, r3, #268435456	; 0x10000000
    2b7c:	tstls	r8, r5
    2b80:	andls	r9, r6, #603979776	; 0x24000000
    2b84:	and	r9, r8, r4, lsl #4
    2b88:	blcc	40f0c <pathname@@Base+0x1c778>
    2b8c:			; <UNDEFINED> instruction: 0xf8c3447b
    2b90:			; <UNDEFINED> instruction: 0xf10b0168
    2b94:	ldrbmi	r0, [ip, #-2817]	; 0xfffff4ff
    2b98:			; <UNDEFINED> instruction: 0xf856dd46
    2b9c:	b	13e2c50 <__bss_end__@@Base+0x12fe364>
    2ba0:	ldrbmi	r0, [r9], fp, lsl #11
    2ba4:	mulcc	r0, r8, r8
    2ba8:	teqle	sp, sp, lsr #22
    2bac:			; <UNDEFINED> instruction: 0x46404639
    2bb0:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    2bb4:	rscle	r2, r7, r0, lsl #16
    2bb8:			; <UNDEFINED> instruction: 0x46404651
    2bbc:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    2bc0:			; <UNDEFINED> instruction: 0xf8dfb340
    2bc4:	strbmi	r1, [r0], -ip, asr #21
    2bc8:			; <UNDEFINED> instruction: 0xf7ff4479
    2bcc:	movwlt	lr, #36076	; 0x8cec
    2bd0:	bne	ff040f54 <__bss_end__@@Base+0xfef5c668>
    2bd4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2bd8:	stcl	7, cr15, [r4], #1020	; 0x3fc
    2bdc:			; <UNDEFINED> instruction: 0xf0002800
    2be0:			; <UNDEFINED> instruction: 0xf8df810e
    2be4:			; <UNDEFINED> instruction: 0x46401ab4
    2be8:			; <UNDEFINED> instruction: 0xf7ff4479
    2bec:	stmdacs	r0, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    2bf0:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    2bf4:	bne	fe940f78 <__bss_end__@@Base+0xfe85c68c>
    2bf8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2bfc:	ldcl	7, cr15, [r2], {255}	; 0xff
    2c00:			; <UNDEFINED> instruction: 0xf0402800
    2c04:			; <UNDEFINED> instruction: 0xf8df8102
    2c08:	andcs	r3, r1, #152, 20	; 0x98000
    2c0c:			; <UNDEFINED> instruction: 0xf8c3447b
    2c10:	ldr	r2, [lr, ip, lsr #1]!
    2c14:	bcc	fe340f98 <__bss_end__@@Base+0xfe25c6ac>
    2c18:	bleq	7f04c <directory_table_hash@@Base+0x1a7c0>
    2c1c:			; <UNDEFINED> instruction: 0xf04f455c
    2c20:	ldrbtmi	r0, [fp], #-513	; 0xfffffdff
    2c24:	ldcle	6, cr6, [r8], #360	; 0x168
    2c28:	bcs	1f40fac <__bss_end__@@Base+0x1e5c6c0>
    2c2c:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    2c30:	b	14474d0 <__bss_end__@@Base+0x1362be4>
    2c34:	andle	r0, r5, r2, lsl #6
    2c38:	bcs	1c40fbc <__bss_end__@@Base+0x1b5c6d0>
    2c3c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    2c40:	msrne	SPSR_, r2, asr #17
    2c44:	bcs	1a40fc8 <__bss_end__@@Base+0x195c6dc>
    2c48:	mrcvs	4, 2, r4, cr1, cr10, {3}
    2c4c:	svcvs	0x0052b119
    2c50:			; <UNDEFINED> instruction: 0xf0402a00
    2c54:	ldrbmi	r8, [ip, #-1279]	; 0xfffffb01
    2c58:	ldrthi	pc, [r2], #-0	; <UNPREDICTABLE>
    2c5c:	streq	pc, [r1, -fp, lsl #2]
    2c60:	sfmle	f4, 4, [ip, #-752]	; 0xfffffd10
    2c64:	bl	1a8c70 <__bss_end__@@Base+0xc4384>
    2c68:	bl	184a8c <__bss_end__@@Base+0xa01a0>
    2c6c:			; <UNDEFINED> instruction: 0xf8570484
    2c70:	ldrmi	r2, [r1], -r4, lsl #22
    2c74:	stc2l	0, cr15, [lr], {2}
    2c78:	mvnsle	r4, r7, lsr #5
    2c7c:			; <UNDEFINED> instruction: 0xf8569001
    2c80:	tstcs	r0, fp, lsr #32
    2c84:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    2c88:	bcs	a4100c <__bss_end__@@Base+0x95c720>
    2c8c:	b	13e989c <__bss_end__@@Base+0x1304fb0>
    2c90:	ldmpl	sl, {r0, r1, r3, r7, sl}
    2c94:	andcc	r6, r1, r0, lsl r0
    2c98:	strbhi	pc, [r9], #0	; <UNPREDICTABLE>
    2c9c:	eoreq	pc, fp, r6, asr r8	; <UNPREDICTABLE>
    2ca0:	blx	bbecb6 <__bss_end__@@Base+0xada3ca>
    2ca4:			; <UNDEFINED> instruction: 0xf0002800
    2ca8:	blls	e398c <inode_table_hash@@Base+0x3f0d4>
    2cac:			; <UNDEFINED> instruction: 0xf0402b00
    2cb0:	blls	1231d4 <__bss_end__@@Base+0x3e8e8>
    2cb4:			; <UNDEFINED> instruction: 0xf0402b00
    2cb8:			; <UNDEFINED> instruction: 0xf8df80f9
    2cbc:			; <UNDEFINED> instruction: 0x9c0239fc
    2cc0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2cc4:	blx	feabecd8 <__bss_end__@@Base+0xfe9da3ec>
    2cc8:			; <UNDEFINED> instruction: 0xf0002800
    2ccc:			; <UNDEFINED> instruction: 0xf8df8325
    2cd0:			; <UNDEFINED> instruction: 0xf8df29ec
    2cd4:			; <UNDEFINED> instruction: 0xf8df39ec
    2cd8:	stmiapl	r6!, {r2, r3, r5, r6, r7, r8, fp, ip}
    2cdc:	ldmvs	r2!, {r5, r6, r7, fp, ip, lr}^
    2ce0:	strdvs	r8, [r2], -r3
    2ce4:	stmdapl	r1!, {r2, r4, r8, r9, fp, sp}^
    2ce8:	vhadd.s8	d6, d0, d11
    2cec:			; <UNDEFINED> instruction: 0xf5b2834c
    2cf0:	vmax.f32	d1, d16, d0
    2cf4:	strcs	r8, [r1], #-840	; 0xfffffcb8
    2cf8:			; <UNDEFINED> instruction: 0xf103fa04
    2cfc:			; <UNDEFINED> instruction: 0xf040428a
    2d00:	stmdals	fp, {r1, r3, r6, r8, r9, pc}
    2d04:	tsteq	r4, #-1073741776	; 0xc0000030	; <UNPREDICTABLE>
    2d08:	andmi	pc, r0, #111	; 0x6f
    2d0c:	addsmi	r4, r0, #-2147483642	; 0x80000006
    2d10:	ldrbthi	pc, [r1], #-768	; 0xfffffd00	; <UNPREDICTABLE>
    2d14:	addsmi	r9, r8, ip, lsl #18
    2d18:	addsmi	r9, r1, #11
    2d1c:	ldrbthi	pc, [r2], #-768	; 0xfffffd00	; <UNPREDICTABLE>
    2d20:	swpls	r4, r9, [ip]
    2d24:			; <UNDEFINED> instruction: 0xf8b2f004
    2d28:	tstcs	r1, r0, ror r8
    2d2c:			; <UNDEFINED> instruction: 0xf7ff0080
    2d30:			; <UNDEFINED> instruction: 0xf8dfec16
    2d34:	bls	9138c <directory_table_hash@@Base+0x2cb00>
    2d38:	ldrsbtvs	r5, [r8], -r7
    2d3c:			; <UNDEFINED> instruction: 0xf0002800
    2d40:	cfstrsls	mvf8, [r2], {104}	; 0x68
    2d44:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d48:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2d4c:			; <UNDEFINED> instruction: 0xf8df4798
    2d50:	stmiapl	r3!, {r7, r8, fp, ip, sp}^
    2d54:	stmdacs	r0, {r3, r4, sp, lr}
    2d58:	strbthi	pc, [r2], #-0	; <UNPREDICTABLE>
    2d5c:			; <UNDEFINED> instruction: 0xb12c9c01
    2d60:	ldc2	0, cr15, [lr, #-8]
    2d64:			; <UNDEFINED> instruction: 0xf0024621
    2d68:	andls	pc, r1, sp, lsr #26
    2d6c:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2d70:			; <UNDEFINED> instruction: 0xf8d3447b
    2d74:	blcs	f02c <_IO_stdin_used@@Base+0x488>
    2d78:	addshi	pc, lr, r0
    2d7c:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2d80:			; <UNDEFINED> instruction: 0xf8d3447b
    2d84:	stfcss	f4, [r0], {96}	; 0x60
    2d88:	addshi	pc, r6, r0, asr #32
    2d8c:	bvs	1d9d65c <__bss_end__@@Base+0x1cb8d70>
    2d90:			; <UNDEFINED> instruction: 0x0c119b01
    2d94:	addslt	r9, r2, #327680	; 0x50000
    2d98:	tstmi	r6, r1, asr #20
    2d9c:	cdp2	0, 11, cr15, cr8, cr2, {0}
    2da0:			; <UNDEFINED> instruction: 0xf8df9e02
    2da4:	tstcs	r0, r8, lsr r9
    2da8:	ldmdbpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2dac:	ldrbtmi	r5, [sp], #-2291	; 0xfffff70d
    2db0:	ldmdavs	r8, {fp, sp}
    2db4:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2db8:	cdp2	0, 8, cr15, cr4, cr0, {0}
    2dbc:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2dc0:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2dc4:	cdp2	0, 10, cr15, cr12, cr0, {0}
    2dc8:	svclt	0x00082801
    2dcc:			; <UNDEFINED> instruction: 0xf0042401
    2dd0:			; <UNDEFINED> instruction: 0xf8d5fc0b
    2dd4:			; <UNDEFINED> instruction: 0xf8d520ac
    2dd8:	tstmi	r3, #152	; 0x98
    2ddc:	rscshi	pc, r3, r0
    2de0:	stmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2de4:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2de8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2dec:	blls	35ce5c <__bss_end__@@Base+0x278570>
    2df0:			; <UNDEFINED> instruction: 0xf040405a
    2df4:	strtmi	r8, [r0], -sp, lsr #8
    2df8:	pop	{r0, r1, r2, r3, ip, sp, pc}
    2dfc:			; <UNDEFINED> instruction: 0xf8df8ff0
    2e00:	andcs	r3, r1, #236, 16	; 0xec0000
    2e04:			; <UNDEFINED> instruction: 0x675a447b
    2e08:			; <UNDEFINED> instruction: 0xf8dfe6c3
    2e0c:	strbmi	r1, [r0], -r4, ror #17
    2e10:			; <UNDEFINED> instruction: 0xf7ff4479
    2e14:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    2e18:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {1}
    2e1c:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2e20:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2e24:	bl	fefc0e28 <__bss_end__@@Base+0xfeedc53c>
    2e28:			; <UNDEFINED> instruction: 0xf0002800
    2e2c:			; <UNDEFINED> instruction: 0xf8df8097
    2e30:	strbmi	r1, [r0], -r8, asr #17
    2e34:			; <UNDEFINED> instruction: 0xf7ff4479
    2e38:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2e3c:	addhi	pc, lr, r0
    2e40:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2e44:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2e48:	bl	feb40e4c <__bss_end__@@Base+0xfea5c560>
    2e4c:			; <UNDEFINED> instruction: 0xf0002800
    2e50:			; <UNDEFINED> instruction: 0xf8df80e4
    2e54:	strbmi	r1, [r0], -ip, lsr #17
    2e58:			; <UNDEFINED> instruction: 0xf7ff4479
    2e5c:	stmdacs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    2e60:	sbcshi	pc, fp, r0
    2e64:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2e68:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2e6c:	bl	fe6c0e70 <__bss_end__@@Base+0xfe5dc584>
    2e70:			; <UNDEFINED> instruction: 0xf0002800
    2e74:			; <UNDEFINED> instruction: 0xf8df80e9
    2e78:			; <UNDEFINED> instruction: 0x46401890
    2e7c:			; <UNDEFINED> instruction: 0xf7ff4479
    2e80:	stmdacs	r0, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    2e84:	rschi	pc, r0, r0
    2e88:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2e8c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2e90:	bl	fe240e94 <__bss_end__@@Base+0xfe15c5a8>
    2e94:			; <UNDEFINED> instruction: 0xf0402800
    2e98:			; <UNDEFINED> instruction: 0xf8df80de
    2e9c:	andcs	r3, r1, #116, 16	; 0x740000
    2ea0:			; <UNDEFINED> instruction: 0xf8c3447b
    2ea4:			; <UNDEFINED> instruction: 0xf8c32098
    2ea8:	ldrbt	r2, [r2], -r0, lsr #1
    2eac:			; <UNDEFINED> instruction: 0xf0025930
    2eb0:	stmdals	r3, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2eb4:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    2eb8:	bvs	1c5d788 <__bss_end__@@Base+0x1b78e9c>
    2ebc:			; <UNDEFINED> instruction: 0x0c149b01
    2ec0:	b	1128edc <__bss_end__@@Base+0x10445f0>
    2ec4:	addslt	r4, r2, #1073741824	; 0x40000000
    2ec8:	ldc2	0, cr15, [r0, #-8]!
    2ecc:	tstcs	r0, r2, ror r8
    2ed0:			; <UNDEFINED> instruction: 0x46040092
    2ed4:			; <UNDEFINED> instruction: 0xf7ff6838
    2ed8:			; <UNDEFINED> instruction: 0xf8dfed2a
    2edc:			; <UNDEFINED> instruction: 0xf8df3838
    2ee0:	blx	fed0cfc8 <__bss_end__@@Base+0xfec286dc>
    2ee4:	ldrbtmi	pc, [fp], #-1156	; 0xfffffb7c	; <UNPREDICTABLE>
    2ee8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2eec:			; <UNDEFINED> instruction: 0xf8d30964
    2ef0:			; <UNDEFINED> instruction: 0xf8c230ac
    2ef4:	stmiblt	fp!, {r7, r8, ip}^
    2ef8:	ldrdcs	pc, [ip, #-130]!	; 0xffffff7e
    2efc:			; <UNDEFINED> instruction: 0xf000428a
    2f00:			; <UNDEFINED> instruction: 0xf8df8093
    2f04:	ldrbtmi	r3, [fp], #-2072	; 0xfffff7e8
    2f08:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f0c:	ldrbtmi	r2, [r9], #-1
    2f10:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    2f14:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f18:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2f1c:	ldrbtmi	r2, [fp], #-1
    2f20:	ldmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
    2f24:			; <UNDEFINED> instruction: 0xf8d37c23
    2f28:	ldmibne	r3, {r2, r4, r7, sp}^
    2f2c:	movweq	lr, #52131	; 0xcba3
    2f30:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    2f34:			; <UNDEFINED> instruction: 0xf858f001
    2f38:			; <UNDEFINED> instruction: 0xf7ffe728
    2f3c:	str	lr, [r2], -r6, lsl #27
    2f40:	andcs	r9, r1, r2, lsl #20
    2f44:			; <UNDEFINED> instruction: 0x3774f8df
    2f48:	ubfxne	pc, pc, #17, #1
    2f4c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    2f50:			; <UNDEFINED> instruction: 0xf7ff689a
    2f54:	andcs	lr, r0, lr, lsl #26
    2f58:	ldc	7, cr15, [r8], #1020	; 0x3fc
    2f5c:			; <UNDEFINED> instruction: 0x07d0f8df
    2f60:	movwls	r2, #25345	; 0x6301
    2f64:			; <UNDEFINED> instruction: 0xf7ff4478
    2f68:			; <UNDEFINED> instruction: 0xf8dfec70
    2f6c:	ldrbtmi	r0, [r8], #-1992	; 0xfffff838
    2f70:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    2f74:			; <UNDEFINED> instruction: 0x07c0f8df
    2f78:			; <UNDEFINED> instruction: 0xf7ff4478
    2f7c:			; <UNDEFINED> instruction: 0xf8dfec66
    2f80:	ldrbtmi	r0, [r8], #-1980	; 0xfffff844
    2f84:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    2f88:	sbfxeq	pc, pc, #17, #21
    2f8c:			; <UNDEFINED> instruction: 0xf7ff4478
    2f90:			; <UNDEFINED> instruction: 0xf8dfec5c
    2f94:	ldrbtmi	r0, [r8], #-1968	; 0xfffff850
    2f98:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    2f9c:	sbfxeq	pc, pc, #17, #9
    2fa0:			; <UNDEFINED> instruction: 0xf7ff4478
    2fa4:			; <UNDEFINED> instruction: 0xf8dfec52
    2fa8:	ldrbtmi	r0, [r8], #-1956	; 0xfffff85c
    2fac:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    2fb0:			; <UNDEFINED> instruction: 0x079cf8df
    2fb4:			; <UNDEFINED> instruction: 0xf7ff4478
    2fb8:			; <UNDEFINED> instruction: 0xf8dfec48
    2fbc:	ldrbtmi	r0, [r8], #-1944	; 0xfffff868
    2fc0:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    2fc4:	andcs	lr, sl, r5, ror #11
    2fc8:	ldc	7, cr15, [lr], #1020	; 0x3fc
    2fcc:			; <UNDEFINED> instruction: 0x1788f8df
    2fd0:	andcs	r6, r1, sl, lsr #31
    2fd4:			; <UNDEFINED> instruction: 0xf7ff4479
    2fd8:			; <UNDEFINED> instruction: 0xf8dfeccc
    2fdc:			; <UNDEFINED> instruction: 0xf8d51780
    2fe0:	andcs	r2, r1, r4, lsr #1
    2fe4:			; <UNDEFINED> instruction: 0xf7ff4479
    2fe8:			; <UNDEFINED> instruction: 0xf8dfecc4
    2fec:	svcvs	0x00ea1774
    2ff0:	ldrbtmi	r2, [r9], #-1
    2ff4:	ldc	7, cr15, [ip], #1020	; 0x3fc
    2ff8:			; <UNDEFINED> instruction: 0x1768f8df
    2ffc:	ldrdcs	pc, [r0], r5
    3000:	ldrbtmi	r2, [r9], #-1
    3004:	ldc	7, cr15, [r4], #1020	; 0x3fc
    3008:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    300c:	ldrdcs	pc, [r4], r5
    3010:	ldrbtmi	r2, [r9], #-1
    3014:	stc	7, cr15, [ip], #1020	; 0x3fc
    3018:			; <UNDEFINED> instruction: 0xf8dfe6e2
    301c:	andcs	r3, r1, #80, 14	; 0x1400000
    3020:			; <UNDEFINED> instruction: 0xf8c3447b
    3024:	ldr	r2, [r4, #156]!	; 0x9c
    3028:			; <UNDEFINED> instruction: 0x3744f8df
    302c:			; <UNDEFINED> instruction: 0xe76b447b
    3030:			; <UNDEFINED> instruction: 0x3740f8df
    3034:	bleq	7f178 <directory_table_hash@@Base+0x1a8ec>
    3038:	movwls	r4, #21627	; 0x547b
    303c:	movwls	r2, #4864	; 0x1300
    3040:	movwls	r9, #25347	; 0x6303
    3044:	strb	r9, [pc, #772]!	; 3350 <ZSTD_maxCLevel@plt+0x86c>
    3048:			; <UNDEFINED> instruction: 0x372cf8df
    304c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3050:	addscs	pc, r8, r3, asr #17
    3054:			; <UNDEFINED> instruction: 0xf8dfe59d
    3058:	strbmi	r1, [r0], -r4, lsr #14
    305c:			; <UNDEFINED> instruction: 0xf7ff4479
    3060:	stmdacs	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
    3064:	sbcshi	pc, r2, r0
    3068:			; <UNDEFINED> instruction: 0x1714f8df
    306c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3070:	b	fe641074 <__bss_end__@@Base+0xfe55c788>
    3074:			; <UNDEFINED> instruction: 0xf0002800
    3078:			; <UNDEFINED> instruction: 0xf8df80c9
    307c:	strbmi	r1, [r0], -r8, lsl #14
    3080:			; <UNDEFINED> instruction: 0xf7ff4479
    3084:	stmdacs	r0, {r4, r7, r9, fp, sp, lr, pc}
    3088:	orrshi	pc, lr, r0
    308c:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    3090:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3094:	b	fe1c1098 <__bss_end__@@Base+0xfe0dc7ac>
    3098:			; <UNDEFINED> instruction: 0xf0002800
    309c:			; <UNDEFINED> instruction: 0xf8df8195
    30a0:	strbmi	r1, [r0], -ip, ror #13
    30a4:			; <UNDEFINED> instruction: 0xf7ff4479
    30a8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    30ac:	orrhi	pc, r4, r0
    30b0:			; <UNDEFINED> instruction: 0x16dcf8df
    30b4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    30b8:	b	1d410bc <__bss_end__@@Base+0x1c5c7d0>
    30bc:			; <UNDEFINED> instruction: 0xf0002800
    30c0:			; <UNDEFINED> instruction: 0xf8df817b
    30c4:			; <UNDEFINED> instruction: 0x464016d0
    30c8:			; <UNDEFINED> instruction: 0xf7ff4479
    30cc:	stmdacs	r0, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    30d0:	msrhi	SPSR_fc, r0
    30d4:			; <UNDEFINED> instruction: 0x16c0f8df
    30d8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    30dc:	b	18c10e0 <__bss_end__@@Base+0x17dc7f4>
    30e0:			; <UNDEFINED> instruction: 0xf0002800
    30e4:			; <UNDEFINED> instruction: 0xf8df8160
    30e8:			; <UNDEFINED> instruction: 0x464016b4
    30ec:			; <UNDEFINED> instruction: 0xf7ff4479
    30f0:	stmdacs	r0, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    30f4:	rscshi	pc, r3, r0
    30f8:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    30fc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3100:	b	1441104 <__bss_end__@@Base+0x135c818>
    3104:			; <UNDEFINED> instruction: 0xf0002800
    3108:			; <UNDEFINED> instruction: 0xf8df80ea
    310c:			; <UNDEFINED> instruction: 0x46401698
    3110:			; <UNDEFINED> instruction: 0xf7ff4479
    3114:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
    3118:	sbchi	pc, r8, r0
    311c:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    3120:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3124:	b	fc1128 <__bss_end__@@Base+0xedc83c>
    3128:			; <UNDEFINED> instruction: 0xf0002800
    312c:			; <UNDEFINED> instruction: 0xf8df80bf
    3130:			; <UNDEFINED> instruction: 0x4640167c
    3134:			; <UNDEFINED> instruction: 0xf7ff4479
    3138:	stmdacs	r0, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    313c:	addhi	pc, sp, r0
    3140:			; <UNDEFINED> instruction: 0x166cf8df
    3144:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3148:	b	b4114c <__bss_end__@@Base+0xa5c860>
    314c:			; <UNDEFINED> instruction: 0xf0002800
    3150:			; <UNDEFINED> instruction: 0xf8df8084
    3154:	strbmi	r1, [r0], -r0, ror #12
    3158:			; <UNDEFINED> instruction: 0xf7ff4479
    315c:	stmdacs	r0, {r2, r5, r9, fp, sp, lr, pc}
    3160:			; <UNDEFINED> instruction: 0xf8dfd064
    3164:			; <UNDEFINED> instruction: 0x46401654
    3168:			; <UNDEFINED> instruction: 0xf7ff4479
    316c:	stmdacs	r0, {r2, r3, r4, r9, fp, sp, lr, pc}
    3170:			; <UNDEFINED> instruction: 0xf8dfd05c
    3174:	strbmi	r1, [r0], -r8, asr #12
    3178:			; <UNDEFINED> instruction: 0xf7ff4479
    317c:	stmdacs	r0, {r2, r4, r9, fp, sp, lr, pc}
    3180:			; <UNDEFINED> instruction: 0xf8dfd04e
    3184:			; <UNDEFINED> instruction: 0x4640163c
    3188:			; <UNDEFINED> instruction: 0xf7ff4479
    318c:	stmdacs	r0, {r2, r3, r9, fp, sp, lr, pc}
    3190:			; <UNDEFINED> instruction: 0xf8dfd046
    3194:			; <UNDEFINED> instruction: 0x46401630
    3198:			; <UNDEFINED> instruction: 0xf7ff4479
    319c:	mvnlt	lr, #4, 20	; 0x4000
    31a0:			; <UNDEFINED> instruction: 0x1624f8df
    31a4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    31a8:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31ac:			; <UNDEFINED> instruction: 0xf8dfb3a8
    31b0:			; <UNDEFINED> instruction: 0x4640161c
    31b4:			; <UNDEFINED> instruction: 0xf7ff4479
    31b8:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    31bc:	rschi	pc, r0, r0
    31c0:			; <UNDEFINED> instruction: 0x160cf8df
    31c4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    31c8:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31cc:			; <UNDEFINED> instruction: 0xf0002800
    31d0:			; <UNDEFINED> instruction: 0xf8df80d7
    31d4:	strbmi	r1, [r0], -r0, lsl #12
    31d8:			; <UNDEFINED> instruction: 0xf7ff4479
    31dc:	smlalttlt	lr, r0, r4, r9
    31e0:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    31e4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    31e8:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31ec:			; <UNDEFINED> instruction: 0xf0402800
    31f0:			; <UNDEFINED> instruction: 0xf8df8096
    31f4:	andcs	r2, r1, r8, ror #11
    31f8:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    31fc:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    3200:			; <UNDEFINED> instruction: 0xf8c2447b
    3204:			; <UNDEFINED> instruction: 0xf8c30098
    3208:	strb	r1, [r2], #356	; 0x164
    320c:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    3210:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    3214:	msrcs	SPSR_, r3, asr #17
    3218:	movwcs	lr, #5307	; 0x14bb
    321c:	ldrt	r9, [r8], #772	; 0x304
    3220:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    3224:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3228:	ldrt	r6, [r2], #1818	; 0x71a
    322c:	bleq	7f660 <directory_table_hash@@Base+0x1add4>
    3230:	eorle	r4, r9, ip, asr r5
    3234:	stmdbge	fp, {r0, r2, r4, r5, sl, lr}
    3238:			; <UNDEFINED> instruction: 0xf0046868
    323c:	tstlt	r8, #913408	; 0xdf000	; <UNPREDICTABLE>
    3240:	blcs	29e74 <pathname@@Base+0x56e0>
    3244:	stcge	7, cr15, [r5], #252	; 0xfc
    3248:	streq	pc, [r0, #2271]!	; 0x8df
    324c:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    3250:	cdp2	0, 14, cr15, cr6, cr0, {0}
    3254:			; <UNDEFINED> instruction: 0xf7ff2001
    3258:			; <UNDEFINED> instruction: 0xf10beb3a
    325c:	ldrbmi	r0, [ip, #-2817]	; 0xfffff4ff
    3260:	ldrtmi	sp, [r5], #-27	; 0xffffffe5
    3264:	stmdavs	r8!, {r2, r3, r8, fp, sp, pc}^
    3268:	blx	ff23f280 <__bss_end__@@Base+0xff15a994>
    326c:	blls	32f914 <__bss_end__@@Base+0x24b028>
    3270:			; <UNDEFINED> instruction: 0xf73f2b00
    3274:			; <UNDEFINED> instruction: 0xf8dfac8e
    3278:	ldmdavs	r1!, {r3, r4, r5, r6, r8, sl}
    327c:			; <UNDEFINED> instruction: 0xf0004478
    3280:	andcs	pc, r1, pc, asr #29
    3284:	bl	8c1288 <__bss_end__@@Base+0x7dc99c>
    3288:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    328c:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    3290:	cdp2	0, 12, cr15, cr6, cr0, {0}
    3294:			; <UNDEFINED> instruction: 0xf7ff2001
    3298:			; <UNDEFINED> instruction: 0xf8dfeb1a
    329c:	ldmdavs	r1!, {r2, r3, r4, r6, r8, sl}
    32a0:			; <UNDEFINED> instruction: 0xf0004478
    32a4:			; <UNDEFINED> instruction: 0x2001febd
    32a8:	bl	4412ac <__bss_end__@@Base+0x35c9c0>
    32ac:	bleq	7f6e0 <directory_table_hash@@Base+0x1ae54>
    32b0:	andsle	r4, ip, ip, asr r5
    32b4:	stmdbls	r8, {r0, r2, r4, r5, sl, lr}
    32b8:			; <UNDEFINED> instruction: 0xf0046868
    32bc:	lslslt	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    32c0:			; <UNDEFINED> instruction: 0xf8d39b07
    32c4:	blcs	f87c <_IO_stdin_used@@Base+0xcd8>
    32c8:	stclge	7, cr15, [r3], #-252	; 0xffffff04
    32cc:	streq	pc, [ip, #-2271]!	; 0xfffff721
    32d0:	ldrbtmi	r6, [r8], #-2097	; 0xfffff7cf
    32d4:	cdp2	0, 10, cr15, cr4, cr0, {0}
    32d8:			; <UNDEFINED> instruction: 0xf7ff2001
    32dc:			; <UNDEFINED> instruction: 0xf10beaf8
    32e0:	ldrbmi	r0, [ip, #-2817]	; 0xfffff4ff
    32e4:	ldrtmi	sp, [r5], #-12
    32e8:	movwls	r6, #22635	; 0x586b
    32ec:			; <UNDEFINED> instruction: 0xf8dfe451
    32f0:	ldmdavs	r1!, {r4, r8, sl}
    32f4:			; <UNDEFINED> instruction: 0xf0004478
    32f8:	mulcs	r1, r3, lr
    32fc:	b	ff9c1300 <__bss_end__@@Base+0xff8dca14>
    3300:	strcs	pc, [r0, #-2271]	; 0xfffff721
    3304:			; <UNDEFINED> instruction: 0xf8df2101
    3308:	ldmdavs	r3!, {r8, sl}
    330c:	cfstrsls	mvf4, [r2], {122}	; 0x7a
    3310:	stmdavs	r0, {r5, fp, ip, lr}
    3314:	bl	1141318 <__bss_end__@@Base+0x105ca2c>
    3318:			; <UNDEFINED> instruction: 0xf7ff2001
    331c:			; <UNDEFINED> instruction: 0xf8dfead8
    3320:	strbmi	r1, [r0], -ip, ror #9
    3324:			; <UNDEFINED> instruction: 0xf7ff4479
    3328:	teqlt	r0, lr, lsr r9
    332c:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3330:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3334:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3338:			; <UNDEFINED> instruction: 0xf8dfb968
    333c:	ldrdcs	r3, [r1, -r8]
    3340:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3344:	ldrbtmi	r2, [fp], #-0
    3348:			; <UNDEFINED> instruction: 0xf8c3447a
    334c:	ldrbvs	r1, [r9, #-152]	; 0xffffff68
    3350:	msreq	SPSR_s, r2, asr #17
    3354:			; <UNDEFINED> instruction: 0xf8dfe41d
    3358:	strbmi	r1, [r0], -r4, asr #9
    335c:			; <UNDEFINED> instruction: 0xf7ff4479
    3360:	bllt	ff23d7f0 <__bss_end__@@Base+0xff158f04>
    3364:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3368:			; <UNDEFINED> instruction: 0xf8df2101
    336c:	ldrbtmi	r2, [fp], #-1208	; 0xfffffb48
    3370:			; <UNDEFINED> instruction: 0xf8c3447a
    3374:			; <UNDEFINED> instruction: 0xf8c31098
    3378:			; <UNDEFINED> instruction: 0xf8c210a0
    337c:	str	r0, [r8], #-356	; 0xfffffe9c
    3380:	movwls	r2, #13057	; 0x3301
    3384:			; <UNDEFINED> instruction: 0xf8dfe405
    3388:	ldrbtmi	r0, [r8], #-1184	; 0xfffffb60
    338c:	cdp2	0, 4, cr15, cr8, cr0, {0}
    3390:			; <UNDEFINED> instruction: 0xf7ff2001
    3394:			; <UNDEFINED> instruction: 0xf8dfea9c
    3398:	ldrbtmi	r0, [r8], #-1172	; 0xfffffb6c
    339c:	cdp2	0, 4, cr15, cr0, cr0, {0}
    33a0:			; <UNDEFINED> instruction: 0xf7ff4620
    33a4:			; <UNDEFINED> instruction: 0xf8dfea94
    33a8:	andcs	r3, r0, #136, 8	; 0x88000000
    33ac:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    33b0:	smlawtcs	ip, r3, r9, lr
    33b4:	bllt	ffb813b8 <__bss_end__@@Base+0xffa9cacc>
    33b8:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    33bc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    33c0:	adcscs	pc, r0, r3, asr #17
    33c4:	bllt	ff9813c8 <__bss_end__@@Base+0xff89cadc>
    33c8:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    33cc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    33d0:	adcscs	pc, r0, r3, asr #17
    33d4:	bllt	ff7813d8 <__bss_end__@@Base+0xff69caec>
    33d8:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    33dc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    33e0:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33e4:			; <UNDEFINED> instruction: 0xf8dfb130
    33e8:			; <UNDEFINED> instruction: 0x46401458
    33ec:			; <UNDEFINED> instruction: 0xf7ff4479
    33f0:	stmdblt	r8!, {r1, r3, r4, r6, r7, fp, sp, lr, pc}^
    33f4:	strbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    33f8:			; <UNDEFINED> instruction: 0xf8df2001
    33fc:	tstcs	r0, ip, asr #8
    3400:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3404:	addseq	pc, ip, r2, asr #17
    3408:	msrne	SPSR_s, r3, asr #17
    340c:	bllt	ff081410 <__bss_end__@@Base+0xfef9cb24>
    3410:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3414:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3418:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    341c:			; <UNDEFINED> instruction: 0xf8dfb130
    3420:			; <UNDEFINED> instruction: 0x46401430
    3424:			; <UNDEFINED> instruction: 0xf7ff4479
    3428:	ldmdblt	r8, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    342c:	bleq	7f860 <directory_table_hash@@Base+0x1afd4>
    3430:	andsle	r4, ip, ip, asr r5
    3434:	stmdals	r1, {r0, r2, r4, r5, sl, lr}
    3438:			; <UNDEFINED> instruction: 0xf0036869
    343c:	andls	pc, r1, sp, lsr #21
    3440:	bllt	fea01444 <__bss_end__@@Base+0xfe91cb58>
    3444:	strne	pc, [ip], #-2271	; 0xfffff721
    3448:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    344c:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3450:			; <UNDEFINED> instruction: 0xf8dfb130
    3454:	strbmi	r1, [r0], -r4, lsl #8
    3458:			; <UNDEFINED> instruction: 0xf7ff4479
    345c:	stmdblt	r0!, {r2, r5, r7, fp, sp, lr, pc}^
    3460:	andcs	r4, r1, #260096	; 0x3f800
    3464:			; <UNDEFINED> instruction: 0xf8c3447b
    3468:			; <UNDEFINED> instruction: 0xf7ff2088
    346c:	bmi	fff322bc <__bss_end__@@Base+0xffe4d9d0>
    3470:	stmiami	r5!, {r0, r8, sp}^
    3474:	ldrbtmi	r6, [sl], #-2099	; 0xfffff7cd
    3478:	ldmibmi	sl!, {r0, r3, r6, r8, r9, sl, sp, lr, pc}^
    347c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3480:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3484:	ldmibmi	r8!, {r3, r5, r8, ip, sp, pc}^
    3488:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    348c:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3490:			; <UNDEFINED> instruction: 0xf10bb9d0
    3494:	ldrbmi	r0, [ip, #-2817]	; 0xfffff4ff
    3498:	ldrtmi	sp, [r5], #-8
    349c:	andcs	r9, r1, #147456	; 0x24000
    34a0:			; <UNDEFINED> instruction: 0xf0046868
    34a4:	stmdacs	r0, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    34a8:	blge	1d006ac <__bss_end__@@Base+0x1c1bdc0>
    34ac:			; <UNDEFINED> instruction: 0xf85648ef
    34b0:	ldrbtmi	r2, [r8], #-41	; 0xffffffd7
    34b4:			; <UNDEFINED> instruction: 0xf0006831
    34b8:			; <UNDEFINED> instruction: 0x2001fdb3
    34bc:	b	1c14c0 <__bss_end__@@Base+0xdcbd4>
    34c0:	blcs	2a0e0 <pathname@@Base+0x594c>
    34c4:	svcge	0x0028f47f
    34c8:	ldmdavs	r1!, {r0, r3, r5, r6, r7, fp, lr}
    34cc:			; <UNDEFINED> instruction: 0xf0004478
    34d0:	stmiami	r8!, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    34d4:			; <UNDEFINED> instruction: 0xf0004478
    34d8:	stmiami	r7!, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    34dc:			; <UNDEFINED> instruction: 0xf0004478
    34e0:	stmiami	r6!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    34e4:			; <UNDEFINED> instruction: 0xf0004478
    34e8:	stmiami	r5!, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    34ec:			; <UNDEFINED> instruction: 0xf0004478
    34f0:	stmiami	r4!, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    34f4:			; <UNDEFINED> instruction: 0xf0004478
    34f8:	stmiami	r3!, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    34fc:			; <UNDEFINED> instruction: 0xf0004478
    3500:	stmiami	r2!, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
    3504:			; <UNDEFINED> instruction: 0xf0004478
    3508:	stmiami	r1!, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
    350c:			; <UNDEFINED> instruction: 0xf0004478
    3510:	stmiami	r0!, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}^
    3514:			; <UNDEFINED> instruction: 0xf0004478
    3518:	ldmmi	pc, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    351c:			; <UNDEFINED> instruction: 0xf0004478
    3520:	ldmmi	lr, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    3524:			; <UNDEFINED> instruction: 0xf0004478
    3528:	ldmmi	sp, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    352c:			; <UNDEFINED> instruction: 0xf0004478
    3530:	ldmmi	ip, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    3534:			; <UNDEFINED> instruction: 0xf0004478
    3538:	ldmmi	fp, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    353c:			; <UNDEFINED> instruction: 0xf0004478
    3540:	ldmmi	sl, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    3544:			; <UNDEFINED> instruction: 0xf0004478
    3548:	ldmmi	r9, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    354c:			; <UNDEFINED> instruction: 0xf0004478
    3550:	ldmmi	r8, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    3554:			; <UNDEFINED> instruction: 0xf0004478
    3558:	ldmmi	r7, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    355c:			; <UNDEFINED> instruction: 0xf0004478
    3560:	ldmmi	r6, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    3564:			; <UNDEFINED> instruction: 0xf0004478
    3568:	ldmmi	r5, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    356c:			; <UNDEFINED> instruction: 0xf0004478
    3570:	ldmmi	r4, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    3574:			; <UNDEFINED> instruction: 0xf0004478
    3578:	ldmmi	r3, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    357c:			; <UNDEFINED> instruction: 0xf0004478
    3580:	ldmmi	r2, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
    3584:			; <UNDEFINED> instruction: 0xf0004478
    3588:	ldmmi	r1, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
    358c:			; <UNDEFINED> instruction: 0xf0004478
    3590:	ldmmi	r0, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}^
    3594:			; <UNDEFINED> instruction: 0xf0004478
    3598:	stmiami	pc, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    359c:			; <UNDEFINED> instruction: 0xf0004478
    35a0:	stmiami	lr, {r0, r1, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    35a4:			; <UNDEFINED> instruction: 0xf0004478
    35a8:	stmiami	sp, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    35ac:			; <UNDEFINED> instruction: 0xf0004478
    35b0:	stmiami	ip, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    35b4:			; <UNDEFINED> instruction: 0xf0004478
    35b8:	stmiami	fp, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    35bc:	orrvc	pc, r0, pc, asr #8
    35c0:			; <UNDEFINED> instruction: 0xf0004478
    35c4:	stmiami	r9, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    35c8:	orrvc	pc, r0, pc, asr #8
    35cc:			; <UNDEFINED> instruction: 0xf0004478
    35d0:	stmiami	r7, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}^
    35d4:			; <UNDEFINED> instruction: 0xf0004478
    35d8:	stmiami	r6, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}^
    35dc:			; <UNDEFINED> instruction: 0xf0004478
    35e0:	stmiami	r5, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
    35e4:			; <UNDEFINED> instruction: 0xf0004478
    35e8:	stmibmi	r4, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
    35ec:			; <UNDEFINED> instruction: 0x46084479
    35f0:			; <UNDEFINED> instruction: 0xf94cf008
    35f4:	stmiami	r2, {r4, r7, r9, sl, sp, lr, pc}^
    35f8:			; <UNDEFINED> instruction: 0xf0004478
    35fc:			; <UNDEFINED> instruction: 0x4620fd11
    3600:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3604:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
    3608:	stc2	0, cr15, [sl, #-0]
    360c:			; <UNDEFINED> instruction: 0xf7ff2001
    3610:	popmi	{r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    3614:			; <UNDEFINED> instruction: 0xf0004478
    3618:	andcs	pc, r1, r3, lsl #26
    361c:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3620:	ldrbtmi	r4, [r8], #-2234	; 0xfffff746
    3624:	ldc2l	0, cr15, [ip]
    3628:			; <UNDEFINED> instruction: 0xf7ff2001
    362c:			; <UNDEFINED> instruction: 0xf7ffe950
    3630:			; <UNDEFINED> instruction: 0xf856e972
    3634:	tstls	r1, fp, lsr #32
    3638:			; <UNDEFINED> instruction: 0xf7ff6800
    363c:	stmdbls	r1, {r2, r5, r8, fp, sp, lr, pc}
    3640:	ldmmi	r3!, {r1, r9, sl, lr}
    3644:			; <UNDEFINED> instruction: 0xf0004478
    3648:	andcs	pc, r1, fp, ror #25
    364c:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3650:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3654:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
    3658:	stc2l	0, cr15, [r2]
    365c:			; <UNDEFINED> instruction: 0xf7ff2001
    3660:	svclt	0x0000e936
    3664:	andeq	r1, r2, r8, ror #4
    3668:	andeq	r0, r0, r0, lsl #4
    366c:	andeq	r1, r2, ip, asr r2
    3670:	andeq	r0, r0, ip, lsr r2
    3674:	andeq	r0, r0, r8, ror #4
    3678:	andeq	r1, r2, r6, lsr #9
    367c:	andeq	r1, r2, r0, ror #18
    3680:	muleq	r0, r6, r2
    3684:	andeq	sp, r0, r0, lsr #5
    3688:	andeq	sp, r0, r2, lsr #5
    368c:	andeq	r1, r2, r8, ror r4
    3690:	andeq	sp, r0, r0, ror #4
    3694:	andeq	sp, r0, r6, asr r2
    3698:	andeq	sp, r0, r4, asr r2
    369c:	andeq	sp, r0, r6, asr #4
    36a0:			; <UNDEFINED> instruction: 0x000218b8
    36a4:	andeq	r1, r2, r2, lsr #17
    36a8:	muleq	r2, r8, r8
    36ac:	andeq	r1, r2, r6, asr #7
    36b0:	andeq	r1, r2, ip, ror r8
    36b4:	strdeq	r0, [r0], -r8
    36b8:	andeq	r0, r0, r8, lsl r2
    36bc:	andeq	r0, r0, r4, lsl #4
    36c0:	andeq	r0, r0, r8, lsr r2
    36c4:	andeq	r0, r0, r4, lsr r2
    36c8:	andeq	r0, r0, ip, lsl r2
    36cc:	andeq	r0, r0, ip, ror #3
    36d0:	andeq	r0, r0, r4, ror #3
    36d4:	andeq	r1, r2, r4, asr r7
    36d8:	andeq	r1, r2, r4, lsl #5
    36dc:	andeq	r0, r0, r0, ror r2
    36e0:	andeq	r1, r2, r6, lsl r7
    36e4:	andeq	r0, r0, r0, lsr #4
    36e8:	andeq	r0, r2, ip, ror pc
    36ec:	andeq	r1, r2, r0, asr #13
    36f0:	andeq	sp, r0, r8, lsr r0
    36f4:	andeq	sp, r0, sl, lsr #32
    36f8:	andeq	sp, r0, r4, lsr #32
    36fc:	andeq	sp, r0, lr, asr #4
    3700:	andeq	sp, r0, r4, asr #4
    3704:	andeq	sp, r0, r6, lsr r2
    3708:	andeq	sp, r0, r8, lsr #4
    370c:	andeq	sp, r0, sl, lsl r2
    3710:	andeq	r1, r2, r4, lsr #12
    3714:	ldrdeq	r1, [r2], -lr
    3718:	andeq	r1, r2, sl, lsl r1
    371c:	andeq	fp, r0, r2, asr #28
    3720:	andeq	sp, r0, sl, lsl lr
    3724:	andeq	r1, r2, r6, lsr #11
    3728:	andeq	sp, r0, r4, lsr lr
    372c:	andeq	sp, r0, sl, lsr #25
    3730:	strdeq	ip, [r0], -r8
    3734:	andeq	ip, r0, r2, lsl pc
    3738:	andeq	ip, r0, r8, asr #30
    373c:	andeq	ip, r0, lr, ror pc
    3740:			; <UNDEFINED> instruction: 0x0000cfb0
    3744:	andeq	ip, r0, r6, ror #31
    3748:	andeq	sp, r0, r4
    374c:	andeq	sp, r0, sl, lsr r0
    3750:	andeq	sp, r0, r0, ror r0
    3754:	andeq	sp, r0, r6, lsr #1
    3758:	andeq	sp, r0, r4, lsr #27
    375c:	andeq	sp, r0, r8, lsr #27
    3760:			; <UNDEFINED> instruction: 0x0000ddb2
    3764:			; <UNDEFINED> instruction: 0x0000ddba
    3768:			; <UNDEFINED> instruction: 0x0000ddbe
    376c:	andeq	r1, r2, r4, lsr #9
    3770:	andeq	sp, r0, r8, asr #26
    3774:	andeq	ip, r0, r8, asr #27
    3778:	andeq	r1, r2, r6, ror r4
    377c:	andeq	sp, r0, r0, asr r0
    3780:	andeq	sp, r0, lr, asr #32
    3784:	andeq	sp, r0, r0, asr #32
    3788:	andeq	sp, r0, sl, lsr r0
    378c:	andeq	sp, r0, ip, lsr #32
    3790:	andeq	sp, r0, r2, lsr #32
    3794:	andeq	sp, r0, r4, lsl r0
    3798:	andeq	sp, r0, r2, lsl r0
    379c:	andeq	sp, r0, r4
    37a0:	strdeq	ip, [r0], -sl
    37a4:	andeq	sp, r0, r8
    37a8:	andeq	sp, r0, r2
    37ac:	andeq	sp, r0, r4, asr r0
    37b0:	andeq	sp, r0, lr, asr #32
    37b4:	andeq	sp, r0, r0, lsr #1
    37b8:	muleq	r0, ip, r0
    37bc:	strdeq	sp, [r0], -r0
    37c0:	andeq	sp, r0, r8, ror #1
    37c4:	ldrdeq	sp, [r0], -ip
    37c8:	ldrdeq	sp, [r0], -r6
    37cc:	andeq	sp, r0, ip, asr #1
    37d0:	andeq	sp, r0, r6, asr #1
    37d4:	strheq	sp, [r0], -ip
    37d8:	strheq	sp, [r0], -r6
    37dc:	andeq	r1, r2, r6, asr #5
    37e0:	andeq	r0, r2, r4, lsl #28
    37e4:	strdeq	r0, [r2], -r2
    37e8:	muleq	r2, lr, r2
    37ec:	andeq	ip, r0, sl, ror #31
    37f0:	andeq	ip, r0, ip, asr #30
    37f4:	andeq	ip, r0, sl, ror pc
    37f8:	strdeq	ip, [r0], -r8
    37fc:	andeq	ip, r0, lr, lsl #29
    3800:	andeq	ip, r0, r4, lsr lr
    3804:	strdeq	ip, [r0], -r0
    3808:	andeq	r0, r0, r0, lsr r2
    380c:	andeq	ip, r0, ip, ror pc
    3810:	andeq	ip, r0, sl, ror pc
    3814:	andeq	r1, r2, lr, ror r1
    3818:			; <UNDEFINED> instruction: 0x00020cbc
    381c:	andeq	ip, r0, r8, asr pc
    3820:	andeq	r1, r2, r6, asr r1
    3824:	muleq	r2, r4, ip
    3828:	andeq	sp, r0, r2, ror r8
    382c:	andeq	sp, r0, lr, lsr #17
    3830:	andeq	r1, r2, r6, lsl r1
    3834:	andeq	r1, r2, r6, lsl #2
    3838:	strdeq	r1, [r2], -r6
    383c:	ldrdeq	ip, [r0], -lr
    3840:	ldrdeq	ip, [r0], -r8
    3844:	andeq	r1, r2, r4, asr #1
    3848:	andeq	r0, r2, r2, lsl #24
    384c:			; <UNDEFINED> instruction: 0x0000ceb2
    3850:	andeq	ip, r0, r8, lsr #29
    3854:	andeq	ip, r0, r2, lsr #29
    3858:	muleq	r0, ip, lr
    385c:	andeq	r1, r2, r0, rrx
    3860:	andeq	ip, r0, sl, asr lr
    3864:	andeq	ip, r0, sl, ror lr
    3868:	andeq	ip, r0, r6, ror lr
    386c:			; <UNDEFINED> instruction: 0x0000d6b6
    3870:	andeq	ip, r0, r8, lsr lr
    3874:	andeq	ip, r0, r4, ror lr
    3878:	andeq	ip, r0, ip, lsr #29
    387c:	andeq	ip, r0, ip, ror #29
    3880:	andeq	ip, r0, r4, lsl #30
    3884:	andeq	ip, r0, r0, lsr pc
    3888:	andeq	ip, r0, ip, asr pc
    388c:	andeq	ip, r0, ip, lsl #31
    3890:	andeq	ip, r0, r0, ror #31
    3894:	andeq	sp, r0, r0, lsr #32
    3898:	andeq	sp, r0, ip, lsr r0
    389c:	andeq	sp, r0, r4, rrx
    38a0:	muleq	r0, r8, r0
    38a4:	strheq	sp, [r0], -r4
    38a8:	ldrdeq	sp, [r0], -ip
    38ac:	andeq	sp, r0, ip, lsl #2
    38b0:	andeq	sp, r0, ip, lsr #2
    38b4:	andeq	sp, r0, r8, asr r1
    38b8:			; <UNDEFINED> instruction: 0x0000d1b4
    38bc:	andeq	sp, r0, ip, lsr #4
    38c0:	andeq	sp, r0, r8, asr r2
    38c4:			; <UNDEFINED> instruction: 0x0000d2bc
    38c8:	andeq	sp, r0, ip, asr #5
    38cc:	strdeq	sp, [r0], -r8
    38d0:	andeq	sp, r0, r8, lsr r3
    38d4:	andeq	sp, r0, r0, ror #6
    38d8:	muleq	r0, r0, r3
    38dc:	andeq	sp, r0, ip, asr #7
    38e0:	strdeq	sp, [r0], -r8
    38e4:	andeq	sp, r0, r4, lsl r4
    38e8:	andeq	sp, r0, ip, asr r4
    38ec:	andeq	sp, r0, r0, lsr #9
    38f0:	andeq	sp, r0, ip, ror #9
    38f4:	andeq	sp, r0, r4, lsr #10
    38f8:	andeq	sp, r0, r8, ror #10
    38fc:	andeq	sp, r0, r8, lsl #15
    3900:	andeq	sp, r0, r0, lsr #13
    3904:	andeq	ip, r0, r2, lsl r7
    3908:			; <UNDEFINED> instruction: 0x0000d6b4
    390c:	ldrdeq	sp, [r0], -r6
    3910:	muleq	r0, r4, r5
    3914:	andeq	sp, r0, sl, lsr r5
    3918:	bleq	3fa5c <pathname@@Base+0x1b2c8>
    391c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3920:	strbtmi	fp, [sl], -r2, lsl #24
    3924:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3928:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    392c:	ldrmi	sl, [sl], #776	; 0x308
    3930:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3934:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3938:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    393c:			; <UNDEFINED> instruction: 0xf85a4b06
    3940:	stmdami	r6, {r0, r1, ip, sp}
    3944:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3948:	svc	0x0096f7fe
    394c:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3950:	andeq	r0, r2, r8, lsl r4
    3954:	andeq	r0, r0, r0, ror #3
    3958:	andeq	r0, r0, ip, asr #4
    395c:	andeq	r0, r0, r4, ror #4
    3960:	ldr	r3, [pc, #20]	; 397c <ZSTD_maxCLevel@plt+0xe98>
    3964:	ldr	r2, [pc, #20]	; 3980 <ZSTD_maxCLevel@plt+0xe9c>
    3968:	add	r3, pc, r3
    396c:	ldr	r2, [r3, r2]
    3970:	cmp	r2, #0
    3974:	bxeq	lr
    3978:	b	28b4 <__gmon_start__@plt>
    397c:	strdeq	r0, [r2], -r8
    3980:	andeq	r0, r0, r0, asr #4
    3984:	blmi	1d59a4 <__bss_end__@@Base+0xf10b8>
    3988:	bmi	1d4b70 <__bss_end__@@Base+0xf0284>
    398c:	addmi	r4, r3, #2063597568	; 0x7b000000
    3990:	andle	r4, r3, sl, ror r4
    3994:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3998:	ldrmi	fp, [r8, -r3, lsl #2]
    399c:	svclt	0x00004770
    39a0:	andeq	r0, r2, r4, lsr fp
    39a4:	andeq	r0, r2, r0, lsr fp
    39a8:	ldrdeq	r0, [r2], -r4
    39ac:	strdeq	r0, [r0], -r4
    39b0:	stmdbmi	r9, {r3, fp, lr}
    39b4:	bmi	254b9c <__bss_end__@@Base+0x1702b0>
    39b8:	bne	254ba4 <__bss_end__@@Base+0x1702b8>
    39bc:	svceq	0x00cb447a
    39c0:			; <UNDEFINED> instruction: 0x01a1eb03
    39c4:	andle	r1, r3, r9, asr #32
    39c8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    39cc:	ldrmi	fp, [r8, -r3, lsl #2]
    39d0:	svclt	0x00004770
    39d4:	andeq	r0, r2, r8, lsl #22
    39d8:	andeq	r0, r2, r4, lsl #22
    39dc:	andeq	r0, r2, r8, lsr #7
    39e0:	andeq	r0, r0, r0, lsl #5
    39e4:	blmi	2b0e0c <__bss_end__@@Base+0x1cc520>
    39e8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    39ec:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    39f0:	blmi	271fa4 <__bss_end__@@Base+0x18d6b8>
    39f4:	ldrdlt	r5, [r3, -r3]!
    39f8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    39fc:			; <UNDEFINED> instruction: 0xf7fe6818
    3a00:			; <UNDEFINED> instruction: 0xf7ffedd8
    3a04:	blmi	1c3908 <__bss_end__@@Base+0xdf01c>
    3a08:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3a0c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3a10:	ldrdeq	r0, [r2], -r2
    3a14:	andeq	r0, r2, r8, ror r3
    3a18:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3a1c:	andeq	r0, r2, r6, lsl #12
    3a20:			; <UNDEFINED> instruction: 0x00020ab2
    3a24:	svclt	0x0000e7c4
    3a28:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
    3a2c:	movwcc	r6, #6155	; 0x180b
    3a30:			; <UNDEFINED> instruction: 0xf003425a
    3a34:			; <UNDEFINED> instruction: 0xf0020303
    3a38:	svclt	0x00580203
    3a3c:	andvs	r4, fp, r3, asr r2
    3a40:	svclt	0x00004770
    3a44:	muleq	r2, sl, sl
    3a48:	cfstr32mi	mvfx11, [fp], {112}	; 0x70
    3a4c:	ldrbtmi	r4, [ip], #-3595	; 0xfffff1f5
    3a50:	ldrbtmi	r1, [lr], #-3365	; 0xfffff2db
    3a54:			; <UNDEFINED> instruction: 0xf7fe4628
    3a58:	blmi	27f258 <__bss_end__@@Base+0x19a96c>
    3a5c:	eoreq	pc, r0, r4, lsl #2
    3a60:	ldmdavs	r3, {r1, r4, r5, r6, r7, fp, ip, lr}
    3a64:	andsvs	r3, r3, r1, lsl #6
    3a68:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a6c:	pop	{r3, r5, r9, sl, lr}
    3a70:			; <UNDEFINED> instruction: 0xf7fe4070
    3a74:	svclt	0x0000bd6b
    3a78:	andeq	r0, r2, r6, ror sl
    3a7c:	andeq	r0, r2, r2, lsl r3
    3a80:	muleq	r0, r4, r2
    3a84:	svclt	0x00004770
    3a88:	andmi	pc, r0, #111	; 0x6f
    3a8c:	addmi	r1, r8, #16, 20	; 0x10000
    3a90:	andcs	fp, r0, ip, lsr #31
    3a94:	ldrbmi	r2, [r0, -r1]!
    3a98:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    3a9c:			; <UNDEFINED> instruction: 0xf101fa43
    3aa0:	svclt	0x00ac4281
    3aa4:	andcs	r2, r1, r0
    3aa8:	svclt	0x00004770
    3aac:			; <UNDEFINED> instruction: 0x4604b510
    3ab0:	andmi	pc, r0, pc, rrx
    3ab4:	mrrc2	0, 0, pc, r8, cr10	; <UNPREDICTABLE>
    3ab8:	svclt	0x00ac42a0
    3abc:	andcs	r2, r1, r0
    3ac0:	svclt	0x0000bd10
    3ac4:	mvnsmi	lr, sp, lsr #18
    3ac8:	streq	pc, [ip], -r0, lsl #2
    3acc:	strmi	r4, [pc], -r4, lsl #12
    3ad0:			; <UNDEFINED> instruction: 0xf7fe4630
    3ad4:	stmiavs	r5!, {r6, r7, r8, sl, fp, sp, lr, pc}
    3ad8:	stclne	8, cr6, [r8], #-132	; 0xffffff7c
    3adc:	stc2	0, cr15, [lr, #40]	; 0x28
    3ae0:	addsmi	r6, r9, #6488064	; 0x630000
    3ae4:			; <UNDEFINED> instruction: 0xf104d10d
    3ae8:			; <UNDEFINED> instruction: 0x46310858
    3aec:			; <UNDEFINED> instruction: 0xf7fe4640
    3af0:	stmiavs	r5!, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3af4:	stclne	8, cr6, [r8], #-132	; 0xffffff7c
    3af8:	stc2	0, cr15, [r0, #40]	; 0x28
    3afc:	addmi	r6, fp, #6488064	; 0x630000
    3b00:			; <UNDEFINED> instruction: 0xf8d4d0f3
    3b04:			; <UNDEFINED> instruction: 0xf1043088
    3b08:			; <UNDEFINED> instruction: 0xf8430028
    3b0c:	adcvs	r7, r1, r5, lsr #32
    3b10:	svc	0x00caf7fe
    3b14:	pop	{r4, r5, r9, sl, lr}
    3b18:			; <UNDEFINED> instruction: 0xf7fe41f0
    3b1c:	svclt	0x0000bd17
    3b20:			; <UNDEFINED> instruction: 0xf100b570
    3b24:	strmi	r0, [r4], -ip, lsl #10
    3b28:			; <UNDEFINED> instruction: 0xf7fe4628
    3b2c:	ldmib	r4, {r2, r4, r7, r8, sl, fp, sp, lr, pc}^
    3b30:	addsmi	r3, r3, #268435456	; 0x10000000
    3b34:			; <UNDEFINED> instruction: 0xf104d109
    3b38:	strtmi	r0, [r9], -r8, lsr #12
    3b3c:			; <UNDEFINED> instruction: 0xf7fe4630
    3b40:	ldmib	r4, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    3b44:	addsmi	r3, r3, #268435456	; 0x10000000
    3b48:			; <UNDEFINED> instruction: 0xf8d4d0f7
    3b4c:	mrrcne	0, 8, r2, r8, cr8
    3b50:			; <UNDEFINED> instruction: 0xf8526821
    3b54:			; <UNDEFINED> instruction: 0xf00a6023
    3b58:			; <UNDEFINED> instruction: 0xf104fd51
    3b5c:	rsbvs	r0, r1, r8, asr r0
    3b60:	svc	0x00a2f7fe
    3b64:			; <UNDEFINED> instruction: 0xf7fe4628
    3b68:			; <UNDEFINED> instruction: 0x4630ecf4
    3b6c:	svclt	0x0000bd70
    3b70:			; <UNDEFINED> instruction: 0xf100b570
    3b74:	strmi	r0, [r4], -ip, lsl #12
    3b78:	ldrtmi	fp, [r0], -r4, lsl #1
    3b7c:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3b80:	strne	lr, [r0, #-2516]	; 0xfffff62c
    3b84:	cdpne	8, 4, cr6, cr10, cr0, {5}
    3b88:	sfmle	f4, 4, [r5], {133}	; 0x85
    3b8c:	movweq	lr, #23456	; 0x5ba0
    3b90:	stmdbmi	pc, {r2, r8, ip, lr, pc}	; <UNPREDICTABLE>
    3b94:	and	r4, ip, r9, ror r4
    3b98:	strmi	r1, [r3], #-2891	; 0xfffff4b5
    3b9c:	stmib	sp, {r0, ip, sp}^
    3ba0:			; <UNDEFINED> instruction: 0xf00a2302
    3ba4:	ldmib	sp, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    3ba8:	addmi	r2, sp, #134217728	; 0x8000000
    3bac:	stmdbmi	r9, {r0, r2, r3, ip, lr, pc}
    3bb0:	tstls	r0, r9, ror r4
    3bb4:	stmdbmi	r8, {r0, sp}
    3bb8:			; <UNDEFINED> instruction: 0xf7fe4479
    3bbc:			; <UNDEFINED> instruction: 0x4630eeda
    3bc0:	pop	{r2, ip, sp, pc}
    3bc4:			; <UNDEFINED> instruction: 0xf7fe4070
    3bc8:	stmdbmi	r4, {r0, r6, r7, sl, fp, ip, sp, pc}
    3bcc:			; <UNDEFINED> instruction: 0xe7f04479
    3bd0:	andeq	fp, r0, r0, lsl r0
    3bd4:	andeq	sp, r0, r4, asr #3
    3bd8:	andeq	fp, r0, r0
    3bdc:	andeq	sl, r0, r4, ror #31
    3be0:	andcs	r8, r0, #180224	; 0x2c000
    3be4:	addeq	lr, r3, r0, lsl #22
    3be8:			; <UNDEFINED> instruction: 0x3094f8d0
    3bec:			; <UNDEFINED> instruction: 0xf8c0620b
    3bf0:	subvs	r1, sl, #148	; 0x94
    3bf4:	subsvs	fp, r9, #-1073741824	; 0xc0000000
    3bf8:	svclt	0x00004770
    3bfc:	andcc	lr, r8, #3424256	; 0x344000
    3c00:	andsvs	fp, r3, #-2147483634	; 0x8000000e
    3c04:	tstlt	r3, fp, lsl #20
    3c08:	movwcs	r6, #602	; 0x25a
    3c0c:	movwcc	lr, #35265	; 0x89c1
    3c10:	ldrlt	r4, [r0], #-1904	; 0xfffff890
    3c14:	bl	2604c <pathname@@Base+0x18b8>
    3c18:			; <UNDEFINED> instruction: 0xf8c00084
    3c1c:	swplt	r3, r4, [r3]	; <UNPREDICTABLE>
    3c20:	movwcs	r6, #602	; 0x25a
    3c24:	blmi	141da0 <__bss_end__@@Base+0x5d4b4>
    3c28:	movwcc	lr, #35265	; 0x89c1
    3c2c:	svclt	0x00004770
    3c30:			; <UNDEFINED> instruction: 0x3090f8d0
    3c34:	bvs	ff6b0108 <__bss_end__@@Base+0xff5cb81c>
    3c38:	andcc	lr, sl, #3162112	; 0x304000
    3c3c:	addsvs	r6, r1, #892928	; 0xda000
    3c40:			; <UNDEFINED> instruction: 0x477062d9
    3c44:	addsne	pc, r0, r0, asr #17
    3c48:	smlabtne	sl, r1, r9, lr
    3c4c:	svclt	0x00004770
    3c50:			; <UNDEFINED> instruction: 0xb1ab6acb
    3c54:	orrslt	r6, sl, sl, lsl #21
    3c58:	svclt	0x0008428b
    3c5c:	andsle	r4, r0, sl, lsl #5
    3c60:			; <UNDEFINED> instruction: 0xf8d0b410
    3c64:	sbcsvs	r4, r3, #144	; 0x90
    3c68:	addsvs	r4, sl, #140, 4	; 0xc0000008
    3c6c:	blmi	141de8 <__bss_end__@@Base+0x5d4fc>
    3c70:	bvs	fe2f3888 <__bss_end__@@Base+0xfe20ef9c>
    3c74:	addscc	pc, r0, r0, asr #17
    3c78:	stmib	r1, {r8, r9, sp}^
    3c7c:	ldrbmi	r3, [r0, -sl, lsl #6]!
    3c80:	movwcs	r4, #1904	; 0x770
    3c84:	addscc	pc, r0, r0, asr #17
    3c88:	stmib	r1, {r8, r9, sp}^
    3c8c:	ldrbmi	r3, [r0, -sl, lsl #6]!
    3c90:			; <UNDEFINED> instruction: 0x4604b538
    3c94:	strmi	r6, [sp], -r0, lsl #16
    3c98:			; <UNDEFINED> instruction: 0xf7fe3018
    3c9c:	stmdavs	r0!, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    3ca0:			; <UNDEFINED> instruction: 0x61a52300
    3ca4:	stmdbvs	r2, {r0, r1, r5, r6, r7, r8, sp, lr}^
    3ca8:	pop	{r1, r5, r8, fp, ip, sp, pc}
    3cac:	andscc	r4, r8, r8, lsr r0
    3cb0:	mcrrlt	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    3cb4:	rsbcc	r6, r0, r3, asr #2
    3cb8:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    3cbc:	pop	{r5, fp, sp, lr}
    3cc0:	andscc	r4, r8, r8, lsr r0
    3cc4:	mcrrlt	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    3cc8:			; <UNDEFINED> instruction: 0x4604b538
    3ccc:	andscc	r6, r8, r0, lsl #16
    3cd0:	stcl	7, cr15, [r0], {254}	; 0xfe
    3cd4:	cmplt	fp, r3, ror #19
    3cd8:	stmdavs	r3!, {r0, r8, sl, sp}
    3cdc:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
    3ce0:	rsbeq	pc, r0, r3, lsl #2
    3ce4:			; <UNDEFINED> instruction: 0xf7fe615d
    3ce8:	stmibvs	r3!, {r2, r5, r7, r9, sl, fp, sp, lr, pc}^
    3cec:	mvnsle	r2, r0, lsl #22
    3cf0:	pop	{r5, fp, sp, lr}
    3cf4:	andscc	r4, r8, r8, lsr r0
    3cf8:	stclt	7, cr15, [r8], #-1016	; 0xfffffc08
    3cfc:			; <UNDEFINED> instruction: 0x4604b510
    3d00:	andscc	r6, r8, r0, lsl #16
    3d04:	stc	7, cr15, [r6], #1016	; 0x3f8
    3d08:	blcc	5e29c <pathname@@Base+0x39b08>
    3d0c:	stmiblt	r3!, {r0, r1, r5, r6, r8, sp, lr}
    3d10:			; <UNDEFINED> instruction: 0xf8d36823
    3d14:			; <UNDEFINED> instruction: 0xb1ba2090
    3d18:	stmib	r4, {r0, r4, r6, r7, r9, fp, sp, lr}^
    3d1c:	bvs	ff44c14c <__bss_end__@@Base+0xff367860>
    3d20:	sbcsvs	r6, r4, #140, 4	; 0xc0000008
    3d24:	ldmvs	sl, {r0, r3, r4, r8, fp, sp, lr}
    3d28:	addsvs	r3, sl, r1, lsl #20
    3d2c:	andcs	fp, r0, #1073741836	; 0x4000000c
    3d30:	eorseq	pc, r0, r3, lsl #2
    3d34:			; <UNDEFINED> instruction: 0xf7fe611a
    3d38:	stmdavs	r3!, {r2, r5, sl, fp, sp, lr, pc}
    3d3c:			; <UNDEFINED> instruction: 0x4010e8bd
    3d40:	andseq	pc, r8, r3, lsl #2
    3d44:	stclt	7, cr15, [r2], {254}	; 0xfe
    3d48:	addsmi	pc, r0, r3, asr #17
    3d4c:	strmi	lr, [sl], #-2500	; 0xfffff63c
    3d50:	svclt	0x0000e7e8
    3d54:			; <UNDEFINED> instruction: 0xf100b530
    3d58:			; <UNDEFINED> instruction: 0x46040518
    3d5c:	strtmi	fp, [r8], -r3, lsl #1
    3d60:	ldcl	7, cr15, [r8], #-1016	; 0xfffffc08
    3d64:			; <UNDEFINED> instruction: 0x0090f8d4
    3d68:	movwcs	lr, #2516	; 0x9d4
    3d6c:	cmnlt	r0, r1, lsr #17
    3d70:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    3d74:	andne	lr, r0, sp, asr #19
    3d78:	stmdbmi	r7, {r0, sp}
    3d7c:			; <UNDEFINED> instruction: 0xf7fe4479
    3d80:			; <UNDEFINED> instruction: 0x4628edf8
    3d84:	pop	{r0, r1, ip, sp, pc}
    3d88:			; <UNDEFINED> instruction: 0xf7fe4030
    3d8c:	stmdami	r3, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    3d90:			; <UNDEFINED> instruction: 0xe7ef4478
    3d94:	andeq	sl, r0, lr, asr lr
    3d98:	andeq	sl, r0, r4, ror lr
    3d9c:	andeq	sl, r0, r0, asr lr
    3da0:	bmi	3d69e0 <__bss_end__@@Base+0x2f20f4>
    3da4:	ldrbtlt	r4, [r0], #-1147	; 0xfffffb85
    3da8:	strmi	r4, [sp], -r6, lsl #12
    3dac:	ldrbtmi	ip, [sl], #-2819	; 0xfffff4fd
    3db0:	eorsvs	r8, r0, ip, lsl r8
    3db4:	ldmdavs	r3, {r3, r4, r7, fp, ip, sp, lr}
    3db8:	teqhi	r4, r1, ror r0
    3dbc:	ldrhlt	r7, [r3, #-32]	; 0xffffffe0
    3dc0:	eormi	r6, fp, r4, asr r8
    3dc4:	svclt	0x000242a3
    3dc8:	ldmvs	r3, {r0, r4, r8, r9, fp, ip, sp, lr}
    3dcc:			; <UNDEFINED> instruction: 0xf85254f1
    3dd0:	blcs	13a18 <_IO_stdin_used@@Base+0x4e74>
    3dd4:			; <UNDEFINED> instruction: 0x4630d1f4
    3dd8:			; <UNDEFINED> instruction: 0x4770bc70
    3ddc:	andeq	sl, r0, ip, ror lr
    3de0:	andeq	r0, r2, r6, asr r2
    3de4:			; <UNDEFINED> instruction: 0x461db430
    3de8:			; <UNDEFINED> instruction: 0xf850b293
    3dec:	cmnlt	fp, r3, lsr #32
    3df0:	and	r4, r1, r4, lsl r6
    3df4:	cmplt	fp, fp, lsl r9
    3df8:	ldrdeq	lr, [r0, -r3]
    3dfc:	svclt	0x000842a9
    3e00:	mvnsle	r4, r0, lsr #5
    3e04:	ldrdeq	lr, [r2, -r3]
    3e08:			; <UNDEFINED> instruction: 0x4770bc30
    3e0c:	rscscc	pc, pc, pc, asr #32
    3e10:	mvnscc	pc, pc, asr #32
    3e14:			; <UNDEFINED> instruction: 0x4770bc30
    3e18:	stmdbmi	r9, {r3, r8, r9, fp, lr}
    3e1c:	bmi	255010 <__bss_end__@@Base+0x170724>
    3e20:			; <UNDEFINED> instruction: 0xf1a0b410
    3e24:	ldmdapl	r9, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    3e28:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    3e2c:	andvs	r0, r8, r4, ror #18
    3e30:	mulsvs	ip, fp, r8
    3e34:	blmi	141fb0 <__bss_end__@@Base+0x5d6c4>
    3e38:	svclt	0x00004770
    3e3c:	andeq	pc, r1, r8, asr #30
    3e40:	muleq	r0, r4, r2
    3e44:	andeq	r0, r0, r8, asr #4
    3e48:	mvnsmi	lr, #737280	; 0xb4000
    3e4c:			; <UNDEFINED> instruction: 0xf8df4604
    3e50:			; <UNDEFINED> instruction: 0x460d8070
    3e54:			; <UNDEFINED> instruction: 0x46164b1b
    3e58:			; <UNDEFINED> instruction: 0xf85844f8
    3e5c:	ldmdavs	fp, {r0, r1, ip, sp}
    3e60:			; <UNDEFINED> instruction: 0x4632b133
    3e64:	strtmi	r4, [r0], -r9, lsr #12
    3e68:	mvnsmi	lr, #12386304	; 0xbd0000
    3e6c:	ldcllt	7, cr15, [ip], {254}	; 0xfe
    3e70:	ldrsbls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3e74:			; <UNDEFINED> instruction: 0xf10944f9
    3e78:	ldrtmi	r0, [r8], -r4, lsl #14
    3e7c:	bl	ffac1e7c <__bss_end__@@Base+0xff9dd590>
    3e80:			; <UNDEFINED> instruction: 0xf8584b12
    3e84:			; <UNDEFINED> instruction: 0xf8d88003
    3e88:	stmdblt	fp, {ip, sp}^
    3e8c:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}
    3e90:			; <UNDEFINED> instruction: 0x46484639
    3e94:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    3e98:	ldrdcc	pc, [r0], -r8
    3e9c:	rscsle	r2, r7, r0, lsl #22
    3ea0:	blcc	55ed4 <pathname@@Base+0x31740>
    3ea4:	andcc	pc, r0, r8, asr #17
    3ea8:	andcc	r4, r4, r8, ror r4
    3eac:	bl	1441eac <__bss_end__@@Base+0x135d5c0>
    3eb0:			; <UNDEFINED> instruction: 0x46294632
    3eb4:	pop	{r5, r9, sl, lr}
    3eb8:			; <UNDEFINED> instruction: 0xf7fe43f8
    3ebc:	svclt	0x0000bcb5
    3ec0:	andeq	pc, r1, ip, lsl #30
    3ec4:	andeq	r0, r0, r8, asr #4
    3ec8:	andeq	r0, r2, r0, asr r6
    3ecc:	muleq	r0, r4, r2
    3ed0:	andeq	r0, r2, ip, lsl r6
    3ed4:			; <UNDEFINED> instruction: 0xf7feb508
    3ed8:	blmi	17f6b0 <__bss_end__@@Base+0x9adc4>
    3edc:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
    3ee0:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    3ee4:	stfltd	f3, [r8, #-12]
    3ee8:			; <UNDEFINED> instruction: 0x4008e8bd
    3eec:	svclt	0x0000e5ac
    3ef0:	andeq	pc, r1, r6, lsl #29
    3ef4:	andeq	r0, r0, r8, asr #4
    3ef8:			; <UNDEFINED> instruction: 0x4604b4f0
    3efc:	streq	lr, [r0, #-2512]	; 0xfffff630
    3f00:	svclt	0x00084285
    3f04:	andsle	r2, sl, r0
    3f08:	vst2.<illegal width 64>	{d22,d24}, [pc :128], r6
    3f0c:	andcs	r7, r1, r8, lsl #15
    3f10:	strvs	pc, [r5, #-2823]	; 0xfffff4f9
    3f14:	ldrdgt	pc, [r4, -r5]
    3f18:			; <UNDEFINED> instruction: 0xf8c2600d
    3f1c:	stmdavs	r2!, {lr, pc}^
    3f20:	andvs	pc, r2, #7168	; 0x1c00
    3f24:	ldrdcs	pc, [r8, -r2]
    3f28:	stmdavs	r3!, {r1, r3, r4, sp, lr}^
    3f2c:	blx	1ea746 <__bss_end__@@Base+0x105e5a>
    3f30:			; <UNDEFINED> instruction: 0xf8d36303
    3f34:	andsvs	r3, r3, ip, lsl #2
    3f38:	strmi	r6, [r3], #-2147	; 0xfffff79d
    3f3c:	ldcllt	0, cr6, [r0], #396	; 0x18c
    3f40:	svclt	0x00004770
    3f44:			; <UNDEFINED> instruction: 0x4604b510
    3f48:			; <UNDEFINED> instruction: 0xf7fe69c0
    3f4c:			; <UNDEFINED> instruction: 0x4620eb78
    3f50:			; <UNDEFINED> instruction: 0x4010e8bd
    3f54:	bllt	1c41f54 <__bss_end__@@Base+0x1b5d668>
    3f58:			; <UNDEFINED> instruction: 0x460db538
    3f5c:	stmdbcs	pc!, {r0, fp, ip, sp, lr}	; <UNPREDICTABLE>
    3f60:			; <UNDEFINED> instruction: 0xf810d103
    3f64:	stmdbcs	pc!, {r0, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
    3f68:			; <UNDEFINED> instruction: 0x4604d0fb
    3f6c:			; <UNDEFINED> instruction: 0xf814b131
    3f70:	blcs	bd3b7c <__bss_end__@@Base+0xaef290>
    3f74:	blcs	33bdc <pathname@@Base+0xf448>
    3f78:	bne	878764 <__bss_end__@@Base+0x793e78>
    3f7c:	bl	1f41f7c <__bss_end__@@Base+0x1e5d690>
    3f80:	stmdavc	r3!, {r3, r5, sp, lr}
    3f84:	tstle	r3, pc, lsr #22
    3f88:	svccc	0x0001f814
    3f8c:	rscsle	r2, fp, pc, lsr #22
    3f90:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    3f94:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    3f98:	strmi	r2, [r5], -r0, lsl #22
    3f9c:	strcs	fp, [r0], #-4036	; 0xfffff03c
    3fa0:	ldcle	6, cr4, [sl, #-152]	; 0xffffff68
    3fa4:	strcc	r6, [r1], -fp, ror #16
    3fa8:	ldmvs	r8, {r0, r1, r5, sl, lr}
    3fac:			; <UNDEFINED> instruction: 0xf7ffb118
    3fb0:	stmdavs	fp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    3fb4:	ldmdavs	r8, {r0, r1, r5, sl, lr}
    3fb8:	bl	1041fb8 <__bss_end__@@Base+0xf5d6cc>
    3fbc:	strtmi	r6, [r3], #-2155	; 0xfffff795
    3fc0:	teqlt	r0, r8, asr r8
    3fc4:	bl	ffcc1fc4 <__bss_end__@@Base+0xffbdd6d8>
    3fc8:	strtmi	r6, [r3], #-2155	; 0xfffff795
    3fcc:			; <UNDEFINED> instruction: 0xf7fe6858
    3fd0:	stmdavs	fp!, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    3fd4:	adcsmi	r3, r3, #12, 8	; 0xc000000
    3fd8:	strtmi	sp, [r8], -r4, ror #25
    3fdc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3fe0:	bllt	ac1fe0 <__bss_end__@@Base+0x9dd6f4>
    3fe4:	bllt	a41fe4 <__bss_end__@@Base+0x95d6f8>
    3fe8:	bmi	296c14 <__bss_end__@@Base+0x1b2328>
    3fec:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    3ff0:			; <UNDEFINED> instruction: 0x4620589c
    3ff4:	bl	bc1ff4 <__bss_end__@@Base+0xadd708>
    3ff8:	bmi	216c1c <__bss_end__@@Base+0x132330>
    3ffc:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    4000:			; <UNDEFINED> instruction: 0xf8d3447a
    4004:	pop	{r5, r6, r8, ip, sp}
    4008:	ldrvs	r4, [r3, #-16]
    400c:	blt	fe7c200c <__bss_end__@@Base+0xfe6dd720>
    4010:	andeq	pc, r1, r8, ror sp	; <UNPREDICTABLE>
    4014:	andeq	r0, r0, ip, lsr r2
    4018:	andeq	r0, r2, r6
    401c:	andeq	r0, r2, r4, asr #9
    4020:	bmi	771064 <__bss_end__@@Base+0x68c778>
    4024:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    4028:	addlt	fp, r5, r0, lsr r5
    402c:	ldcmi	8, cr5, [ip], {211}	; 0xd3
    4030:	movwls	r6, #14363	; 0x381b
    4034:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4038:	blmi	6aa860 <__bss_end__@@Base+0x5c5f74>
    403c:	andls	r4, r1, #124, 8	; 0x7c000000
    4040:	strtmi	r5, [r8], -r5, ror #17
    4044:	bl	1c2044 <__bss_end__@@Base+0xdd758>
    4048:	bls	56cac <pathname@@Base+0x32518>
    404c:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
    4050:	blmi	5b2744 <__bss_end__@@Base+0x4cde58>
    4054:	blge	25a3ec <__bss_end__@@Base+0x175b00>
    4058:	stmdavs	r0!, {r0, r8, sp}
    405c:			; <UNDEFINED> instruction: 0xf7fe9302
    4060:			; <UNDEFINED> instruction: 0x4628ec18
    4064:	b	1d42064 <__bss_end__@@Base+0x1c5d778>
    4068:	blmi	3168b4 <__bss_end__@@Base+0x231fc8>
    406c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4070:	blls	de0e0 <inode_table_hash@@Base+0x39828>
    4074:	qaddle	r4, sl, sp
    4078:	pop	{r0, r2, ip, sp, pc}
    407c:	andlt	r4, r4, r0, lsr r0
    4080:	blmi	295e48 <__bss_end__@@Base+0x1b155c>
    4084:	andls	r2, r1, #10
    4088:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    408c:	ldc	7, cr15, [r2], #1016	; 0x3f8
    4090:	strb	r9, [r0, r1, lsl #20]!
    4094:	bl	a42094 <__bss_end__@@Base+0x95d7a8>
    4098:	andeq	pc, r1, lr, lsr sp	; <UNPREDICTABLE>
    409c:	andeq	r0, r0, r0, lsl #4
    40a0:	andeq	pc, r1, r8, lsr #26
    40a4:	andeq	r0, r0, ip, lsr r2
    40a8:	andeq	r0, r2, r8, ror r4
    40ac:	andeq	r0, r0, r0, lsr r2
    40b0:	strdeq	pc, [r1], -r8
    40b4:	addlt	fp, r4, r0, lsl r5
    40b8:	bge	57120 <pathname@@Base+0x3298c>
    40bc:	vpadd.i8	d20, d5, d8
    40c0:	ldrbtmi	r4, [ip], #-275	; 0xfffffeed
    40c4:	stmiapl	r3!, {r0, sp}^
    40c8:	ldmdavs	fp, {r1, r2, r4, sl, fp, lr}
    40cc:			; <UNDEFINED> instruction: 0xf04f9303
    40d0:			; <UNDEFINED> instruction: 0xf7fe0300
    40d4:	ldrbtmi	lr, [ip], #-2900	; 0xfffff4ac
    40d8:	andle	r3, lr, r1
    40dc:			; <UNDEFINED> instruction: 0xf8bd4b12
    40e0:	stmiapl	r3!, {r1, r2, sp}^
    40e4:	bmi	45c154 <__bss_end__@@Base+0x377868>
    40e8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    40ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    40f0:	subsmi	r9, sl, r3, lsl #22
    40f4:	andlt	sp, r4, pc, lsl #2
    40f8:	andcs	fp, r1, r0, lsl sp
    40fc:	ldc	7, cr15, [r6], #1016	; 0x3f8
    4100:	blmi	272588 <__bss_end__@@Base+0x18dc9c>
    4104:	stmiapl	r3!, {r4, r6, r9, sp}^
    4108:			; <UNDEFINED> instruction: 0xe7ec601a
    410c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    4110:			; <UNDEFINED> instruction: 0xff86f7ff
    4114:			; <UNDEFINED> instruction: 0xf7fee7f5
    4118:	svclt	0x0000eae8
    411c:	andeq	pc, r1, r2, lsr #25
    4120:	andeq	r0, r0, r0, lsl #4
    4124:	andeq	pc, r1, lr, lsl #25
    4128:	andeq	r0, r0, r8, ror r2
    412c:	andeq	pc, r1, sl, ror ip	; <UNPREDICTABLE>
    4130:	andeq	sl, r0, lr, lsl fp
    4134:			; <UNDEFINED> instruction: 0x4605b570
    4138:			; <UNDEFINED> instruction: 0xf7fe2090
    413c:	movwlt	lr, #2956	; 0xb8c
    4140:	msrmi	SPSR_, #111	; 0x6f
    4144:			; <UNDEFINED> instruction: 0xf105429d
    4148:	ble	845954 <__bss_end__@@Base+0x761068>
    414c:	adcseq	r4, r0, r4, lsl #12
    4150:	bl	fe042150 <__bss_end__@@Base+0xfdf5d864>
    4154:	addeq	pc, r8, r4, asr #17
    4158:			; <UNDEFINED> instruction: 0x2100b198
    415c:	andeq	pc, ip, r4, lsl #2
    4160:	smlabtne	r1, r4, r9, lr
    4164:			; <UNDEFINED> instruction: 0xf7fe6026
    4168:			; <UNDEFINED> instruction: 0xf104ea96
    416c:	tstcs	r0, r8, lsr #32
    4170:	b	ff042170 <__bss_end__@@Base+0xfef5d884>
    4174:	subseq	pc, r8, r4, lsl #2
    4178:			; <UNDEFINED> instruction: 0xf7fe2100
    417c:			; <UNDEFINED> instruction: 0x4620eabc
    4180:	stmdami	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4184:			; <UNDEFINED> instruction: 0xf7ff4478
    4188:	andcs	pc, r1, fp, asr #30
    418c:	bl	fe7c218c <__bss_end__@@Base+0xfe6dd8a0>
    4190:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    4194:			; <UNDEFINED> instruction: 0xff44f7ff
    4198:			; <UNDEFINED> instruction: 0xf7fe2001
    419c:	svclt	0x0000eb98
    41a0:	ldrdeq	sl, [r0], -ip
    41a4:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    41a8:			; <UNDEFINED> instruction: 0x4606b5f8
    41ac:	vshr.s64	d18, d8, #64
    41b0:	strmi	r0, [pc], -r4
    41b4:	bl	13c21b4 <__bss_end__@@Base+0x12dd8c8>
    41b8:	strcs	fp, [r0, #-776]	; 0xfffffcf8
    41bc:	vst1.8	{d20-d22}, [pc], r4
    41c0:	andvs	r2, r7, r0, lsl #5
    41c4:	strtmi	r6, [r9], -r6, asr #1
    41c8:	addscc	r6, r4, r5, asr #32
    41cc:	stcpl	8, cr15, [ip], {64}	; 0x40
    41d0:	addspl	pc, r0, r4, asr #17
    41d4:	bl	feac21d4 <__bss_end__@@Base+0xfe9dd8e8>
    41d8:			; <UNDEFINED> instruction: 0xf1044629
    41dc:	stmib	r4, {r3, r4}^
    41e0:			; <UNDEFINED> instruction: 0xf7fe5504
    41e4:			; <UNDEFINED> instruction: 0x4629ea58
    41e8:	eorseq	pc, r0, r4, lsl #2
    41ec:	b	fe0c21ec <__bss_end__@@Base+0xfdfdd900>
    41f0:	rsbeq	pc, r0, r4, lsl #2
    41f4:			; <UNDEFINED> instruction: 0xf7fe4629
    41f8:			; <UNDEFINED> instruction: 0x4620ea7e
    41fc:	stmdami	r3, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    4200:			; <UNDEFINED> instruction: 0xf7ff4478
    4204:	andcs	pc, r1, sp, lsl #30
    4208:	bl	1842208 <__bss_end__@@Base+0x175d91c>
    420c:			; <UNDEFINED> instruction: 0x0000aab8
    4210:	svcmi	0x00f0e92d
    4214:	blx	7d5a74 <__bss_end__@@Base+0x6f1188>
    4218:			; <UNDEFINED> instruction: 0xf100f886
    421c:			; <UNDEFINED> instruction: 0x46050918
    4220:	bl	170434 <__bss_end__@@Base+0x8bb48>
    4224:	strbmi	r0, [r8], -r8, lsl #17
    4228:			; <UNDEFINED> instruction: 0xf7fe461f
    422c:			; <UNDEFINED> instruction: 0xf8d8ea14
    4230:	blmi	1508488 <__bss_end__@@Base+0x1423b9c>
    4234:	movwls	r4, #1147	; 0x47b
    4238:			; <UNDEFINED> instruction: 0x460cb379
    423c:	bvs	93c248 <__bss_end__@@Base+0x85795c>
    4240:	ldmib	r4, {r2, r3, r4, r6, r8, r9, ip, sp, pc}^
    4244:	adcsmi	r2, fp, #134217728	; 0x8000000
    4248:	adcsmi	fp, r2, #8, 30
    424c:	stmdbvs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4250:	bvs	ff8329a4 <__bss_end__@@Base+0xff74e0b8>
    4254:	andcc	r6, r1, #11141120	; 0xaa0000
    4258:			; <UNDEFINED> instruction: 0xb1a860aa
    425c:	orrslt	r6, sl, r2, lsr #21
    4260:	svclt	0x000842a2
    4264:	svclt	0x000842a0
    4268:	addscc	pc, r0, r5, asr #17
    426c:	sbcsvs	sp, r0, #9
    4270:			; <UNDEFINED> instruction: 0x0090f8d5
    4274:	adcmi	r6, r0, #942080	; 0xe6000
    4278:	svclt	0x000462b2
    427c:			; <UNDEFINED> instruction: 0xf8c56aa2
    4280:	andcs	r2, r0, #144	; 0x90
    4284:	andcs	lr, sl, #196, 18	; 0x310000
    4288:	strbmi	r3, [r8], -r1, lsl #6
    428c:			; <UNDEFINED> instruction: 0xf7fe6163
    4290:	strtmi	lr, [r0], -r0, ror #18
    4294:	pop	{r0, r1, ip, sp, pc}
    4298:	ldmib	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    429c:	ldrmi	r3, [fp, #2816]	; 0xb00
    42a0:			; <UNDEFINED> instruction: 0xf8d5db53
    42a4:			; <UNDEFINED> instruction: 0xf1054090
    42a8:			; <UNDEFINED> instruction: 0xf04f0b30
    42ac:	stmdblt	ip, {r0, r9, fp}^
    42b0:	ldrbmi	r4, [r8], -r9, asr #12
    42b4:	andsge	pc, r0, r5, asr #17
    42b8:	bl	feec22b8 <__bss_end__@@Base+0xfeddd9cc>
    42bc:			; <UNDEFINED> instruction: 0x4090f8d5
    42c0:	rscsle	r2, r5, r0, lsl #24
    42c4:	cmnlt	r3, r3, ror #21
    42c8:	cmnlt	r2, r2, lsr #21
    42cc:	svclt	0x000842a2
    42d0:	svclt	0x001d42a3
    42d4:	addsvs	r6, sl, #805306381	; 0x3000000d
    42d8:	movwcs	r6, #2723	; 0xaa3
    42dc:	addscc	pc, r0, r5, asr #17
    42e0:	stmib	r4, {r8, r9, sp}^
    42e4:	ldmib	r4, {r1, r3, r8, r9, ip, sp}^
    42e8:	movtlt	r3, #8712	; 0x2208
    42ec:	bvs	8dcb40 <__bss_end__@@Base+0x7f8254>
    42f0:	subsvs	fp, sl, #-1073741824	; 0xc0000000
    42f4:			; <UNDEFINED> instruction: 0x1094f8d8
    42f8:	stmib	r4, {r8, r9, sp}^
    42fc:	blls	310f24 <__bss_end__@@Base+0x22c638>
    4300:	stmib	r4, {r0, r9, sp}^
    4304:	eorvs	r6, r1, #524288	; 0x80000
    4308:	movwcs	r6, #291	; 0x123
    430c:	stmib	r4, {r1, r5, r6, r8, sp, lr}^
    4310:			; <UNDEFINED> instruction: 0xf8c83206
    4314:	rsbvs	r4, r3, #148	; 0x94
    4318:	subvs	fp, ip, #1073741824	; 0x40000000
    431c:	strbmi	r6, [r8], -fp, lsr #17
    4320:	adcvs	r3, fp, r1, lsl #6
    4324:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4328:	blmi	5eab30 <__bss_end__@@Base+0x506244>
    432c:	ldmpl	r3, {r0, r5, r9, sl, lr}^
    4330:			; <UNDEFINED> instruction: 0xf7ff6818
    4334:	strtmi	pc, [r0], -r7, asr #23
    4338:	pop	{r0, r1, ip, sp, pc}
    433c:	stmdbhi	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4340:	addeq	lr, r0, r5, lsl #22
    4344:	addscc	pc, r4, r0, asr #17
    4348:	ldrsbtcs	lr, [r8], -r2
    434c:			; <UNDEFINED> instruction: 0xf7fe9101
    4350:	stmdbls	r1, {r1, r7, r9, fp, sp, lr, pc}
    4354:	cmnlt	r0, r4, lsl #12
    4358:	smlattls	r1, r8, r8, r6
    435c:	b	1ec235c <__bss_end__@@Base+0x1ddda70>
    4360:	cmplt	r0, r0, lsr #6
    4364:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    4368:	rsbvs	r9, fp, r1, lsl #18
    436c:	eorvs	r2, r5, r0, lsl #6
    4370:	movwcc	lr, #43460	; 0xa9c4
    4374:	stmdami	r5, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    4378:			; <UNDEFINED> instruction: 0xf7ff4478
    437c:	andcs	pc, r1, r1, asr lr	; <UNPREDICTABLE>
    4380:	b	fe942380 <__bss_end__@@Base+0xfe85da94>
    4384:	andeq	pc, r1, r0, lsr fp	; <UNPREDICTABLE>
    4388:	strdeq	r0, [r0], -ip
    438c:	andeq	sl, r0, ip, ror #18
    4390:	push	{r1, r3, r5, r6, r8, r9, fp, lr}
    4394:			; <UNDEFINED> instruction: 0x460c43f0
    4398:	ldrbtmi	r4, [fp], #-2409	; 0xfffff697
    439c:	addlt	r4, pc, r9, ror #20
    43a0:			; <UNDEFINED> instruction: 0xf8d34479
    43a4:	stmpl	sl, {r2, r5, r6, r8, ip, sp}
    43a8:	andls	r6, sp, #1179648	; 0x120000
    43ac:	andeq	pc, r0, #79	; 0x4f
    43b0:			; <UNDEFINED> instruction: 0xf0402b00
    43b4:	blmi	1924690 <__bss_end__@@Base+0x183fda4>
    43b8:	blvs	ff815bd8 <__bss_end__@@Base+0xff7312ec>
    43bc:	cfldrdvs	mvd4, [fp, #-492]	; 0xfffffe14
    43c0:			; <UNDEFINED> instruction: 0xf7feb92b
    43c4:	tstlt	r8, r8, lsl #18
    43c8:	and	r6, fp, r5, lsl #16
    43cc:	bmi	17df354 <__bss_end__@@Base+0x16faa68>
    43d0:	andls	r2, r1, ip, lsl #6
    43d4:	ldrbtmi	sl, [sl], #-2055	; 0xfffff7f9
    43d8:	andls	r4, r0, #26214400	; 0x1900000
    43dc:	strmi	r2, [r5], -r1, lsl #4
    43e0:	bl	1ec23e0 <__bss_end__@@Base+0x1dddaf4>
    43e4:	stmibvs	r0!, {r1, r3, r4, r6, r8, r9, fp, lr}
    43e8:	cfldrdvs	mvd4, [fp, #-492]	; 0xfffffe14
    43ec:	rsbsle	r2, r5, r0, lsl #22
    43f0:	movwcs	r4, #51800	; 0xca58
    43f4:	stmdage	sl, {r0, ip, pc}
    43f8:			; <UNDEFINED> instruction: 0x4619447a
    43fc:	andcs	r9, r1, #0, 4
    4400:			; <UNDEFINED> instruction: 0xf7fe4607
    4404:	bvs	87f1b4 <__bss_end__@@Base+0x79a8c8>
    4408:			; <UNDEFINED> instruction: 0xf7ffa804
    440c:	ldmdbmi	r2, {r0, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
    4410:	strls	r4, [r0, -fp, lsr #12]
    4414:			; <UNDEFINED> instruction: 0x46024479
    4418:			; <UNDEFINED> instruction: 0xf7fe2001
    441c:	bvs	8beecc <__bss_end__@@Base+0x7da5e0>
    4420:	cmnmi	r0, #33554432	; 0x2000000	; <UNPREDICTABLE>
    4424:	svcmi	0x00c0f5b3
    4428:	ldcle	0, cr13, [r9], #-388	; 0xfffffe7c
    442c:	svcpl	0x0000f5b3
    4430:			; <UNDEFINED> instruction: 0xf5b3d05d
    4434:	eorsle	r4, fp, r0, lsl #31
    4438:	svcpl	0x0080f5b3
    443c:	blmi	11f8524 <__bss_end__@@Base+0x1113c38>
    4440:	eorseq	pc, r4, r4, lsl #2
    4444:			; <UNDEFINED> instruction: 0xf8d3447b
    4448:	blcs	109f0 <_IO_stdin_used@@Base+0x1e4c>
    444c:			; <UNDEFINED> instruction: 0xf7fed14b
    4450:	strmi	lr, [r5], -r8, lsl #21
    4454:	andcs	r6, r1, fp, lsr #18
    4458:	strls	r6, [r3], -sl, ror #18
    445c:	stmdavs	lr!, {r0, r1, sl, lr}^
    4460:	rsbvc	pc, ip, #536870912	; 0x20000000
    4464:			; <UNDEFINED> instruction: 0x9602493e
    4468:	stmiavs	lr!, {r0, r3, r4, r5, r6, sl, lr}
    446c:	stmiavs	sp!, {r0, r9, sl, ip, pc}^
    4470:			; <UNDEFINED> instruction: 0xf7fe9500
    4474:	bvs	8fee74 <__bss_end__@@Base+0x81a588>
    4478:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    447c:	svcmi	0x0020f5b3
    4480:	andcs	sp, sl, r1, asr r0
    4484:	b	1842484 <__bss_end__@@Base+0x175db98>
    4488:	blmi	b96d68 <__bss_end__@@Base+0xab247c>
    448c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4490:	blls	35e500 <__bss_end__@@Base+0x279c14>
    4494:	qdaddle	r4, sl, pc	; <UNPREDICTABLE>
    4498:	andlt	r2, pc, r1
    449c:	mvnshi	lr, #12386304	; 0xbd0000
    44a0:	svcmi	0x0040f5b3
    44a4:	vst4.8	{d13-d16}, [r2], r4
    44a8:			; <UNDEFINED> instruction: 0xf5b24250
    44ac:	bicle	r4, r6, r0, lsl #30
    44b0:			; <UNDEFINED> instruction: 0xf7fe4628
    44b4:			; <UNDEFINED> instruction: 0x4605ea12
    44b8:			; <UNDEFINED> instruction: 0xf7fe4638
    44bc:	ldmib	r4, {r1, r2, r3, r9, fp, sp, lr, pc}^
    44c0:	stmdbmi	r9!, {r1, r8, fp, pc}
    44c4:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    44c8:	strtmi	r4, [r8], #-1145	; 0xfffffb87
    44cc:	andseq	pc, r9, #192, 2	; 0x30
    44d0:	b	88c4dc <__bss_end__@@Base+0x7a7bf0>
    44d4:			; <UNDEFINED> instruction: 0xf7fe72e2
    44d8:	ldr	lr, [r0, ip, asr #20]!
    44dc:	b	ffdc24dc <__bss_end__@@Base+0xffcddbf0>
    44e0:	stmdavs	r7, {r6, r8, r9, ip, sp, pc}
    44e4:			; <UNDEFINED> instruction: 0xf7fee78f
    44e8:			; <UNDEFINED> instruction: 0x4605e9da
    44ec:			; <UNDEFINED> instruction: 0x4628e7b2
    44f0:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44f4:	ldrtmi	r4, [r8], -r5, lsl #12
    44f8:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44fc:	blmi	6de7a0 <__bss_end__@@Base+0x5f9eb4>
    4500:	ldrbtmi	r4, [fp], #-2331	; 0xfffff6e5
    4504:	strtmi	r4, [r8], #-1145	; 0xfffffb87
    4508:			; <UNDEFINED> instruction: 0xf1c0b2fd
    450c:	eorsne	r0, pc, #536870913	; 0x20000001
    4510:	stmib	sp, {r0, sp}^
    4514:	b	8a191c <__bss_end__@@Base+0x7bd030>
    4518:			; <UNDEFINED> instruction: 0xf7fe72e2
    451c:	str	lr, [lr, sl, lsr #20]
    4520:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4524:	ldmdbmi	r3, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4528:	blvs	88c534 <__bss_end__@@Base+0x7a7c48>
    452c:			; <UNDEFINED> instruction: 0xf7fe4479
    4530:	str	lr, [r6, r0, lsr #20]!
    4534:	ldrb	r6, [fp, -r0, lsr #19]
    4538:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    453c:	andeq	pc, r1, sl, ror #24
    4540:	andeq	pc, r1, r4, asr #19
    4544:	andeq	r0, r0, r0, lsl #4
    4548:	andeq	r0, r2, r8, lsl #2
    454c:	andeq	sl, r0, r6, lsr r9
    4550:	ldrdeq	r0, [r2], -ip
    4554:	andeq	sl, r0, r4, lsl r9
    4558:	strdeq	sl, [r0], -ip
    455c:	andeq	pc, r1, r0, asr #23
    4560:	andeq	sl, r0, r8, asr #17
    4564:	ldrdeq	pc, [r1], -r8
    4568:	andeq	sl, r0, r4, asr r8
    456c:	andeq	fp, r0, r2, asr r5
    4570:	andeq	sl, r0, r0, lsr #16
    4574:	andeq	sl, r0, r0, lsr #16
    4578:			; <UNDEFINED> instruction: 0x4605b5f8
    457c:			; <UNDEFINED> instruction: 0x46142018
    4580:			; <UNDEFINED> instruction: 0xf7fe461e
    4584:	cmnlt	r0, r8, ror #18
    4588:	stmib	r0, {r0, r1, r5, r7, r9, ip, sp, pc}^
    458c:	ldmib	sp, {r9, sl, lr}^
    4590:			; <UNDEFINED> instruction: 0xf8556706
    4594:			; <UNDEFINED> instruction: 0xf8452023
    4598:	stmib	r0, {r0, r1, r5}^
    459c:	tstvs	r2, r2, lsl #14
    45a0:	stmdami	r3, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    45a4:			; <UNDEFINED> instruction: 0xf7ff4478
    45a8:	andcs	pc, r1, fp, lsr sp	; <UNPREDICTABLE>
    45ac:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45b0:			; <UNDEFINED> instruction: 0x0000a7b0
    45b4:	push	{r3, r5, r8, fp, lr}
    45b8:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
    45bc:	strcs	fp, [r0, #-130]	; 0xffffff7e
    45c0:	strls	r4, [r0, #-1543]	; 0xfffff9f9
    45c4:	stclvs	13, cr6, [r9, #560]	; 0x230
    45c8:			; <UNDEFINED> instruction: 0x9e081912
    45cc:	movweq	lr, #15169	; 0x3b41
    45d0:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    45d4:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45d8:	svclt	0x00083101
    45dc:	svccc	0x00fff1b0
    45e0:	adcmi	sp, lr, #42	; 0x2a
    45e4:	blne	1cbba58 <__bss_end__@@Base+0x1bd716c>
    45e8:	tsteq	r5, r8, lsl #22
    45ec:			; <UNDEFINED> instruction: 0xf7fe4638
    45f0:	cdpne	8, 0, cr14, cr4, cr4, {0}
    45f4:	pushne	{r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    45f8:			; <UNDEFINED> instruction: 0xd015dcf3
    45fc:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4600:	stmdacs	r4, {fp, sp, lr}
    4604:			; <UNDEFINED> instruction: 0xf7fed0ed
    4608:	strcs	lr, [r0], #-2366	; 0xfffff6c2
    460c:	ldmdami	r3, {r0, r9, sl, lr}
    4610:			; <UNDEFINED> instruction: 0xf7ff4478
    4614:	strtmi	pc, [r0], -r5, lsl #26
    4618:	pop	{r1, ip, sp, pc}
    461c:	strcs	r8, [r1], #-496	; 0xfffffe10
    4620:	andlt	r4, r2, r0, lsr #12
    4624:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4628:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    462c:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    4630:	andlt	r4, r2, r0, lsr #12
    4634:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4638:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    463c:	stmdavs	r0, {r2, r3, r5, r9, sl, lr}
    4640:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4644:	stmdami	r7, {r0, r9, sl, lr}
    4648:			; <UNDEFINED> instruction: 0xf7ff4478
    464c:	strtmi	pc, [r0], -r9, ror #25
    4650:	pop	{r1, ip, sp, pc}
    4654:	svclt	0x000081f0
    4658:	andeq	pc, r1, sl, lsl #30
    465c:			; <UNDEFINED> instruction: 0x0000a7b0
    4660:	andeq	sl, r0, lr, ror #14
    4664:	andeq	sl, r0, r4, lsr r7
    4668:	ldmdami	r5, {r2, r4, r8, r9, fp, lr}
    466c:	ldrbtmi	r4, [fp], #-2325	; 0xfffff6eb
    4670:	ldrblt	r4, [r0, #2581]!	; 0xa15
    4674:	ldmdapl	lr, {r0, r1, r7, ip, sp, pc}
    4678:	ldmpl	pc, {r0, r2, r3, r4, r6, fp, ip, lr}	; <UNPREDICTABLE>
    467c:			; <UNDEFINED> instruction: 0xf7ff6830
    4680:	strmi	pc, [r4], -pc, asr #20
    4684:	blvs	85e72c <__bss_end__@@Base+0x779e40>
    4688:	movwcs	lr, #10708	; 0x29d4
    468c:	stmdbvs	r1!, {r0, r8, ip, pc}
    4690:	orrvc	pc, r0, r1, lsr #32
    4694:			; <UNDEFINED> instruction: 0xf7ff9100
    4698:	strmi	pc, [r3], -sp, lsl #31
    469c:	blx	fecd5f24 <__bss_end__@@Base+0xfebf1638>
    46a0:	teqlt	fp, r3, lsl #3	; <UNPREDICTABLE>
    46a4:	bicseq	r6, fp, r3, lsr #18
    46a8:	ldmdavs	r8!, {r2, sl, ip, lr, pc}
    46ac:			; <UNDEFINED> instruction: 0xf7ff4621
    46b0:	strb	pc, [r3, r9, lsl #20]!	; <UNPREDICTABLE>
    46b4:			; <UNDEFINED> instruction: 0xf7ff0949
    46b8:	ldrb	pc, [pc, fp, ror #21]	; <UNPREDICTABLE>
    46bc:	strdeq	pc, [r1], -r6
    46c0:	strdeq	r0, [r0], -ip
    46c4:	strdeq	r0, [r0], -r8
    46c8:	andeq	r0, r0, r4, ror r2
    46cc:	svcmi	0x00f0e92d
    46d0:	bmi	1a55f28 <__bss_end__@@Base+0x197163c>
    46d4:	blmi	1a55f50 <__bss_end__@@Base+0x1971664>
    46d8:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    46dc:	ldrdlt	pc, [r0, pc]!	; <UNPREDICTABLE>
    46e0:			; <UNDEFINED> instruction: 0x46069f12
    46e4:	ldrbtmi	r5, [fp], #2259	; 0x8d3
    46e8:	movwls	r6, #30747	; 0x781b
    46ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    46f0:	movwls	r9, #11028	; 0x2b14
    46f4:	blcs	2b348 <pathname@@Base+0x6bb4>
    46f8:			; <UNDEFINED> instruction: 0xf5b3d076
    46fc:	svclt	0x00d85f00
    4700:	ldrdge	pc, [ip], #-141	; 0xffffff73
    4704:	blmi	17fb89c <__bss_end__@@Base+0x1716fb0>
    4708:			; <UNDEFINED> instruction: 0xf85b2002
    470c:	ldmdavs	fp, {r0, r1, ip, sp}
    4710:	cmnle	ip, r0, lsl #22
    4714:	tsteq	r6, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    4718:	movwls	r9, #4096	; 0x1000
    471c:	strtmi	r4, [fp], -r2, lsr #12
    4720:			; <UNDEFINED> instruction: 0xf7ff4630
    4724:	stmdacs	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4728:			; <UNDEFINED> instruction: 0xf8bdd07b
    472c:	andslt	r3, sl, #22
    4730:	andmi	pc, r0, r3, lsr #8
    4734:	suble	r2, fp, r0, lsl #16
    4738:	vmov.i16	q10, #179	; 0x00b3
    473c:	ldrbmi	r0, [r3, #-782]	; 0xfffffcf2
    4740:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    4744:	andscc	pc, r6, sp, lsr #17
    4748:			; <UNDEFINED> instruction: 0x8018f8b0
    474c:	bcs	3b854 <pathname@@Base+0x170c0>
    4750:	stmeq	r0, {r3, r6, r7, r8, r9, ip, sp, lr, pc}
    4754:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
    4758:			; <UNDEFINED> instruction: 0xf8dfdb7b
    475c:	ldrbtmi	r9, [r9], #304	; 0x130
    4760:	ldrdeq	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    4764:	rsble	r2, r3, r0, lsl #16
    4768:	andeq	lr, r4, #24, 22	; 0x6000
    476c:	stmibvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    4770:	ldrtmi	r9, [r0], -r1
    4774:	bl	126937c <__bss_end__@@Base+0x1184a90>
    4778:			; <UNDEFINED> instruction: 0xf7ff0305
    477c:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    4780:			; <UNDEFINED> instruction: 0xf8dfd04f
    4784:	ldrbmi	ip, [r3], -ip, lsl #2
    4788:	stmdals	r2, {r1, r6, r9, sl, fp, lr}
    478c:	andge	pc, ip, fp, asr r8	; <UNPREDICTABLE>
    4790:			; <UNDEFINED> instruction: 0xf8bd447e
    4794:	mrcvs	0, 1, r2, cr1, cr6, {0}
    4798:	strls	sl, [r0], -r6, lsl #28
    479c:	ldrdvs	pc, [r0], -sl
    47a0:			; <UNDEFINED> instruction: 0x47b06976
    47a4:	eorsle	r1, r4, r3, asr #24
    47a8:			; <UNDEFINED> instruction: 0xf8bdb16f
    47ac:	bl	62c80c <__bss_end__@@Base+0x547f20>
    47b0:	bl	12457c8 <__bss_end__@@Base+0x1160edc>
    47b4:			; <UNDEFINED> instruction: 0xf04f0505
    47b8:	bl	5073c0 <__bss_end__@@Base+0x422ad4>
    47bc:	bl	11457ec <__bss_end__@@Base+0x1060f00>
    47c0:	stmib	r7, {r0, r1, r3, r8, sl}^
    47c4:	blls	4d5bcc <__bss_end__@@Base+0x3f12e0>
    47c8:	svclt	0x00182b00
    47cc:	mulle	r0, r8, r2
    47d0:	bmi	c4c7d8 <__bss_end__@@Base+0xb67eec>
    47d4:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    47d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    47dc:	subsmi	r9, sl, r7, lsl #22
    47e0:	andlt	sp, r9, r8, asr #2
    47e4:	svchi	0x00f0e8bd
    47e8:	bpl	4192c <pathname@@Base+0x1d198>
    47ec:			; <UNDEFINED> instruction: 0xf10de78b
    47f0:	andls	r0, r0, r6, lsl r3
    47f4:	strtmi	r9, [r2], -r1, lsl #6
    47f8:	ldrtmi	r4, [r0], -fp, lsr #12
    47fc:	mrc2	7, 6, pc, cr10, cr15, {7}
    4800:			; <UNDEFINED> instruction: 0xf8bdb178
    4804:	andseq	r2, r3, #22
    4808:	tstcs	r2, #274432	; 0x43000
    480c:	addslt	fp, fp, #-1610612735	; 0xa0000001
    4810:			; <UNDEFINED> instruction: 0xf8dae78e
    4814:	stmdami	r1!, {ip, sp}
    4818:	ldmdavs	r9, {r1, r2, r9, fp, ip, pc}^
    481c:			; <UNDEFINED> instruction: 0xf7ff4478
    4820:	ldmdami	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    4824:	strtmi	r4, [fp], -r2, lsr #12
    4828:			; <UNDEFINED> instruction: 0xf7ff4478
    482c:			; <UNDEFINED> instruction: 0xe7cffbf9
    4830:	andpl	pc, r0, pc, asr #8
    4834:			; <UNDEFINED> instruction: 0xf7fe9303
    4838:	blls	fe878 <__bss_end__@@Base+0x19f8c>
    483c:	rsbeq	pc, r0, r9, asr #17
    4840:	orrsle	r2, r1, r0, lsl #16
    4844:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    4848:	blx	ffac284e <__bss_end__@@Base+0xff9ddf62>
    484c:			; <UNDEFINED> instruction: 0xf7fe2001
    4850:	bls	be950 <inode_table_hash@@Base+0x1a098>
    4854:	stmibvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    4858:	ldrtmi	r9, [r0], -r0, lsl #6
    485c:	bl	629068 <__bss_end__@@Base+0x54477c>
    4860:	bl	1245078 <__bss_end__@@Base+0x116078c>
    4864:			; <UNDEFINED> instruction: 0xf7ff0305
    4868:	stmdacs	r0, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    486c:			; <UNDEFINED> instruction: 0xf8bdd0d9
    4870:			; <UNDEFINED> instruction: 0xe7990016
    4874:	svc	0x0038f7fd
    4878:	andeq	pc, r1, sl, lsl #13
    487c:	andeq	r0, r0, r0, lsl #4
    4880:	andeq	pc, r1, lr, ror r6	; <UNPREDICTABLE>
    4884:	andeq	r0, r0, ip, lsl #5
    4888:	andeq	r0, r0, r4, lsl #4
    488c:	andeq	pc, r1, r6, ror #26
    4890:	andeq	r0, r0, r8, lsl r2
    4894:	andeq	pc, r1, r4, lsr sp	; <UNPREDICTABLE>
    4898:	andeq	pc, r1, lr, lsl #11
    489c:	andeq	sl, r0, r0, lsl #12
    48a0:	andeq	sl, r0, r0, lsr #12
    48a4:	andeq	sl, r0, r2, lsr #11
    48a8:	svcmi	0x00f0e92d
    48ac:	ldrmi	fp, [pc], -pc, lsl #1
    48b0:	strls	r2, [r7, -r0, lsl #8]
    48b4:	svcmi	0x00412500
    48b8:	andls	r4, r6, #11534336	; 0xb00000
    48bc:	ldrbtmi	r2, [pc], #-1536	; 48c4 <ZSTD_maxCLevel@plt+0x1de0>
    48c0:	smlabteq	ip, sp, r9, lr
    48c4:	strmi	sl, [r2], -ip, lsl #18
    48c8:			; <UNDEFINED> instruction: 0x46a846bb
    48cc:	tstls	r9, r7, lsr #12
    48d0:	strmi	lr, [r4, #-2509]	; 0xfffff633
    48d4:	ldmib	sp, {r1, r2, r3, r6, sp, lr, pc}^
    48d8:	bl	fedd5cf0 <__bss_end__@@Base+0xfecf1404>
    48dc:			; <UNDEFINED> instruction: 0xf6410904
    48e0:	bl	1a21ce4 <__bss_end__@@Base+0x193d3f8>
    48e4:	strbmi	r0, [ip, #-2565]	; 0xfffff5fb
    48e8:	streq	pc, [r0, #-79]	; 0xffffffb1
    48ec:	tsteq	sl, r5, ror fp
    48f0:			; <UNDEFINED> instruction: 0xf517db0d
    48f4:	stmib	sp, {r8, r9, sl, ip, lr}^
    48f8:			; <UNDEFINED> instruction: 0xf148230a
    48fc:	ldrtmi	r0, [r9], -r0, lsl #16
    4900:	svc	0x0010f7fd
    4904:	movwcs	lr, #43485	; 0xa9dd
    4908:	stmdacs	r0, {r1, r2, r9, sl, lr}
    490c:	ldmib	sp, {r0, r4, r6, ip, lr, pc}^
    4910:	stmdami	fp!, {r2, r8, sl, lr}
    4914:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    4918:	strmi	lr, [r0, #-2509]	; 0xfffff633
    491c:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4920:	stmib	sp, {r3, r5, fp, lr}^
    4924:	ldmdbne	r1!, {r2, r8, sl, lr}
    4928:	ldmib	sp, {sl, sp}^
    492c:			; <UNDEFINED> instruction: 0xf85b230c
    4930:	strls	r0, [r1], #-0
    4934:	strls	r9, [r0], #-3081	; 0xfffff3f7
    4938:	tstls	r2, r0, lsl #16
    493c:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    4940:	strmi	lr, [r4, #-2525]	; 0xfffff623
    4944:	bl	114a9dc <__bss_end__@@Base+0x10660f0>
    4948:	stmib	sp, {r5, r6, r7, r8, sl, ip, sp, lr}^
    494c:	mvnlt	r4, r4, lsl #10
    4950:	movwcs	lr, #51677	; 0xc9dd
    4954:	strmi	lr, [r6, #-2525]	; 0xfffff623
    4958:	svclt	0x000a42ab
    495c:			; <UNDEFINED> instruction: 0xf04f42a2
    4960:			; <UNDEFINED> instruction: 0xf04f0c01
    4964:			; <UNDEFINED> instruction: 0xf5b00c00
    4968:	svclt	0x000c5f00
    496c:			; <UNDEFINED> instruction: 0xf00c2100
    4970:	ldmiblt	r1!, {r0, r8}
    4974:	ldrdeq	lr, [r6, -sp]
    4978:	ldrtmi	r4, [r0], -r2, lsl #5
    497c:	tsteq	r1, r3, ror fp
    4980:	ldrtmi	sp, [r0], -r9, lsr #23
    4984:	pop	{r0, r1, r2, r3, ip, sp, pc}
    4988:	stmdami	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
    498c:			; <UNDEFINED> instruction: 0xf7ff4478
    4990:	ldrtmi	pc, [r0], -r7, asr #22	; <UNPREDICTABLE>
    4994:			; <UNDEFINED> instruction: 0xf7fd2600
    4998:			; <UNDEFINED> instruction: 0x4630ee52
    499c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    49a0:			; <UNDEFINED> instruction: 0x46028ff0
    49a4:	vst2.8	{d20-d21}, [pc], r9
    49a8:	ldrbtmi	r5, [r8], #-256	; 0xffffff00
    49ac:	blx	e429b2 <__bss_end__@@Base+0xd5e0c6>
    49b0:	stmdami	r7, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    49b4:			; <UNDEFINED> instruction: 0xf7ff4478
    49b8:			; <UNDEFINED> instruction: 0xe7eafb33
    49bc:	andeq	pc, r1, r6, lsr #9
    49c0:	andeq	r0, r0, ip, ror #4
    49c4:	strdeq	r0, [r0], -r8
    49c8:	andeq	sl, r0, ip, lsl #10
    49cc:	andeq	sl, r0, r6, lsl r5
    49d0:	andeq	sl, r0, r0, asr #9
    49d4:	mvnsmi	lr, sp, lsr #18
    49d8:	bmi	145623c <__bss_end__@@Base+0x1371950>
    49dc:	ldrmi	fp, [r8], r4, lsl #1
    49e0:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    49e4:	strmi	r9, [ip], -sl, lsl #28
    49e8:	ldmpl	r3, {r0, r8, fp, sp, pc}^
    49ec:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    49f0:			; <UNDEFINED> instruction: 0xf04f9303
    49f4:	strls	r0, [r1], -r0, lsl #6
    49f8:			; <UNDEFINED> instruction: 0xf7fd9602
    49fc:	stmdbmi	sl, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4a00:	andcc	r4, r1, r9, ror r4
    4a04:	blmi	1278af0 <__bss_end__@@Base+0x1194204>
    4a08:	ldmdavs	r3!, {r1, r2, r3, r6, r7, fp, ip, lr}
    4a0c:	vld2.<illegal width 64>	{d11,d13}, [r4 :128], fp
    4a10:	bls	31db18 <__bss_end__@@Base+0x23922c>
    4a14:	msrvs	SPSR_, #4, 8	; 0x4000000
    4a18:	andle	r4, r5, r3, lsl r3
    4a1c:	strtmi	r4, [r8], -r1, lsr #12
    4a20:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a24:	eorsle	r3, r8, r1
    4a28:	strtmi	r9, [r8], -fp, lsl #18
    4a2c:	blx	2c0a58 <__bss_end__@@Base+0x1dc16c>
    4a30:	bmi	fd6248 <__bss_end__@@Base+0xef195c>
    4a34:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    4a38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a3c:	subsmi	r9, sl, r3, lsl #22
    4a40:	strtmi	sp, [r0], -fp, asr #2
    4a44:	pop	{r2, ip, sp, pc}
    4a48:			; <UNDEFINED> instruction: 0x464281f0
    4a4c:			; <UNDEFINED> instruction: 0x46284639
    4a50:	svc	0x0054f7fd
    4a54:	bicsle	r3, ip, r1
    4a58:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
    4a5c:			; <UNDEFINED> instruction: 0xf7fd6e5c
    4a60:	stmdavs	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    4a64:	cmple	r0, r0, lsl #24
    4a68:	svc	0x000cf7fd
    4a6c:	strmi	r4, [r2], -r9, lsr #12
    4a70:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    4a74:	blx	ff542a78 <__bss_end__@@Base+0xff45e18c>
    4a78:	blmi	c3e9ec <__bss_end__@@Base+0xb5a100>
    4a7c:	mrcvs	4, 2, r4, cr12, cr11, {3}
    4a80:	svc	0x0048f7fd
    4a84:	bllt	feb1ea8c <__bss_end__@@Base+0xfea3a1a0>
    4a88:	mrc	7, 7, APSR_nzcv, cr12, cr13, {7}
    4a8c:	strmi	r4, [r2], -r9, lsr #12
    4a90:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    4a94:	blx	ff142a98 <__bss_end__@@Base+0xff05e1ac>
    4a98:			; <UNDEFINED> instruction: 0xf7fde7cb
    4a9c:	ldmdavs	r7!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4aa0:	stmdavs	r0, {r1, r2, r9, sl, lr}
    4aa4:	stmdacs	r1, {r0, r1, r2, r3, r8, fp, ip, sp, pc}
    4aa8:	blmi	9b8ae0 <__bss_end__@@Base+0x8d41f4>
    4aac:	mrcvs	4, 2, r4, cr12, cr11, {3}
    4ab0:			; <UNDEFINED> instruction: 0xf7fdb9ac
    4ab4:	strtmi	lr, [r9], -r8, ror #29
    4ab8:	stmdami	r3!, {r1, r9, sl, lr}
    4abc:			; <UNDEFINED> instruction: 0xf7ff4478
    4ac0:	ldr	pc, [r6, pc, lsr #21]!
    4ac4:	ldrble	r0, [r0, #1443]!	; 0x5a3
    4ac8:	tstvc	r0, r4, lsr #8	; <UNPREDICTABLE>
    4acc:			; <UNDEFINED> instruction: 0xf7fd4628
    4ad0:	andcc	lr, r1, r2, asr #31
    4ad4:	ldmdavs	r0!, {r3, r5, r7, r8, ip, lr, pc}
    4ad8:			; <UNDEFINED> instruction: 0xf7fde7e7
    4adc:			; <UNDEFINED> instruction: 0xf7fdee06
    4ae0:			; <UNDEFINED> instruction: 0x4629eed2
    4ae4:	ldmdami	r9, {r1, r9, sl, lr}
    4ae8:			; <UNDEFINED> instruction: 0xf7ff4478
    4aec:	mulcs	r1, r9, sl
    4af0:	mcr	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    4af4:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4af8:	strmi	r4, [r2], -r9, lsr #12
    4afc:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    4b00:	blx	fe3c2b04 <__bss_end__@@Base+0xfe2de218>
    4b04:			; <UNDEFINED> instruction: 0xf7fd2001
    4b08:			; <UNDEFINED> instruction: 0xf7fdeee2
    4b0c:			; <UNDEFINED> instruction: 0x4629eebc
    4b10:	ldmdami	r0, {r1, r9, sl, lr}
    4b14:			; <UNDEFINED> instruction: 0xf7ff4478
    4b18:	andcs	pc, r1, r3, lsl #21
    4b1c:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    4b20:	andeq	pc, r1, r2, lsl #7
    4b24:	andeq	r0, r0, r0, lsl #4
    4b28:	andeq	pc, r1, r4, ror #6
    4b2c:	andeq	r0, r0, r8, ror #4
    4b30:	andeq	pc, r1, lr, lsr #6
    4b34:	andeq	pc, r1, sl, ror #20
    4b38:	andeq	sl, r0, lr, ror #9
    4b3c:	andeq	pc, r1, r8, asr #20
    4b40:	andeq	sl, r0, sl, lsl #9
    4b44:	andeq	pc, r1, r8, lsl sl	; <UNPREDICTABLE>
    4b48:	strdeq	sl, [r0], -r4
    4b4c:			; <UNDEFINED> instruction: 0x0000a4bc
    4b50:	andeq	sl, r0, r2, lsl r4
    4b54:	andeq	sl, r0, r0, asr #8
    4b58:	mvnsmi	lr, sp, lsr #18
    4b5c:	svclt	0x00c21e16
    4b60:	strmi	r4, [r8], r7, lsl #12
    4b64:	cfstr32le	mvfx2, [r2], {-0}
    4b68:	adcmi	lr, lr, #27
    4b6c:	blne	1cbbfd8 <__bss_end__@@Base+0x1bd76ec>
    4b70:	tsteq	r5, r8, lsl #22
    4b74:			; <UNDEFINED> instruction: 0xf7fd4638
    4b78:	mcrrne	15, 0, lr, r3, cr8
    4b7c:	svclt	0x00184604
    4b80:	mvnsle	r1, sp, lsr #16
    4b84:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4b88:	stmdacs	r4, {fp, sp, lr}
    4b8c:			; <UNDEFINED> instruction: 0xf7fdd0ed
    4b90:			; <UNDEFINED> instruction: 0x4601ee7a
    4b94:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    4b98:	blx	10c2b9c <__bss_end__@@Base+0xfde2b0>
    4b9c:	pop	{r5, r9, sl, lr}
    4ba0:	strcs	r8, [r0], #-496	; 0xfffffe10
    4ba4:	pop	{r5, r9, sl, lr}
    4ba8:	svclt	0x000081f0
    4bac:	andeq	sl, r0, r2, asr r4
    4bb0:	svcmi	0x00f0e92d
    4bb4:	mcrrmi	0, 8, fp, r4, cr7
    4bb8:	ldmib	sp, {r7, r9, sl, lr}^
    4bbc:	ldrbtmi	sl, [ip], #-2832	; 0xfffff4f0
    4bc0:	andne	lr, r4, #3358720	; 0x334000
    4bc4:	movweq	lr, #47706	; 0xba5a
    4bc8:	blls	4b8d00 <__bss_end__@@Base+0x3d4414>
    4bcc:	cmple	r4, r0, lsl #22
    4bd0:	vldmdbmi	pc!, {d4-<overflow reg d34>}
    4bd4:	ldrbtmi	r5, [sp], #-2275	; 0xfffff71d
    4bd8:	movwls	r4, #13850	; 0x361a
    4bdc:	ldmdavs	r7, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, lr}
    4be0:	rsble	r2, r3, r0, lsl #22
    4be4:	streq	lr, [r7], #-2842	; 0xfffff4e6
    4be8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4bec:	streq	pc, [r0, #-331]	; 0xfffffeb5
    4bf0:	rscscc	pc, pc, r4, lsl r1	; <UNPREDICTABLE>
    4bf4:	mvnscc	pc, r5, asr #2
    4bf8:			; <UNDEFINED> instruction: 0xf009463a
    4bfc:	cdpne	14, 0, cr15, cr3, cr9, {6}
    4c00:	stcle	3, cr9, [pc, #-8]!	; 4c00 <ZSTD_maxCLevel@plt+0x211c>
    4c04:			; <UNDEFINED> instruction: 0x26004b33
    4c08:			; <UNDEFINED> instruction: 0x463a46b1
    4c0c:			; <UNDEFINED> instruction: 0x4637447b
    4c10:	and	r4, sl, lr, lsl r6
    4c14:	bl	feeab824 <__bss_end__@@Base+0xfedc6f38>
    4c18:			; <UNDEFINED> instruction: 0xf1070a04
    4c1c:	bl	1ac6828 <__bss_end__@@Base+0x19e1f3c>
    4c20:	adcsmi	r7, fp, #228, 22	; 0x39000
    4c24:	blls	f8ca4 <__bss_end__@@Base+0x143b8>
    4c28:	ldrmi	r6, [r2, #2074]	; 0x81a
    4c2c:	bl	1ed6484 <__bss_end__@@Base+0x1df1b98>
    4c30:	cdpvs	3, 15, cr0, cr1, cr9, {0}
    4c34:	svclt	0x00b84640
    4c38:			; <UNDEFINED> instruction: 0x46224654
    4c3c:			; <UNDEFINED> instruction: 0xff8cf7ff
    4c40:	mvnle	r3, r1
    4c44:	andlt	r2, r7, r0
    4c48:	svchi	0x00f0e8bd
    4c4c:	ldrbmi	r2, [r2], -r1, lsl #12
    4c50:			; <UNDEFINED> instruction: 0x9600465b
    4c54:	stc	7, cr15, [r4, #1012]!	; 0x3f4
    4c58:	svclt	0x00083001
    4c5c:	andsle	r6, r1, lr, lsr #13
    4c60:	ldmdblt	fp!, {r0, r1, r3, r5, r7, r9, sl, fp, sp, lr}^
    4c64:	andne	lr, r4, #3620864	; 0x374000
    4c68:			; <UNDEFINED> instruction: 0xf7ff4640
    4c6c:	andcc	pc, r1, r5, ror pc	; <UNPREDICTABLE>
    4c70:	andcs	fp, r1, r8, lsl pc
    4c74:	pop	{r0, r1, r2, ip, sp, pc}
    4c78:	ldcmi	15, cr8, [r7, #-960]	; 0xfffffc40
    4c7c:	mcrvs	4, 5, r4, cr11, cr13, {3}
    4c80:	rscle	r2, r3, r0, lsl #22
    4c84:	vldrmi	d4, [r5, #-68]	; 0xffffffbc
    4c88:	ldrbtmi	r5, [sp], #-2275	; 0xfffff71d
    4c8c:	movwls	r4, #13850	; 0x361a
    4c90:	ldmdavs	r7, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, lr}
    4c94:			; <UNDEFINED> instruction: 0xd1a52b00
    4c98:	ldrtmi	r2, [r8], -r1, lsl #2
    4c9c:	mrrc	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    4ca0:	cmplt	r0, r8, ror #13
    4ca4:	blcs	20758 <_IO_stdin_used@@Base+0x11bb4>
    4ca8:	bfi	sp, ip, #3, #25
    4cac:	ldrtmi	r2, [r8], -r1, lsl #2
    4cb0:	mrrc	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    4cb4:	stmdacs	r0, {r3, r5, r6, r7, r9, sl, sp, lr}
    4cb8:	stmdami	r9, {r2, r4, r7, r8, ip, lr, pc}
    4cbc:			; <UNDEFINED> instruction: 0xf7ff4478
    4cc0:	andcs	pc, r1, pc, lsr #19
    4cc4:	mcr	7, 0, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4cc8:	andeq	pc, r1, r6, lsr #3
    4ccc:	andeq	r0, r0, r8, lsr r2
    4cd0:	andeq	pc, r1, lr, ror #17
    4cd4:			; <UNDEFINED> instruction: 0x0001f8b8
    4cd8:	andeq	pc, r1, r8, asr #16
    4cdc:	andeq	pc, r1, sl, lsr r8	; <UNPREDICTABLE>
    4ce0:	andeq	sl, r0, r4, asr r3
    4ce4:	mvnsmi	lr, sp, lsr #18
    4ce8:	eorscs	r4, r0, r6, lsl #12
    4cec:	ldrmi	r4, [r5], -r8, lsl #13
    4cf0:	ldc	7, cr15, [r0, #1012]!	; 0x3f4
    4cf4:	ldrbtmi	r4, [pc], #-3865	; 4cfc <ZSTD_maxCLevel@plt+0x2218>
    4cf8:	ldmib	r5, {r6, r8, r9, ip, sp, pc}^
    4cfc:	strmi	r2, [r4], -r2, lsl #6
    4d00:	ldrtmi	r6, [r0], -r9, lsr #20
    4d04:	stmib	r4, {r1, r2, r3, r5, r7, r8, fp, sp, lr}^
    4d08:	blvs	ffa8d918 <__bss_end__@@Base+0xff9a902c>
    4d0c:			; <UNDEFINED> instruction: 0x61216b6b
    4d10:	strcs	lr, [r5], -r4, asr #19
    4d14:			; <UNDEFINED> instruction: 0xf8c461e3
    4d18:			; <UNDEFINED> instruction: 0xf7fd8000
    4d1c:			; <UNDEFINED> instruction: 0xf895ece0
    4d20:	stclvs	0, cr12, [lr], #-256	; 0xffffff00
    4d24:			; <UNDEFINED> instruction: 0xf8d54621
    4d28:	stmdavs	sl!, {r2, r4, sp, lr, pc}
    4d2c:			; <UNDEFINED> instruction: 0xf1be4b0c
    4d30:	svclt	0x00c80f00
    4d34:			; <UNDEFINED> instruction: 0xf8843201
    4d38:	rsbvs	ip, r2, r4, lsr #32
    4d3c:	eorvs	r6, r0, #1610612746	; 0x6000000a
    4d40:	pop	{r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4d44:	ldmdavs	r8, {r4, r5, r6, r7, r8, lr}
    4d48:	mrclt	7, 5, APSR_nzcv, cr12, cr14, {7}
    4d4c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    4d50:			; <UNDEFINED> instruction: 0xf966f7ff
    4d54:			; <UNDEFINED> instruction: 0xf7fd2001
    4d58:	svclt	0x0000edba
    4d5c:	andeq	pc, r1, lr, rrx
    4d60:	andeq	r0, r0, r0, ror r2
    4d64:	strdeq	sl, [r0], -lr
    4d68:			; <UNDEFINED> instruction: 0x4606b5f8
    4d6c:			; <UNDEFINED> instruction: 0x460d2030
    4d70:	ldcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4d74:	ldrbtmi	r4, [pc], #-3857	; 4d7c <ZSTD_maxCLevel@plt+0x2298>
    4d78:	stmiavs	fp!, {r3, r6, r7, r8, ip, sp, pc}
    4d7c:	stmdbvs	r9!, {r2, r9, sl, lr}
    4d80:	rscscc	pc, pc, #79	; 0x4f
    4d84:	ldrtmi	r6, [r0], -r2, lsr #32
    4d88:			; <UNDEFINED> instruction: 0x612368ea
    4d8c:	stmib	r4, {r0, r1, r3, r5, r6, r8, fp, sp, lr}^
    4d90:	mvnvs	r2, r5, lsl #2
    4d94:	stc	7, cr15, [r2], #1012	; 0x3f4
    4d98:	blmi	25f448 <__bss_end__@@Base+0x17ab5c>
    4d9c:	adcvs	r4, r2, #34603008	; 0x2100000
    4da0:	ldmpl	fp!, {r5, r9, sp, lr}^
    4da4:	pop	{r3, r4, fp, sp, lr}
    4da8:			; <UNDEFINED> instruction: 0xf7fe40f8
    4dac:	stmdami	r5, {r0, r1, r3, r7, r9, sl, fp, ip, sp, pc}
    4db0:			; <UNDEFINED> instruction: 0xf7ff4478
    4db4:	andcs	pc, r1, r5, lsr r9	; <UNPREDICTABLE>
    4db8:	stc	7, cr15, [r8, #1012]	; 0x3f4
    4dbc:	andeq	lr, r1, lr, ror #31
    4dc0:	andeq	r0, r0, r0, ror r2
    4dc4:	andeq	sl, r0, ip, asr #5
    4dc8:	svcmi	0x00f0e92d
    4dcc:	ldclmi	6, cr4, [r3], #-28	; 0xffffffe4
    4dd0:	bmi	1cf101c <__bss_end__@@Base+0x1c0c730>
    4dd4:	mrcmi	4, 3, r4, cr3, cr12, {3}
    4dd8:	ldrdls	pc, [ip, #143]	; 0x8f
    4ddc:	ldrbtmi	r5, [lr], #-2210	; 0xfffff75e
    4de0:	blge	bf544 <inode_table_hash@@Base+0x1ac8c>
    4de4:	blmi	1c561d0 <__bss_end__@@Base+0x1b718e4>
    4de8:	andls	r6, pc, #1179648	; 0x120000
    4dec:	andeq	pc, r0, #79	; 0x4f
    4df0:			; <UNDEFINED> instruction: 0x460c6f30
    4df4:	vpmin.s8	d22, d0, d26
    4df8:			; <UNDEFINED> instruction: 0xf8592141
    4dfc:	stmdacs	r0, {r0, r1, ip, sp}
    4e00:	blge	bf53c <inode_table_hash@@Base+0x1ac84>
    4e04:	andeq	pc, r8, #134217731	; 0x8000003
    4e08:	blge	2bf56c <__bss_end__@@Base+0x1dac80>
    4e0c:	cmpcs	r1, r8, lsl #30
    4e10:	movwls	r4, #30240	; 0x7620
    4e14:	blge	13f550 <__bss_end__@@Base+0x5ac64>
    4e18:	ldrdge	pc, [r0], -r3
    4e1c:			; <UNDEFINED> instruction: 0xf814f7ff
    4e20:	tstle	fp, r3, asr #24
    4e24:	ldcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    4e28:	stmdavs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    4e2c:			; <UNDEFINED> instruction: 0xf0002d00
    4e30:			; <UNDEFINED> instruction: 0xf7fd80a2
    4e34:	strtmi	lr, [r1], -r8, lsr #26
    4e38:	ldmdami	sp, {r1, r9, sl, lr}^
    4e3c:			; <UNDEFINED> instruction: 0xf7ff4478
    4e40:	andcs	pc, r0, pc, ror #17
    4e44:	blmi	15977b8 <__bss_end__@@Base+0x14b2ecc>
    4e48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e4c:	blls	3deebc <__bss_end__@@Base+0x2fa5d0>
    4e50:			; <UNDEFINED> instruction: 0xf040405a
    4e54:	andslt	r8, r1, lr, lsl #1
    4e58:	svchi	0x00f0e8bd
    4e5c:			; <UNDEFINED> instruction: 0x4605683e
    4e60:			; <UNDEFINED> instruction: 0xf7fd00b0
    4e64:	strdls	lr, [r8], -r8
    4e68:			; <UNDEFINED> instruction: 0xf0002800
    4e6c:	blmi	14a50b0 <__bss_end__@@Base+0x13c07c4>
    4e70:	ldmdavs	r9!, {r1, r4, r5, r9, sl, lr}^
    4e74:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4e78:	ldmdavs	fp, {r0, r3, r8, r9, ip, pc}
    4e7c:			; <UNDEFINED> instruction: 0x4798689b
    4e80:			; <UNDEFINED> instruction: 0x4629463a
    4e84:			; <UNDEFINED> instruction: 0xf7ff4620
    4e88:	ldmdavs	fp!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4e8c:	suble	r2, r0, r0, lsl #22
    4e90:	strcs	r9, [r0, #-2824]	; 0xfffff4f8
    4e94:			; <UNDEFINED> instruction: 0xb01cf8dd
    4e98:	stmdaeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    4e9c:	adcvs	lr, r6, fp
    4ea0:	strtmi	r4, [r1], -r6, asr #22
    4ea4:			; <UNDEFINED> instruction: 0xf8593501
    4ea8:	ldmdavs	r8, {r0, r1, ip, sp}
    4eac:	mcr2	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    4eb0:	adcmi	r6, fp, #3866624	; 0x3b0000
    4eb4:	andcs	sp, ip, sp, lsr #18
    4eb8:	svcvs	0x0004f858
    4ebc:	stcl	7, cr15, [sl], {253}	; 0xfd
    4ec0:	stmdacs	r0, {r2, r9, sl, lr}
    4ec4:	movwcs	sp, #78	; 0x4e
    4ec8:	andvs	r4, r3, r2, asr r6
    4ecc:	ldrdeq	lr, [r2, -sp]
    4ed0:	ldc2l	0, cr15, [lr, #-36]	; 0xffffffdc
    4ed4:	ldrdcc	pc, [r0], -fp
    4ed8:	svclt	0x00024285
    4edc:	mvnscc	pc, #-1073741824	; 0xc0000000
    4ee0:			; <UNDEFINED> instruction: 0x401368ba
    4ee4:	cdpcs	0, 0, cr6, cr0, cr3, {3}
    4ee8:	ldmdbmi	r5!, {r0, r3, r4, r6, r7, ip, lr, pc}
    4eec:	movwcs	lr, #18909	; 0x49dd
    4ef0:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    4ef4:			; <UNDEFINED> instruction: 0xf0269600
    4ef8:	stmdavs	r8, {r7, r9, sl, ip, sp, lr}
    4efc:			; <UNDEFINED> instruction: 0xf988f7ff
    4f00:	movwcs	lr, #18909	; 0x49dd
    4f04:	bl	10cb554 <__bss_end__@@Base+0xfe6c68>
    4f08:	stmib	sp, {r1, r2, r5, r6, r7, r8, r9, ip, sp, lr}^
    4f0c:	adcvs	r2, r0, r4, lsl #6
    4f10:	ldmdbvs	fp!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    4f14:	andcs	fp, ip, fp, lsl #6
    4f18:	ldc	7, cr15, [ip], {253}	; 0xfd
    4f1c:	movwlt	r4, #34308	; 0x8604
    4f20:	bge	2ebb4c <__bss_end__@@Base+0x207260>
    4f24:	stmdbge	ip, {r3, r4, r5, r8, fp, sp, lr}
    4f28:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    4f2c:	stmdbmi	r5!, {r3, r4, r7, r8, r9, sl, lr}
    4f30:	ldmib	sp, {r0, r1, r3, fp, ip, pc}^
    4f34:			; <UNDEFINED> instruction: 0xf859230c
    4f38:	andls	r1, r0, r1
    4f3c:			; <UNDEFINED> instruction: 0xf7ff6808
    4f40:	bvs	1f834e4 <__bss_end__@@Base+0x1e9ebf8>
    4f44:			; <UNDEFINED> instruction: 0x4621697a
    4f48:	stmib	r4, {r2, r3, r4, r8, r9, fp, lr}^
    4f4c:	adcvs	r5, r0, r0, lsl #4
    4f50:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4f54:			; <UNDEFINED> instruction: 0xf7fe6818
    4f58:	stmdals	r8, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4f5c:	bl	1bc2f58 <__bss_end__@@Base+0x1ade66c>
    4f60:	strb	r2, [pc, -r1]!
    4f64:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    4f68:			; <UNDEFINED> instruction: 0xf85af7ff
    4f6c:			; <UNDEFINED> instruction: 0xf7fd2001
    4f70:			; <UNDEFINED> instruction: 0xf7fdecae
    4f74:			; <UNDEFINED> instruction: 0xf7fdebba
    4f78:	strtmi	lr, [r1], -r6, lsl #25
    4f7c:	ldmdami	r3, {r1, r9, sl, lr}
    4f80:			; <UNDEFINED> instruction: 0xf7ff4478
    4f84:	andcs	pc, r1, sp, asr #16
    4f88:	stc	7, cr15, [r0], #1012	; 0x3f4
    4f8c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    4f90:			; <UNDEFINED> instruction: 0xf846f7ff
    4f94:			; <UNDEFINED> instruction: 0xf7fd2001
    4f98:	svclt	0x0000ec9a
    4f9c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    4fa0:	andeq	r0, r0, r0, lsl #4
    4fa4:	andeq	pc, r1, r6, ror #13
    4fa8:	andeq	lr, r1, r0, lsl #31
    4fac:	andeq	r0, r0, r8, lsr r2
    4fb0:	andeq	sl, r0, ip, ror r2
    4fb4:	andeq	lr, r1, ip, lsl pc
    4fb8:	andeq	r0, r0, r4, ror #3
    4fbc:	andeq	r0, r0, r0, ror r2
    4fc0:	andeq	r0, r0, r0, asr r2
    4fc4:	andeq	r0, r0, r0, lsl r2
    4fc8:			; <UNDEFINED> instruction: 0x0000a1be
    4fcc:	andeq	sl, r0, ip, lsr #2
    4fd0:	andeq	sl, r0, lr, asr r1
    4fd4:			; <UNDEFINED> instruction: 0x4df0e92d
    4fd8:			; <UNDEFINED> instruction: 0xf8dfb08e
    4fdc:			; <UNDEFINED> instruction: 0xf06f4448
    4fe0:			; <UNDEFINED> instruction: 0xf8df4740
    4fe4:	strmi	r3, [r5], -r4, asr #8
    4fe8:			; <UNDEFINED> instruction: 0xf8df447c
    4fec:			; <UNDEFINED> instruction: 0xf8df6440
    4ff0:	stmiapl	r3!, {r6, sl, sp}^
    4ff4:			; <UNDEFINED> instruction: 0x460c447e
    4ff8:	movwls	r6, #55323	; 0xd81b
    4ffc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5000:			; <UNDEFINED> instruction: 0xf85669cb
    5004:	ldrtmi	r8, [fp], #-2
    5008:	ldrdcs	pc, [r0], -r8
    500c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    5010:	eorsle	r2, sl, r0, lsl #22
    5014:	ldrcs	pc, [ip], #-2271	; 0xfffff721
    5018:	svcvs	0x0012447a
    501c:			; <UNDEFINED> instruction: 0x4629bb32
    5020:			; <UNDEFINED> instruction: 0xf7fd4618
    5024:	andcc	lr, r1, ip, lsr #25
    5028:	strcs	sp, [r1], #-14
    502c:	strcs	pc, [r8], #-2271	; 0xfffff721
    5030:	ldrbtmi	r4, [sl], #-3069	; 0xfffff403
    5034:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5038:	subsmi	r9, sl, sp, lsl #22
    503c:	asrhi	pc, r0, #32	; <UNPREDICTABLE>
    5040:	andlt	r4, lr, r0, lsr #12
    5044:	ldclhi	8, cr14, [r0, #756]!	; 0x2f4
    5048:	ldrbtmi	r4, [fp], #-3068	; 0xfffff404
    504c:			; <UNDEFINED> instruction: 0xf7fd6f5c
    5050:	stmdavs	r0, {r1, r5, r6, sl, fp, sp, lr, pc}
    5054:			; <UNDEFINED> instruction: 0xf0002c00
    5058:			; <UNDEFINED> instruction: 0xf7fd8195
    505c:	strcs	lr, [r0], #-3092	; 0xfffff3ec
    5060:	ldmmi	r7!, {r0, r9, sl, lr}^
    5064:			; <UNDEFINED> instruction: 0xf7fe4478
    5068:			; <UNDEFINED> instruction: 0xe7dfffdb
    506c:	bl	13c3068 <__bss_end__@@Base+0x12de77c>
    5070:			; <UNDEFINED> instruction: 0xf8d869e2
    5074:	strtmi	r3, [r9], -r0
    5078:			; <UNDEFINED> instruction: 0xf8534417
    507c:	ldrmi	r3, [r8], -r7, lsr #32
    5080:	ldcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    5084:	bicsle	r3, r0, r1
    5088:	blvs	fe27f008 <__bss_end__@@Base+0xfe19a71c>
    508c:	blcs	30cac0 <__bss_end__@@Base+0x2281d4>
    5090:	addshi	pc, sp, r0, lsl #4
    5094:			; <UNDEFINED> instruction: 0xf003e8df
    5098:	smlsdeq	r7, r5, r1, r3
    509c:	ldrpl	r6, [fp, #371]	; 0x173
    50a0:	movwvc	r0, #30513	; 0x7731
    50a4:	blmi	ff9c5230 <__bss_end__@@Base+0xff8e0944>
    50a8:	svclt	0x0018290c
    50ac:	svclt	0x000c2905
    50b0:	tstcs	r0, r1, lsl #2
    50b4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    50b8:	addshi	pc, r4, r0
    50bc:			; <UNDEFINED> instruction: 0xf0402b00
    50c0:	blmi	ff865540 <__bss_end__@@Base+0xff780c54>
    50c4:	ldrbtmi	r4, [fp], #-2529	; 0xfffff61f
    50c8:	mrcvs	4, 2, r4, cr11, cr9, {3}
    50cc:			; <UNDEFINED> instruction: 0xf0402b00
    50d0:	ldmibmi	pc, {r1, r3, r5, r6, r8, pc}^	; <UNPREDICTABLE>
    50d4:	ldmmi	pc, {r0, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    50d8:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
    50dc:			; <UNDEFINED> instruction: 0xffa0f7fe
    50e0:	strtmi	r6, [r8], -r3, ror #19
    50e4:	ldrdvs	pc, [r0], -r8
    50e8:			; <UNDEFINED> instruction: 0xf1032400
    50ec:			; <UNDEFINED> instruction: 0xf7fd4580
    50f0:	vstrcc	s28, [r1, #-984]	; 0xfffffc28
    50f4:	eoreq	pc, r5, r6, asr #16
    50f8:	blmi	ff5fef60 <__bss_end__@@Base+0xff51a674>
    50fc:	blvs	184d904 <__bss_end__@@Base+0x1769018>
    5100:	andls	r4, sl, #2063597568	; 0x7b000000
    5104:	tstls	r9, fp, lsl pc
    5108:	andne	lr, fp, #3358720	; 0x334000
    510c:			; <UNDEFINED> instruction: 0xf0402b00
    5110:	blvs	825400 <__bss_end__@@Base+0x740b14>
    5114:			; <UNDEFINED> instruction: 0xf7fd4629
    5118:	andcc	lr, r1, r4, ror ip
    511c:	blmi	ff3f96e0 <__bss_end__@@Base+0xff314df4>
    5120:	mrcvs	4, 2, r4, cr14, cr11, {3}
    5124:	bl	ffdc3120 <__bss_end__@@Base+0xffcde834>
    5128:	cdpcs	8, 0, cr6, cr0, cr0, {0}
    512c:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
    5130:	bl	fea4312c <__bss_end__@@Base+0xfe95e840>
    5134:	strmi	r4, [r2], -r9, lsr #12
    5138:	ldrbtmi	r4, [r8], #-2249	; 0xfffff737
    513c:			; <UNDEFINED> instruction: 0xff70f7fe
    5140:	strmi	lr, [r1], -lr, asr #15
    5144:			; <UNDEFINED> instruction: 0xf7ff4620
    5148:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    514c:	bmi	ff179474 <__bss_end__@@Base+0xff094b88>
    5150:	svcvs	0x0093447a
    5154:	ldrvs	r3, [r3, r1, lsl #6]
    5158:	strmi	lr, [r1], -r4
    515c:	ldrbtmi	r4, [r8], #-2242	; 0xfffff73e
    5160:			; <UNDEFINED> instruction: 0xff5ef7fe
    5164:	strtmi	r6, [r8], -r3, ror #19
    5168:	ldrdvs	pc, [r0], -r8
    516c:			; <UNDEFINED> instruction: 0xf1032401
    5170:			; <UNDEFINED> instruction: 0xf7fd4580
    5174:	vstrcc	s28, [r1, #-720]	; 0xfffffd30
    5178:	eoreq	pc, r5, r6, asr #16
    517c:	blmi	feefeedc <__bss_end__@@Base+0xfee1a5f0>
    5180:	svcvs	0x001b447b
    5184:	cmnle	fp, r0, lsl #22
    5188:			; <UNDEFINED> instruction: 0xf44fab06
    518c:	strtmi	r5, [r9], -r0, lsl #5
    5190:	strcs	r2, [r0], -r1
    5194:	stmib	sp, {r8, r9, sl, sp}^
    5198:			; <UNDEFINED> instruction: 0xf7fd6706
    519c:	andcc	lr, r1, lr, ror #24
    51a0:	stclvs	0, cr13, [r2], #-464	; 0xfffffe30
    51a4:	blvs	18cd5b0 <__bss_end__@@Base+0x17e8cc4>
    51a8:	stmib	sp, {r3, r5, r9, sl, lr}^
    51ac:	movwls	r2, #257	; 0x101
    51b0:	blvs	ff89f844 <__bss_end__@@Base+0xff7baf58>
    51b4:			; <UNDEFINED> instruction: 0xf7ff6a21
    51b8:	stmdacs	r0, {r0, r2, r3, sl, fp, ip, sp, lr, pc}
    51bc:	bmi	feb39404 <__bss_end__@@Base+0xfea54b18>
    51c0:			; <UNDEFINED> instruction: 0xf8d2447a
    51c4:	movwcc	r3, #4228	; 0x1084
    51c8:	addcc	pc, r4, r2, asr #17
    51cc:	blmi	fea7f0fc <__bss_end__@@Base+0xfe99a810>
    51d0:	mrcvs	4, 2, r4, cr12, cr11, {3}
    51d4:			; <UNDEFINED> instruction: 0xf0402c00
    51d8:	stmiami	r7!, {r0, r1, r2, r3, r4, r6, r7, pc}
    51dc:			; <UNDEFINED> instruction: 0xf7fe4478
    51e0:			; <UNDEFINED> instruction: 0xe723ff1f
    51e4:	cmple	sp, r0, lsl #22
    51e8:	stmibmi	r5!, {r2, r5, r7, r8, r9, fp, lr}
    51ec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    51f0:	blcs	20b64 <_IO_stdin_used@@Base+0x11fc0>
    51f4:	sbcshi	pc, r7, r0, asr #32
    51f8:	ldrbtmi	r4, [r9], #-2466	; 0xfffff65e
    51fc:	bge	27efb0 <__bss_end__@@Base+0x19a6c4>
    5200:	orrvc	pc, r0, #1325400064	; 0x4f000000
    5204:			; <UNDEFINED> instruction: 0xf06f4629
    5208:			; <UNDEFINED> instruction: 0xf7fd0063
    520c:	andcc	lr, r1, r0, asr #19
    5210:	blmi	fe779658 <__bss_end__@@Base+0xfe694d6c>
    5214:	mrcvs	4, 2, r4, cr15, cr11, {3}
    5218:	bl	1f43214 <__bss_end__@@Base+0x1e5e928>
    521c:	svccs	0x00006800
    5220:	sbcshi	pc, r4, r0, asr #32
    5224:	bl	bc3220 <__bss_end__@@Base+0xade934>
    5228:	strmi	r4, [r2], -r9, lsr #12
    522c:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
    5230:	mrc2	7, 7, pc, cr6, cr14, {7}
    5234:	strtmi	r6, [r8], -r1, ror #24
    5238:	cdp2	0, 0, cr15, cr4, cr8, {0}
    523c:	cmnle	ip, r0, lsl #16
    5240:	ldmpl	r3!, {r7, r8, r9, fp, lr}^
    5244:	blcs	1f2b8 <_IO_stdin_used@@Base+0x10714>
    5248:	svcge	0x004af43f
    524c:	strtmi	r6, [r8], -r2, lsr #19
    5250:			; <UNDEFINED> instruction: 0xf7fd6be1
    5254:	andcc	lr, r1, sl, asr #23
    5258:	svcge	0x0042f47f
    525c:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    5260:			; <UNDEFINED> instruction: 0xf7fd6e5e
    5264:	stmdavs	r0, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    5268:			; <UNDEFINED> instruction: 0xf0402e00
    526c:			; <UNDEFINED> instruction: 0xf7fd80ba
    5270:	strtmi	lr, [r9], -sl, lsl #22
    5274:	stmmi	r7, {r1, r9, sl, lr}
    5278:			; <UNDEFINED> instruction: 0xf7fe4478
    527c:			; <UNDEFINED> instruction: 0xe72ffed1
    5280:	b	114327c <__bss_end__@@Base+0x105e990>
    5284:			; <UNDEFINED> instruction: 0xf7fde780
    5288:	strb	lr, [r2, -r2, asr #20]
    528c:	bl	10c3288 <__bss_end__@@Base+0xfde99c>
    5290:			; <UNDEFINED> instruction: 0xf7fd6800
    5294:			; <UNDEFINED> instruction: 0x4629eaf8
    5298:	ldmdami	pc!, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    529c:			; <UNDEFINED> instruction: 0xf7fe4478
    52a0:			; <UNDEFINED> instruction: 0xe71dfebf
    52a4:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
    52a8:	blcs	20f1c <_IO_stdin_used@@Base+0x12378>
    52ac:			; <UNDEFINED> instruction: 0x2601d159
    52b0:	andpl	pc, r0, #1325400064	; 0x4f000000
    52b4:			; <UNDEFINED> instruction: 0xa008f8b4
    52b8:	strtmi	sl, [r9], -r6, lsl #22
    52bc:			; <UNDEFINED> instruction: 0xf04f2001
    52c0:	stmib	sp, {r8, r9, fp}^
    52c4:			; <UNDEFINED> instruction: 0xf7fdab06
    52c8:	ldrdcc	lr, [r1], -r8
    52cc:	blmi	1d39790 <__bss_end__@@Base+0x1c54ea4>
    52d0:	mrcvs	4, 2, r4, cr11, cr11, {3}
    52d4:			; <UNDEFINED> instruction: 0xf0402b00
    52d8:	cdpcs	0, 0, cr8, cr0, cr15, {4}
    52dc:	ldmdbmi	r1!, {r1, r2, r3, r4, r5, r8, ip, lr, pc}^
    52e0:	tstls	r5, r9, ror r4
    52e4:	bl	5c32e0 <__bss_end__@@Base+0x4de9f4>
    52e8:			; <UNDEFINED> instruction: 0xf7fd6800
    52ec:	stmdbls	r5, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    52f0:	strmi	r4, [r3], -sl, lsr #12
    52f4:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    52f8:	mrc2	7, 4, pc, cr2, cr14, {7}
    52fc:	blmi	1afeec4 <__bss_end__@@Base+0x1a1a5d8>
    5300:	sbcmi	pc, r0, #1325400064	; 0x4f000000
    5304:	svcvs	0x001e447b
    5308:	sbcsle	r2, r3, r0, lsl #28
    530c:	strmi	r4, [lr], -r8, lsr #12
    5310:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5314:	sbcmi	pc, r0, #1325400064	; 0x4f000000
    5318:	blmi	12bf250 <__bss_end__@@Base+0x11da964>
    531c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5320:	bmi	18f3ff4 <__bss_end__@@Base+0x180f708>
    5324:	svcvs	0x00d3447a
    5328:	ldrbvs	r3, [r3, r1, lsl #6]
    532c:	stclvs	7, cr14, [r2], #-104	; 0xffffff98
    5330:	blvs	18cd73c <__bss_end__@@Base+0x17e8e50>
    5334:	stmib	sp, {r3, r5, r9, sl, lr}^
    5338:	movwls	r2, #257	; 0x101
    533c:	blvs	ff89f9d0 <__bss_end__@@Base+0xff7bb0e4>
    5340:			; <UNDEFINED> instruction: 0xf7ff6a21
    5344:	stmdacs	r0, {r0, r1, r2, r6, r8, r9, fp, ip, sp, lr, pc}
    5348:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    534c:	ldrbtmi	r4, [sl], #-2649	; 0xfffff5a7
    5350:	ldrdcc	pc, [r0], r2
    5354:			; <UNDEFINED> instruction: 0xf8c23301
    5358:	str	r3, [r3, -r0, lsl #1]
    535c:	ldrbtmi	r4, [r9], #-2390	; 0xfffff6aa
    5360:			; <UNDEFINED> instruction: 0x4628e7bf
    5364:			; <UNDEFINED> instruction: 0xf7fd2601
    5368:	vst2.<illegal width 64>	{d30,d32}, [pc :64], r2
    536c:	str	r5, [r1, r0, lsl #4]!
    5370:	strtmi	r6, [r8], -r2, lsr #19
    5374:			; <UNDEFINED> instruction: 0xf7fd6be1
    5378:	andcc	lr, r1, r8, lsr fp
    537c:			; <UNDEFINED> instruction: 0xe76dd1d1
    5380:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5384:	b	1fc3380 <__bss_end__@@Base+0x1edea94>
    5388:	stmdami	ip, {r0, r9, sl, lr}^
    538c:			; <UNDEFINED> instruction: 0xf7fe4478
    5390:	andcs	pc, r1, r7, asr #28
    5394:	b	fe6c3390 <__bss_end__@@Base+0xfe5deaa4>
    5398:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    539c:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    53a0:			; <UNDEFINED> instruction: 0xf7fd2001
    53a4:	stmdami	r7, {r2, r4, r7, r9, fp, sp, lr, pc}^
    53a8:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
    53ac:	mrc2	7, 1, pc, cr8, cr14, {7}
    53b0:			; <UNDEFINED> instruction: 0xf7fd2001
    53b4:			; <UNDEFINED> instruction: 0xf7fdea8c
    53b8:	strtmi	lr, [r9], -r6, ror #20
    53bc:	stmdami	r2, {r1, r9, sl, lr}^
    53c0:			; <UNDEFINED> instruction: 0xf7fe4478
    53c4:	andcs	pc, r1, sp, lsr #28
    53c8:	b	fe0433c4 <__bss_end__@@Base+0xfdf5ead8>
    53cc:	b	16c33c8 <__bss_end__@@Base+0x15deadc>
    53d0:	strmi	r4, [r2], -r9, lsr #12
    53d4:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    53d8:	mcr2	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    53dc:			; <UNDEFINED> instruction: 0xf7fd2001
    53e0:			; <UNDEFINED> instruction: 0xf7fdea76
    53e4:			; <UNDEFINED> instruction: 0x4629ea50
    53e8:	ldmdami	r9!, {r1, r9, sl, lr}
    53ec:			; <UNDEFINED> instruction: 0xf7fe4478
    53f0:	andcs	pc, r1, r7, lsl lr	; <UNPREDICTABLE>
    53f4:	b	1ac33f0 <__bss_end__@@Base+0x19deb04>
    53f8:			; <UNDEFINED> instruction: 0x4c36b986
    53fc:			; <UNDEFINED> instruction: 0xf7fd447c
    5400:	stmdavs	r0, {r1, r3, r7, r9, fp, sp, lr, pc}
    5404:	b	fc3400 <__bss_end__@@Base+0xedeb14>
    5408:	strtmi	r4, [r1], -sl, lsr #12
    540c:	ldmdami	r2!, {r0, r1, r9, sl, lr}
    5410:			; <UNDEFINED> instruction: 0xf7fe4478
    5414:	andcs	pc, r1, r5, lsl #28
    5418:	b	1643414 <__bss_end__@@Base+0x155eb28>
    541c:	ldrbtmi	r4, [ip], #-3119	; 0xfffff3d1
    5420:	svclt	0x0000e7ed
    5424:	andeq	lr, r1, ip, ror sp
    5428:	andeq	r0, r0, r0, lsl #4
    542c:	andeq	lr, r1, r0, ror sp
    5430:	andeq	r0, r0, ip, lsl r2
    5434:	andeq	pc, r1, ip, lsr #9
    5438:	andeq	lr, r1, r2, lsr sp
    543c:	andeq	pc, r1, sl, ror r4	; <UNPREDICTABLE>
    5440:	andeq	sl, r0, r0, lsl r1
    5444:	andeq	r0, r0, r8, ror #4
    5448:	strdeq	pc, [r1], -lr
    544c:	muleq	r0, r8, r0
    5450:	andeq	sl, r0, ip, lsl #1
    5454:	strdeq	sl, [r0], -r6
    5458:	andeq	pc, r1, r4, asr #7
    545c:	andeq	pc, r1, r4, lsr #7
    5460:	andeq	sl, r0, lr, ror r0
    5464:	andeq	pc, r1, r4, ror r3	; <UNPREDICTABLE>
    5468:	strdeq	sl, [r0], -r2
    546c:	andeq	pc, r1, r4, asr #6
    5470:	andeq	pc, r1, r4, lsl #6
    5474:	strdeq	pc, [r1], -r4
    5478:	andeq	sl, r0, r4, lsr #3
    547c:	ldrdeq	pc, [r1], -r8
    5480:	andeq	r9, r0, r6, ror #30
    5484:	andeq	r9, r0, sl, asr pc
    5488:			; <UNDEFINED> instruction: 0x0001f2b0
    548c:	andeq	r9, r0, lr, asr #31
    5490:	andeq	pc, r1, r6, ror #4
    5494:	andeq	r9, r0, r4, asr #31
    5498:	andeq	sl, r0, r0, lsl #1
    549c:	andeq	pc, r1, lr, lsl r2	; <UNPREDICTABLE>
    54a0:	strdeq	pc, [r1], -r4
    54a4:	andeq	r9, r0, r0, lsl #29
    54a8:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    54ac:	andeq	pc, r1, r0, asr #3
    54b0:	andeq	pc, r1, r0, lsr #3
    54b4:	andeq	pc, r1, r6, ror r1	; <UNPREDICTABLE>
    54b8:	strdeq	r9, [r0], -r6
    54bc:	ldrdeq	r9, [r0], -ip
    54c0:	ldrdeq	r9, [r0], -sl
    54c4:	andeq	r9, r0, sl, lsl pc
    54c8:	andeq	r9, r0, ip, ror #27
    54cc:	andeq	r9, r0, sl, lsl lr
    54d0:	andeq	r9, r0, r4, asr #28
    54d4:	andeq	r9, r0, r4, ror #26
    54d8:	andeq	r9, r0, ip, ror #28
    54dc:	andeq	r9, r0, r6, lsr sp
    54e0:	svcmi	0x00f0e92d
    54e4:	svcmi	0x0045b08f
    54e8:	bleq	4162c <pathname@@Base+0x1ce98>
    54ec:	smlabteq	ip, sp, r9, lr
    54f0:	andls	r2, r6, #1
    54f4:	movwls	r4, #29823	; 0x747f
    54f8:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54fc:			; <UNDEFINED> instruction: 0x465c46d8
    5500:	stmdbge	ip, {r0, r2, r3, r4, r6, r9, sl, lr}
    5504:	ldmib	sp, {r0, r1, r3, r4, r5, r7, r9, sl, lr}^
    5508:	strbmi	r2, [r7], -ip, lsl #6
    550c:	stmib	sp, {r0, r3, r8, ip, pc}^
    5510:	strmi	r4, [r6], -r4, lsl #10
    5514:	ldmib	sp, {r1, r2, r3, r6, sp, lr, pc}^
    5518:	bl	fedd6930 <__bss_end__@@Base+0xfecf2044>
    551c:			; <UNDEFINED> instruction: 0xf6410904
    5520:	bl	1a22924 <__bss_end__@@Base+0x193e038>
    5524:	strbmi	r0, [ip, #-2565]	; 0xfffff5fb
    5528:	streq	pc, [r0, #-79]	; 0xffffffb1
    552c:	tsteq	sl, r5, ror fp
    5530:			; <UNDEFINED> instruction: 0xf517db0d
    5534:	stmib	sp, {r8, r9, sl, ip, lr}^
    5538:			; <UNDEFINED> instruction: 0xf148230a
    553c:	ldrtmi	r0, [r9], -r0, lsl #16
    5540:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5544:	movwcs	lr, #43485	; 0xa9dd
    5548:	stmdacs	r0, {r1, r2, r9, sl, lr}
    554c:	ldmib	sp, {r0, r4, r6, ip, lr, pc}^
    5550:	stmdami	fp!, {r2, r8, sl, lr}
    5554:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    5558:	strmi	lr, [r0, #-2509]	; 0xfffff633
    555c:			; <UNDEFINED> instruction: 0xf80cf7ff
    5560:	stmib	sp, {r3, r5, fp, lr}^
    5564:	ldmdbne	r1!, {r2, r8, sl, lr}
    5568:	ldmib	sp, {sl, sp}^
    556c:			; <UNDEFINED> instruction: 0xf85b230c
    5570:	strls	r0, [r1], #-0
    5574:	strls	r9, [r0], #-3081	; 0xfffff3f7
    5578:	tstls	r2, r0, lsl #16
    557c:			; <UNDEFINED> instruction: 0xf8a6f7ff
    5580:	strmi	lr, [r4, #-2525]	; 0xfffff623
    5584:	bl	114b61c <__bss_end__@@Base+0x1066d30>
    5588:	stmib	sp, {r5, r6, r7, r8, sl, ip, sp, lr}^
    558c:	mvnlt	r4, r4, lsl #10
    5590:	movwcs	lr, #51677	; 0xc9dd
    5594:	strmi	lr, [r6, #-2525]	; 0xfffff623
    5598:	svclt	0x000a42ab
    559c:			; <UNDEFINED> instruction: 0xf04f42a2
    55a0:			; <UNDEFINED> instruction: 0xf04f0c01
    55a4:			; <UNDEFINED> instruction: 0xf5b00c00
    55a8:	svclt	0x000c5f00
    55ac:			; <UNDEFINED> instruction: 0xf00c2100
    55b0:	ldmiblt	r1!, {r0, r8}
    55b4:	ldrdeq	lr, [r6, -sp]
    55b8:	ldrtmi	r4, [r0], -r2, lsl #5
    55bc:	tsteq	r1, r3, ror fp
    55c0:	ldrtmi	sp, [r0], -r9, lsr #23
    55c4:	pop	{r0, r1, r2, r3, ip, sp, pc}
    55c8:	stmdami	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
    55cc:			; <UNDEFINED> instruction: 0xf7fe4478
    55d0:	ldrtmi	pc, [r0], -r7, lsr #26	; <UNPREDICTABLE>
    55d4:			; <UNDEFINED> instruction: 0xf7fd2600
    55d8:			; <UNDEFINED> instruction: 0x4630e832
    55dc:	pop	{r0, r1, r2, r3, ip, sp, pc}
    55e0:			; <UNDEFINED> instruction: 0x46028ff0
    55e4:	vst2.8	{d20-d21}, [pc], r9
    55e8:	ldrbtmi	r5, [r8], #-256	; 0xffffff00
    55ec:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    55f0:	stmdami	r7, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    55f4:			; <UNDEFINED> instruction: 0xf7fe4478
    55f8:			; <UNDEFINED> instruction: 0xe7eafd13
    55fc:	andeq	lr, r1, r0, ror r8
    5600:	andeq	r0, r0, r4, lsr #4
    5604:	strdeq	r0, [r0], -r8
    5608:	andeq	r9, r0, ip, lsl #28
    560c:	andeq	r9, r0, sl, lsl lr
    5610:			; <UNDEFINED> instruction: 0x00009dbc
    5614:	svcmi	0x00f0e92d
    5618:	lfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
    561c:			; <UNDEFINED> instruction: 0xf10d4b59
    5620:	andls	r0, r1, #8, 20	; 0x8000
    5624:	bmi	1616e48 <__bss_end__@@Base+0x153255c>
    5628:	ldrbmi	r4, [r1], -r8, lsl #12
    562c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5630:			; <UNDEFINED> instruction: 0xf8cd681b
    5634:			; <UNDEFINED> instruction: 0xf04f340c
    5638:			; <UNDEFINED> instruction: 0xf7fe0300
    563c:	strmi	pc, [r1], sp, lsl #25
    5640:	subsle	r2, fp, r0, lsl #30
    5644:	mcrcs	8, 0, r6, cr0, cr14, {1}
    5648:	strcs	sp, [r0], #-3411	; 0xfffff2ad
    564c:	ldrdhi	pc, [r4], -r7
    5650:	ldrdlt	pc, [r0], -sl
    5654:	and	r4, r3, r5, lsr #12
    5658:	strcc	r3, [ip], #-1281	; 0xfffffaff
    565c:	eorle	r4, r4, lr, lsr #5
    5660:	andeq	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    5664:			; <UNDEFINED> instruction: 0xf7fc4659
    5668:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    566c:			; <UNDEFINED> instruction: 0x4658d1f4
    5670:	svc	0x00e4f7fc
    5674:	strtmi	r6, [r3], #-2171	; 0xfffff785
    5678:			; <UNDEFINED> instruction: 0xb1406898
    567c:	mulpl	r0, r9, r8
    5680:	teqle	r1, r0, lsl #26
    5684:	stc2	7, cr15, [r6], {254}	; 0xfe
    5688:	ldrmi	r6, [ip], #-2171	; 0xfffff785
    568c:	bmi	fdd928 <__bss_end__@@Base+0xef903c>
    5690:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    5694:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5698:	strcc	pc, [ip], #-2269	; 0xfffff723
    569c:	cmple	sl, sl, asr r0
    56a0:	vmin.s8	d4, d13, d24
    56a4:	pop	{r2, r4, r8, sl, fp, lr}
    56a8:	shsub8mi	r8, r3, r0
    56ac:	movwcc	r2, #4364	; 0x110c
    56b0:	strne	pc, [r1], -r6, lsl #22
    56b4:	eorsvs	r6, fp, r8, ror r8
    56b8:			; <UNDEFINED> instruction: 0xf7fd4631
    56bc:	rsbsvs	lr, r8, r4, lsr r8
    56c0:	suble	r2, r1, r0, lsl #16
    56c4:	vmovcc.16	d12[0], r4
    56c8:	ldrdpl	pc, [r0], -sl
    56cc:	ldrbtmi	r1, [fp], #-2436	; 0xfffff67c
    56d0:			; <UNDEFINED> instruction: 0xf8d32200
    56d4:	orrpl	r3, r5, r8, lsl #1
    56d8:	bllt	2dd968 <__bss_end__@@Base+0x1f907c>
    56dc:			; <UNDEFINED> instruction: 0xf8996063
    56e0:	ldmiblt	r3!, {ip, sp}
    56e4:	ldrb	r6, [r2, r3, lsr #1]
    56e8:	strbmi	r9, [r9], -r1, lsl #20
    56ec:			; <UNDEFINED> instruction: 0xff92f7ff
    56f0:	sbcsle	lr, sl, sp, asr #15
    56f4:	ldrdlt	pc, [r0], -sl
    56f8:	ldr	r2, [r8, r0, lsl #8]!
    56fc:			; <UNDEFINED> instruction: 0xf7fd2008
    5700:	strmi	lr, [r7], -sl, lsr #17
    5704:	andcs	fp, r0, #200, 2	; 0x32
    5708:	ldrmi	r6, [r3], -r2
    570c:	subvs	r4, r2, r6, lsl r6
    5710:	bls	7f648 <directory_table_hash@@Base+0x1adbc>
    5714:	andcs	r4, r0, r9, asr #12
    5718:			; <UNDEFINED> instruction: 0xff7cf7ff
    571c:	ldr	r6, [r6, r0, lsr #1]!
    5720:			; <UNDEFINED> instruction: 0xf7fd2020
    5724:	mlsvs	r0, r8, r8, lr
    5728:			; <UNDEFINED> instruction: 0x4629b170
    572c:			; <UNDEFINED> instruction: 0xf7fd2209
    5730:	ldmiblt	r0, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    5734:	ldrtmi	r6, [r4], #-2172	; 0xfffff784
    5738:	ldmdami	r6, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    573c:			; <UNDEFINED> instruction: 0xf7fe4478
    5740:	andcs	pc, r1, pc, ror #24
    5744:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5748:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    574c:	stc2l	7, cr15, [r8], #-1016	; 0xfffffc08
    5750:			; <UNDEFINED> instruction: 0xf7fd2001
    5754:			; <UNDEFINED> instruction: 0xf7fce8bc
    5758:	ldmdavs	sl!, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    575c:			; <UNDEFINED> instruction: 0xf44fac03
    5760:	ldrmi	r6, [r6], #-896	; 0xfffffc80
    5764:	ldmdavs	r1!, {r1, r5, r9, sl, lr}^
    5768:	svc	0x0040f7fc
    576c:	bls	577a0 <pathname@@Base+0x3300c>
    5770:	ldrbtmi	r4, [r8], #-1571	; 0xfffff9dd
    5774:	ldrdne	pc, [r0], -sl
    5778:	mrrc2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    577c:			; <UNDEFINED> instruction: 0xf7fd2001
    5780:	svclt	0x0000e8a6
    5784:	andeq	r0, r0, r0, lsl #4
    5788:	andeq	lr, r1, r8, lsr r7
    578c:	ldrdeq	lr, [r1], -r2
    5790:	strdeq	lr, [r1], -r6
    5794:	andeq	r9, r0, ip, lsl sp
    5798:	andeq	r9, r0, r6, lsr sp
    579c:	andeq	r9, r0, r6, lsr sp
    57a0:	andcs	fp, r4, r8, lsl #10
    57a4:	ldmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57a8:	andcs	fp, r0, #16, 2
    57ac:	stclt	0, cr6, [r8, #-8]
    57b0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    57b4:	ldc2	7, cr15, [r4], #-1016	; 0xfffffc08
    57b8:			; <UNDEFINED> instruction: 0xf7fd2001
    57bc:	svclt	0x0000e888
    57c0:	andeq	r9, r0, lr, lsr #26
    57c4:	ldrblt	r6, [r8, #2050]!	; 0x802
    57c8:	strbmi	pc, [sp], #1612	; 0x64c	; <UNPREDICTABLE>
    57cc:	ldrne	pc, [r8], r9, asr #12
    57d0:	strbmi	pc, [ip], #1740	; 0x6cc	; <UNPREDICTABLE>
    57d4:	ldrne	pc, [r9], r1, asr #13
    57d8:	ldrne	pc, [r9, #1609]	; 0x649
    57dc:	ldrne	pc, [r9, #1729]	; 0x6c1
    57e0:	blx	117026 <__bss_end__@@Base+0x3273a>
    57e4:	bl	fed5e7f4 <__bss_end__@@Base+0xfec79f08>
    57e8:	svclt	0x00980f74
    57ec:	stmdale	r6, {r0, r1, r9, sl, lr}
    57f0:	orreq	lr, r2, r3, lsl #22
    57f4:	andcc	r4, r1, #24, 12	; 0x1800000
    57f8:	subvs	r6, pc, sl, lsl r0	; <UNPREDICTABLE>
    57fc:	andcc	fp, fp, #248, 26	; 0x3e00
    5800:			; <UNDEFINED> instruction: 0xf7fc0091
    5804:			; <UNDEFINED> instruction: 0x4603ef90
    5808:	stmdavs	r2, {r3, r8, ip, sp, pc}
    580c:	stmdami	r3, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5810:			; <UNDEFINED> instruction: 0xf7fe4478
    5814:	andcs	pc, r1, r5, lsl #24
    5818:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    581c:	strdeq	r9, [r0], -ip
    5820:	svcmi	0x00f0e92d
    5824:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    5828:	addlt	r8, r5, r2, lsl #22
    582c:	stmdacs	r0, {r1, ip, pc}
    5830:	strmi	sp, [pc], -r3, rrx
    5834:			; <UNDEFINED> instruction: 0xffb4f7ff
    5838:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    583c:			; <UNDEFINED> instruction: 0xf8c82b00
    5840:	stclle	0, cr0, [r5, #-0]
    5844:	ldrdls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    5848:	beq	34198c <__bss_end__@@Base+0x25d0a0>
    584c:	andls	r2, r3, #268435456	; 0x10000000
    5850:	ldmib	sp, {r0, r3, r4, r5, r6, r7, sl, lr}^
    5854:			; <UNDEFINED> instruction: 0xf8522102
    5858:	ldmdavs	r2!, {r0, r5, sp, lr}
    585c:	svclt	0x00c42a00
    5860:	bvc	441088 <__bss_end__@@Base+0x35c79c>
    5864:	cfldrsle	mvf2, [r9], {-0}
    5868:			; <UNDEFINED> instruction: 0xf8dbe032
    586c:	strbtmi	r0, [r2], -r4
    5870:	andgt	pc, r0, sp, asr #17
    5874:	svc	0x0062f7fc
    5878:			; <UNDEFINED> instruction: 0xf380fab0
    587c:	strcc	r0, [r1], #-2395	; 0xfffff6a5
    5880:	ldmdavs	r2!, {r0, r1, r3, r6, r8, ip, sp, pc}^
    5884:	ldrdeq	pc, [r0], -r8
    5888:	stmiavs	r9!, {r0, r2, r4, sl, lr}
    588c:			; <UNDEFINED> instruction: 0xf7ffb339
    5890:			; <UNDEFINED> instruction: 0xf8c8ff99
    5894:	ldmdavs	r3!, {}	; <UNPREDICTABLE>
    5898:	ble	556310 <__bss_end__@@Base+0x471a24>
    589c:			; <UNDEFINED> instruction: 0xf504fb0a
    58a0:	bne	441108 <__bss_end__@@Base+0x35c81c>
    58a4:	ldrdvc	pc, [r8], r9
    58a8:			; <UNDEFINED> instruction: 0xf04f6870
    58ac:	eorcs	r0, r5, #0, 24
    58b0:	bl	17244 <_IO_stdin_used@@Base+0x86a0>
    58b4:	svccs	0x00000b05
    58b8:	stmdbpl	r0, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    58bc:	svc	0x00aef7fc
    58c0:			; <UNDEFINED> instruction: 0xf380fab0
    58c4:			; <UNDEFINED> instruction: 0xe7da095b
    58c8:	bvc	441130 <__bss_end__@@Base+0x35c844>
    58cc:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    58d0:	addsmi	r9, r9, #49152	; 0xc000
    58d4:	andeq	pc, r1, #1073741824	; 0x40000000
    58d8:	andls	sp, r3, #24, 20	; 0x18000
    58dc:	stmib	sp, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    58e0:			; <UNDEFINED> instruction: 0xf7fc3102
    58e4:	stmdbls	r3, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    58e8:			; <UNDEFINED> instruction: 0xf8c89b02
    58ec:	ldrmi	r1, [r8], -r0
    58f0:	ldc	0, cr11, [sp], #20
    58f4:	pop	{r1, r8, r9, fp, pc}
    58f8:	movwcs	r8, #8176	; 0x1ff0
    58fc:	andeq	pc, r0, r8, asr #17
    5900:	andlt	r4, r5, r8, lsl r6
    5904:	blhi	c0c00 <inode_table_hash@@Base+0x1c348>
    5908:	svchi	0x00f0e8bd
    590c:	ldrdeq	pc, [r0], -r8
    5910:	tstlt	fp, r3, lsl #16
    5914:	strb	r2, [sl, r1, lsl #6]!
    5918:			; <UNDEFINED> instruction: 0xf7fc9302
    591c:	blls	c1364 <inode_table_hash@@Base+0x1caac>
    5920:	andcc	pc, r0, r8, asr #17
    5924:	svclt	0x0000e7e3
    5928:	andeq	lr, r1, r4, ror ip
    592c:	svcmi	0x00f0e92d
    5930:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    5934:	vstmdbmi	r8!, {d24}
    5938:	ldrbtmi	r4, [sp], #-3176	; 0xfffff398
    593c:	addlt	r4, sp, r8, ror #28
    5940:			; <UNDEFINED> instruction: 0x9604447e
    5944:	strmi	r5, [sp], -ip, lsr #18
    5948:	ldrtmi	r4, [r5], -r8, lsr #12
    594c:	strls	r6, [fp], #-2084	; 0xfffff7dc
    5950:	streq	pc, [r0], #-79	; 0xffffffb1
    5954:	ldrmi	r4, [r1], -r3, ror #24
    5958:	ldmdbpl	r4!, {r0, r3, r9, fp, sp, pc}
    595c:	stmdavs	r3!, {r1, r2, r3, r4, r9, sl, lr}
    5960:	ldmdavs	fp, {r1, r2, sl, ip, pc}
    5964:			; <UNDEFINED> instruction: 0x46044798
    5968:	rsbsle	r2, lr, r0, lsl #16
    596c:	movwcs	lr, #2512	; 0x9d0
    5970:			; <UNDEFINED> instruction: 0xd07c429a
    5974:	andls	r2, r3, #268435456	; 0x10000000
    5978:			; <UNDEFINED> instruction: 0xf10d4a5b
    597c:	ldrtmi	r0, [r0], r0, lsr #18
    5980:	mcr	4, 0, r4, cr8, cr10, {3}
    5984:	bmi	16501cc <__bss_end__@@Base+0x156b8e0>
    5988:	andls	r4, r5, #2046820352	; 0x7a000000
    598c:	ldrbtmi	r4, [sl], #-2648	; 0xfffff5a8
    5990:	stmibvs	r1!, {r0, r1, r2, r9, ip, pc}^
    5994:	strvc	pc, [r8, #1103]	; 0x44f
    5998:	stfeqd	f7, [r1], {3}
    599c:	strbmi	r4, [r0], -sl, asr #12
    59a0:	blne	1045bc <__bss_end__@@Base+0x1fcd0>
    59a4:	ldrdvc	pc, [r4, -fp]
    59a8:	ldmib	fp, {r0, r3, r4, r6, r9, sl, lr}^
    59ac:			; <UNDEFINED> instruction: 0xf8c46542
    59b0:			; <UNDEFINED> instruction: 0xf7ffc004
    59b4:	orrslt	pc, r8, r5, lsr pc	; <UNPREDICTABLE>
    59b8:	bcs	441220 <__bss_end__@@Base+0x35c934>
    59bc:	ldrbmi	sl, [r3], -sl, lsl #16
    59c0:			; <UNDEFINED> instruction: 0xf8cd2101
    59c4:			; <UNDEFINED> instruction: 0xf7fcb000
    59c8:	andcc	lr, r1, r8, lsr pc
    59cc:	stccs	0, cr13, [r1, #-492]	; 0xfffffe14
    59d0:	suble	r9, r0, r8, lsl #16
    59d4:			; <UNDEFINED> instruction: 0xf7fcb1e0
    59d8:	stmdals	sl, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
    59dc:	mcr	7, 1, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    59e0:	movwcs	lr, #2516	; 0x9d4
    59e4:			; <UNDEFINED> instruction: 0xd1d44293
    59e8:			; <UNDEFINED> instruction: 0xf7fc69e0
    59ec:	strtmi	lr, [r0], -r8, lsr #28
    59f0:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    59f4:	blmi	e582f8 <__bss_end__@@Base+0xd73a0c>
    59f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    59fc:	blls	2dfa6c <__bss_end__@@Base+0x1fb180>
    5a00:	qdsuble	r4, sl, r7
    5a04:	andlt	r9, sp, r3, lsl #16
    5a08:	blhi	c0d04 <inode_table_hash@@Base+0x1c44c>
    5a0c:	svchi	0x00f0e8bd
    5a10:	svclt	0x00182d09
    5a14:	tstle	r7, r2, lsl #26
    5a18:	ldrtmi	r9, [r1], -r6, lsl #22
    5a1c:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    5a20:			; <UNDEFINED> instruction: 0x479868db
    5a24:	bmi	d2be3c <__bss_end__@@Base+0xc47550>
    5a28:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    5a2c:			; <UNDEFINED> instruction: 0xf10369c3
    5a30:	blcc	56838 <pathname@@Base+0x320a4>
    5a34:	eorne	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    5a38:	ldmib	sp, {r0, r5, r6, r7, r8, ip, sp, pc}^
    5a3c:			; <UNDEFINED> instruction: 0xf8d22007
    5a40:	movwcc	r3, #4240	; 0x1090
    5a44:	addscc	pc, r0, r2, asr #17
    5a48:			; <UNDEFINED> instruction: 0xf8d29a05
    5a4c:	movwcc	r3, #4244	; 0x1094
    5a50:	addscc	pc, r4, r2, asr #17
    5a54:			; <UNDEFINED> instruction: 0x4603e7bf
    5a58:			; <UNDEFINED> instruction: 0x46394632
    5a5c:			; <UNDEFINED> instruction: 0xf7ff4650
    5a60:	stmdblt	r0, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    5a64:	stmdals	r8, {r0, r1, ip, pc}
    5a68:			; <UNDEFINED> instruction: 0x9003e7b5
    5a6c:	movwcs	lr, #6082	; 0x17c2
    5a70:	ldr	r9, [r9, r3, lsl #6]!
    5a74:			; <UNDEFINED> instruction: 0xf8424d21
    5a78:	stmdbmi	r1!, {r0, r1, r5}
    5a7c:	stcls	6, cr4, [r4, #-172]	; 0xffffff54
    5a80:	stmdapl	fp!, {r1, r3, r5, r6, r7, fp, ip, lr}^
    5a84:	ldrdeq	lr, [r2, -r0]
    5a88:	ldmdavs	fp, {r1, r4, fp, sp, lr}
    5a8c:	vldrmi	s6, [sp, #-4]
    5a90:			; <UNDEFINED> instruction: 0xf1c31880
    5a94:			; <UNDEFINED> instruction: 0xf1410220
    5a98:			; <UNDEFINED> instruction: 0xf1b30100
    5a9c:	blx	807324 <__bss_end__@@Base+0x722a38>
    5aa0:	ldrbtmi	pc, [sp], #-771	; 0xfffffcfd	; <UNPREDICTABLE>
    5aa4:	vpmax.s8	d15, d2, d1
    5aa8:	blx	1075810 <__bss_end__@@Base+0xf90f24>
    5aac:	b	11032cc <__bss_end__@@Base+0x101e9e0>
    5ab0:	bmi	5466c0 <__bss_end__@@Base+0x461dd4>
    5ab4:	teqmi	r3, #88, 30	; 0x160
    5ab8:			; <UNDEFINED> instruction: 0xf8d2447a
    5abc:	ldrmi	r2, [r3], #-140	; 0xffffff74
    5ac0:	addcc	pc, ip, r5, asr #17
    5ac4:	ldmdami	r1, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5ac8:			; <UNDEFINED> instruction: 0xf7fe4478
    5acc:	andcs	pc, r1, r9, lsr #21
    5ad0:	mrc	7, 7, APSR_nzcv, cr12, cr12, {7}
    5ad4:	mcr	7, 0, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5ad8:	andeq	lr, r1, sl, lsr #8
    5adc:	andeq	r0, r0, r0, lsl #4
    5ae0:	andeq	lr, r1, r4, lsr #8
    5ae4:	andeq	r0, r0, r4, ror #3
    5ae8:			; <UNDEFINED> instruction: 0x00009bb8
    5aec:	andeq	lr, r1, ip, lsr fp
    5af0:	andeq	lr, r1, r6, lsr fp
    5af4:	andeq	lr, r1, ip, ror #6
    5af8:	andeq	r0, r0, ip, lsl r2
    5afc:	andeq	r0, r0, r8, lsr r2
    5b00:	andeq	r0, r0, r4, lsr r2
    5b04:	andeq	lr, r1, r2, lsr #20
    5b08:	andeq	lr, r1, ip, lsl #20
    5b0c:	andeq	r9, r0, r8, ror sl
    5b10:	svcmi	0x00f0e92d
    5b14:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    5b18:	vfmami.f64	d8, d5, d2
    5b1c:	ldrbtmi	r4, [lr], #-3493	; 0xfffff25b
    5b20:	addlt	r4, fp, r5, lsr #25
    5b24:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
    5b28:	ldrmi	r4, [r1], -lr, lsl #12
    5b2c:	strls	r6, [r9, #-2093]	; 0xfffff7d3
    5b30:	streq	pc, [r0, #-79]	; 0xffffffb1
    5b34:	ldrtmi	r4, [r0], -r1, lsr #27
    5b38:	stmdbpl	r6!, {r0, r1, r2, r9, fp, sp, pc}^
    5b3c:	ldmdavs	r3!, {r0, r2, r3, r4, r9, sl, lr}
    5b40:	ldmdavs	fp, {r2, r9, sl, ip, pc}
    5b44:			; <UNDEFINED> instruction: 0x46044798
    5b48:			; <UNDEFINED> instruction: 0xf0002800
    5b4c:	blmi	fe725e54 <__bss_end__@@Base+0xfe641568>
    5b50:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5b54:	tstmi	r1, #-2147483639	; 0x80000009
    5b58:	vst4.8	{d29,d31,d33,d35}, [pc :256], r0
    5b5c:	ldrtmi	r7, [r8], -r0, ror #3
    5b60:	mrc	7, 6, APSR_nzcv, cr14, cr12, {7}
    5b64:			; <UNDEFINED> instruction: 0xf0003001
    5b68:	ldmib	r4, {r1, r2, r6, r7, pc}^
    5b6c:	addsmi	r2, r3, #0, 6
    5b70:	movwcs	sp, #4402	; 0x1132
    5b74:	blmi	fe4ea788 <__bss_end__@@Base+0xfe405e9c>
    5b78:			; <UNDEFINED> instruction: 0xf8d3447b
    5b7c:	blcs	11de4 <_IO_stdin_used@@Base+0x3240>
    5b80:	adcshi	pc, r1, r0
    5b84:			; <UNDEFINED> instruction: 0xf7fc69e0
    5b88:			; <UNDEFINED> instruction: 0x4620ed5a
    5b8c:	ldcl	7, cr15, [r6, #-1008]	; 0xfffffc10
    5b90:	ldrbtmi	r4, [sl], #-2701	; 0xfffff573
    5b94:	ldrdcc	pc, [r4], r2	; <UNPREDICTABLE>
    5b98:			; <UNDEFINED> instruction: 0xf8c23301
    5b9c:	bmi	fe2d1e34 <__bss_end__@@Base+0xfe1ed548>
    5ba0:	ldrbtmi	r4, [sl], #-2948	; 0xfffff47c
    5ba4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ba8:	subsmi	r9, sl, r9, lsl #22
    5bac:	rschi	pc, r1, r0, asr #32
    5bb0:	andlt	r9, fp, r3, lsl #16
    5bb4:	blhi	c0eb0 <inode_table_hash@@Base+0x1c5f8>
    5bb8:	svchi	0x00f0e8bd
    5bbc:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
    5bc0:	suble	r2, r2, r0, lsl #22
    5bc4:	blcs	1fbd8 <_IO_stdin_used@@Base+0x11034>
    5bc8:	bcs	39ccc <pathname@@Base+0x15538>
    5bcc:	ldmib	r4, {r0, r2, r6, r7, ip, lr, pc}^
    5bd0:	addsmi	r2, sl, #0, 6
    5bd4:	addhi	pc, ip, r0
    5bd8:			; <UNDEFINED> instruction: 0xf10d4a7d
    5bdc:			; <UNDEFINED> instruction: 0x46190b18
    5be0:	ldrbtmi	r4, [sl], #-1705	; 0xfffff957
    5be4:	bcs	44140c <__bss_end__@@Base+0x35cb20>
    5be8:	ldrbtmi	r4, [sl], #-2682	; 0xfffff586
    5bec:	andcs	r9, r1, #1342177280	; 0x50000000
    5bf0:	stmibvs	r5!, {r0, r1, r9, ip, pc}^
    5bf4:	strvc	pc, [r8], pc, asr #8
    5bf8:	ldrbmi	r1, [sl], -fp, asr #24
    5bfc:	blx	197526 <__bss_end__@@Base+0xb2c3a>
    5c00:			; <UNDEFINED> instruction: 0xf8da5a01
    5c04:	ldrbmi	r5, [r1], -r4, lsl #2
    5c08:			; <UNDEFINED> instruction: 0x8642e9da
    5c0c:			; <UNDEFINED> instruction: 0xf7ff6063
    5c10:			; <UNDEFINED> instruction: 0xb1a8fe07
    5c14:	bcs	44147c <__bss_end__@@Base+0x35cb90>
    5c18:	ldrtmi	sl, [fp], -r8, lsl #16
    5c1c:			; <UNDEFINED> instruction: 0xf8cd2101
    5c20:			; <UNDEFINED> instruction: 0xf7fca000
    5c24:	andcc	lr, r1, sl, lsl #28
    5c28:	addshi	pc, ip, r0
    5c2c:	blls	191438 <__bss_end__@@Base+0xacb4c>
    5c30:	eorsle	r9, r6, r8, lsl #16
    5c34:			; <UNDEFINED> instruction: 0xf7fcb193
    5c38:	stmdals	r6, {r1, r8, sl, fp, sp, lr, pc}
    5c3c:	ldcl	7, cr15, [lr], #1008	; 0x3f0
    5c40:	ldrdcc	lr, [r0, -r4]
    5c44:			; <UNDEFINED> instruction: 0xd1d44299
    5c48:	stmdbls	r7, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    5c4c:			; <UNDEFINED> instruction: 0xf7fe4638
    5c50:	blmi	1884ad4 <__bss_end__@@Base+0x17a01e8>
    5c54:			; <UNDEFINED> instruction: 0xf8d3447b
    5c58:			; <UNDEFINED> instruction: 0xe7b62098
    5c5c:	cdp2	0, 11, cr15, cr14, cr5, {0}
    5c60:	strbmi	r9, [r1], -r4, lsl #22
    5c64:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    5c68:			; <UNDEFINED> instruction: 0x479868db
    5c6c:			; <UNDEFINED> instruction: 0xf8d59d05
    5c70:			; <UNDEFINED> instruction: 0xf8d52098
    5c74:	tstmi	r3, #156	; 0x9c
    5c78:	andls	r4, r7, r1, lsl #12
    5c7c:	stmdals	r8, {r1, r2, r3, r4, r8, ip, lr, pc}
    5c80:			; <UNDEFINED> instruction: 0xf9a8f7ff
    5c84:	stmdacs	r0, {r0, r1, r8, r9, fp, ip, pc}
    5c88:	movwcs	fp, #3848	; 0xf08
    5c8c:	bls	1ea8a0 <__bss_end__@@Base+0x105fb4>
    5c90:	blcs	2a0ae4 <__bss_end__@@Base+0x1bc1f8>
    5c94:	blcs	f58fc <__bss_end__@@Base+0x11010>
    5c98:	blvs	43a3dc <__bss_end__@@Base+0x355af0>
    5c9c:	stcl	7, cr15, [lr], {252}	; 0xfc
    5ca0:	strbmi	lr, [r2], -fp, asr #15
    5ca4:			; <UNDEFINED> instruction: 0xf7ff4629
    5ca8:	blls	10597c <__bss_end__@@Base+0x21090>
    5cac:	stmdals	r8, {fp, sp}
    5cb0:	movwcs	fp, #3848	; 0xf08
    5cb4:			; <UNDEFINED> instruction: 0xf7fc9303
    5cb8:	ldr	lr, [lr, r2, asr #25]!
    5cbc:			; <UNDEFINED> instruction: 0xf7fe9808
    5cc0:			; <UNDEFINED> instruction: 0xf8d5fb67
    5cc4:	blcs	11f2c <_IO_stdin_used@@Base+0x3388>
    5cc8:	stmdbls	r7, {r0, r5, r6, r7, r8, ip, lr, pc}
    5ccc:	blmi	10ffc30 <__bss_end__@@Base+0x101b344>
    5cd0:	ldrbtmi	r4, [fp], #-1593	; 0xfffff9c7
    5cd4:	blcs	21a48 <_IO_stdin_used@@Base+0x12ea4>
    5cd8:	stmdami	r1, {r3, r4, r6, ip, lr, pc}^
    5cdc:	ldrbtmi	r9, [r8], #-1027	; 0xfffffbfd
    5ce0:			; <UNDEFINED> instruction: 0xf99ef7fe
    5ce4:			; <UNDEFINED> instruction: 0x4638e75b
    5ce8:			; <UNDEFINED> instruction: 0xf7ff4621
    5cec:	smlaldx	pc, r9, sp, r8	; <UNPREDICTABLE>
    5cf0:	movwls	r2, #13057	; 0x3301
    5cf4:			; <UNDEFINED> instruction: 0xf7fce746
    5cf8:			; <UNDEFINED> instruction: 0xf8dfee0e
    5cfc:	ldrbtmi	r8, [r8], #232	; 0xe8
    5d00:	ldrsbtcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    5d04:	stmdavs	r0, {r1, r2, r9, sl, lr}
    5d08:	ldmdacs	r1, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}
    5d0c:	vst4.8	{d29,d31,d33,d35}, [pc :64], r5
    5d10:	ldrtmi	r7, [r8], -r0, ror #3
    5d14:	mrc	7, 4, APSR_nzcv, cr14, cr12, {7}
    5d18:			; <UNDEFINED> instruction: 0xf47f3001
    5d1c:			; <UNDEFINED> instruction: 0xf8d8af26
    5d20:	ldmdavs	r0!, {r2, r4, r5, r6, ip, sp}
    5d24:	eorsle	r2, r8, r0, lsl #22
    5d28:	movwls	r2, #13056	; 0x3300
    5d2c:	stc	7, cr15, [sl, #1008]!	; 0x3f0
    5d30:			; <UNDEFINED> instruction: 0x46024639
    5d34:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    5d38:	blmi	b3dd6c <__bss_end__@@Base+0xa59480>
    5d3c:	svcvs	0x005b447b
    5d40:	movwcs	fp, #459	; 0x1cb
    5d44:			; <UNDEFINED> instruction: 0xf7fc9303
    5d48:			; <UNDEFINED> instruction: 0x4639ed9e
    5d4c:	stmdami	r8!, {r1, r9, sl, lr}
    5d50:			; <UNDEFINED> instruction: 0xf7fe4478
    5d54:	stmibvs	r0!, {r0, r2, r5, r6, r8, fp, ip, sp, lr, pc}^
    5d58:	ldcl	7, cr15, [r0], #-1008	; 0xfffffc10
    5d5c:			; <UNDEFINED> instruction: 0xf7fc4620
    5d60:	ldr	lr, [ip, -lr, ror #24]
    5d64:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    5d68:			; <UNDEFINED> instruction: 0xf95af7fe
    5d6c:			; <UNDEFINED> instruction: 0xf7fc2001
    5d70:			; <UNDEFINED> instruction: 0xf7fcedae
    5d74:			; <UNDEFINED> instruction: 0xf7fcecba
    5d78:	ldrtmi	lr, [r9], -r6, lsl #27
    5d7c:	ldmdami	lr, {r1, r9, sl, lr}
    5d80:			; <UNDEFINED> instruction: 0xf7fe4478
    5d84:	andcs	pc, r1, sp, asr #18
    5d88:	stc	7, cr15, [r0, #1008]!	; 0x3f0
    5d8c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    5d90:			; <UNDEFINED> instruction: 0xf946f7fe
    5d94:			; <UNDEFINED> instruction: 0xf7fc2001
    5d98:			; <UNDEFINED> instruction: 0xf7fced9a
    5d9c:			; <UNDEFINED> instruction: 0x4639ed74
    5da0:	ldmdami	r7, {r1, r9, sl, lr}
    5da4:			; <UNDEFINED> instruction: 0xf7fe4478
    5da8:	andcs	pc, r1, fp, lsr r9	; <UNPREDICTABLE>
    5dac:	stc	7, cr15, [lr, #1008]	; 0x3f0
    5db0:	andeq	lr, r1, r6, asr #4
    5db4:	andeq	r0, r0, r0, lsl #4
    5db8:	andeq	lr, r1, lr, lsr r2
    5dbc:	andeq	r0, r0, r4, ror #3
    5dc0:	andeq	lr, r1, r4, ror r9
    5dc4:	andeq	lr, r1, ip, asr #18
    5dc8:	andeq	lr, r1, r2, lsr r9
    5dcc:	andeq	lr, r1, r2, asr #3
    5dd0:	andeq	r9, r0, r6, asr r9
    5dd4:	ldrdeq	lr, [r1], -sl
    5dd8:	andeq	lr, r1, r0, ror r8
    5ddc:	strdeq	lr, [r1], -r2
    5de0:	muleq	r0, sl, r8
    5de4:	andeq	lr, r1, r6, asr #15
    5de8:			; <UNDEFINED> instruction: 0x000098b6
    5dec:	andeq	lr, r1, r8, lsl #15
    5df0:	andeq	r9, r0, ip, asr r8
    5df4:	ldrdeq	r9, [r0], -sl
    5df8:	andeq	r9, r0, r0, lsr #16
    5dfc:	ldrdeq	r9, [r0], -lr
    5e00:	andeq	r9, r0, ip, lsr r8
    5e04:	bmi	ff3d8544 <__bss_end__@@Base+0xff2f3c58>
    5e08:	svcmi	0x00f0e92d
    5e0c:			; <UNDEFINED> instruction: 0xf5ad4479
    5e10:			; <UNDEFINED> instruction: 0xf8df5d00
    5e14:	addlt	r8, r9, r4, lsr r3
    5e18:			; <UNDEFINED> instruction: 0xf50d588a
    5e1c:	ldrbtmi	r5, [r8], #768	; 0x300
    5e20:	bicsvs	r6, sl, r2, lsl r8
    5e24:	andeq	pc, r0, #79	; 0x4f
    5e28:	tstcc	ip, #200, 20	; 0xc8000
    5e2c:			; <UNDEFINED> instruction: 0xf10d4bc8
    5e30:	strmi	r0, [r6], -r0, lsr #18
    5e34:	andmi	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    5e38:			; <UNDEFINED> instruction: 0xf1a9447b
    5e3c:			; <UNDEFINED> instruction: 0xf8d3000c
    5e40:	stmiavs	r2!, {r3, r5, r6, r8, ip, sp}
    5e44:	stccs	8, cr15, [ip], {73}	; 0x49
    5e48:			; <UNDEFINED> instruction: 0xf0002b00
    5e4c:			; <UNDEFINED> instruction: 0xf7fc80ec
    5e50:			; <UNDEFINED> instruction: 0xf7fced26
    5e54:	blhi	fe9010dc <__bss_end__@@Base+0xfe81c7f0>
    5e58:	strmi	r2, [r5], -r4, lsl #22
    5e5c:	rschi	pc, ip, r0
    5e60:			; <UNDEFINED> instruction: 0xf8584abc
    5e64:	ldmdavs	r2, {r1, sp}
    5e68:			; <UNDEFINED> instruction: 0xf0402a00
    5e6c:	bmi	feea6214 <__bss_end__@@Base+0xfedc1928>
    5e70:	blhi	ff9d7060 <__bss_end__@@Base+0xff8f2774>
    5e74:	ldmibmi	r9!, {r0, sp}
    5e78:	ldrbtmi	r9, [r9], #-1537	; 0xfffff9ff
    5e7c:			; <UNDEFINED> instruction: 0xf7fc9700
    5e80:	stccs	13, cr14, [r0, #-480]	; 0xfffffe20
    5e84:	tsthi	r4, r0	; <UNPREDICTABLE>
    5e88:			; <UNDEFINED> instruction: 0x462a49b5
    5e8c:	ldrbtmi	r2, [r9], #-1
    5e90:	stcl	7, cr15, [lr, #-1008]!	; 0xfffffc10
    5e94:	blge	2c05ec <__bss_end__@@Base+0x1dbd00>
    5e98:			; <UNDEFINED> instruction: 0x46594650
    5e9c:	stc2l	0, cr15, [sl, #-32]	; 0xffffffe0
    5ea0:	blpl	fe901524 <__bss_end__@@Base+0xfe81cc38>
    5ea4:			; <UNDEFINED> instruction: 0x4652465b
    5ea8:	blvs	fe90152c <__bss_end__@@Base+0xfe81cc40>
    5eac:	strmi	r4, [pc], -r6, lsl #12
    5eb0:	blvs	600fd4 <__bss_end__@@Base+0x51c6e8>
    5eb4:	andcs	r4, r1, fp, lsr #19
    5eb8:	blvs	1c175c <__bss_end__@@Base+0xdce70>
    5ebc:	mcr	4, 1, r4, cr7, cr9, {3}
    5ec0:	vstr	d7, [sp, #20]
    5ec4:	vstr	d6, [sp, #8]
    5ec8:			; <UNDEFINED> instruction: 0xf7fc7b00
    5ecc:	blhi	fe90141c <__bss_end__@@Base+0xfe81cb30>
    5ed0:			; <UNDEFINED> instruction: 0xf0002b04
    5ed4:	stmibmi	r4!, {r1, r2, r3, r6, r7, pc}
    5ed8:	stmiavs	r2!, {r0, sp}^
    5edc:			; <UNDEFINED> instruction: 0xf7fc4479
    5ee0:	blhi	901408 <__bss_end__@@Base+0x81cb1c>
    5ee4:			; <UNDEFINED> instruction: 0xf1000618
    5ee8:	bmi	fe8261e8 <__bss_end__@@Base+0xfe7418fc>
    5eec:	stmibmi	r0!, {r1, r3, r4, r5, r6, sl, lr}
    5ef0:	ldrbtmi	r2, [r9], #-1
    5ef4:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    5ef8:	ldrbeq	r8, [r9, r3, lsr #22]
    5efc:	adcshi	pc, r0, r0, lsl #2
    5f00:	ldrbtmi	r4, [sl], #-2716	; 0xfffff564
    5f04:	mulcs	r1, ip, r9
    5f08:			; <UNDEFINED> instruction: 0xf7fc4479
    5f0c:	blhi	9013dc <__bss_end__@@Base+0x81caf0>
    5f10:			; <UNDEFINED> instruction: 0xf100079a
    5f14:	bmi	fe6661a4 <__bss_end__@@Base+0xfe5818b8>
    5f18:	ldmibmi	r9, {r1, r3, r4, r5, r6, sl, lr}
    5f1c:	ldrbtmi	r2, [r9], #-1
    5f20:	stc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    5f24:	blcs	e8db8 <__bss_end__@@Base+0x44cc>
    5f28:	blhi	8fc364 <__bss_end__@@Base+0x817a78>
    5f2c:	bicscs	lr, r3, #274432	; 0x43000
    5f30:			; <UNDEFINED> instruction: 0xf14007db
    5f34:	bmi	fe4e6278 <__bss_end__@@Base+0xfe40198c>
    5f38:	ldmibmi	r3, {r1, r3, r4, r5, r6, sl, lr}
    5f3c:	ldrbtmi	r2, [r9], #-1
    5f40:	ldc	7, cr15, [r6, #-1008]	; 0xfffffc10
    5f44:	blcs	68dd8 <directory_table_hash@@Base+0x454c>
    5f48:	blhi	8fc3f8 <__bss_end__@@Base+0x817b0c>
    5f4c:			; <UNDEFINED> instruction: 0xf10006df
    5f50:			; <UNDEFINED> instruction: 0x071e80bb
    5f54:	adcshi	pc, r2, r0, lsl #2
    5f58:	ldrbtmi	r4, [sl], #-2700	; 0xfffff574
    5f5c:	andcs	r4, r1, ip, lsl #19
    5f60:			; <UNDEFINED> instruction: 0xf7fc4479
    5f64:	blhi	901384 <__bss_end__@@Base+0x81ca98>
    5f68:			; <UNDEFINED> instruction: 0xf100069d
    5f6c:	bmi	fe26621c <__bss_end__@@Base+0xfe181930>
    5f70:	stmibmi	r9, {r1, r3, r4, r5, r6, sl, lr}
    5f74:	ldrbtmi	r2, [r9], #-1
    5f78:	ldcl	7, cr15, [sl], #1008	; 0x3f0
    5f7c:	blcs	128e10 <__bss_end__@@Base+0x44524>
    5f80:	blhi	8fa3c0 <__bss_end__@@Base+0x815ad4>
    5f84:			; <UNDEFINED> instruction: 0xf1000598
    5f88:	ldrbeq	r8, [r9, #171]	; 0xab
    5f8c:	adchi	pc, r5, r0, lsl #2
    5f90:	ldrbtmi	r4, [sl], #-2690	; 0xfffff57e
    5f94:	andcs	r4, r1, r2, lsl #19
    5f98:			; <UNDEFINED> instruction: 0xf7fc4479
    5f9c:	blhi	fe90134c <__bss_end__@@Base+0xfe81ca60>
    5fa0:	stmdale	pc, {r0, r1, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    5fa4:	ldrbeq	r8, [sl, -r3, lsr #22]
    5fa8:	addhi	pc, r5, r0, lsl #2
    5fac:	ldrbtmi	r4, [sl], #-2685	; 0xfffff583
    5fb0:	andcs	r4, r1, sp, ror r9
    5fb4:			; <UNDEFINED> instruction: 0xf7fc4479
    5fb8:	blhi	fe901330 <__bss_end__@@Base+0xfe81ca44>
    5fbc:	stmdale	r1, {r0, r8, r9, fp, sp}^
    5fc0:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
    5fc4:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    5fc8:	blcs	68e5c <directory_table_hash@@Base+0x45d0>
    5fcc:	ldmdbmi	r8!, {r0, r2, r8, fp, ip, lr, pc}^
    5fd0:	stmdbvs	r2!, {r0, sp}
    5fd4:			; <UNDEFINED> instruction: 0xf7fc4479
    5fd8:	ldmdbmi	r6!, {r2, r3, r6, r7, sl, fp, sp, lr, pc}^
    5fdc:	stmdavs	r2!, {r0, sp}^
    5fe0:			; <UNDEFINED> instruction: 0xf7fc4479
    5fe4:	blhi	fe901304 <__bss_end__@@Base+0xfe81ca18>
    5fe8:	subsle	r2, sl, r4, lsl #22
    5fec:	andcs	r4, r1, r2, ror r9
    5ff0:	ldrbtmi	r6, [r9], #-3618	; 0xfffff1de
    5ff4:	ldc	7, cr15, [ip], #1008	; 0x3f0
    5ff8:			; <UNDEFINED> instruction: 0x6e624970
    5ffc:	ldrbtmi	r2, [r9], #-1
    6000:	ldc	7, cr15, [r6], #1008	; 0x3f0
    6004:			; <UNDEFINED> instruction: 0xf50d496e
    6008:	bmi	139ac10 <__bss_end__@@Base+0x12b6324>
    600c:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    6010:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6014:	subsmi	r6, r1, sl, lsl r8
    6018:	addhi	pc, r5, r0, asr #32
    601c:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    6020:	pop	{r0, r3, ip, sp, pc}
    6024:			; <UNDEFINED> instruction: 0xf7fc8ff0
    6028:			; <UNDEFINED> instruction: 0xf7fcec9c
    602c:	blhi	fe900f04 <__bss_end__@@Base+0xfe81c618>
    6030:	strmi	r2, [r5], -r4, lsl #22
    6034:	svcge	0x0014f47f
    6038:	ldrbtmi	r4, [sl], #-2658	; 0xfffff59e
    603c:	bmi	18bfca8 <__bss_end__@@Base+0x17db3bc>
    6040:			; <UNDEFINED> instruction: 0xe716447a
    6044:	ldrbeq	r8, [fp], -r3, lsr #22
    6048:	bmi	183b090 <__bss_end__@@Base+0x17567a4>
    604c:	stmdbmi	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    6050:	ldrbtmi	r2, [r9], #-1
    6054:	stc	7, cr15, [ip], {252}	; 0xfc
    6058:	bmi	17bff38 <__bss_end__@@Base+0x16db64c>
    605c:			; <UNDEFINED> instruction: 0xe75c447a
    6060:	ldrbtmi	r4, [sl], #-2653	; 0xfffff5a3
    6064:	bmi	177fda4 <__bss_end__@@Base+0x169b4b8>
    6068:	smlsldx	r4, r0, sl, r4
    606c:	ldrbtmi	r4, [sl], #-2652	; 0xfffff5a4
    6070:	blmi	174002c <__bss_end__@@Base+0x165b740>
    6074:	ldmdbmi	ip, {r0, sp}^
    6078:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    607c:	stmdavs	fp!, {r0, r3, r4, r5, r6, sl, lr}
    6080:			; <UNDEFINED> instruction: 0xf7fc685a
    6084:	blhi	901264 <__bss_end__@@Base+0x81c978>
    6088:			; <UNDEFINED> instruction: 0xf57f055e
    608c:	stmdavs	fp!, {r2, r5, r8, r9, sl, fp, sp, pc}
    6090:	bllt	16a0300 <__bss_end__@@Base+0x15bba14>
    6094:	andcs	r4, r1, r5, asr r9
    6098:	ldrbtmi	r6, [r9], #-2138	; 0xfffff7a6
    609c:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    60a0:	ldmdbmi	r3, {r0, r3, r4, r8, r9, sl, sp, lr, pc}^
    60a4:	blhi	188e0b0 <__bss_end__@@Base+0x17a97c4>
    60a8:			; <UNDEFINED> instruction: 0xf7fc4479
    60ac:	str	lr, [r9, r2, ror #24]!
    60b0:	ldrbtmi	r4, [sp], #-3408	; 0xfffff2b0
    60b4:	bmi	143fc5c <__bss_end__@@Base+0x135b370>
    60b8:			; <UNDEFINED> instruction: 0xe779447a
    60bc:	ldrbtmi	r4, [sl], #-2639	; 0xfffff5b1
    60c0:	bmi	13ffdf8 <__bss_end__@@Base+0x131b50c>
    60c4:			; <UNDEFINED> instruction: 0xe754447a
    60c8:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    60cc:	bl	fef440c4 <__bss_end__@@Base+0xfee5f7d8>
    60d0:	ldrb	r8, [r4, -r3, lsr #23]
    60d4:	ldrbtmi	r4, [sl], #-2636	; 0xfffff5b4
    60d8:	bmi	133fd9c <__bss_end__@@Base+0x125b4b0>
    60dc:			; <UNDEFINED> instruction: 0xe759447a
    60e0:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
    60e4:	bl	fec440dc <__bss_end__@@Base+0xfeb5f7f0>
    60e8:	ldrb	r8, [r9, -r3, lsr #23]
    60ec:	strcs	r4, [r0, -r9, asr #18]
    60f0:	streq	pc, [r8], -r9, lsr #3
    60f4:	movwcs	r2, #608	; 0x260
    60f8:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    60fc:	strvc	lr, [r1], -sp, asr #19
    6100:	strls	r6, [r0, -r8, lsl #16]
    6104:	blx	ff8c4104 <__bss_end__@@Base+0xff7df818>
    6108:	teqlt	r8, r1, lsl #12
    610c:	bvs	ff6e01c0 <__bss_end__@@Base+0xff5fb8d4>
    6110:			; <UNDEFINED> instruction: 0xf43f2b00
    6114:	ldrtmi	sl, [r0], -r0, ror #29
    6118:			; <UNDEFINED> instruction: 0xe6dc4798
    611c:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    6120:			; <UNDEFINED> instruction: 0xff7ef7fd
    6124:			; <UNDEFINED> instruction: 0xf7fce76e
    6128:	svclt	0x0000eae0
    612c:	andhi	pc, r0, pc, lsr #7
    6130:	andeq	r0, r0, r0
    6134:	svccc	0x00500000
    6138:	andeq	r0, r0, r0
    613c:	cdpcc	0, 11, cr0, cr0, cr0, {0}
    6140:	andeq	sp, r1, r8, asr pc
    6144:	andeq	r0, r0, r0, lsl #4
    6148:	andeq	sp, r1, r6, asr #30
    614c:	andeq	r0, r0, r4, lsl #4
    6150:	andeq	lr, r1, ip, asr #3
    6154:	andeq	r0, r0, ip, lsl #5
    6158:	ldrdeq	r9, [r0], -r0
    615c:	strdeq	r9, [r0], -r6
    6160:	andeq	r9, r0, r6, lsl r8
    6164:	andeq	r9, r0, r8, lsl #16
    6168:	andeq	r9, r0, r4, lsr #17
    616c:	andeq	r9, r0, r8, ror r7
    6170:	muleq	r0, lr, r8
    6174:	andeq	sl, r0, r2, ror lr
    6178:	andeq	r9, r0, ip, lsr #17
    617c:	andeq	sl, r0, ip, asr lr
    6180:			; <UNDEFINED> instruction: 0x000098b2
    6184:	andeq	r9, r0, r4, lsr r7
    6188:	andeq	r9, r0, sl, lsr #17
    618c:	andeq	sl, r0, sl, lsl lr
    6190:	andeq	r9, r0, ip, asr #17
    6194:	strdeq	r9, [r0], -r4
    6198:	ldrdeq	r9, [r0], -r2
    619c:	andeq	sl, r0, r2, ror #27
    61a0:	strdeq	r9, [r0], -r4
    61a4:			; <UNDEFINED> instruction: 0x000096b6
    61a8:	strdeq	r9, [r0], -r4
    61ac:	andeq	r9, r0, lr, lsr #18
    61b0:	andeq	r9, r0, r4, lsr r9
    61b4:	andeq	r9, r0, r0, asr #18
    61b8:	andeq	r9, r0, sl, asr r9
    61bc:	andeq	r9, r0, r2, ror #18
    61c0:	andeq	sp, r1, r6, asr sp
    61c4:	andeq	sl, r0, sl, lsr sp
    61c8:	strdeq	r9, [r0], -r4
    61cc:	andeq	r9, r0, r8, lsl r6
    61d0:	andeq	r9, r0, r2, lsl #17
    61d4:	andeq	r9, r0, r0, lsl r6
    61d8:	andeq	r9, r0, sl, lsl #12
    61dc:	andeq	sl, r0, ip, lsl #26
    61e0:	andeq	sl, r0, r6, lsl #26
    61e4:	andeq	r0, r0, r8, lsl r2
    61e8:	andeq	r9, r0, r0, lsl #13
    61ec:	andeq	r9, r0, r2, ror r6
    61f0:	muleq	r0, r0, r8
    61f4:	muleq	r0, lr, r5
    61f8:			; <UNDEFINED> instruction: 0x0000acbc
    61fc:	andeq	r9, r0, lr, lsr #11
    6200:			; <UNDEFINED> instruction: 0x0000acb0
    6204:	andeq	r9, r0, r6, asr #14
    6208:	muleq	r0, lr, ip
    620c:	muleq	r0, r0, r5
    6210:	muleq	r0, r2, r7
    6214:	strdeq	r0, [r0], -r8
    6218:	andeq	r9, r0, lr, lsr r6
    621c:	bmi	bd86dc <__bss_end__@@Base+0xaf3df0>
    6220:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    6224:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    6228:	addlt	r6, r6, r4, lsl #17
    622c:			; <UNDEFINED> instruction: 0xf50d588a
    6230:	strmi	r5, [r5], -r0, lsl #6
    6234:	ldmdavs	r2, {r2, r4, r8, r9, ip, sp}
    6238:			; <UNDEFINED> instruction: 0xf04f601a
    623c:	blmi	a06a44 <__bss_end__@@Base+0x922158>
    6240:	cfstrscs	mvf4, [r0], {123}	; 0x7b
    6244:	bmi	9fa31c <__bss_end__@@Base+0x915a30>
    6248:	blhi	c9c4c8 <__bss_end__@@Base+0xbb7bdc>
    624c:	strcs	pc, [r0], #962	; 0x3c2
    6250:	ldrle	r0, [r9], #-1362	; 0xfffffaae
    6254:	ldmvs	r0!, {r0, r1, r3, r5, r7, r9, fp, sp, lr}^
    6258:	eorsle	r2, r8, r0, lsl #22
    625c:	stmdbge	r4, {r1, r5, r9, sl, lr}
    6260:	mcrrne	7, 9, r4, r4, cr8
    6264:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    6268:			; <UNDEFINED> instruction: 0xf50d491f
    626c:	bmi	6dae74 <__bss_end__@@Base+0x5f6588>
    6270:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    6274:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6278:	subsmi	r6, r1, sl, lsl r8
    627c:	strtmi	sp, [r0], -r9, lsr #2
    6280:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    6284:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    6288:	tstcs	r0, r8, lsl sl
    628c:	blge	11c4f4 <__bss_end__@@Base+0x37c08>
    6290:	rsbcs	r9, r0, #1073741824	; 0x40000000
    6294:	movwcs	r9, #770	; 0x302
    6298:	tstls	r0, r0, lsl #16
    629c:	blx	5c429c <__bss_end__@@Base+0x4df9b0>
    62a0:	stmdacs	r0, {r2, r9, sl, lr}
    62a4:	ldmdami	r2, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
    62a8:			; <UNDEFINED> instruction: 0xf7fd4478
    62ac:			; <UNDEFINED> instruction: 0xe7dbfeb9
    62b0:	ldmdami	r0, {r0, r6, fp, sp, lr}
    62b4:			; <UNDEFINED> instruction: 0xf7fd4478
    62b8:	stmdami	pc, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    62bc:			; <UNDEFINED> instruction: 0xf7fd4478
    62c0:	stmdbmi	lr, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    62c4:			; <UNDEFINED> instruction: 0x46084479
    62c8:	blx	ff8422e4 <__bss_end__@@Base+0xff75d9f8>
    62cc:	strcs	lr, [r1], #-1996	; 0xfffff834
    62d0:			; <UNDEFINED> instruction: 0xf7fce7ca
    62d4:	svclt	0x0000ea0a
    62d8:	andeq	sp, r1, r2, asr #22
    62dc:	andeq	r0, r0, r0, lsl #4
    62e0:	andeq	sp, r1, r4, lsr #22
    62e4:	andeq	r0, r0, r4, lsl #4
    62e8:	strdeq	sp, [r1], -r2
    62ec:	strdeq	r0, [r0], -r8
    62f0:			; <UNDEFINED> instruction: 0x000094b4
    62f4:	andeq	r9, r0, r0, asr #13
    62f8:	andeq	r9, r0, r0, lsl #14
    62fc:			; <UNDEFINED> instruction: 0x0000aab0
    6300:			; <UNDEFINED> instruction: 0x264cf8df
    6304:			; <UNDEFINED> instruction: 0x364cf8df
    6308:			; <UNDEFINED> instruction: 0xf8df447a
    630c:	push	{r2, r3, r6, r9, sl, ip}
    6310:	strdlt	r4, [r5], #240	; 0xf0	; <UNPREDICTABLE>
    6314:	stcge	8, cr5, [ip], #-844	; 0xfffffcb4
    6318:			; <UNDEFINED> instruction: 0x5640f8df
    631c:	ldmdavs	fp, {r9, sp}
    6320:			; <UNDEFINED> instruction: 0xf04f9363
    6324:	strbtcs	r0, [r0], -r0, lsl #6
    6328:	movwcs	r4, #1149	; 0x47d
    632c:	stmdapl	pc!, {r0, r1, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    6330:	strvs	lr, [r0], #-2509	; 0xfffff633
    6334:			; <UNDEFINED> instruction: 0xf7fe6838
    6338:			; <UNDEFINED> instruction: 0xf8dff93d
    633c:	bls	b13bd4 <__bss_end__@@Base+0xa2f2e8>
    6340:	msrcc	(UNDEF: 104), r7
    6344:	cmncc	r1, r7, asr #5	; <UNPREDICTABLE>
    6348:	addmi	r5, sl, #232, 16	; 0xe80000
    634c:	movwcs	fp, #7956	; 0x1f14
    6350:	andls	r2, r2, r0, lsl #6
    6354:	tstle	r3, r3
    6358:	blcs	12d02c <__bss_end__@@Base+0x48740>
    635c:	sbcshi	pc, r9, #0
    6360:	cmncs	r7, #56, 16	; 0x380000
    6364:	cdpge	2, 4, cr2, cr5, cr0, {0}
    6368:	strcc	lr, [r0], -sp, asr #19
    636c:			; <UNDEFINED> instruction: 0xf7fe2300
    6370:			; <UNDEFINED> instruction: 0xf8ddf921
    6374:	bls	aa7cc <inode_table_hash@@Base+0x5f14>
    6378:	msrcc	SPSR_f, #1879048196	; 0x70000004
    637c:	cmncc	r1, #1879048204	; 0x7000000c	; <UNPREDICTABLE>
    6380:	ldrmi	r2, [r9, #1792]	; 0x700
    6384:			; <UNDEFINED> instruction: 0xf0006017
    6388:	vqsub.s8	q12, <illegal reg q3.5>, q2
    638c:			; <UNDEFINED> instruction: 0xf6c61373
    6390:	ldrmi	r0, [r9, #883]	; 0x373
    6394:	andsle	r4, r3, r9, asr r6
    6398:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    639c:			; <UNDEFINED> instruction: 0xf7fd4478
    63a0:			; <UNDEFINED> instruction: 0x4638fe3f
    63a4:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    63a8:	strcc	pc, [r8, #2271]!	; 0x8df
    63ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    63b0:	blls	18e0420 <__bss_end__@@Base+0x17fbb34>
    63b4:			; <UNDEFINED> instruction: 0xf040405a
    63b8:	rsblt	r8, r5, r9, asr #5
    63bc:	svchi	0x00f0e8bd
    63c0:	streq	pc, [r8, #2271]!	; 0x8df
    63c4:	ldrbtmi	sl, [r8], #-3910	; 0xfffff0ba
    63c8:	mcr2	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    63cc:	stfeqd	f7, [pc], #52	; 6408 <ZSTD_maxCLevel@plt+0x3924>
    63d0:	andcs	r4, r0, #51380224	; 0x3100000
    63d4:	movwcs	r4, #1632	; 0x660
    63d8:			; <UNDEFINED> instruction: 0x232ae9cd
    63dc:	blcc	84428 <directory_table_hash@@Base+0x1fb9c>
    63e0:			; <UNDEFINED> instruction: 0xf80042b9
    63e4:	mvnsle	r3, r1, lsl #18
    63e8:	stmdage	r7, {r0, r1, r3, r5, r9, sl, fp, ip, pc}^
    63ec:	andcs	r2, r0, #0, 6
    63f0:			; <UNDEFINED> instruction: 0x232ae9cd
    63f4:	ldrtmi	r4, [r1], r3, ror #12
    63f8:			; <UNDEFINED> instruction: 0xf811961b
    63fc:	addmi	r2, r1, #1024	; 0x400
    6400:	stmdbcs	r1, {r0, r1, fp, ip, sp, lr, pc}
    6404:	mcrls	1, 1, sp, cr11, cr9, {7}
    6408:	movwcs	sl, #2120	; 0x848
    640c:	stmib	sp, {r9, sp}^
    6410:	strbtmi	r2, [r3], -sl, lsr #6
    6414:			; <UNDEFINED> instruction: 0x9613961c
    6418:	blcs	84464 <directory_table_hash@@Base+0x1fbd8>
    641c:			; <UNDEFINED> instruction: 0xf8034281
    6420:	mvnsle	r2, r1, lsl #18
    6424:	stmdage	r9, {r0, r1, r3, r5, r8, r9, fp, ip, pc}^
    6428:	tstls	sp, #0, 4
    642c:	stmib	sp, {r8, r9, sp}^
    6430:	strbtmi	r2, [r3], -sl, lsr #6
    6434:	blcs	84480 <directory_table_hash@@Base+0x1fbf4>
    6438:			; <UNDEFINED> instruction: 0xf8034281
    643c:	mvnsle	r2, r1, lsl #18
    6440:	stmdage	sl, {r0, r1, r3, r5, r8, r9, fp, ip, pc}^
    6444:	tstls	lr, #0, 4
    6448:	stmib	sp, {r8, r9, sp}^
    644c:	strbtmi	r2, [r3], -sl, lsr #6
    6450:	blcs	8449c <directory_table_hash@@Base+0x1fc10>
    6454:			; <UNDEFINED> instruction: 0xf8034281
    6458:	mvnsle	r2, r1, lsl #18
    645c:	stmdage	fp, {r0, r1, r3, r5, r8, r9, fp, ip, pc}^
    6460:	tstls	pc, #0, 4
    6464:	stmib	sp, {r8, r9, sp}^
    6468:	strbtmi	r2, [r3], -sl, lsr #6
    646c:	blcs	844b8 <directory_table_hash@@Base+0x1fc2c>
    6470:			; <UNDEFINED> instruction: 0xf8034281
    6474:	mvnsle	r2, r1, lsl #18
    6478:	stmdage	ip, {r0, r1, r3, r5, r8, r9, fp, ip, pc}^
    647c:	nopls	{0}	; <UNPREDICTABLE>
    6480:	stmib	sp, {r8, r9, sp}^
    6484:	strbtmi	r2, [r3], -sl, lsr #6
    6488:	blcs	844d4 <directory_table_hash@@Base+0x1fc48>
    648c:			; <UNDEFINED> instruction: 0xf8034281
    6490:	mvnsle	r2, r1, lsl #18
    6494:	teqvc	sl, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    6498:	teqne	fp, #-805306368	; 0xd0000000	; <UNPREDICTABLE>
    649c:	teqcs	r9, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    64a0:			; <UNDEFINED> instruction: 0xf8bd2000
    64a4:	tstcs	r0, r2, lsr r1
    64a8:			; <UNDEFINED> instruction: 0xf8bd9708
    64ac:	blx	fe79e98c <__bss_end__@@Base+0xfe6ba0a0>
    64b0:			; <UNDEFINED> instruction: 0xf8bdfe9e
    64b4:	movwls	r7, #12596	; 0x3134
    64b8:	teqne	pc, #-805306368	; 0xd0000000	; <UNPREDICTABLE>
    64bc:	blt	1feb120 <__bss_end__@@Base+0x1f06834>
    64c0:	blt	1dad174 <__bss_end__@@Base+0x1cc8888>
    64c4:			; <UNDEFINED> instruction: 0xf89d9206
    64c8:			; <UNDEFINED> instruction: 0x9321a138
    64cc:	vshll.u8	<illegal reg q7.5>, d15, #6
    64d0:	adcslt	r9, fp, #4, 6	; 0x10000000
    64d4:	blx	17ee0fc <__bss_end__@@Base+0x1709810>
    64d8:	tstls	sl, #565248	; 0x8a000	; <UNPREDICTABLE>
    64dc:	mcrls	2, 0, fp, cr6, cr3, {5}
    64e0:	teqcs	r0, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    64e4:	smlawteq	sl, sp, r9, lr
    64e8:	movwls	fp, #23122	; 0x5a52
    64ec:	adccs	pc, lr, sp, lsr #17
    64f0:			; <UNDEFINED> instruction: 0xf8bdb2f3
    64f4:	strbtmi	r8, [r2], -lr, lsr #1
    64f8:	rscslt	r9, fp, #469762048	; 0x1c000000
    64fc:	smlawteq	sl, sp, r9, lr
    6500:	ldmdals	r7, {r1, r2, r8, r9, ip, pc}
    6504:			; <UNDEFINED> instruction: 0xf8139b03
    6508:	addmi	r1, r3, #1024	; 0x400
    650c:	stmdbne	r1, {r1, fp, ip, sp, lr, pc}
    6510:	blls	afacfc <__bss_end__@@Base+0xa16410>
    6514:	andcs	r2, r0, r0, lsl #2
    6518:	smlawteq	sl, sp, r9, lr
    651c:	svcge	0x002a9917
    6520:	strtmi	r4, [r6], -r2, lsr #12
    6524:	tstls	r5, #-2013265920	; 0x88000000
    6528:			; <UNDEFINED> instruction: 0xf8114633
    652c:	vmlacc.f64	d0, d1, d1
    6530:			; <UNDEFINED> instruction: 0xf80342be
    6534:	mvnsle	r0, r1, lsl #24
    6538:	vmax.f32	d9, d13, d27
    653c:	stmdbls	sl!, {r0, r1, r2, r6, r9, sl, ip}
    6540:	cdpne	2, 4, cr15, cr11, cr13, {0}
    6544:	strls	r2, [r9, -r0]
    6548:	tstls	r8, r7, ror #12
    654c:	stmib	sp, {r8, sp}^
    6550:			; <UNDEFINED> instruction: 0xf816012a
    6554:	ldrbmi	r1, [r6, #-2817]!	; 0xfffff4ff
    6558:	stmdbne	r1, {r0, r1, r2, fp, ip, sp, lr, pc}
    655c:	stmdbls	fp!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    6560:	vmin.s8	d4, d29, d14
    6564:	andcs	r1, r0, pc, asr #14
    6568:			; <UNDEFINED> instruction: 0x9123460b
    656c:	tstcs	r0, r4, lsl r3
    6570:	stmib	sp, {r0, r1, r4, r5, r6, r9, sl, lr}^
    6574:	strbtmi	r0, [r1], -sl, lsr #2
    6578:	bleq	845d8 <directory_table_hash@@Base+0x1fd4c>
    657c:			; <UNDEFINED> instruction: 0xf80142be
    6580:	mvnsle	r0, r1, lsl #18
    6584:	ldrmi	r9, [lr], fp, lsr #18
    6588:	subsne	pc, r3, sp, lsl #4
    658c:	strmi	r2, [fp], -r0, lsl #14
    6590:			; <UNDEFINED> instruction: 0x46739316
    6594:	ldrtmi	r9, [r1], -r4, lsr #2
    6598:	stmib	sp, {r9, sl, sp}^
    659c:			; <UNDEFINED> instruction: 0xf811672a
    65a0:	addmi	r6, r1, #1024	; 0x400
    65a4:	stmdbvs	r1, {r2, r3, fp, ip, sp, lr, pc}
    65a8:	mcrls	1, 1, sp, cr11, cr9, {7}
    65ac:	strtmi	r2, [r1], -r0, lsl #14
    65b0:	strcs	r9, [r0], -r5, lsr #12
    65b4:	strvs	lr, [sl, -sp, asr #19]!
    65b8:			; <UNDEFINED> instruction: 0xf8164606
    65bc:	strmi	ip, [pc], -r1, lsl #22
    65c0:			; <UNDEFINED> instruction: 0xf801429f
    65c4:	mvnsle	ip, r1, lsl #26
    65c8:	cmpne	fp, sp, lsl #4	; <UNPREDICTABLE>
    65cc:	mcrls	6, 1, r4, cr10, cr14, {4}
    65d0:	strmi	r2, [fp], -r0, lsl #14
    65d4:	ldrmi	r9, [ip], r6, lsr #2
    65d8:	strtmi	r9, [r1], -fp, lsr #22
    65dc:	strcs	r9, [r0], -sl, lsl #12
    65e0:	strvs	lr, [sl, -sp, asr #19]!
    65e4:	ldrbtmi	r9, [r3], -fp, lsl #6
    65e8:	blvc	84660 <directory_table_hash@@Base+0x1fdd4>
    65ec:	addsmi	r4, lr, #14680064	; 0xe00000
    65f0:	stcvc	8, cr15, [r1, #-4]
    65f4:			; <UNDEFINED> instruction: 0x469ed1f8
    65f8:	vqdmulh.s<illegal width 8>	d9, d13, d26
    65fc:	tstls	r8, r3, ror #2
    6600:	ldrdgt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    6604:	movwls	r4, #58913	; 0xe621
    6608:	blls	acfe10 <__bss_end__@@Base+0x9eb524>
    660c:	stmib	sp, {r8, r9, sl, sp}^
    6610:	movwls	r6, #63274	; 0xf72a
    6614:			; <UNDEFINED> instruction: 0xf81c4673
    6618:	strmi	r7, [lr], -r1, lsl #22
    661c:			; <UNDEFINED> instruction: 0xf801429e
    6620:	mvnsle	r7, r1, lsl #26
    6624:	blls	a980a4 <__bss_end__@@Base+0x9b37b8>
    6628:	msrne	(UNDEF: 107), sp
    662c:			; <UNDEFINED> instruction: 0xf8dd9119
    6630:	strtmi	ip, [r1], -r4, rrx
    6634:	strcs	r9, [r0], -ip, lsl #6
    6638:	strcs	r9, [r0, -fp, lsr #22]
    663c:	strvs	lr, [sl, -sp, asr #19]!
    6640:	ldrbtmi	r9, [r3], -sp, lsl #6
    6644:	blvc	846bc <directory_table_hash@@Base+0x1fe30>
    6648:	addsmi	r4, lr, #14680064	; 0xe00000
    664c:	stcvc	8, cr15, [r1, #-4]
    6650:	vand	<illegal reg q6.5>, <illegal reg q14.5>, q12
    6654:	movwls	r1, #12659	; 0x3173
    6658:	strcs	r9, [r0], -r7, lsr #2
    665c:	strtmi	r4, [r1], -fp, lsl #12
    6660:	blls	ad80e0 <__bss_end__@@Base+0x9f37f4>
    6664:	ldrdgt	pc, [r8], sp	; <UNPREDICTABLE>
    6668:	stmib	sp, {r8, r9, sl, sp}^
    666c:	tstls	r2, #11010048	; 0xa80000
    6670:			; <UNDEFINED> instruction: 0xf81e9b03
    6674:	strmi	r7, [lr], -r1, lsl #22
    6678:			; <UNDEFINED> instruction: 0xf801429e
    667c:	mvnsle	r7, r1, lsl #26
    6680:	vcgt.s8	d9, d13, d3
    6684:	blls	a8ac78 <__bss_end__@@Base+0x9a638c>
    6688:			; <UNDEFINED> instruction: 0xf8dd2600
    668c:	strcs	lr, [r0, -ip, lsr #1]
    6690:	tstls	r1, #40, 2
    6694:	stmib	sp, {r0, r1, r8, r9, fp, ip, pc}^
    6698:			; <UNDEFINED> instruction: 0xf811672a
    669c:	strtmi	r7, [r6], -r1, lsl #22
    66a0:			; <UNDEFINED> instruction: 0xf80442b3
    66a4:	mvnsle	r7, r1, lsl #26
    66a8:	vcgt.s8	d9, d13, d3
    66ac:	blls	a8acc0 <__bss_end__@@Base+0x9a63d4>
    66b0:	stcls	6, cr2, [fp], #-0
    66b4:			; <UNDEFINED> instruction: 0x91292700
    66b8:	blls	eb300 <__bss_end__@@Base+0x6a14>
    66bc:	strvs	lr, [sl, -sp, asr #19]!
    66c0:	blvc	8470c <directory_table_hash@@Base+0x1fe80>
    66c4:	addsmi	r4, lr, #23068672	; 0x1600000
    66c8:	stcvc	8, cr15, [r1, #-8]
    66cc:	bls	77aeb4 <__bss_end__@@Base+0x6965c8>
    66d0:	ldmib	sp, {r0, r1, r3, r4, r8, r9, fp, ip, pc}^
    66d4:	subls	r6, r7, #-2147483638	; 0x8000000a
    66d8:	movtls	r9, #23070	; 0x5a1e
    66dc:	subls	r9, r8, #28, 22	; 0x7000
    66e0:	movtls	r9, #27167	; 0x6a1f
    66e4:			; <UNDEFINED> instruction: 0xf8ad2301
    66e8:	subls	r8, r9, #48, 2
    66ec:			; <UNDEFINED> instruction: 0xf88d9a20
    66f0:	subls	sl, sl, #56, 2
    66f4:	subls	r9, fp, #135168	; 0x21000
    66f8:			; <UNDEFINED> instruction: 0xf8ad9a04
    66fc:	bls	68ebcc <__bss_end__@@Base+0x5aa2e0>
    6700:	teqcs	r4, sp, lsr #17	; <UNPREDICTABLE>
    6704:			; <UNDEFINED> instruction: 0xf8ad9a05
    6708:	bls	1cebe8 <__bss_end__@@Base+0xea2fc>
    670c:	teqcs	r9, sp, lsl #17	; <UNPREDICTABLE>
    6710:			; <UNDEFINED> instruction: 0xf88d9a06
    6714:	bls	88ec04 <__bss_end__@@Base+0x7aa318>
    6718:	teqcs	fp, sp, asr #17	; <UNPREDICTABLE>
    671c:			; <UNDEFINED> instruction: 0xf8cd9a08
    6720:	bls	5cec24 <__bss_end__@@Base+0x4ea338>
    6724:	bls	257f88 <__bss_end__@@Base+0x17369c>
    6728:	bls	8de918 <__bss_end__@@Base+0x7fa02c>
    672c:	smlalbtcs	pc, r7, sp, r8	; <UNPREDICTABLE>
    6730:			; <UNDEFINED> instruction: 0xf8cd9a24
    6734:	bls	94ec68 <__bss_end__@@Base+0x86a37c>
    6738:	smlalbtcs	pc, pc, sp, r8	; <UNPREDICTABLE>
    673c:			; <UNDEFINED> instruction: 0xf8cd9a0a
    6740:	bls	2cec94 <__bss_end__@@Base+0x1ea3a8>
    6744:	bls	39e854 <__bss_end__@@Base+0x2b9f68>
    6748:	cmpcs	fp, sp, asr #17	; <UNPREDICTABLE>
    674c:	ldrmi	r9, [r0], -r6, lsr #20
    6750:	subvs	r9, r2, pc, lsl #20
    6754:			; <UNDEFINED> instruction: 0xf8cd9a0c
    6758:	bls	60ecec <__bss_end__@@Base+0x52a400>
    675c:	bls	357fa4 <__bss_end__@@Base+0x2736b8>
    6760:	bls	65e870 <__bss_end__@@Base+0x579f84>
    6764:	msrgt	SPSR_fxc, sp, asr #17
    6768:	bls	497fb0 <__bss_end__@@Base+0x3b36c4>
    676c:	bls	45e87c <__bss_end__@@Base+0x379f90>
    6770:	cmncs	r3, sp, asr #17	; <UNPREDICTABLE>
    6774:			; <UNDEFINED> instruction: 0xf8c29a27
    6778:	bls	43e790 <__bss_end__@@Base+0x359ea4>
    677c:	cmncs	fp, sp, asr #17	; <UNPREDICTABLE>
    6780:			; <UNDEFINED> instruction: 0xf8cd9a29
    6784:	subsvs	r6, r1, r3, lsl #3
    6788:	subsvs	r9, r4, r8, lsr #20
    678c:	andsvs	r9, r3, r2, lsl #20
    6790:			; <UNDEFINED> instruction: 0xf1084b77
    6794:	svccs	0x000137ff
    6798:	blls	4dcb40 <__bss_end__@@Base+0x3f8254>
    679c:	andls	pc, r0, r0, asr #17
    67a0:	blls	55e8b4 <__bss_end__@@Base+0x479fc8>
    67a4:	andsge	pc, r8, r0, lsr #17
    67a8:	andshi	pc, ip, r0, lsr #17
    67ac:	blls	51e9c0 <__bss_end__@@Base+0x43a0d4>
    67b0:	subgt	pc, r0, r0, asr #17
    67b4:	blls	59eac8 <__bss_end__@@Base+0x4ba1dc>
    67b8:	blls	15ebcc <__bss_end__@@Base+0x7a2e0>
    67bc:	blls	1272d0 <__bss_end__@@Base+0x429e4>
    67c0:	blls	2276d4 <__bss_end__@@Base+0x142de8>
    67c4:	blls	25efd8 <__bss_end__@@Base+0x17a6ec>
    67c8:	blls	29f0dc <__bss_end__@@Base+0x1ba7f0>
    67cc:	blls	2df1e0 <__bss_end__@@Base+0x1fa8f4>
    67d0:	blls	49f2e4 <__bss_end__@@Base+0x3ba9f8>
    67d4:	blls	45f8e8 <__bss_end__@@Base+0x37affc>
    67d8:	vnmlacc.f16	s28, s5, s0	; <UNPREDICTABLE>
    67dc:	stmib	r0, {r4, r8, r9, fp, ip, pc}^
    67e0:			; <UNDEFINED> instruction: 0xf04f3414
    67e4:	blls	1d3be8 <__bss_end__@@Base+0xef2fc>
    67e8:	tstvs	r6, r0, asr #19
    67ec:	blls	1a0000 <__bss_end__@@Base+0xbb714>
    67f0:	blls	3a0104 <__bss_end__@@Base+0x2bb818>
    67f4:	blls	3e0208 <__bss_end__@@Base+0x2fb91c>
    67f8:	blls	32030c <__bss_end__@@Base+0x23ba20>
    67fc:	blls	360410 <__bss_end__@@Base+0x27bb24>
    6800:			; <UNDEFINED> instruction: 0xf04f6743
    6804:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    6808:	ldmdble	r9, {r1, r2, r3, sl, ip, sp}^
    680c:	svceq	0x0003f1b8
    6810:	addhi	pc, pc, r0, asr #32
    6814:	blmi	1619178 <__bss_end__@@Base+0x153488c>
    6818:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
    681c:	ldmdami	r7, {r0, r1, r4, sp, lr}^
    6820:			; <UNDEFINED> instruction: 0xf0054478
    6824:	blmi	15c4848 <__bss_end__@@Base+0x14dff5c>
    6828:	andcs	r4, r1, r2, lsl #12
    682c:	andsvs	r5, sl, fp, ror #17
    6830:	blls	11bff18 <__bss_end__@@Base+0x10db62c>
    6834:	teqge	r8, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    6838:	teqhi	r0, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    683c:			; <UNDEFINED> instruction: 0xf8dd9313
    6840:			; <UNDEFINED> instruction: 0xf8dd313b
    6844:			; <UNDEFINED> instruction: 0xf8ddc16b
    6848:	tstls	r5, #-1073741795	; 0xc000001d
    684c:	ldrdcc	pc, [r7, #-141]	; 0xffffff73
    6850:	ldrsbmi	pc, [pc, #-141]	; 67cb <ZSTD_maxCLevel@plt+0x3ce7>	; <UNPREDICTABLE>
    6854:	ldrdvs	pc, [r3, sp]
    6858:			; <UNDEFINED> instruction: 0xf8dd9314
    685c:	tstls	r6, #-1073741806	; 0xc0000012
    6860:	teqcc	r6, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    6864:			; <UNDEFINED> instruction: 0xf8bd9305
    6868:	movwls	r3, #16690	; 0x4132
    686c:	teqcc	pc, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    6870:			; <UNDEFINED> instruction: 0xf8dd9308
    6874:	movwls	r3, #37187	; 0x9143
    6878:	ldrsbcc	pc, [r3, #-141]	; 0xffffff73	; <UNPREDICTABLE>
    687c:			; <UNDEFINED> instruction: 0xf8dd930a
    6880:	movwls	r3, #45399	; 0xb157
    6884:	ldrdcc	pc, [pc, #-141]	; 67ff <ZSTD_maxCLevel@plt+0x3d1b>
    6888:			; <UNDEFINED> instruction: 0xf8dd9312
    688c:	tstls	r1, #-1073741796	; 0xc000001c
    6890:	ldrsbcc	pc, [fp, #-141]!	; 0xffffff73	; <UNPREDICTABLE>
    6894:			; <UNDEFINED> instruction: 0xf8dd9310
    6898:			; <UNDEFINED> instruction: 0xf89d1187
    689c:	movwls	r3, #28985	; 0x7139
    68a0:	teqcc	sl, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    68a4:			; <UNDEFINED> instruction: 0xf8dd9306
    68a8:	movwls	r3, #57691	; 0xe15b
    68ac:	ldrsbcc	pc, [pc, #-141]	; 6827 <ZSTD_maxCLevel@plt+0x3d43>	; <UNPREDICTABLE>
    68b0:			; <UNDEFINED> instruction: 0xf8dd930f
    68b4:	movwls	r3, #49507	; 0xc163
    68b8:	ldrdcc	pc, [r7, #-141]!	; 0xffffff73
    68bc:	strb	r9, [r7, -sp, lsl #6]!
    68c0:	ldrdcs	lr, [r8, #-157]	; 0xffffff63
    68c4:	svceq	0x0001f1b8
    68c8:			; <UNDEFINED> instruction: 0xf04f9c47
    68cc:	sbcvs	r0, r3, #0, 6
    68d0:	addvs	r6, r4, #262144	; 0x40000
    68d4:	mcrrls	9, 4, r9, sl, cr11	; <UNPREDICTABLE>
    68d8:	strvs	r6, [r1], #1666	; 0x682
    68dc:	strbvs	r6, [r3], r4, lsl #8
    68e0:	strbvs	r6, [r3], #-1859	; 0xfffff8bd
    68e4:	andle	r6, r9, r3, asr #9
    68e8:	ldrdmi	pc, [pc, #-141]	; 6863 <ZSTD_maxCLevel@plt+0x3d7f>
    68ec:	bmi	958d78 <__bss_end__@@Base+0x87448c>
    68f0:	tstmi	r4, #192, 18	; 0x300000
    68f4:	stmiapl	fp!, {r0, r3, r5, r6, fp, ip, lr}
    68f8:	ldr	r6, [r0, fp]
    68fc:	teqvs	r4, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    6900:	stmdbmi	r1!, {r2, r3, r4, sl, fp, lr}
    6904:	tstcs	r4, #192, 18	; 0x300000
    6908:	stmdbpl	sl!, {r1, r2, r6, r7, sp, lr}
    690c:	andsvs	r5, r3, fp, ror #16
    6910:	svcmi	0x0018e785
    6914:	ldmdami	sp, {r0, r5, r9, sl, lr}
    6918:	blmi	5581e8 <__bss_end__@@Base+0x4738fc>
    691c:	stmdapl	r8!, {r2, r3, r5, r6, r7, r8, fp, ip, lr}
    6920:	stmiapl	fp!, {r5, sp, lr}^
    6924:			; <UNDEFINED> instruction: 0xf7fb4618
    6928:	bhi	fe0423f0 <__bss_end__@@Base+0xfdf5db04>
    692c:			; <UNDEFINED> instruction: 0xff9af004
    6930:	ldmdami	r7, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    6934:	blls	118244 <__bss_end__@@Base+0x33958>
    6938:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    693c:	blx	1c4493a <__bss_end__@@Base+0x1b6004e>
    6940:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    6944:	blx	1b44942 <__bss_end__@@Base+0x1a60056>
    6948:	str	r2, [fp, #-0]!
    694c:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6950:	andeq	sp, r1, ip, asr sl
    6954:	andeq	r0, r0, r0, lsl #4
    6958:	strdeq	r0, [r0], -r8
    695c:	andeq	sp, r1, ip, lsr sl
    6960:	andeq	r0, r0, ip, lsl #5
    6964:	andeq	r9, r0, r4, ror r6
    6968:			; <UNDEFINED> instruction: 0x0001d9b8
    696c:	andeq	r9, r0, r2, lsl r6
    6970:	andeq	r0, r0, r4, lsl #4
    6974:	andeq	r0, r0, ip, ror #3
    6978:	andeq	r0, r0, r8, asr r2
    697c:	andeq	r9, r0, r0, ror r2
    6980:	andeq	r0, r0, r8, lsl r2
    6984:	andeq	r0, r0, r4, lsl r2
    6988:	andeq	r0, r0, ip, asr r2
    698c:	andeq	r0, r0, r8, lsl #4
    6990:	strdeq	r9, [r0], -lr
    6994:	andeq	r9, r0, r6, lsl r1
    6998:	mvnsmi	lr, #737280	; 0xb4000
    699c:	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
    69a0:	addlt	r4, r3, r9, asr #24
    69a4:	strmi	r4, [r9], r9, asr #20
    69a8:	stmdbmi	r9, {r2, r3, r4, r5, r6, sl, lr}^
    69ac:	orrmi	pc, r0, #54525952	; 0x3400000
    69b0:	stmiapl	r2!, {r1, r2, r9, sl, lr}
    69b4:			; <UNDEFINED> instruction: 0x46484479
    69b8:	ldmdavs	r2, {r2, r8, r9, ip, sp}
    69bc:			; <UNDEFINED> instruction: 0xf04f601a
    69c0:			; <UNDEFINED> instruction: 0xf7fc0200
    69c4:	stmdacs	r0, {r4, r5, fp, sp, lr, pc}
    69c8:			; <UNDEFINED> instruction: 0xf50dd057
    69cc:			; <UNDEFINED> instruction: 0x4607587f
    69d0:	ldmdaeq	pc!, {r3, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    69d4:	ldrtmi	r4, [sl], -sp, ror #12
    69d8:	tsteq	r1, r4, asr #4	; <UNPREDICTABLE>
    69dc:			; <UNDEFINED> instruction: 0xf7fb4628
    69e0:	teqlt	r8, #52, 28	; 0x340
    69e4:			; <UNDEFINED> instruction: 0xf7fb4628
    69e8:			; <UNDEFINED> instruction: 0xf5b0ef78
    69ec:	eorsle	r4, r9, r0, lsl #31
    69f0:	teqle	fp, r0, lsl #16
    69f4:	svc	0x0064f7fb
    69f8:	stmdavs	r0, {r0, r1, r3, r5, r9, sl, lr}
    69fc:			; <UNDEFINED> instruction: 0x461a781c
    6a00:			; <UNDEFINED> instruction: 0xf8303301
    6a04:	streq	r1, [r9], #20
    6a08:	cfstrscs	mvf13, [r3], #-992	; 0xfffffc20
    6a0c:	mrrccs	0, 14, sp, ip, cr3
    6a10:	ldmdavc	r4, {r2, r8, r9, sl, fp, ip, sp, pc}^
    6a14:	stccs	6, cr4, [r0], {26}
    6a18:			; <UNDEFINED> instruction: 0x4611d0dd
    6a1c:			; <UNDEFINED> instruction: 0xf7fe4630
    6a20:			; <UNDEFINED> instruction: 0x463afdf9
    6a24:	tsteq	r1, r4, asr #4	; <UNPREDICTABLE>
    6a28:	strtmi	r4, [r8], -r6, lsl #12
    6a2c:	mcr	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6a30:	bicsle	r2, r7, r0, lsl #16
    6a34:			; <UNDEFINED> instruction: 0xf7fb4638
    6a38:	bllt	1c422a8 <__bss_end__@@Base+0x1b5d9bc>
    6a3c:			; <UNDEFINED> instruction: 0xf7fb4638
    6a40:	stmdbmi	r4!, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6a44:			; <UNDEFINED> instruction: 0xf50d4a21
    6a48:	ldrbtmi	r4, [r9], #-896	; 0xfffffc80
    6a4c:	stmpl	sl, {r2, r8, r9, ip, sp}
    6a50:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6a54:	tstle	lr, r1, asr r0
    6a58:			; <UNDEFINED> instruction: 0xf50d4630
    6a5c:	andlt	r4, r3, r0, lsl #27
    6a60:	mvnshi	lr, #12386304	; 0xbd0000
    6a64:	mulcc	r0, r8, r8
    6a68:			; <UNDEFINED> instruction: 0xd1242b0a
    6a6c:	stcpl	8, cr3, [fp], #-4
    6a70:	svclt	0x00042b0a
    6a74:	strtpl	r2, [fp], #-768	; 0xfffffd00
    6a78:			; <UNDEFINED> instruction: 0xf7fbe7bc
    6a7c:	stmdavs	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    6a80:	svc	0x0000f7fb
    6a84:	strmi	r4, [r2], -r9, asr #12
    6a88:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    6a8c:	blx	ff244a88 <__bss_end__@@Base+0xff16019c>
    6a90:			; <UNDEFINED> instruction: 0xf7fb2001
    6a94:			; <UNDEFINED> instruction: 0xf7fbef1c
    6a98:			; <UNDEFINED> instruction: 0xf7fbee28
    6a9c:	stmdavs	r0, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    6aa0:	mrc	7, 7, APSR_nzcv, cr0, cr11, {7}
    6aa4:	strmi	r4, [r2], -r9, asr #12
    6aa8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    6aac:	blx	fee44aa8 <__bss_end__@@Base+0xfed601bc>
    6ab0:			; <UNDEFINED> instruction: 0xf7fb2001
    6ab4:	strmi	lr, [r2], -ip, lsl #30
    6ab8:	strbmi	r4, [r9], -r9, lsl #16
    6abc:			; <UNDEFINED> instruction: 0xf7fd4478
    6ac0:	andcs	pc, r1, pc, lsr #21
    6ac4:	svc	0x0002f7fb
    6ac8:			; <UNDEFINED> instruction: 0x0001d3bc
    6acc:	andeq	r0, r0, r0, lsl #4
    6ad0:	andeq	r8, r0, r8, lsr #15
    6ad4:	andeq	sp, r1, sl, lsl r3
    6ad8:	andeq	r9, r0, lr
    6adc:	andeq	r9, r0, sl, ror r0
    6ae0:	andeq	r9, r0, r8, lsl r0
    6ae4:	push	{r1, r2, r5, r7, r8, r9, fp, lr}
    6ae8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    6aec:	stmibmi	r5!, {r0, r1, r3, r7, ip, sp, pc}
    6af0:			; <UNDEFINED> instruction: 0xf04f461a
    6af4:	movwls	r0, #35328	; 0x8a00
    6af8:	blmi	fe8d7ce4 <__bss_end__@@Base+0xfe7f33f8>
    6afc:	stmibmi	r3!, {r0, r3, r8, ip, pc}
    6b00:	tstls	r6, r9, ror r4
    6b04:	blmi	fe89ce68 <__bss_end__@@Base+0xfe7b857c>
    6b08:	movwls	r4, #29819	; 0x747b
    6b0c:	ldrtmi	r4, [r9], r1, lsr #23
    6b10:	movwls	r4, #21627	; 0x547b
    6b14:	ldrdeq	pc, [r0], -r9
    6b18:			; <UNDEFINED> instruction: 0xf802f7fd
    6b1c:	stmdacs	r0, {r2, r9, sl, lr}
    6b20:	sbchi	pc, r7, r0
    6b24:	ldrdlt	pc, [r0], -r0
    6b28:	svccc	0x00fff1bb
    6b2c:	adchi	pc, sl, r0
    6b30:	blcs	20c44 <_IO_stdin_used@@Base+0x120a0>
    6b34:	strcs	fp, [r0], -r2, asr #31
    6b38:	strcs	r2, [r0, #-1792]	; 0xfffff900
    6b3c:	rschi	pc, r2, r0, asr #6
    6b40:	ldrdeq	pc, [r0], -r9
    6b44:			; <UNDEFINED> instruction: 0xffecf7fc
    6b48:	strmi	r6, [r0], r3, lsl #17
    6b4c:			; <UNDEFINED> instruction: 0xf0002b00
    6b50:	ldrmi	r8, [r8], -fp, lsl #1
    6b54:			; <UNDEFINED> instruction: 0xf8b8f7fd
    6b58:	ldrdcc	pc, [r8], -r8
    6b5c:			; <UNDEFINED> instruction: 0xb162699a
    6b60:	bvs	86d77c <__bss_end__@@Base+0x788e90>
    6b64:	blcs	228d8 <_IO_stdin_used@@Base+0x13d34>
    6b68:	addhi	pc, r5, r0, asr #32
    6b6c:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
    6b70:	blx	15c4b6c <__bss_end__@@Base+0x14e0280>
    6b74:			; <UNDEFINED> instruction: 0xf7fb2001
    6b78:			; <UNDEFINED> instruction: 0xf1baeeaa
    6b7c:			; <UNDEFINED> instruction: 0xd1230f00
    6b80:	mlagt	r4, r4, r8, pc	; <UNPREDICTABLE>
    6b84:	blvs	6584ec <__bss_end__@@Base+0x573c00>
    6b88:	ldrdcc	pc, [r0], -r8
    6b8c:	ldrdcs	pc, [r4], -r8
    6b90:	stmib	sp, {r0, r3, r4, sl, lr}^
    6b94:			; <UNDEFINED> instruction: 0xf8cd6700
    6b98:			; <UNDEFINED> instruction: 0xf7fec008
    6b9c:	ldmdblt	r0, {r0, r3, fp, ip, sp, lr, pc}^
    6ba0:	bvs	86d7c0 <__bss_end__@@Base+0x788ed4>
    6ba4:	blcs	22918 <_IO_stdin_used@@Base+0x13d74>
    6ba8:	sbchi	pc, lr, r0
    6bac:			; <UNDEFINED> instruction: 0xf04f9807
    6bb0:			; <UNDEFINED> instruction: 0xf7fd0a01
    6bb4:			; <UNDEFINED> instruction: 0xf8d8fa35
    6bb8:	strcs	r0, [r0], -r8
    6bbc:			; <UNDEFINED> instruction: 0xf89ef7fd
    6bc0:			; <UNDEFINED> instruction: 0xf7fb4640
    6bc4:	smladxcs	r0, ip, sp, lr
    6bc8:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    6bcc:	stmdavs	r2!, {r0, r8, sl, ip, sp}^
    6bd0:	adcmi	r4, sl, #248, 8	; 0xf8000000
    6bd4:	ldrdcc	pc, [r8], r8	; <UNPREDICTABLE>
    6bd8:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    6bdc:	adccc	pc, r8, r8, asr #17
    6be0:	b	15bdea0 <__bss_end__@@Base+0x14d95b4>
    6be4:			; <UNDEFINED> instruction: 0xf0000307
    6be8:			; <UNDEFINED> instruction: 0xf01a808d
    6bec:			; <UNDEFINED> instruction: 0xf0400f01
    6bf0:			; <UNDEFINED> instruction: 0xf8948089
    6bf4:	cmnlt	r3, r4, lsr #32
    6bf8:	ldrtmi	r2, [r2], -r1, lsl #10
    6bfc:			; <UNDEFINED> instruction: 0x4658463b
    6c00:			; <UNDEFINED> instruction: 0xf7fb9500
    6c04:	smlabtcc	r1, lr, sp, lr
    6c08:			; <UNDEFINED> instruction: 0xf1b0bf08
    6c0c:			; <UNDEFINED> instruction: 0xf0403fff
    6c10:			; <UNDEFINED> instruction: 0xf894808b
    6c14:	stmdbmi	r2!, {r2, r5, ip, sp}^
    6c18:	rscscc	pc, pc, #-2147483643	; 0x80000005
    6c1c:	ldrbmi	r9, [r8], -r2, lsl #6
    6c20:	mvnscc	pc, #-1073741807	; 0xc0000011
    6c24:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    6c28:	andcs	r2, r1, #0, 6
    6c2c:			; <UNDEFINED> instruction: 0xffc0f7fd
    6c30:	cmple	r6, r0, lsl #16
    6c34:	bvs	8599a8 <__bss_end__@@Base+0x7750bc>
    6c38:	svcvs	0x005b447b
    6c3c:			; <UNDEFINED> instruction: 0xf0002b00
    6c40:	ldmdami	r9, {r4, r7, pc}^
    6c44:			; <UNDEFINED> instruction: 0xf7fd4478
    6c48:	ldrbmi	pc, [r8], -fp, ror #19	; <UNPREDICTABLE>
    6c4c:	svc	0x0038f7fb
    6c50:	bls	2199b0 <__bss_end__@@Base+0x1350c4>
    6c54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c58:	rsbsle	r2, pc, r0, lsl #22
    6c5c:			; <UNDEFINED> instruction: 0xf04f6a20
    6c60:			; <UNDEFINED> instruction: 0xf7fb0a01
    6c64:	sub	lr, r6, r4, asr sp
    6c68:	ldmne	r6!, {r0, r1, r6, fp, sp, lr}^
    6c6c:	strbvc	lr, [r3, r7, asr #22]!
    6c70:	stcl	7, cr15, [r4], #1004	; 0x3ec
    6c74:	stmdami	lr, {r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    6c78:	beq	82dbc <directory_table_hash@@Base+0x1e530>
    6c7c:			; <UNDEFINED> instruction: 0xf7fd4478
    6c80:	str	pc, [r1, pc, asr #19]!
    6c84:	movwls	r2, #8961	; 0x2301
    6c88:	movwls	r6, #6787	; 0x1a83
    6c8c:	movwls	r6, #2499	; 0x9c3
    6c90:	movwcs	lr, #22992	; 0x59d0
    6c94:	bvs	210a0 <_IO_stdin_used@@Base+0x124fc>
    6c98:	mrc2	7, 4, pc, cr12, cr13, {7}
    6c9c:	bvs	810ca4 <__bss_end__@@Base+0x72c3b8>
    6ca0:			; <UNDEFINED> instruction: 0xf04fbf08
    6ca4:			; <UNDEFINED> instruction: 0xf7fb0a01
    6ca8:	strtmi	lr, [r0], -sl, asr #25
    6cac:	stcl	7, cr15, [r6], {251}	; 0xfb
    6cb0:	bls	240978 <__bss_end__@@Base+0x15c08c>
    6cb4:	blmi	fd8600 <__bss_end__@@Base+0xef3d14>
    6cb8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    6cbc:			; <UNDEFINED> instruction: 0xff02f7fc
    6cc0:	ldrbmi	lr, [r8], -r8, lsr #14
    6cc4:	mrc	7, 7, APSR_nzcv, cr12, cr11, {7}
    6cc8:	bls	2199b0 <__bss_end__@@Base+0x1350c4>
    6ccc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6cd0:	suble	r2, r0, r0, lsl #22
    6cd4:	svcvs	0x001b9b09
    6cd8:	bvs	fe8eb8e8 <__bss_end__@@Base+0xfe806ffc>
    6cdc:	stmibvs	r3!, {r0, r8, r9, ip, pc}^
    6ce0:	ldmib	r4, {r8, r9, ip, pc}^
    6ce4:	stmdbvs	r1!, {r0, r2, r8, r9, sp}
    6ce8:			; <UNDEFINED> instruction: 0xf7fd6a20
    6cec:	blx	fec466c0 <__bss_end__@@Base+0xfeb61dd4>
    6cf0:	b	14056f8 <__bss_end__@@Base+0x1320e0c>
    6cf4:	bvs	80d664 <__bss_end__@@Base+0x728d78>
    6cf8:	stc	7, cr15, [r0], #1004	; 0x3ec
    6cfc:			; <UNDEFINED> instruction: 0xf7fb4620
    6d00:			; <UNDEFINED> instruction: 0xe707ec9e
    6d04:			; <UNDEFINED> instruction: 0xf7fb4658
    6d08:	blmi	a42880 <__bss_end__@@Base+0x95df94>
    6d0c:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    6d10:	tstlt	fp, fp, lsl r8
    6d14:	svceq	0x0000f1ba
    6d18:	ldrb	sp, [fp, r0, lsr #3]
    6d1c:	mrc2	7, 4, pc, cr4, cr12, {7}
    6d20:	svceq	0x0000f1ba
    6d24:	bfi	sp, sl, #3, #19
    6d28:	movwcs	lr, #10708	; 0x29d4
    6d2c:			; <UNDEFINED> instruction: 0xf7fb4658
    6d30:	andcc	lr, r1, r4, asr #25
    6d34:			; <UNDEFINED> instruction: 0xf8d8d1c5
    6d38:	bvs	852f10 <__bss_end__@@Base+0x76e624>
    6d3c:	ldmdami	lr, {r0, r1, r6, r7, r8, ip, sp, pc}
    6d40:			; <UNDEFINED> instruction: 0xf7fd4478
    6d44:	str	pc, [r0, sp, ror #18]
    6d48:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    6d4c:			; <UNDEFINED> instruction: 0xf968f7fd
    6d50:			; <UNDEFINED> instruction: 0xf7fb2001
    6d54:			; <UNDEFINED> instruction: 0xf7fcedbc
    6d58:			; <UNDEFINED> instruction: 0xe7bbfe77
    6d5c:	mrc2	7, 3, pc, cr4, cr12, {7}
    6d60:	ldmdami	r7, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    6d64:			; <UNDEFINED> instruction: 0xf7fd4478
    6d68:	andcs	pc, r1, fp, asr r9	; <UNPREDICTABLE>
    6d6c:	stc	7, cr15, [lr, #1004]!	; 0x3ec
    6d70:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    6d74:			; <UNDEFINED> instruction: 0xf954f7fd
    6d78:			; <UNDEFINED> instruction: 0xf7fb4628
    6d7c:	svclt	0x0000eda8
    6d80:	andeq	sp, r1, sl, ror r2
    6d84:	andeq	sp, r1, ip, asr #19
    6d88:	andeq	r0, r0, r0, ror r2
    6d8c:	andeq	sp, r1, r4, asr #19
    6d90:	muleq	r0, ip, r0
    6d94:			; <UNDEFINED> instruction: 0x0001d9b4
    6d98:	strdeq	r8, [r0], -r2
    6d9c:	strdeq	sp, [r1], -r4
    6da0:	andeq	sl, r0, r0, asr #3
    6da4:	andeq	sp, r1, ip, lsl #17
    6da8:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    6dac:	andeq	r0, r0, r8, asr #4
    6db0:	strdeq	r8, [r0], -r0
    6db4:	andeq	r0, r0, r0, lsr #4
    6db8:	muleq	r0, r4, lr
    6dbc:	andeq	r8, r0, lr, asr #28
    6dc0:	andeq	r8, r0, r4, ror #28
    6dc4:	andeq	r8, r0, r6, asr lr
    6dc8:	blmi	a59670 <__bss_end__@@Base+0x974d84>
    6dcc:	push	{r1, r3, r4, r5, r6, sl, lr}
    6dd0:	strdlt	r4, [r5], r0
    6dd4:	stcmi	8, cr5, [r7], #-844	; 0xfffffcb4
    6dd8:	movwls	r6, #14363	; 0x381b
    6ddc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6de0:	ldrbtmi	r4, [ip], #-2853	; 0xfffff4db
    6de4:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    6de8:	ldrdeq	pc, [r0], -r8
    6dec:	ldc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    6df0:	eorsle	r2, r3, r0, lsl #16
    6df4:			; <UNDEFINED> instruction: 0xf10d4a21
    6df8:	blmi	849620 <__bss_end__@@Base+0x764d34>
    6dfc:			; <UNDEFINED> instruction: 0xf8df4607
    6e00:			; <UNDEFINED> instruction: 0xf854b084
    6e04:	stmiapl	r6!, {r1, ip, pc}^
    6e08:	strd	r4, [sp], -fp
    6e0c:			; <UNDEFINED> instruction: 0x46586833
    6e10:	ldmdavs	r9, {r1, r9, fp, ip, pc}^
    6e14:			; <UNDEFINED> instruction: 0xf904f7fd
    6e18:	mvnscc	pc, r5, lsr #3
    6e1c:	blx	fec586a4 <__bss_end__@@Base+0xfeb73db8>
    6e20:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    6e24:			; <UNDEFINED> instruction: 0xff34f7fc
    6e28:	ldrdeq	pc, [r0], -r9
    6e2c:	mrc2	7, 3, pc, cr8, cr12, {7}
    6e30:			; <UNDEFINED> instruction: 0xf8d86835
    6e34:	strmi	r3, [r4], -r0
    6e38:	stmdbvs	r2!, {r0, r8, r9, fp, sp, lr}
    6e3c:			; <UNDEFINED> instruction: 0xf8cd4638
    6e40:			; <UNDEFINED> instruction: 0xf022a000
    6e44:	stmdbvs	sp!, {r7, r9, ip, sp, lr}^
    6e48:	mcrrne	7, 10, r4, r3, cr8
    6e4c:	sbcsle	r4, sp, r5, lsl #12
    6e50:	ldrtmi	r4, [r9], -r2, lsl #12
    6e54:			; <UNDEFINED> instruction: 0xf7fb6b20
    6e58:	bfi	lr, r8, #24, #6
    6e5c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    6e60:			; <UNDEFINED> instruction: 0xf8def7fd
    6e64:			; <UNDEFINED> instruction: 0xf7fb2001
    6e68:	svclt	0x0000ed32
    6e6c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    6e70:	andeq	r0, r0, r0, lsl #4
    6e74:	andeq	ip, r1, r2, lsl #31
    6e78:	andeq	r0, r0, r8, lsr r2
    6e7c:	andeq	r0, r0, r4, ror r2
    6e80:	andeq	r0, r0, r8, lsl r2
    6e84:	andeq	r8, r0, r4, lsl r0
    6e88:	andeq	r8, r0, lr, lsr #27
    6e8c:	blmi	ff019990 <__bss_end__@@Base+0xfef350a4>
    6e90:	svcmi	0x00f0e92d
    6e94:	sbclt	r4, r9, sl, ror r4
    6e98:	stcge	6, cr4, [r7], {130}	; 0x82
    6e9c:			; <UNDEFINED> instruction: 0x460e58d3
    6ea0:			; <UNDEFINED> instruction: 0x46204fbc
    6ea4:	movtls	r6, #30747	; 0x781b
    6ea8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6eac:	stc	7, cr15, [sl, #1004]	; 0x3ec
    6eb0:	strtmi	r2, [r0], -r3, lsl #2
    6eb4:			; <UNDEFINED> instruction: 0xf7fb447f
    6eb8:	ldrdcs	lr, [r1, -sl]
    6ebc:			; <UNDEFINED> instruction: 0xf7fb4620
    6ec0:	andcs	lr, r0, #54784	; 0xd600
    6ec4:	ldrmi	r4, [r0], -r1, lsr #12
    6ec8:	stc	7, cr15, [r2], {251}	; 0xfb
    6ecc:			; <UNDEFINED> instruction: 0xf0402800
    6ed0:			; <UNDEFINED> instruction: 0x46058138
    6ed4:			; <UNDEFINED> instruction: 0xf7fb4620
    6ed8:			; <UNDEFINED> instruction: 0xf10ded76
    6edc:			; <UNDEFINED> instruction: 0x2102089c
    6ee0:			; <UNDEFINED> instruction: 0xf7fb4620
    6ee4:	smlabtcs	pc, r4, ip, lr	; <UNPREDICTABLE>
    6ee8:			; <UNDEFINED> instruction: 0xf7fb4620
    6eec:	strtmi	lr, [r1], -r0, asr #25
    6ef0:	strbmi	r4, [r2], -r8, lsr #12
    6ef4:	stcl	7, cr15, [ip], #-1004	; 0xfffffc14
    6ef8:	stmdacs	r0, {r2, r9, sl, lr}
    6efc:	msrhi	CPSR_c, r0, asr #32
    6f00:	ldrbtmi	r4, [sp], #-3493	; 0xfffff25b
    6f04:	ldrdeq	pc, [ip, #-133]!	; 0xffffff7b
    6f08:			; <UNDEFINED> instruction: 0xf0001c42
    6f0c:			; <UNDEFINED> instruction: 0xf06f810d
    6f10:	bne	6d7b18 <__bss_end__@@Base+0x5f322c>
    6f14:	vqrdmulh.s<illegal width 8>	d18, d0, d2
    6f18:			; <UNDEFINED> instruction: 0xf64f812b
    6f1c:			; <UNDEFINED> instruction: 0xf6c173fc
    6f20:	addsmi	r7, r8, #-67108861	; 0xfc000003
    6f24:	andeq	pc, r3, #0, 2
    6f28:	msrhi	LR_svc, r0
    6f2c:			; <UNDEFINED> instruction: 0xf7fb0090
    6f30:	blmi	fe6c2180 <__bss_end__@@Base+0xfe5dd894>
    6f34:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    6f38:	andeq	pc, r0, r9, asr #17
    6f3c:			; <UNDEFINED> instruction: 0xf0002800
    6f40:	bmi	fe5e7364 <__bss_end__@@Base+0xfe502a78>
    6f44:	movweq	pc, #49408	; 0xc100	; <UNPREDICTABLE>
    6f48:	andcs	sl, r7, r2, lsl #18
    6f4c:	strhtvs	r5, [fp], -sp
    6f50:	bl	ff8c4f44 <__bss_end__@@Base+0xff7e0658>
    6f54:			; <UNDEFINED> instruction: 0xf0001c43
    6f58:	ldmib	sp, {r0, r2, r4, r6, r7, pc}^
    6f5c:	mrrcne	3, 0, r2, r9, cr2
    6f60:			; <UNDEFINED> instruction: 0xf1b2bf08
    6f64:			; <UNDEFINED> instruction: 0xf0003fff
    6f68:	blcs	271f8 <pathname@@Base+0x2a64>
    6f6c:	bcs	2f6b94 <__bss_end__@@Base+0x2122a8>
    6f70:	sbcshi	pc, r0, r0, asr #1
    6f74:			; <UNDEFINED> instruction: 0xf1a2498b
    6f78:	blmi	fe2c9ba8 <__bss_end__@@Base+0xfe1e52bc>
    6f7c:	svccc	0x00fff1bb
    6f80:	svclt	0x000c587a
    6f84:	andcs	r2, r0, r1
    6f88:	andlt	pc, r0, r2, asr #17
    6f8c:			; <UNDEFINED> instruction: 0x601858fb
    6f90:	addshi	pc, r6, r0
    6f94:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    6f98:	ldrbmi	r1, [fp, #-2971]	; 0xfffff465
    6f9c:	rschi	pc, pc, r0, asr #5
    6fa0:	svceq	0x004bebb3
    6fa4:	rschi	pc, fp, r0, asr #5
    6fa8:	andeq	lr, fp, #6144	; 0x1800
    6fac:	ldrmi	r9, [r0], -r1, lsl #4
    6fb0:			; <UNDEFINED> instruction: 0xf8c0f7fd
    6fb4:	bls	59db0 <pathname@@Base+0x3561c>
    6fb8:			; <UNDEFINED> instruction: 0x460158fb
    6fbc:	andsvs	r4, r9, r0, lsl r6
    6fc0:			; <UNDEFINED> instruction: 0xf8b8f7fd
    6fc4:	bls	59db4 <pathname@@Base+0x35620>
    6fc8:			; <UNDEFINED> instruction: 0x460158fb
    6fcc:	andeq	lr, fp, r2, lsl #22
    6fd0:			; <UNDEFINED> instruction: 0xf7fd6019
    6fd4:	blmi	1e05298 <__bss_end__@@Base+0x1d209ac>
    6fd8:			; <UNDEFINED> instruction: 0x601858fb
    6fdc:			; <UNDEFINED> instruction: 0xf7fd2001
    6fe0:	bmi	1d8528c <__bss_end__@@Base+0x1ca09a0>
    6fe4:			; <UNDEFINED> instruction: 0x46514b75
    6fe8:			; <UNDEFINED> instruction: 0x601058ba
    6fec:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    6ff0:	ldrdeq	pc, [r0], -sl
    6ff4:			; <UNDEFINED> instruction: 0xf8d8f7fd
    6ff8:			; <UNDEFINED> instruction: 0x46314b71
    6ffc:			; <UNDEFINED> instruction: 0x460258fb
    7000:	ldrdeq	pc, [r0], -sl
    7004:			; <UNDEFINED> instruction: 0xf7fd601a
    7008:	bmi	1bc534c <__bss_end__@@Base+0x1ae0a60>
    700c:	ldrmi	r2, [r9], -r0, lsl #6
    7010:	sxtab16mi	r4, r4, sl, ror #8
    7014:	ldmdapl	r8!, {r2, r3, r5, r6, fp, lr}
    7018:			; <UNDEFINED> instruction: 0xf8d94606
    701c:			; <UNDEFINED> instruction: 0xf8c60000
    7020:			; <UNDEFINED> instruction: 0xf7fbc000
    7024:			; <UNDEFINED> instruction: 0xf8d9ebde
    7028:	movwcs	r0, #0
    702c:	ldrmi	r4, [r9], -r7, ror #20
    7030:	ldrbtmi	r3, [sl], #-4
    7034:	bl	ff545028 <__bss_end__@@Base+0xff46073c>
    7038:	ldrdeq	pc, [r0], -r9
    703c:	movwcs	r4, #2660	; 0xa64
    7040:	andcc	r4, r8, r9, lsl r6
    7044:			; <UNDEFINED> instruction: 0xf7fb447a
    7048:			; <UNDEFINED> instruction: 0xf004ebcc
    704c:	blmi	1886690 <__bss_end__@@Base+0x17a1da4>
    7050:	ldmpl	r8!, {r8, sp}^
    7054:	bl	7c5048 <__bss_end__@@Base+0x6e075c>
    7058:	ldrbtmi	r4, [fp], #-2911	; 0xfffff4a1
    705c:	ldrdcc	pc, [ip, #-131]!	; 0xffffff7d
    7060:	vldrle	d2, [r2, #-0]
    7064:	svcmi	0x005e4e5d
    7068:	ldrbtmi	r4, [pc], #-1150	; 7070 <ZSTD_maxCLevel@plt+0x458c>
    706c:	movwcs	r6, #2088	; 0x828
    7070:			; <UNDEFINED> instruction: 0x46324619
    7074:	addeq	lr, r4, r0, lsl #22
    7078:	bl	fecc506c <__bss_end__@@Base+0xfebe0780>
    707c:	cmple	r9, r0, lsl #16
    7080:	ldrdcc	pc, [ip, #-135]!	; 0xffffff79
    7084:	adcmi	r3, r3, #16777216	; 0x1000000
    7088:			; <UNDEFINED> instruction: 0x4641dcf0
    708c:	andcs	r2, r2, r0, lsl #4
    7090:	bl	fe7c5084 <__bss_end__@@Base+0xfe6e0798>
    7094:	cmple	r4, r0, lsl #16
    7098:	blmi	f599e8 <__bss_end__@@Base+0xe750fc>
    709c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    70a0:	blls	11e1110 <__bss_end__@@Base+0x10fc824>
    70a4:	cmple	sl, sl, asr r0
    70a8:	pop	{r0, r3, r6, ip, sp, pc}
    70ac:	bmi	f6b074 <__bss_end__@@Base+0xe86788>
    70b0:	rscscc	pc, pc, pc, asr #32
    70b4:	tstcs	r1, ip, lsr fp
    70b8:			; <UNDEFINED> instruction: 0x601058ba
    70bc:			; <UNDEFINED> instruction: 0x601958fb
    70c0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    70c4:	andeq	lr, sl, #166912	; 0x28c00
    70c8:	sfmle	f4, 2, [sl], {150}	; 0x96
    70cc:	bleq	1c1cfc <__bss_end__@@Base+0xdd410>
    70d0:	movweq	lr, #48035	; 0xbba3
    70d4:	cfstr64le	mvdx4, [r4], {155}	; 0x9b
    70d8:			; <UNDEFINED> instruction: 0xf7fd4658
    70dc:	blmi	d05190 <__bss_end__@@Base+0xc208a4>
    70e0:			; <UNDEFINED> instruction: 0x460258fb
    70e4:	andsvs	r4, sl, r8, asr r6
    70e8:			; <UNDEFINED> instruction: 0xf824f7fd
    70ec:	ldmpl	fp!, {r4, r5, r8, r9, fp, lr}^
    70f0:	b	13d8900 <__bss_end__@@Base+0x12f4014>
    70f4:	andsvs	r0, sl, fp, asr #32
    70f8:			; <UNDEFINED> instruction: 0xf81cf7fd
    70fc:	ldmpl	fp!, {r0, r2, r3, r5, r8, r9, fp, lr}^
    7100:			; <UNDEFINED> instruction: 0xe76b6018
    7104:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    7108:			; <UNDEFINED> instruction: 0xff8af7fc
    710c:	movwcs	r2, #513	; 0x201
    7110:	movwcs	lr, #10701	; 0x29cd
    7114:	tstcs	r1, r3, lsr #20
    7118:	andcs	r4, r0, r3, lsr #22
    711c:	ldmpl	sl!, {r0, r1, r3, r7, r9, sl, lr}
    7120:	ldmpl	fp!, {r0, r4, sp, lr}^
    7124:			; <UNDEFINED> instruction: 0xe7356018
    7128:			; <UNDEFINED> instruction: 0xf7fb2054
    712c:			; <UNDEFINED> instruction: 0xf8c5eaea
    7130:	strbt	r0, [ip], ip, ror #2
    7134:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    7138:			; <UNDEFINED> instruction: 0xff72f7fc
    713c:			; <UNDEFINED> instruction: 0xf7fb2001
    7140:	stmdami	fp!, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    7144:			; <UNDEFINED> instruction: 0xf7fc4478
    7148:	andcs	pc, r1, fp, ror #30
    714c:	bl	fefc5140 <__bss_end__@@Base+0xfeee0854>
    7150:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    7154:			; <UNDEFINED> instruction: 0xff64f7fc
    7158:			; <UNDEFINED> instruction: 0xf7fb2001
    715c:			; <UNDEFINED> instruction: 0xf7fbebb8
    7160:	stmdami	r5!, {r2, r6, r7, r9, fp, sp, lr, pc}
    7164:			; <UNDEFINED> instruction: 0xf7fc4478
    7168:	andcs	pc, r1, fp, asr pc	; <UNPREDICTABLE>
    716c:	bl	febc5160 <__bss_end__@@Base+0xfeae0874>
    7170:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    7174:			; <UNDEFINED> instruction: 0xff54f7fc
    7178:			; <UNDEFINED> instruction: 0xf7fb2001
    717c:	stmdami	r0!, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    7180:			; <UNDEFINED> instruction: 0xf7fc4478
    7184:	andcs	pc, r1, sp, asr #30
    7188:	bl	fe84517c <__bss_end__@@Base+0xfe760890>
    718c:	ldrdeq	ip, [r1], -r0
    7190:	andeq	r0, r0, r0, lsl #4
    7194:			; <UNDEFINED> instruction: 0x0001ceb0
    7198:	andeq	sp, r1, r2, lsl #2
    719c:	andeq	r0, r0, r8, lsl #5
    71a0:	andeq	r0, r0, ip, lsl #4
    71a4:	muleq	r0, r4, r2
    71a8:	andeq	r0, r0, r8, asr #4
    71ac:	strdeq	r0, [r0], -ip
    71b0:	andeq	r0, r0, r4, ror r2
    71b4:	andeq	r0, r0, r0, ror r2
    71b8:	andeq	r0, r0, r0, lsr #4
    71bc:	andeq	r0, r0, r8, lsr r2
    71c0:	andeq	r0, r0, r0, lsl r2
    71c4:			; <UNDEFINED> instruction: 0xffffd655
    71c8:	andeq	r0, r0, r0, asr r2
    71cc:			; <UNDEFINED> instruction: 0xfffffaaf
    71d0:	andeq	r0, r0, r5, ror #8
    71d4:	andeq	r0, r0, r4, lsl #5
    71d8:	andeq	ip, r1, sl, lsr #31
    71dc:			; <UNDEFINED> instruction: 0xfffffd5d
    71e0:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    71e4:	andeq	ip, r1, r8, asr #25
    71e8:	ldrdeq	r8, [r0], -lr
    71ec:	andeq	r8, r0, lr, asr #24
    71f0:	andeq	r8, r0, r0, lsl #22
    71f4:	andeq	r8, r0, r6, asr fp
    71f8:	andeq	r8, r0, r0, ror #23
    71fc:	andeq	r8, r0, r2, lsl fp
    7200:	muleq	r0, r8, fp
    7204:	bmi	6f4248 <__bss_end__@@Base+0x60f95c>
    7208:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    720c:	addlt	fp, r5, r0, lsr r5
    7210:	ldcmi	8, cr5, [sl], {211}	; 0xd3
    7214:	movwls	r6, #14363	; 0x381b
    7218:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    721c:	blmi	62da44 <__bss_end__@@Base+0x549158>
    7220:	andls	r4, r1, #124, 8	; 0x7c000000
    7224:	strtmi	r5, [r8], -r5, ror #17
    7228:	b	54521c <__bss_end__@@Base+0x460930>
    722c:	bls	59e88 <pathname@@Base+0x356f4>
    7230:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
    7234:	ldmdami	r4, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, pc}
    7238:	movwls	sl, #11017	; 0x2b09
    723c:	stmdapl	r0!, {r0, r8, sp}
    7240:			; <UNDEFINED> instruction: 0xf7fb6800
    7244:	strtmi	lr, [r8], -r6, lsr #22
    7248:	stmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    724c:	blmi	299a90 <__bss_end__@@Base+0x1b51a4>
    7250:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7254:	blls	e12c4 <inode_table_hash@@Base+0x3ca0c>
    7258:	qaddle	r4, sl, r9
    725c:	pop	{r0, r2, ip, sp, pc}
    7260:	andlt	r4, r4, r0, lsr r0
    7264:	andcs	r4, sl, r0, ror r7
    7268:	bl	1bc525c <__bss_end__@@Base+0x1ae0970>
    726c:	strb	r9, [r2, r1, lsl #20]!
    7270:	b	ec5264 <__bss_end__@@Base+0xde0978>
    7274:	andeq	ip, r1, sl, asr fp
    7278:	andeq	r0, r0, r0, lsl #4
    727c:	andeq	ip, r1, r4, asr #22
    7280:	andeq	r0, r0, ip, lsr r2
    7284:	muleq	r1, r4, r2
    7288:	andeq	r0, r0, r0, ror #4
    728c:	andeq	ip, r1, r4, lsl fp
    7290:	svcmi	0x00f0e92d
    7294:	bmi	1e58af4 <__bss_end__@@Base+0x1d74208>
    7298:	blmi	1e58b1c <__bss_end__@@Base+0x1d74230>
    729c:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
    72a0:	ldrdls	pc, [r0, #143]!	; 0x8f
    72a4:	ldrsbhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    72a8:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    72ac:	movwls	r6, #38939	; 0x981b
    72b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    72b4:	cmnvc	ip, #69206016	; 0x4200000	; <UNPREDICTABLE>
    72b8:	msrmi	CPSR_fsc, #206569472	; 0xc500000
    72bc:	b	15abee4 <__bss_end__@@Base+0x14c75f8>
    72c0:	tstle	fp, r7, lsl #6
    72c4:	blmi	1b99c8c <__bss_end__@@Base+0x1ab53a0>
    72c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    72cc:	blls	26133c <__bss_end__@@Base+0x17ca50>
    72d0:			; <UNDEFINED> instruction: 0xf040405a
    72d4:	ldrdlt	r8, [fp], -r1
    72d8:	svchi	0x00f0e8bd
    72dc:	strmi	r4, [sp], -r4, lsl #12
    72e0:			; <UNDEFINED> instruction: 0x46394630
    72e4:	blx	9c330a <__bss_end__@@Base+0x8dea1e>
    72e8:	bleq	4423f4 <__bss_end__@@Base+0x35db08>
    72ec:	b	fee452e0 <__bss_end__@@Base+0xfed609f4>
    72f0:	b	fe0c52e4 <__bss_end__@@Base+0xfdfe09f8>
    72f4:	blvc	42dd8 <pathname@@Base+0x1e644>
    72f8:	bl	1dd7d98 <__bss_end__@@Base+0x1cf34ac>
    72fc:	svclt	0x00b40305
    7300:	andcs	r2, r0, #268435456	; 0x10000000
    7304:	bleq	202bcc <__bss_end__@@Base+0x11e2e0>
    7308:	blvc	ff042f04 <__bss_end__@@Base+0xfef5e618>
    730c:	bcc	fe442b70 <__bss_end__@@Base+0xfe35e284>
    7310:	bvc	202a4c <__bss_end__@@Base+0x11e160>
    7314:	movwcc	r0, #45147	; 0xb05b
    7318:	stmdaeq	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    731c:	bicsvc	lr, r8, #335872	; 0x52000
    7320:			; <UNDEFINED> instruction: 0xf8dfd1d0
    7324:	ldrbtmi	fp, [fp], #360	; 0x168
    7328:	ldrsbeq	pc, [r0, #-139]!	; 0xffffff75	; <UNPREDICTABLE>
    732c:			; <UNDEFINED> instruction: 0xf0001c43
    7330:	stmiblt	r8, {r1, r2, r4, r7, pc}^
    7334:	movwcs	r2, #612	; 0x264
    7338:	strtmi	r4, [r9], -r0, lsr #12
    733c:	blx	a43362 <__bss_end__@@Base+0x95ea76>
    7340:	svclt	0x00144313
    7344:	movwcs	r2, #769	; 0x301
    7348:	svclt	0x000442af
    734c:	movwcs	r4, #678	; 0x2a6
    7350:			; <UNDEFINED> instruction: 0xd1b72b00
    7354:	ldrbtmi	r4, [r9], #-2382	; 0xfffff6b2
    7358:	cmpcs	lr, #3424256	; 0x344000
    735c:	svclt	0x000842ab
    7360:	adcle	r4, pc, r2, lsr #5
    7364:	ldrbmi	lr, [lr, #-2497]	; 0xfffff63f
    7368:	ldrtmi	r4, [r2], -r0, asr #12
    736c:	ldrtmi	r1, [fp], -r1, asr #15
    7370:	stc2	11, cr15, [r5], {8}	; <UNPREDICTABLE>
    7374:			; <UNDEFINED> instruction: 0xcc01fb04
    7378:	smlatbeq	r4, r8, fp, pc	; <UNPREDICTABLE>
    737c:			; <UNDEFINED> instruction: 0xf0074461
    7380:	stmdbmi	r4, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}^
    7384:	sxtab16mi	r4, r3, r9, ror #8
    7388:			; <UNDEFINED> instruction: 0xf10b2001
    738c:			; <UNDEFINED> instruction: 0xf7fb3aff
    7390:			; <UNDEFINED> instruction: 0xf1bbeaf0
    7394:	rsble	r0, fp, r0, lsl #30
    7398:			; <UNDEFINED> instruction: 0xf8594a3f
    739c:			; <UNDEFINED> instruction: 0xf8d99002
    73a0:			; <UNDEFINED> instruction: 0xf10a1000
    73a4:	ldrshtcs	r3, [sp], -pc
    73a8:	bl	dc539c <__bss_end__@@Base+0xce0ab0>
    73ac:	svccc	0x00fff1ba
    73b0:	blmi	ebbb8c <__bss_end__@@Base+0xdd72a0>
    73b4:	bl	fea31be4 <__bss_end__@@Base+0xfe94d2f8>
    73b8:			; <UNDEFINED> instruction: 0xf8d90b0b
    73bc:	ldrbtmi	r1, [fp], #-0
    73c0:	ldmcc	pc!, {r0, r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    73c4:	ldrmi	r6, [r3], #-2075	; 0xfffff7e5
    73c8:	stceq	8, cr15, [r8], {19}
    73cc:	bl	9453c0 <__bss_end__@@Base+0x860ad4>
    73d0:	svceq	0x0000f1bb
    73d4:			; <UNDEFINED> instruction: 0xf8d9d009
    73d8:			; <UNDEFINED> instruction: 0xf1081000
    73dc:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
    73e0:	bl	6c53d4 <__bss_end__@@Base+0x5e0ae8>
    73e4:	svccc	0x00fff1b8
    73e8:	blls	1fbbc4 <__bss_end__@@Base+0x1172d8>
    73ec:	stmdbmi	ip!, {r0, sp}
    73f0:	strvs	lr, [r4, -sp, asr #19]
    73f4:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    73f8:	stmib	sp, {r1, r8, r9, ip, pc}^
    73fc:			; <UNDEFINED> instruction: 0xf7fb4500
    7400:	bl	541ee8 <__bss_end__@@Base+0x45d5fc>
    7404:	bl	114a41c <__bss_end__@@Base+0x1065b30>
    7408:	bl	707824 <__bss_end__@@Base+0x622f38>
    740c:	bl	114a424 <__bss_end__@@Base+0x1065b38>
    7410:	ldrtmi	r0, [r2], -r1, lsl #2
    7414:	subne	lr, ip, pc, asr #20
    7418:	cmpeq	lr, fp, lsr r6
    741c:	andeq	lr, r0, ip, lsl fp
    7420:	ldrbvs	lr, [ip], r6, asr #20
    7424:	tsteq	r1, r6, asr #22
    7428:	bl	114d830 <__bss_end__@@Base+0x1068f44>
    742c:			; <UNDEFINED> instruction: 0xf0070101
    7430:	strmi	pc, [fp], -pc, lsr #21
    7434:			; <UNDEFINED> instruction: 0x4602491b
    7438:	ldrbtmi	r2, [r9], #-1
    743c:	b	fe645430 <__bss_end__@@Base+0xfe560b44>
    7440:	blmi	3d9cac <__bss_end__@@Base+0x2f53c0>
    7444:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7448:	blls	2614b8 <__bss_end__@@Base+0x17cbcc>
    744c:	tstle	r3, sl, asr r0
    7450:	ldrdeq	pc, [r0], -r9
    7454:	pop	{r0, r1, r3, ip, sp, pc}
    7458:			; <UNDEFINED> instruction: 0xf7fb4ff0
    745c:	ldrdcs	fp, [r1], -r3
    7460:	bl	145454 <__bss_end__@@Base+0x60b68>
    7464:	cmneq	r0, fp, asr #17	; <UNPREDICTABLE>
    7468:			; <UNDEFINED> instruction: 0xf43f2800
    746c:	ldrb	sl, [fp, -r3, ror #30]!
    7470:			; <UNDEFINED> instruction: 0xf8594b09
    7474:	ldr	r9, [ip, r3]
    7478:	ldmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    747c:	andeq	ip, r1, r6, asr #21
    7480:	andeq	r0, r0, r0, lsl #4
    7484:			; <UNDEFINED> instruction: 0x0001caba
    7488:	muleq	r1, ip, sl
    748c:	ldrdeq	ip, [r1], -lr
    7490:	andeq	ip, r1, lr, lsr #25
    7494:	andeq	r8, r0, r8, lsr #20
    7498:	andeq	r0, r0, r0, ror #4
    749c:	andeq	sp, r1, r6, lsl #2
    74a0:			; <UNDEFINED> instruction: 0x000089ba
    74a4:	andeq	r8, r0, r6, lsl #19
    74a8:	andeq	ip, r1, r0, lsr #18
    74ac:	svcmi	0x00f0e92d
    74b0:	mcrrmi	0, 8, fp, r3, cr15
    74b4:	blmi	10f1cd8 <__bss_end__@@Base+0x100d3ec>
    74b8:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    74bc:	andcs	r4, r1, ip, ror r4
    74c0:	ldrdls	pc, [r4, -pc]
    74c4:	ldrbtmi	r5, [r9], #2275	; 0x8e3
    74c8:	movwls	r6, #55323	; 0xd81b
    74cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    74d0:	ldmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74d4:	rsble	r3, r2, r1
    74d8:			; <UNDEFINED> instruction: 0xf8bd4b3c
    74dc:			; <UNDEFINED> instruction: 0xf859201e
    74e0:			; <UNDEFINED> instruction: 0xf8caa003
    74e4:	ldmdbmi	sl!, {sp}
    74e8:	strcs	r2, [r0, #-28]	; 0xffffffe4
    74ec:	ldrbtmi	r4, [r9], #-3129	; 0xfffff3c7
    74f0:			; <UNDEFINED> instruction: 0xf7fbae05
    74f4:	ldmdbmi	r8!, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
    74f8:	ldrbtmi	r2, [ip], #-14
    74fc:			; <UNDEFINED> instruction: 0xf7fb4479
    7500:			; <UNDEFINED> instruction: 0x462ae8d0
    7504:	strtmi	sl, [r8], -r9, lsl #18
    7508:	vrshl.s8	d25, d11, d13
    750c:	strls	r0, [r9, #-912]	; 0xfffffc70
    7510:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
    7514:	movwls	r9, #41740	; 0xa30c
    7518:	ldmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    751c:	vrshl.s8	d25, d3, d11
    7520:			; <UNDEFINED> instruction: 0xf6c02380
    7524:	movwls	r6, #17382	; 0x43e6
    7528:	ldmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    752c:	strmi	sl, [r3], r3, lsl #26
    7530:	stcvs	0, cr14, [r3, #-4]!
    7534:	ldrtmi	fp, [r1], -r3, lsl #19
    7538:			; <UNDEFINED> instruction: 0xf7fb4628
    753c:	mulcc	r1, r2, r8
    7540:			; <UNDEFINED> instruction: 0xf8dbd1f7
    7544:	blcs	11354c <__bss_end__@@Base+0x2ec60>
    7548:	stmdami	r4!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    754c:			; <UNDEFINED> instruction: 0xf7fc4478
    7550:	andcs	pc, r1, r7, ror #26
    7554:	ldmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7558:			; <UNDEFINED> instruction: 0xf8594b21
    755c:	strbmi	r8, [r0], -r3
    7560:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7564:			; <UNDEFINED> instruction: 0x201fe9d4
    7568:	ldrdvc	pc, [ip], r4
    756c:	ldrmi	r2, [r0], #-768	; 0xfffffd00
    7570:	ldrdcs	pc, [r4], r4
    7574:			; <UNDEFINED> instruction: 0xc090f8d4
    7578:	ldrmi	r4, [r0], #-1561	; 0xfffff9e7
    757c:	ldrdcs	pc, [r8], r4	; <UNPREDICTABLE>
    7580:			; <UNDEFINED> instruction: 0xf8d44410
    7584:	ldrmi	r2, [r7], #-148	; 0xffffff6c
    7588:	ldrdcs	pc, [r0], -sl
    758c:	bl	fe9ebd94 <__bss_end__@@Base+0xfe9074a8>
    7590:			; <UNDEFINED> instruction: 0xf7ff020c
    7594:			; <UNDEFINED> instruction: 0x4640fe7d
    7598:	svc	0x00daf7fa
    759c:	andcs	lr, r1, fp, asr #15
    75a0:	b	1945594 <__bss_end__@@Base+0x1860ca8>
    75a4:	blmi	275a6c <__bss_end__@@Base+0x191180>
    75a8:			; <UNDEFINED> instruction: 0xf8592250
    75ac:			; <UNDEFINED> instruction: 0xf8caa003
    75b0:	ldr	r2, [r8, r0]
    75b4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    75b8:	ldc2	7, cr15, [r2, #-1008]!	; 0xfffffc10
    75bc:	svclt	0x0000e7f3
    75c0:	andeq	ip, r1, r8, lsr #17
    75c4:	andeq	r0, r0, r0, lsl #4
    75c8:	muleq	r1, lr, r8
    75cc:	andeq	r0, r0, r8, ror r2
    75d0:			; <UNDEFINED> instruction: 0xffffcbc3
    75d4:	andeq	ip, r1, sl, asr #31
    75d8:			; <UNDEFINED> instruction: 0xffffc529
    75dc:	andeq	r8, r0, r0, lsl #17
    75e0:	andeq	r0, r0, ip, lsr r2
    75e4:	andeq	r7, r0, r6, ror r6
    75e8:	strdlt	fp, [r3], r0
    75ec:	blmi	65aa54 <__bss_end__@@Base+0x576168>
    75f0:	cfldrsmi	mvf4, [r9], {125}	; 0x7d
    75f4:	ldrbtmi	r5, [ip], #-2286	; 0xfffff712
    75f8:			; <UNDEFINED> instruction: 0xf7fb4630
    75fc:	stcvs	8, cr14, [r3, #-176]!	; 0xffffff50
    7600:	blmi	5b5b34 <__bss_end__@@Base+0x4d1248>
    7604:	ldrtmi	r2, [r0], -r0, lsl #4
    7608:	ldrvs	r4, [sl, #-1147]	; 0xfffffb85
    760c:	pop	{r0, r1, ip, sp, pc}
    7610:			; <UNDEFINED> instruction: 0xf7fa40f0
    7614:	bmi	4b7488 <__bss_end__@@Base+0x3d2b9c>
    7618:	svcvs	0x00e02300
    761c:			; <UNDEFINED> instruction: 0xf8d44619
    7620:	stmiapl	sl!, {r2, r7, ip, sp, lr}
    7624:	ldrdpl	pc, [r0], r4
    7628:	strtmi	r6, [r8], #-2066	; 0xfffff7ee
    762c:			; <UNDEFINED> instruction: 0xf8d44438
    7630:	andls	r5, r0, #148	; 0x94
    7634:	eorvc	lr, r3, #212, 18	; 0x350000
    7638:	ldrdgt	pc, [r8], r4	; <UNPREDICTABLE>
    763c:	strbtmi	r4, [r0], #-1085	; 0xfffffbc3
    7640:			; <UNDEFINED> instruction: 0xf7ff1aaa
    7644:	andcs	pc, sl, r5, lsr #28
    7648:	ldmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    764c:	svclt	0x0000e7d9
    7650:	andeq	ip, r1, r4, ror r7
    7654:	andeq	r0, r0, ip, lsr r2
    7658:	andeq	ip, r1, lr, asr #29
    765c:			; <UNDEFINED> instruction: 0x0001cebc
    7660:	andeq	r0, r0, r8, ror r2
    7664:			; <UNDEFINED> instruction: 0x17d3b570
    7668:	strmi	r4, [r4], -lr, lsl #12
    766c:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
    7670:	rscscc	pc, pc, pc, asr #32
    7674:			; <UNDEFINED> instruction: 0xf98cf007
    7678:	bl	1c58100 <__bss_end__@@Base+0x1b73814>
    767c:	svclt	0x00b40306
    7680:	andcs	r2, r0, r1
    7684:	svclt	0x0000bd70
    7688:	svcmi	0x00f0e92d
    768c:	bmi	15590d4 <__bss_end__@@Base+0x14747e8>
    7690:	blmi	15738a4 <__bss_end__@@Base+0x148efb8>
    7694:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    7698:	strcs	r4, [r0], -r9, lsl #13
    769c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    76a0:			; <UNDEFINED> instruction: 0xf04f9301
    76a4:			; <UNDEFINED> instruction: 0xf7fb0300
    76a8:	andcs	lr, sl, #884736	; 0xd8000
    76ac:	strmi	r4, [r4], -r9, ror #12
    76b0:	eorvs	r4, r6, r8, lsr r6
    76b4:	stm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76b8:	blcs	8a174c <__bss_end__@@Base+0x7bce60>
    76bc:	strmi	r4, [sp], -r4, lsl #12
    76c0:	blcs	3b808 <pathname@@Base+0x17074>
    76c4:	stfcsd	f5, [r0], {94}	; 0x5e
    76c8:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    76cc:	stmdals	r0, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}
    76d0:	svceq	0x0000f1b8
    76d4:	addmi	sp, r7, #62	; 0x3e
    76d8:	stmdavc	r3, {r4, r5, ip, lr, pc}
    76dc:	eorsle	r2, sp, r0, lsl #22
    76e0:	sbcslt	r3, sl, #72704	; 0x11c00
    76e4:	stmdale	r9!, {r1, r2, r5, r9, fp, sp}
    76e8:	stmdale	r7!, {r1, r2, r5, r8, r9, fp, sp}
    76ec:			; <UNDEFINED> instruction: 0xf003e8df
    76f0:	strtcs	r2, [r6], -r3, ror #12
    76f4:			; <UNDEFINED> instruction: 0x264e2614
    76f8:	strtcs	r2, [r6], -r6, lsr #12
    76fc:	strtcs	r2, [r6], -r6, lsr #12
    7700:	strtcs	r2, [r6], -r6, lsr #12
    7704:	strtcs	r2, [r6], -r6, lsr #12
    7708:	strtcs	r2, [r6], -r6, lsr #12
    770c:	strtcs	r2, [r6], -r6, lsr #12
    7710:	strtcs	r2, [r6], -r3, ror #12
    7714:	subeq	r2, lr, r4, lsl r6
    7718:			; <UNDEFINED> instruction: 0xf5752c00
    771c:	ble	34c324 <__bss_end__@@Base+0x267a38>
    7720:	stmdavc	r2, {r0, r1, r3, r5, r7, r9}^
    7724:	orrspl	lr, r4, #274432	; 0x43000
    7728:	ldrmi	r0, [sp], -r1, lsr #5
    772c:			; <UNDEFINED> instruction: 0xb1aa460c
    7730:	andcc	r4, r1, lr, lsr #18
    7734:			; <UNDEFINED> instruction: 0xf7fa4479
    7738:	cmnlt	r8, r6, lsr pc
    773c:	bmi	b0f744 <__bss_end__@@Base+0xa2ae58>
    7740:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    7744:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7748:	subsmi	r9, sl, r1, lsl #22
    774c:	andlt	sp, r3, r8, asr #2
    7750:	svchi	0x00f0e8bd
    7754:	strbmi	r7, [r0], -r3, lsl #16
    7758:	mvnsle	r2, r0, lsl #22
    775c:	stmib	r9, {r0, sp}^
    7760:	strb	r4, [ip, r0, lsl #10]!
    7764:	mvnscc	pc, #79	; 0x4f
    7768:	beq	1023b0 <__bss_end__@@Base+0x1dac4>
    776c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    7770:	bleq	10247c <__bss_end__@@Base+0x1db90>
    7774:	mvnscc	pc, #79	; 0x4f
    7778:			; <UNDEFINED> instruction: 0xf06f455b
    777c:	svclt	0x00080202
    7780:	bicsle	r4, fp, #343932928	; 0x14800000
    7784:	movweq	lr, #23124	; 0x5a54
    7788:	bfi	sp, sp, #3, #21
    778c:			; <UNDEFINED> instruction: 0xf5752c00
    7790:	ble	ff4e0398 <__bss_end__@@Base+0xff3fbaac>
    7794:	stmdavc	r2, {r0, r1, r3, r5, r8, sl}^
    7798:	tstcc	r4, #274432	; 0x43000
    779c:	ldrmi	r0, [sp], -r1, lsr #10
    77a0:	bcs	18fd8 <_IO_stdin_used@@Base+0xa434>
    77a4:	ldmdbmi	r3, {r1, r3, r4, r6, r7, ip, lr, pc}
    77a8:	ldrbtmi	r3, [r9], #-1
    77ac:	mrc	7, 7, APSR_nzcv, cr10, cr10, {7}
    77b0:	sbcsle	r2, r3, r0, lsl #16
    77b4:	stccs	7, cr14, [r0], {194}	; 0xc2
    77b8:	movweq	pc, #8565	; 0x2175	; <UNPREDICTABLE>
    77bc:			; <UNDEFINED> instruction: 0x07abdabe
    77c0:	b	10e58d0 <__bss_end__@@Base+0x1000fe4>
    77c4:			; <UNDEFINED> instruction: 0x07a10394
    77c8:			; <UNDEFINED> instruction: 0x460c461d
    77cc:	sbcle	r2, r5, r0, lsl #20
    77d0:	andcc	r4, r1, r9, lsl #18
    77d4:			; <UNDEFINED> instruction: 0xf7fa4479
    77d8:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    77dc:			; <UNDEFINED> instruction: 0xe7add0be
    77e0:	svc	0x0082f7fa
    77e4:	andeq	ip, r1, lr, asr #13
    77e8:	andeq	r0, r0, r0, lsl #4
    77ec:			; <UNDEFINED> instruction: 0x0000a8b0
    77f0:	andeq	ip, r1, r2, lsr #12
    77f4:	andeq	sl, r0, sl, lsr r8
    77f8:	andeq	sl, r0, r0, lsl r8
    77fc:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    7800:	blmi	4d0008 <__bss_end__@@Base+0x3eb71c>
    7804:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
    7808:			; <UNDEFINED> instruction: 0xf85cb084
    780c:	strmi	r3, [ip], -r3
    7810:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
    7814:			; <UNDEFINED> instruction: 0xf04f9303
    7818:			; <UNDEFINED> instruction: 0xf7ff0300
    781c:	cmplt	r8, r5, lsr pc	; <UNPREDICTABLE>
    7820:	movwcs	lr, #2525	; 0x9dd
    7824:	svcmi	0x0000f1b2
    7828:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    782c:	strhtvs	fp, [r2], -sl
    7830:	andcs	r2, r0, r1
    7834:	blmi	19a058 <__bss_end__@@Base+0xb576c>
    7838:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    783c:	blls	e18ac <inode_table_hash@@Base+0x3cff4>
    7840:	qaddle	r4, sl, r1
    7844:	ldclt	0, cr11, [r0, #-16]
    7848:	svc	0x004ef7fa
    784c:	andeq	ip, r1, r0, ror #10
    7850:	andeq	r0, r0, r0, lsl #4
    7854:	andeq	ip, r1, ip, lsr #10
    7858:	bcs	35020 <pathname@@Base+0x1088c>
    785c:	addlt	r4, r5, lr, lsl ip
    7860:	ldrbtmi	r4, [ip], #-2846	; 0xfffff4e2
    7864:	stmiapl	r3!, {r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    7868:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    786c:			; <UNDEFINED> instruction: 0xf04f9303
    7870:	stcle	3, cr0, [r5, #-0]
    7874:	stmdacc	r4, {r0, r1, r3, r4, r8, r9, fp, lr}
    7878:	strbeq	lr, [r2], -r1, lsl #22
    787c:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    7880:	strd	r5, [lr], -pc	; <UNPREDICTABLE>
    7884:	movwmi	pc, #1074	; 0x432	; <UNPREDICTABLE>
    7888:	tsteq	r2, r1, lsl #2	; <UNPREDICTABLE>
    788c:			; <UNDEFINED> instruction: 0xf44fbf08
    7890:	ldreq	r4, [r2], #-768	; 0xfffffd00
    7894:			; <UNDEFINED> instruction: 0xf043bf48
    7898:	addmi	r7, lr, #128, 6
    789c:	svccc	0x0004f840
    78a0:	ldmdavs	fp!, {r1, r2, r3, ip, lr, pc}
    78a4:	blcs	298d4 <pathname@@Base+0x5140>
    78a8:	stmib	sp, {r2, r3, r5, r6, r7, ip, lr, pc}^
    78ac:	vabal.u8	q10, d2, d0
    78b0:			; <UNDEFINED> instruction: 0xf88d2307
    78b4:			; <UNDEFINED> instruction: 0xf88d2007
    78b8:			; <UNDEFINED> instruction: 0xf8bd3006
    78bc:	strb	r2, [r1, r6]!
    78c0:	blmi	19a0ec <__bss_end__@@Base+0xb5800>
    78c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    78c8:	blls	e1938 <inode_table_hash@@Base+0x3d080>
    78cc:	qaddle	r4, sl, r1
    78d0:	ldcllt	0, cr11, [r0, #20]!
    78d4:	svc	0x0008f7fa
    78d8:	andeq	ip, r1, r2, lsl #10
    78dc:	andeq	r0, r0, r0, lsl #4
    78e0:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    78e4:	andeq	r0, r0, ip, lsl #5
    78e8:	andeq	ip, r1, r0, lsr #9
    78ec:			; <UNDEFINED> instruction: 0x2708f8df
    78f0:			; <UNDEFINED> instruction: 0xf8df4684
    78f4:	ldrbtmi	r3, [sl], #-1800	; 0xfffff8f8
    78f8:	svcmi	0x00f0e92d
    78fc:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    7900:			; <UNDEFINED> instruction: 0xf8df468b
    7904:			; <UNDEFINED> instruction: 0xf8df56fc
    7908:	ldmdavs	fp, {r2, r3, r4, r5, r6, r7, r9, sl, sp}
    790c:			; <UNDEFINED> instruction: 0xf04f930f
    7910:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    7914:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    7918:	ldmib	r2, {r1, r3, r5, r7, fp, ip, lr}^
    791c:	andls	r6, r0, #16, 14	; 0x400000
    7920:			; <UNDEFINED> instruction: 0x060ceb16
    7924:			; <UNDEFINED> instruction: 0xf14758e8
    7928:	ldrtmi	r0, [r2], -r0, lsl #14
    792c:			; <UNDEFINED> instruction: 0xf7fc463b
    7930:			; <UNDEFINED> instruction: 0xf8dffa59
    7934:	ldrbtmi	r2, [sl], #-1752	; 0xfffff928
    7938:	ldrd	pc, [r0], -r2
    793c:	andcc	r4, r1, r3, lsl #9
    7940:	streq	lr, [fp], #-2830	; 0xfffff4f2
    7944:	teqhi	r5, #0	; <UNPREDICTABLE>
    7948:			; <UNDEFINED> instruction: 0x36c4f8df
    794c:	ldrdgt	pc, [r4], -r2
    7950:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7954:	blcs	2c560 <pathname@@Base+0x7dcc>
    7958:	stmdahi	r0!, {r0, r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
    795c:	msrvs	(UNDEF: 103), r6
    7960:	vmlal.s8	<illegal reg q11.5>, d22, d19
    7964:	tsthi	r0, r6, ror #2
    7968:	stmdbeq	pc, {r0, r1, ip, sp, lr, pc}	; <UNPREDICTABLE>
    796c:	addsvc	r7, r3, #90112	; 0x16000
    7970:	movweq	pc, #61446	; 0xf006	; <UNPREDICTABLE>
    7974:	blx	fe056582 <__bss_end__@@Base+0xfdf71c96>
    7978:	ldrbne	r1, [r9, r3]
    797c:	rsbeq	lr, r0, r1, asr #23
    7980:	andne	lr, r0, r9, lsl #22
    7984:	eoreq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    7988:			; <UNDEFINED> instruction: 0x07306550
    798c:	ldmdbhi	r6, {r2, r6, ip, lr, pc}
    7990:	vmul.i8	d16, d6, d22
    7994:	vmlal.s<illegal width 8>	q11, d6, d3[5]
    7998:			; <UNDEFINED> instruction: 0xf8df6266
    799c:	blx	fe089386 <__bss_end__@@Base+0xfdfa4a9a>
    79a0:	stmdapl	sl!, {r0, r1, sl, fp, sp}
    79a4:			; <UNDEFINED> instruction: 0x0670f8df
    79a8:	bl	ff058b90 <__bss_end__@@Base+0xfef742a4>
    79ac:	bl	47f64 <pathname@@Base+0x237d0>
    79b0:	bne	16c7fbc <__bss_end__@@Base+0x15e36d0>
    79b4:	strvs	r3, [r3, #-769]	; 0xfffffcff
    79b8:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    79bc:	orrvs	r4, r6, #1476395008	; 0x58000000
    79c0:			; <UNDEFINED> instruction: 0x2658f8df
    79c4:	rscscc	pc, pc, pc, asr #32
    79c8:	ldrbtmi	r3, [sl], #-2817	; 0xfffff4ff
    79cc:	ldrbvs	r7, [r0, #2705]	; 0xa91
    79d0:	rscseq	pc, r0, r1
    79d4:	stmdals	r0, {r4, r5, r6, r7, fp, sp}
    79d8:	stmdbeq	r9, {r1, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    79dc:	ldclvs	14, cr6, [r1, #-72]	; 0xffffffb8
    79e0:	svclt	0x00186886
    79e4:	eorne	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    79e8:			; <UNDEFINED> instruction: 0x2634f8df
    79ec:			; <UNDEFINED> instruction: 0x0634f8df
    79f0:	tstvs	r1, #2046820352	; 0x7a000000
    79f4:	stmdapl	r8!, {r1, r2, r4, r6, r7, sl, sp, lr}
    79f8:	mcrrne	8, 0, r6, sp, cr1
    79fc:	cmpvs	r1, #5
    7a00:	vqdmulh.s<illegal width 8>	d2, d0, d6
    7a04:	ldm	pc, {r1, r3, r5, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    7a08:	cmpeq	sp, r3, lsl r0	; <UNPREDICTABLE>
    7a0c:	rsceq	r0, r5, r8, lsl #2
    7a10:	ldrsbeq	r0, [r0], #0
    7a14:	ldrhteq	r0, [r7], r7
    7a18:	vmlal.u8	q11, d3, d19
    7a1c:	b	13d7a30 <__bss_end__@@Base+0x12f3144>
    7a20:	addsvs	r7, r3, r3, lsl sl
    7a24:			; <UNDEFINED> instruction: 0x6600f8df
    7a28:	andne	lr, sl, r0, lsl #22
    7a2c:	ldrbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7a30:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    7a34:	ldmdbhi	r2!, {r0, r1, r4, r5, r6, r7, r9, fp, ip, sp, lr}
    7a38:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    7a3c:	b	13d2660 <__bss_end__@@Base+0x12edd74>
    7a40:	svclt	0x000e1212
    7a44:	submi	pc, r0, #1107296256	; 0x42000000
    7a48:	addpl	pc, r0, #1107296256	; 0x42000000
    7a4c:			; <UNDEFINED> instruction: 0x63b22306
    7a50:			; <UNDEFINED> instruction: 0xf85c6533
    7a54:	strbvs	r2, [sl, #-32]	; 0xffffffe0
    7a58:			; <UNDEFINED> instruction: 0xf81ee7b2
    7a5c:	andcs	r3, r0, fp
    7a60:	stmib	sp, {r8, sp}^
    7a64:	strmi	r0, [r8], r6, lsl #2
    7a68:			; <UNDEFINED> instruction: 0xf88d78a1
    7a6c:			; <UNDEFINED> instruction: 0x4607301f
    7a70:	vceq.f32	d25, d6, d7
    7a74:	stmib	sp, {r0, r1, r2, r5, r6, sp, lr}^
    7a78:	vmlal.s8	<illegal reg q11.5>, d6, d6
    7a7c:			; <UNDEFINED> instruction: 0xf88d6066
    7a80:	b	13d3b04 <__bss_end__@@Base+0x12ef218>
    7a84:	tstls	r2, r6, lsl sl
    7a88:	mvnscc	pc, #-2147483646	; 0x80000002
    7a8c:	mulls	r1, r4, r8
    7a90:	andne	pc, r3, r0, lsl #23
    7a94:	andsls	pc, lr, sp, lsl #17
    7a98:			; <UNDEFINED> instruction: 0x601ef8bd
    7a9c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7aa0:	stmdavc	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7aa4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7aa8:	b	128da14 <__bss_end__@@Base+0x11a9128>
    7aac:			; <UNDEFINED> instruction: 0xf8a21a06
    7ab0:	andls	sl, r3, r8
    7ab4:	streq	pc, [fp], -r6, asr #7
    7ab8:			; <UNDEFINED> instruction: 0xf8929802
    7abc:			; <UNDEFINED> instruction: 0xf88da008
    7ac0:			; <UNDEFINED> instruction: 0xf01a001f
    7ac4:	svcls	0x00070f0f
    7ac8:	stmdbhi	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7acc:	andseq	pc, pc, sp, lsl #17
    7ad0:	b	13edae4 <__bss_end__@@Base+0x13091f8>
    7ad4:			; <UNDEFINED> instruction: 0xf89d7917
    7ad8:	bl	ff063b5c <__bss_end__@@Base+0xfef7f270>
    7adc:	bl	247c64 <__bss_end__@@Base+0x163378>
    7ae0:	b	124bae8 <__bss_end__@@Base+0x11671fc>
    7ae4:			; <UNDEFINED> instruction: 0xf8821907
    7ae8:			; <UNDEFINED> instruction: 0xf85c900a
    7aec:	ldrbvs	r0, [r0, #-32]	; 0xffffffe0
    7af0:	svcge	0x004ff47f
    7af4:	strcs	r6, [r0, -r1, lsr #16]
    7af8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7afc:	stmdavc	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7b00:	andcs	pc, r7, r1, asr #7
    7b04:	strmi	pc, [r7], -r1, asr #7
    7b08:			; <UNDEFINED> instruction: 0xf88db2cb
    7b0c:			; <UNDEFINED> instruction: 0xf8dd301f
    7b10:	vmov.i32	d25, #156	; 0x0000009c
    7b14:	stmib	sp, {r0, r1, r2, r8, sp, lr}^
    7b18:			; <UNDEFINED> instruction: 0xf88d7806
    7b1c:			; <UNDEFINED> instruction: 0xf88d301f
    7b20:			; <UNDEFINED> instruction: 0xf8bd001e
    7b24:	stmib	sp, {r1, r2, r3, r4, ip, sp}^
    7b28:	vmlal.u8	<illegal reg q11.5>, d3, d6
    7b2c:			; <UNDEFINED> instruction: 0xf88d030b
    7b30:	stmdals	r7, {r0, r1, r2, r3, r4, sp, lr}
    7b34:	stmib	sp, {r0, r1, r3, r4, r8}^
    7b38:			; <UNDEFINED> instruction: 0xf88d7806
    7b3c:	b	10cbbc0 <__bss_end__@@Base+0xfe72d4>
    7b40:	blx	17e47ac <__bss_end__@@Base+0x16ffec0>
    7b44:	vmlals.f16	s30, s15, s12	; <UNPREDICTABLE>
    7b48:	bvc	44248c <__bss_end__@@Base+0x35dba0>
    7b4c:	stmdbeq	pc, {r0, r3, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7b50:	stmdavc	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7b54:	movwmi	lr, #43587	; 0xaa43
    7b58:	b	10cb838 <__bss_end__@@Base+0xfe6f4c>
    7b5c:	blx	17dc788 <__bss_end__@@Base+0x16f7e9c>
    7b60:	b	110616c <__bss_end__@@Base+0x1021880>
    7b64:	ldrbmi	r6, [r0], -r6, lsl #6
    7b68:	movwvc	lr, #39491	; 0x9a43
    7b6c:	beq	403b98 <__bss_end__@@Base+0x31f2ac>
    7b70:	andsne	pc, pc, sp, lsl #17
    7b74:			; <UNDEFINED> instruction: 0xe7556093
    7b78:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    7b7c:	mrscs	r2, (UNDEF: 0)
    7b80:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7b84:			; <UNDEFINED> instruction: 0xf8df0108
    7b88:			; <UNDEFINED> instruction: 0xf8df24ac
    7b8c:	ldrbtmi	r3, [sl], #-1136	; 0xfffffb90
    7b90:	strteq	pc, [r4], #2271	; 0x8df
    7b94:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    7b98:	ldmdavs	sl, {r3, r4, ip, sp}
    7b9c:	subsmi	r9, sl, pc, lsl #22
    7ba0:	andhi	pc, r5, #64	; 0x40
    7ba4:	pop	{r0, r4, ip, sp, pc}
    7ba8:	blls	6bb70 <directory_table_hash@@Base+0x72e4>
    7bac:			; <UNDEFINED> instruction: 0xf0402b00
    7bb0:			; <UNDEFINED> instruction: 0xf8df815c
    7bb4:	stmdavs	r0!, {r3, r7, sl, ip, sp}
    7bb8:	addsvs	r4, r8, fp, ror r4
    7bbc:	tstvc	sl, #557056	; 0x88000
    7bc0:			; <UNDEFINED> instruction: 0x200bf8b3
    7bc4:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7bc8:	movwcs	fp, #658	; 0x292
    7bcc:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    7bd0:	ldrb	r2, [r8, r8, lsl #6]
    7bd4:	blcs	2e7e0 <pathname@@Base+0xa04c>
    7bd8:	addhi	pc, sl, r0, asr #32
    7bdc:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7be0:	ldrbtmi	r6, [fp], #-2080	; 0xfffff7e0
    7be4:	stmdbvc	r2!, {r3, r4, r7, sp, lr}
    7be8:			; <UNDEFINED> instruction: 0xf8b3731a
    7bec:	ldclne	0, cr6, [r0], #-44	; 0xffffffd4
    7bf0:	ldrbvc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7bf4:	mcr	7, 1, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7bf8:			; <UNDEFINED> instruction: 0x4605447f
    7bfc:	stmdacs	r0, {r3, r4, r5, r7, sl, sp, lr}
    7c00:	mvnhi	pc, r0
    7c04:	ldrtmi	r1, [r2], -r1, ror #26
    7c08:	mcr	7, 5, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    7c0c:			; <UNDEFINED> instruction: 0x2100b2b2
    7c10:	strpl	r2, [r9, #768]!	; 0x300
    7c14:	movwcs	lr, #35271	; 0x89c7
    7c18:	blls	81af4 <directory_table_hash@@Base+0x1d268>
    7c1c:			; <UNDEFINED> instruction: 0xf0402b00
    7c20:			; <UNDEFINED> instruction: 0xf8df8159
    7c24:	stmdavs	r0!, {r3, r5, sl, ip, lr}
    7c28:	ldrbtmi	r6, [sp], #-2145	; 0xfffff79f
    7c2c:			; <UNDEFINED> instruction: 0xf10568a2
    7c30:	movwgt	r0, #29448	; 0x7308
    7c34:	blvc	fe8aa2c0 <__bss_end__@@Base+0xfe7c59d4>
    7c38:	addsvc	r8, sl, r9, lsl r0
    7c3c:			; <UNDEFINED> instruction: 0x0013f8d5
    7c40:	ldrdgt	pc, [fp], -r5
    7c44:	ldrdpl	pc, [pc], -r5
    7c48:	tstcs	r0, r0, lsl #22
    7c4c:	str	pc, [r0], #-2271	; 0xfffff721
    7c50:	ldmvs	sl, {r0, r1, r2, r3, sl, ip, sp}^
    7c54:	bhi	ff6d9054 <__bss_end__@@Base+0xff5f4768>
    7c58:	stmib	lr, {r1, r2, r7, fp, ip}^
    7c5c:			; <UNDEFINED> instruction: 0xf1410108
    7c60:			; <UNDEFINED> instruction: 0xf1160700
    7c64:			; <UNDEFINED> instruction: 0xf14732ff
    7c68:			; <UNDEFINED> instruction: 0xf1c337ff
    7c6c:	sbcsmi	r0, sl, r0, lsr #12
    7c70:	blx	1d68f8 <__bss_end__@@Base+0xf200c>
    7c74:	svclt	0x0058f606
    7c78:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, <illegal reg q3.5>
    7c7c:	andeq	lr, r6, #270336	; 0x42000
    7c80:	subgt	pc, ip, lr, asr #17
    7c84:	tstmi	sl, #88, 30	; 0x160
    7c88:			; <UNDEFINED> instruction: 0xf8ce4bf2
    7c8c:	andcs	r2, r0, #24
    7c90:	bicsvs	r4, ip, fp, ror r4
    7c94:	andspl	lr, r0, #3194880	; 0x30c000
    7c98:	andcs	lr, sl, #3194880	; 0x30c000
    7c9c:			; <UNDEFINED> instruction: 0xf88363da
    7ca0:			; <UNDEFINED> instruction: 0xe7702058
    7ca4:	blcs	2e8b0 <pathname@@Base+0xa11c>
    7ca8:	blmi	ffafc214 <__bss_end__@@Base+0xffa17928>
    7cac:	ldrbtmi	r6, [fp], #-2080	; 0xfffff7e0
    7cb0:	stmiavs	r2!, {r0, r5, r6, fp, sp, lr}
    7cb4:	streq	pc, [r8, #-259]	; 0xfffffefd
    7cb8:	stmibhi	r2!, {r0, r1, r2, r8, sl, lr, pc}
    7cbc:	ldmibhi	r8, {r1, r3, r5, pc}
    7cc0:	bhi	fe72683c <__bss_end__@@Base+0xfe641f50>
    7cc4:	andeq	pc, sl, r0, asr #7
    7cc8:	ldmvs	r9, {r1, r3, r4, r6, r7, sl, fp, ip, sp, lr}^
    7ccc:	andcs	lr, r0, r5, asr #20
    7cd0:	ldrdpl	pc, [pc], -r3
    7cd4:	andcs	lr, r4, #270336	; 0x42000
    7cd8:	biccs	pc, ip, r1, asr #7
    7cdc:	strcs	r4, [r0], #-3039	; 0xfffff421
    7ce0:	andsvs	r4, r8, #2063597568	; 0x7b000000
    7ce4:	andne	lr, pc, #3194880	; 0x30c000
    7ce8:	subsvs	r6, ip, #-587202560	; 0xdd000000
    7cec:	smlsld	r6, sl, ip, r4
    7cf0:	andcs	pc, fp, lr, lsl r8	; <UNPREDICTABLE>
    7cf4:	stmdavc	r1!, {r9, sl, sp}^
    7cf8:	stmiavc	r3!, {r8, r9, sl, sp}
    7cfc:	strvs	lr, [r6, -sp, asr #19]
    7d00:	mulgt	r3, r4, r8
    7d04:	andscs	pc, pc, sp, lsl #17
    7d08:			; <UNDEFINED> instruction: 0xf8dd7925
    7d0c:	stmib	sp, {r2, r3, r4, sp, lr, pc}^
    7d10:			; <UNDEFINED> instruction: 0xf88d6706
    7d14:			; <UNDEFINED> instruction: 0xf88d201f
    7d18:			; <UNDEFINED> instruction: 0xf8bd101e
    7d1c:	stmib	sp, {r1, r2, r3, r4, ip}^
    7d20:			; <UNDEFINED> instruction: 0xf88d6706
    7d24:	stmdals	r7, {r0, r1, r2, r3, r4, ip, sp}
    7d28:	stmib	sp, {r0, r3, r8}^
    7d2c:	b	106194c <__bss_end__@@Base+0xf7d060>
    7d30:			; <UNDEFINED> instruction: 0xf88d711e
    7d34:	blmi	ff293db8 <__bss_end__@@Base+0xff1af4cc>
    7d38:	mulscs	pc, sp, r8	; <UNPREDICTABLE>
    7d3c:	strvs	lr, [r6, -sp, asr #19]
    7d40:			; <UNDEFINED> instruction: 0xf88d447b
    7d44:			; <UNDEFINED> instruction: 0xf88dc01f
    7d48:	tsteq	r2, lr, lsl r0
    7d4c:			; <UNDEFINED> instruction: 0x601ef8bd
    7d50:	andsvc	lr, r0, #270336	; 0x42000
    7d54:	addsvc	r8, sl, #1073741830	; 0x40000006
    7d58:	andvs	pc, fp, r3, lsr #17
    7d5c:	stmdavs	r0!, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}
    7d60:	stmdavs	r1!, {r1, r2, r8, r9, fp, sp, pc}^
    7d64:	stmiavs	r2!, {r9, sl, sp}
    7d68:	stmibhi	r4!, {r8, r9, sl, sp}
    7d6c:	strvs	lr, [r4, -sp, asr #19]
    7d70:			; <UNDEFINED> instruction: 0xf10dc307
    7d74:	andshi	r0, ip, r7, lsl r2
    7d78:	mulseq	r8, sp, r8
    7d7c:	mulscc	r9, sp, r8
    7d80:	mulsne	sl, sp, r8
    7d84:	andseq	pc, r7, sp, lsl #17
    7d88:			; <UNDEFINED> instruction: 0xe014f8dd
    7d8c:	strvs	lr, [r4, -sp, asr #19]
    7d90:	andseq	pc, r7, sp, lsl #17
    7d94:	andscc	pc, r6, sp, lsl #17
    7d98:			; <UNDEFINED> instruction: 0x3016f8bd
    7d9c:	strvs	lr, [r4, -sp, asr #19]
    7da0:	andsne	pc, r7, sp, lsl #17
    7da4:	movweq	pc, #46019	; 0xb3c3	; <UNPREDICTABLE>
    7da8:	sbclt	r9, r9, #327680	; 0x50000
    7dac:	mulsmi	sp, sp, r8
    7db0:			; <UNDEFINED> instruction: 0xf89d011b
    7db4:			; <UNDEFINED> instruction: 0xf001c01b
    7db8:			; <UNDEFINED> instruction: 0xf89d010f
    7dbc:	svceq	0x0000501c
    7dc0:	tstvc	lr, #274432	; 0x43000
    7dc4:	strvs	lr, [r4, -sp, asr #19]
    7dc8:	movwmi	lr, #2627	; 0xa43
    7dcc:	andsgt	pc, r7, sp, lsl #17
    7dd0:	andspl	pc, r6, sp, lsl #17
    7dd4:	movwpl	lr, #6723	; 0x1a43
    7dd8:	andsmi	pc, r5, sp, lsl #17
    7ddc:			; <UNDEFINED> instruction: 0xf89d9905
    7de0:	stmib	sp, {r1, r2, r3, r4}^
    7de4:			; <UNDEFINED> instruction: 0xf88d6704
    7de8:	bleq	1317e4c <__bss_end__@@Base+0x1233560>
    7dec:	andseq	pc, r6, sp, lsl #17
    7df0:	mrrcpl	10, 4, lr, r1, cr15
    7df4:	movwvs	lr, #19011	; 0x4a43
    7df8:	ldcmi	6, cr4, [sl], {32}
    7dfc:	ldrbtmi	r9, [ip], #-3333	; 0xfffff2fb
    7e00:	strvs	lr, [r4, -sp, asr #19]
    7e04:	smlabtmi	ip, r5, r3, pc	; <UNPREDICTABLE>
    7e08:	adcvs	r0, r3, lr, lsr #24
    7e0c:			; <UNDEFINED> instruction: 0xf10d0d6d
    7e10:			; <UNDEFINED> instruction: 0x73a5031f
    7e14:	streq	pc, [r3, #-269]!	; 0xfffffef3
    7e18:	strbcs	lr, [r6], ip, asr #20
    7e1c:			; <UNDEFINED> instruction: 0xf81381a6
    7e20:	adcmi	r4, fp, #1024	; 0x400
    7e24:	stmdbmi	r1, {r1, fp, ip, sp, lr, pc}
    7e28:			; <UNDEFINED> instruction: 0xf89dd1f9
    7e2c:	strcs	r4, [r0], -r3, lsr #32
    7e30:	mlacs	r4, sp, r8, pc	; <UNPREDICTABLE>
    7e34:			; <UNDEFINED> instruction: 0xf89d2700
    7e38:	stcls	0, cr3, [r5, #-148]	; 0xffffff6c
    7e3c:	strvs	lr, [r4, -sp, asr #19]
    7e40:	andsmi	pc, r7, sp, lsl #17
    7e44:	andscc	pc, r5, sp, lsl #17
    7e48:	andscs	pc, r6, sp, lsl #17
    7e4c:	bls	15ac6c <__bss_end__@@Base+0x76380>
    7e50:	vmvn.i32	q10, #11206656	; 0x00ab0000
    7e54:	vraddhn.i16	d18, q1, <illegal reg q3.5>
    7e58:	ldrbvc	r4, [ip], #1543	; 0x607
    7e5c:			; <UNDEFINED> instruction: 0xf8c30e14
    7e60:	beq	49bea4 <__bss_end__@@Base+0x3b75b8>
    7e64:	ldrbvc	r7, [ip, #-1310]	; 0xfffffae2
    7e68:			; <UNDEFINED> instruction: 0xf81ee738
    7e6c:	strcs	r2, [r0], -fp
    7e70:	strcs	r7, [r0, -r0, ror #16]
    7e74:	strvs	lr, [r6, -sp, asr #19]
    7e78:	andscs	pc, pc, sp, lsl #17
    7e7c:	stmiavc	r3!, {r0, r1, r2, r8, fp, ip, pc}
    7e80:	strvs	lr, [r6, -sp, asr #19]
    7e84:	andscs	pc, pc, sp, lsl #17
    7e88:	andseq	pc, lr, sp, lsl #17
    7e8c:			; <UNDEFINED> instruction: 0x001ef8bd
    7e90:	stmiavc	r5!, {r1, r5, r8, fp, ip, sp, lr}^
    7e94:	strvs	lr, [r6, -sp, asr #19]
    7e98:			; <UNDEFINED> instruction: 0xf88d0100
    7e9c:	b	1013f20 <__bss_end__@@Base+0xf2f634>
    7ea0:	stcls	0, cr7, [r7], {17}
    7ea4:	strvs	lr, [r6, -sp, asr #19]
    7ea8:	andscc	pc, pc, sp, lsl #17
    7eac:			; <UNDEFINED> instruction: 0xf89d4b6f
    7eb0:	stmib	sp, {r0, r1, r2, r3, r4, ip}^
    7eb4:	ldrbtmi	r6, [fp], #-1798	; 0xfffff8fa
    7eb8:	andspl	pc, pc, sp, lsl #17
    7ebc:	andscs	pc, lr, sp, lsl #17
    7ec0:			; <UNDEFINED> instruction: 0xf8bd0109
    7ec4:	b	104ff44 <__bss_end__@@Base+0xf6b658>
    7ec8:	tsthi	r8, r4, lsl r1
    7ecc:			; <UNDEFINED> instruction: 0xf8a37299
    7ed0:	ldrbt	r2, [r7], -fp
    7ed4:	stcge	8, cr6, [fp, #-128]	; 0xffffff80
    7ed8:			; <UNDEFINED> instruction: 0xf04f6861
    7edc:	stmiavs	r2!, {r9, fp}
    7ee0:	bleq	44024 <pathname@@Base+0x1f890>
    7ee4:	blge	1c2620 <__bss_end__@@Base+0xddd34>
    7ee8:	ldreq	pc, [pc], -sp, lsl #2
    7eec:	ldrdhi	pc, [r0], -sp
    7ef0:	stmibhi	r0!, {r0, r1, r2, r8, sl, lr, pc}
    7ef4:	mlacc	ip, sp, r8, pc	; <UNPREDICTABLE>
    7ef8:	mlacs	sp, sp, r8, pc	; <UNPREDICTABLE>
    7efc:			; <UNDEFINED> instruction: 0xf88d8028
    7f00:	blvc	fe813f84 <__bss_end__@@Base+0xfe72f698>
    7f04:			; <UNDEFINED> instruction: 0xf89d9f07
    7f08:	stmib	sp, {r1, r2, r3, r5, ip}^
    7f0c:			; <UNDEFINED> instruction: 0xf88dab06
    7f10:			; <UNDEFINED> instruction: 0xf10d301f
    7f14:			; <UNDEFINED> instruction: 0xf88d032f
    7f18:			; <UNDEFINED> instruction: 0xf8bd201e
    7f1c:	adcvc	r2, r8, lr, lsl r0
    7f20:	ldreq	pc, [r3, #-269]!	; 0xfffffef3
    7f24:	stmib	sp, {r1, r4, r6, fp, lr}^
    7f28:	tsteq	r2, r6, lsl #22
    7f2c:	andsne	pc, pc, sp, lsl #17
    7f30:	andsvc	lr, r7, #270336	; 0x42000
    7f34:	svcls	0x00074478
    7f38:	stmib	sp, {r0, r3, r6, r7, r9, ip, sp, pc}^
    7f3c:	tsthi	r2, r6, lsl #22
    7f40:	tsteq	r9, r2, lsr r6
    7f44:	tstvc	r7, r1, asr #20
    7f48:			; <UNDEFINED> instruction: 0xf8137281
    7f4c:	adcmi	r1, fp, #1024	; 0x400
    7f50:	stmdbne	r1, {r1, fp, ip, sp, lr, pc}
    7f54:	stmdbmi	r7, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    7f58:	ldreq	pc, [r7, #-269]!	; 0xfffffef3
    7f5c:			; <UNDEFINED> instruction: 0xc01cf8dd
    7f60:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    7f64:			; <UNDEFINED> instruction: 0xf8c12000
    7f68:	tstcs	r0, fp
    7f6c:	smlabteq	r6, sp, r9, lr
    7f70:	blne	85fc4 <directory_table_hash@@Base+0x21738>
    7f74:			; <UNDEFINED> instruction: 0xf80242ab
    7f78:	mvnsle	r1, r1, lsl #18
    7f7c:			; <UNDEFINED> instruction: 0xf10d4a3e
    7f80:	stcls	7, cr0, [r7, #-236]	; 0xffffff14
    7f84:	ldrbtmi	r2, [sl], #-0
    7f88:	stmib	sp, {r8, sp}^
    7f8c:			; <UNDEFINED> instruction: 0xf8c20106
    7f90:			; <UNDEFINED> instruction: 0xf813500f
    7f94:	adcsmi	r2, fp, #1024	; 0x400
    7f98:	stmdbcs	r1, {r1, r2, fp, ip, sp, lr, pc}
    7f9c:	blmi	dfc788 <__bss_end__@@Base+0xd17e9c>
    7fa0:	ldrbtmi	r9, [fp], #-2055	; 0xfffff7f9
    7fa4:	andhi	pc, r0, sp, asr #17
    7fa8:	andseq	pc, r3, r3, asr #17
    7fac:			; <UNDEFINED> instruction: 0xf7fae64c
    7fb0:	ldmdami	r3!, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    7fb4:			; <UNDEFINED> instruction: 0x463b4632
    7fb8:			; <UNDEFINED> instruction: 0xf7fc4478
    7fbc:			; <UNDEFINED> instruction: 0xf7fbf831
    7fc0:	andcs	pc, r1, r1, ror #26
    7fc4:	stc	7, cr15, [r2], {250}	; 0xfa
    7fc8:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    7fcc:			; <UNDEFINED> instruction: 0xf828f7fc
    7fd0:	ldc2l	7, cr15, [r8, #-1004]	; 0xfffffc14
    7fd4:			; <UNDEFINED> instruction: 0xf7fa2001
    7fd8:	blmi	b031c8 <__bss_end__@@Base+0xa1e8dc>
    7fdc:	ldrbtmi	r4, [fp], #-2091	; 0xfffff7d5
    7fe0:	bvc	6591c8 <__bss_end__@@Base+0x5748dc>
    7fe4:	tsteq	pc, r1	; <UNPREDICTABLE>
    7fe8:			; <UNDEFINED> instruction: 0xf81af7fc
    7fec:	stc2l	7, cr15, [sl, #-1004]	; 0xfffffc14
    7ff0:			; <UNDEFINED> instruction: 0xf7fa2001
    7ff4:	svclt	0x0000ec6c
    7ff8:	andeq	ip, r1, lr, ror #8
    7ffc:	andeq	r0, r0, r0, lsl #4
    8000:	andeq	ip, r1, r2, asr r4
    8004:	andeq	r0, r0, r4, lsl #4
    8008:	andeq	r0, r0, ip, ror #4
    800c:	andeq	ip, r1, lr, asr #24
    8010:	andeq	r0, r0, ip, lsl #5
    8014:	andeq	r0, r0, r8, lsr #4
    8018:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    801c:			; <UNDEFINED> instruction: 0x0001cbba
    8020:	muleq	r1, r4, fp
    8024:	andeq	r0, r0, ip, ror r2
    8028:	andeq	ip, r1, r4, asr fp
    802c:	andeq	ip, r1, r2, asr fp
    8030:	andeq	ip, r1, r4, lsl #20
    8034:	ldrdeq	ip, [r1], -r6
    8038:	andeq	ip, r1, lr, ror #19
    803c:	andeq	ip, r1, ip, asr #19
    8040:			; <UNDEFINED> instruction: 0x0001c9b8
    8044:	andeq	ip, r1, r2, lsr #19
    8048:	andeq	ip, r1, ip, lsl #19
    804c:	andeq	ip, r1, sl, asr r9
    8050:	andeq	ip, r1, r0, lsr r9
    8054:	strdeq	ip, [r1], -r4
    8058:	ldrdeq	ip, [r1], -r6
    805c:	andeq	ip, r1, r4, lsr #17
    8060:	andeq	ip, r1, r4, asr #16
    8064:	andeq	ip, r1, r6, lsl #15
    8068:	andeq	ip, r1, r4, lsr r7
    806c:	andeq	ip, r1, lr, asr #13
    8070:	andeq	ip, r1, r0, asr r6
    8074:	andeq	ip, r1, r2, lsr #12
    8078:	strdeq	ip, [r1], -lr
    807c:	andeq	ip, r1, r2, ror #11
    8080:	andeq	r8, r0, r0, lsr lr
    8084:	andeq	r8, r0, sl, asr lr
    8088:	andeq	ip, r1, r6, lsr #11
    808c:	andeq	r8, r0, ip, ror lr
    8090:	svcmi	0x00f0e92d
    8094:	bmi	fe7998f8 <__bss_end__@@Base+0xfe6b500c>
    8098:	blmi	fe7b43dc <__bss_end__@@Base+0xfe6cfaf0>
    809c:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
    80a0:	ldmpl	r3, {r0, r2, r3, r4, r7, sl, fp, lr}^
    80a4:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    80a8:			; <UNDEFINED> instruction: 0xf04f934d
    80ac:			; <UNDEFINED> instruction: 0xf7ff0300
    80b0:			; <UNDEFINED> instruction: 0x4605fc1d
    80b4:	eorsvs	r2, sp, r0, lsr #32
    80b8:	bl	ff3460a8 <__bss_end__@@Base+0xff2617bc>
    80bc:			; <UNDEFINED> instruction: 0xf0002800
    80c0:	bvs	aa850c <__bss_end__@@Base+0x9c3c20>
    80c4:	ldmib	r5, {r0, r7, r9, sl, lr}^
    80c8:	movwcs	sl, #2818	; 0xb02
    80cc:	stmibvs	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr}
    80d0:			; <UNDEFINED> instruction: 0xf8c96b69
    80d4:	stclvs	0, cr2, [sl], #-32	; 0xffffffe0
    80d8:	movwcc	lr, #2505	; 0x9c9
    80dc:	andscc	pc, ip, r9, asr #17
    80e0:	movweq	lr, #47706	; 0xba5a
    80e4:	andvs	pc, ip, r9, asr #17
    80e8:	smlabteq	r4, r9, r9, lr
    80ec:	andscs	pc, r8, r9, asr #17
    80f0:	bmi	fe2bc528 <__bss_end__@@Base+0xfe1d7c3c>
    80f4:	ldrbtmi	r4, [sl], #-2951	; 0xfffff479
    80f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    80fc:	subsmi	r9, sl, sp, asr #22
    8100:	rscshi	pc, r9, r0, asr #32
    8104:	sublt	r4, pc, r8, asr #12
    8108:	svchi	0x00f0e8bd
    810c:	blmi	fe15a724 <__bss_end__@@Base+0xfe075e38>
    8110:	stmdapl	r1!, {r1, r2, r3, r5, r7, r9, fp, sp, lr}^
    8114:	bvs	ffade49c <__bss_end__@@Base+0xff9f9bb0>
    8118:			; <UNDEFINED> instruction: 0x2112e9d1
    811c:	bl	104e76c <__bss_end__@@Base+0xf69e80>
    8120:			; <UNDEFINED> instruction: 0xf7fb0303
    8124:	mcrrne	14, 5, pc, r2, cr15	; <UNPREDICTABLE>
    8128:	rschi	pc, r7, r0
    812c:	bvs	17a2220 <__bss_end__@@Base+0x16bd934>
    8130:	strmi	r6, [r6], #-2203	; 0xfffff765
    8134:	movwls	r1, #30963	; 0x78f3
    8138:	ble	ff698bb8 <__bss_end__@@Base+0xff5b42cc>
    813c:	blge	25a72c <__bss_end__@@Base+0x175e40>
    8140:			; <UNDEFINED> instruction: 0xf10d9303
    8144:	ldrbtmi	r0, [r9], #-2096	; 0xfffff7d0
    8148:			; <UNDEFINED> instruction: 0xf8d94b78
    814c:			; <UNDEFINED> instruction: 0xf10d2000
    8150:	vmovvs.8	d9[1], r0
    8154:	stmiapl	r3!, {r0, r8, ip, pc}^
    8158:	movwls	r9, #18689	; 0x4901
    815c:	movwls	sl, #27402	; 0x6b0a
    8160:			; <UNDEFINED> instruction: 0x301cf8d9
    8164:	movwls	r5, #10633	; 0x2989
    8168:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    816c:			; <UNDEFINED> instruction: 0xf0402b00
    8170:	stmdals	r3, {r2, r4, r7, pc}
    8174:	blx	fe086af8 <__bss_end__@@Base+0xfdfa220c>
    8178:	stcls	0, cr6, [r2, #-4]
    817c:	ldrmi	r3, [r4], -r4, lsl #12
    8180:	ldmvc	r3, {r0, r2, r4, r6, sp, lr, pc}
    8184:			; <UNDEFINED> instruction: 0x461f8812
    8188:	andcc	pc, r2, r8, lsl #17
    818c:	andcs	pc, r0, r8, lsr #17
    8190:	strcc	r9, [r1, -r1, lsl #22]
    8194:	ldrbmi	r3, [r8], -r3, lsl #12
    8198:			; <UNDEFINED> instruction: 0x463a1999
    819c:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    81a0:	b	ff7c6190 <__bss_end__@@Base+0xff6e18a4>
    81a4:	movweq	lr, #31496	; 0x7b08
    81a8:	andeq	pc, r0, #79	; 0x4f
    81ac:	sbcsvc	r4, sl, r0, lsr #12
    81b0:	tstle	pc, r3, lsr #14
    81b4:	vst3.8	{d19-d21}, [pc :64], r0
    81b8:	stmdals	r2, {r3, r7, r8, ip, sp, lr}
    81bc:			; <UNDEFINED> instruction: 0xf104fb01
    81c0:	b	fec461b0 <__bss_end__@@Base+0xfeb618c4>
    81c4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    81c8:	addhi	pc, r3, r0
    81cc:	ldrdeq	pc, [r0], -r9
    81d0:	andspl	pc, ip, r9, asr #17
    81d4:	orrvc	pc, r8, #1325400064	; 0x4f000000
    81d8:	andne	pc, r1, #64, 4
    81dc:	andpl	pc, r0, r3, lsl #22
    81e0:			; <UNDEFINED> instruction: 0xf7fa4659
    81e4:	blls	102dac <__bss_end__@@Base+0x1e4c0>
    81e8:	ldrdcs	pc, [r0], -r9
    81ec:			; <UNDEFINED> instruction: 0xf8d9443e
    81f0:	ldmdavs	r9, {r2, r3, r4, ip, lr}
    81f4:	orrvc	pc, r8, #1325400064	; 0x4f000000
    81f8:	muleq	r1, r8, r8
    81fc:	blx	cf356 <inode_table_hash@@Base+0x2aa9e>
    8200:			; <UNDEFINED> instruction: 0xf8b85302
    8204:	vaddl.u8	q9, d1, d0
    8208:	stmdbeq	r0, {r0, r1, r2, r4, r8, sp}^
    820c:	streq	pc, [ip, -r2, asr #7]
    8210:	strtmi	r9, [r2], -r2, lsl #10
    8214:	strbne	lr, [r1, -r3, asr #19]
    8218:	smlabteq	ip, r3, r8, pc	; <UNPREDICTABLE>
    821c:	andmi	pc, r0, r9, asr #17
    8220:	svceq	0x0000f1ba
    8224:	blls	13c2e4 <__bss_end__@@Base+0x579f8>
    8228:	bcc	4658 <ZSTD_maxCLevel@plt+0x1b74>
    822c:	bls	622a0 <pathname@@Base+0x3db0c>
    8230:	blcs	19300 <_IO_stdin_used@@Base+0xa75c>
    8234:	blls	7c4d0 <directory_table_hash@@Base+0x17c44>
    8238:	svcls	0x00062000
    823c:	mulgt	r1, r2, r8
    8240:	movwcs	r5, #3481	; 0xd99
    8244:	mul	r2, r2, r8
    8248:	stmib	sp, {r9, sp}^
    824c:	mvnsvc	r2, sl, lsl #6
    8250:			; <UNDEFINED> instruction: 0xf8872100
    8254:	blls	2f8274 <__bss_end__@@Base+0x213988>
    8258:	smlabteq	sl, sp, r9, lr
    825c:	andgt	pc, r7, r7, lsl #17
    8260:			; <UNDEFINED> instruction: 0xf89d9305
    8264:	bls	154328 <__bss_end__@@Base+0x6fa3c>
    8268:	smlabteq	sl, sp, r9, lr
    826c:	and	pc, r7, r7, lsl #17
    8270:			; <UNDEFINED> instruction: 0xf89d035b
    8274:	b	10e4338 <__bss_end__@@Base+0xfffa4c>
    8278:			; <UNDEFINED> instruction: 0xf8a843d2
    827c:			; <UNDEFINED> instruction: 0xf8883000
    8280:	str	r7, [r5, r2]
    8284:	adcsmi	r9, r3, #7168	; 0x1c00
    8288:	svcge	0x0033f77f
    828c:	stmdbls	r1, {r2, r8, r9, fp, ip, pc}
    8290:	stmibpl	r9, {r0, r1, r3, r4, fp, sp, lr}
    8294:			; <UNDEFINED> instruction: 0xf43f2b00
    8298:	svcls	0x0006af6c
    829c:	andmi	pc, r7, r1, asr #7
    82a0:	vraddhn.i16	d18, <illegal reg q0.5>, q0
    82a4:	strcs	r2, [r0, #-3591]	; 0xfffff1f9
    82a8:	strmi	lr, [sl, #-2509]	; 0xfffff633
    82ac:			; <UNDEFINED> instruction: 0xf89d71f9
    82b0:	stmib	sp, {r0, r1, r2, r3, r5, sp, pc}^
    82b4:	vabal.u8	q10, d1, d10
    82b8:			; <UNDEFINED> instruction: 0xf8876407
    82bc:	cmnvc	ip, r7
    82c0:	stflss	f7, [r3], {184}	; 0xb8
    82c4:	stmdavs	r0!, {r0, r1, r3, r8, fp, ip, pc}
    82c8:	vpmax.u32	d16, d1, d9
    82cc:	eorvs	r2, r0, pc, lsl r0
    82d0:	ldmdami	r7, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}
    82d4:			; <UNDEFINED> instruction: 0xf7fb4478
    82d8:			; <UNDEFINED> instruction: 0xf7fbfea3
    82dc:	ldrdcs	pc, [r1], -r3
    82e0:	b	ffd462d0 <__bss_end__@@Base+0xffc619e4>
    82e4:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    82e8:	mrc2	7, 4, pc, cr10, cr11, {7}
    82ec:	blx	ff2c62e2 <__bss_end__@@Base+0xff1e19f6>
    82f0:			; <UNDEFINED> instruction: 0xf7fa2001
    82f4:			; <UNDEFINED> instruction: 0xf7faeaec
    82f8:	stmdami	pc, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    82fc:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    8300:	mcr2	7, 4, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    8304:	blx	fefc62fa <__bss_end__@@Base+0xfeee1a0e>
    8308:			; <UNDEFINED> instruction: 0xf7fa2001
    830c:	svclt	0x0000eae0
    8310:	andeq	fp, r1, r6, asr #25
    8314:	andeq	r0, r0, r0, lsl #4
    8318:	andeq	fp, r1, r0, asr #25
    831c:	andeq	fp, r1, lr, ror #24
    8320:	andeq	r0, r0, r4, lsl #4
    8324:	andeq	r0, r0, r4, lsr #4
    8328:	andeq	ip, r1, lr, lsr r4
    832c:	andeq	r0, r0, ip, lsl #5
    8330:	andeq	r8, r0, r4, lsr ip
    8334:			; <UNDEFINED> instruction: 0x00008bb2
    8338:	andeq	r8, r0, sl, asr #23
    833c:	bmi	f9b038 <__bss_end__@@Base+0xeb674c>
    8340:	ldrblt	r4, [r0, #1147]!	; 0x47b
    8344:	ldmpl	ip, {r0, r2, r7, ip, sp, pc}
    8348:	ldmib	r4, {r5, r6, r9, sl, fp, sp, lr}^
    834c:	lsllt	r2, ip, r3
    8350:			; <UNDEFINED> instruction: 0x670ae9d4
    8354:	bl	1cd8e24 <__bss_end__@@Base+0x1bf4538>
    8358:	ble	108877c <__bss_end__@@Base+0xfa3e90>
    835c:	ldmdale	r0, {r0, r1, r2, r3, fp, sp}^
    8360:	stmib	sp, {r1, r2, r4, r5, r8, fp, lr}^
    8364:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
    8368:	tstls	r2, r0, ror #2
    836c:			; <UNDEFINED> instruction: 0xf988f003
    8370:	eorsle	r2, sl, r0, lsl #16
    8374:			; <UNDEFINED> instruction: 0x671ce9d4
    8378:	tstmi	r3, #3
    837c:	ldmib	r4, {r0, r4, r5, r8, ip, lr, pc}^
    8380:	ldmib	r4, {r1, r3, r8, r9, sl, sp, lr}^
    8384:	adcsmi	r2, r2, #1744830464	; 0x68000000
    8388:	tsteq	r7, r3, ror fp
    838c:	vnmulvs.f32	s26, s0, s6
    8390:	suble	r2, r5, r0, lsl #16
    8394:	stmdale	pc!, {r4, r5, fp, sp}	; <UNPREDICTABLE>
    8398:	stmib	sp, {r0, r3, r5, r8, sl, fp, lr}^
    839c:	ldrbtmi	r6, [sp], #-1792	; 0xfffff900
    83a0:	tstls	r2, r9, lsr #26
    83a4:			; <UNDEFINED> instruction: 0xf96cf003
    83a8:	ldmib	r4, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    83ac:	ldmib	r4, {r1, r3, r4, r8, r9, sp}^
    83b0:	addmi	r0, r2, #-2147483644	; 0x80000004
    83b4:			; <UNDEFINED> instruction: 0x0601eb73
    83b8:			; <UNDEFINED> instruction: 0xf7fddb28
    83bc:			; <UNDEFINED> instruction: 0x6668f891
    83c0:	ldmib	r4, {r3, r4, r7, r8, ip, sp, pc}^
    83c4:	ldmib	r4, {r4, r8}^
    83c8:	addsmi	r2, r0, #1207959552	; 0x48000000
    83cc:	streq	lr, [r3], #-2929	; 0xfffff48f
    83d0:			; <UNDEFINED> instruction: 0xf7fcda2b
    83d4:	eorvs	pc, r8, r9, ror #20
    83d8:	ldmdami	sl, {r3, r4, r5, r8, ip, sp, pc}
    83dc:	andlt	r4, r5, r8, ror r4
    83e0:	ldmdami	r9, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    83e4:			; <UNDEFINED> instruction: 0xf7fb4478
    83e8:	ldmdami	r8, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    83ec:			; <UNDEFINED> instruction: 0xf7fb4478
    83f0:	andcs	pc, r0, r7, lsl lr	; <UNPREDICTABLE>
    83f4:	ldcllt	0, cr11, [r0, #20]!
    83f8:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    83fc:	mrc2	7, 0, pc, cr0, cr11, {7}
    8400:	ldmdami	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8404:			; <UNDEFINED> instruction: 0xf7fb4478
    8408:	strb	pc, [lr, fp, lsl #28]!	; <UNPREDICTABLE>
    840c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    8410:	mcr2	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    8414:	ldmdami	r1, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8418:			; <UNDEFINED> instruction: 0xf7fb4478
    841c:	strb	pc, [r4, r1, lsl #28]!	; <UNPREDICTABLE>
    8420:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    8424:	ldc2l	7, cr15, [ip, #1004]!	; 0x3ec
    8428:	stmdami	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    842c:			; <UNDEFINED> instruction: 0xf7fb4478
    8430:			; <UNDEFINED> instruction: 0xe7dafdf7
    8434:	andeq	fp, r1, r4, lsr #20
    8438:	andeq	r0, r0, r4, lsl #4
    843c:	andeq	ip, r1, lr, lsl r2
    8440:	andeq	ip, r1, r6, ror #3
    8444:	andeq	fp, r1, ip, ror #27
    8448:	andeq	r8, r0, r4, asr fp
    844c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    8450:	andeq	r8, r0, r6, lsr #24
    8454:	andeq	r8, r0, r0, ror fp
    8458:	andeq	r8, r0, sl, asr #24
    845c:	muleq	r0, r4, fp
    8460:	andeq	r8, r0, r6, asr #23
    8464:	andeq	r8, r0, r4, ror ip
    8468:	strcs	fp, [r0, #-1072]	; 0xfffffbd0
    846c:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    8470:			; <UNDEFINED> instruction: 0xf8536823
    8474:	bl	d853c <inode_table_hash@@Base+0x33c84>
    8478:	stmib	r1, {r6, r7, r8, r9}^
    847c:	ldmdavs	fp, {r8, sl, lr}^
    8480:	andsvs	fp, r3, r0, lsr ip
    8484:	svclt	0x00004770
    8488:	andeq	ip, r1, lr, ror r1
    848c:	mvnsmi	lr, sp, lsr #18
    8490:	stcmi	0, cr11, [r6, #-528]!	; 0xfffffdf0
    8494:	ldrbtmi	r4, [sp], #-3110	; 0xfffff3da
    8498:	vmulmi.f64	d4, d7, d22
    849c:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    84a0:	stmdavs	r4!, {r0, r2, r4, r9, sl, lr}
    84a4:			; <UNDEFINED> instruction: 0xf04f9403
    84a8:	ldmibpl	fp, {sl}
    84ac:	cmnlt	fp, #1769472	; 0x1b0000
    84b0:	pkhbtmi	r0, r8, r2, lsl #1
    84b4:	strmi	r2, [r4], -r0, lsl #2
    84b8:	b	e464a8 <__bss_end__@@Base+0xd61bbc>
    84bc:	ldcle	13, cr2, [sl, #-0]
    84c0:	stfeqd	f7, [r4], {164}	; 0xa4
    84c4:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
    84c8:	vmlsne.f32	s29, s10, s30
    84cc:	strcs	r2, [r0, -r0, lsl #12]
    84d0:	bl	2118d8 <__bss_end__@@Base+0x12cfec>
    84d4:	strmi	r0, [sl], -r5, ror #7
    84d8:	stmib	sp, {r2, r3, r4, r8, sl, fp, ip}^
    84dc:			; <UNDEFINED> instruction: 0xf8136700
    84e0:	adcmi	r0, r3, #1024	; 0x400
    84e4:	stmdbeq	r1, {r1, fp, ip, sp, lr, pc}
    84e8:	blls	7ccd4 <directory_table_hash@@Base+0x18448>
    84ec:	ldrbmi	r3, [r5, #-1312]!	; 0xfffffae0
    84f0:	svccc	0x0004f84c
    84f4:	bmi	47ccb0 <__bss_end__@@Base+0x3983c4>
    84f8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    84fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8500:	subsmi	r9, sl, r3, lsl #22
    8504:	andlt	sp, r4, r0, lsl r1
    8508:	ldrhhi	lr, [r0, #141]!	; 0x8d
    850c:	addseq	r4, r2, ip, lsl #24
    8510:	ldrbtmi	r4, [ip], #-2823	; 0xfffff4f9
    8514:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    8518:	subsmi	r9, ip, r3, lsl #22
    851c:	andlt	sp, r4, r4, lsl #2
    8520:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8524:	stmialt	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8528:	ldm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    852c:	andeq	fp, r1, lr, asr #17
    8530:	andeq	r0, r0, r0, lsl #4
    8534:	andeq	fp, r1, r6, asr #17
    8538:	andeq	r0, r0, ip, lsl #5
    853c:	andeq	fp, r1, sl, ror #16
    8540:	andeq	fp, r1, r2, asr r8
    8544:			; <UNDEFINED> instruction: 0x2794f8df
    8548:			; <UNDEFINED> instruction: 0xf8df4684
    854c:	ldrbtmi	r3, [sl], #-1940	; 0xfffff86c
    8550:	svcmi	0x00f0e92d
    8554:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    8558:			; <UNDEFINED> instruction: 0xf8df460d
    855c:			; <UNDEFINED> instruction: 0xf8df4788
    8560:	ldmdavs	fp, {r3, r7, r8, r9, sl, sp, lr}
    8564:			; <UNDEFINED> instruction: 0xf04f930f
    8568:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
    856c:			; <UNDEFINED> instruction: 0x377cf8df
    8570:	andhi	pc, r6, r4, asr r8	; <UNPREDICTABLE>
    8574:	ldmib	r8, {r5, r6, r7, fp, ip, lr}^
    8578:	bl	5a21c0 <__bss_end__@@Base+0x4bd8d4>
    857c:			; <UNDEFINED> instruction: 0xf147060c
    8580:	ldrtmi	r0, [r2], -r0, lsl #14
    8584:			; <UNDEFINED> instruction: 0xf7fb463b
    8588:			; <UNDEFINED> instruction: 0xf8dffc2d
    858c:	ldrbtmi	ip, [ip], #1892	; 0x764
    8590:	ldrd	pc, [r4], -ip
    8594:	andcc	r1, r1, sl, lsr #16
    8598:	streq	lr, [r2, #-2830]	; 0xfffff4f2
    859c:	orrhi	pc, r0, #0
    85a0:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    85a4:	stmdapl	r1!, {r0, r1, r3, r5, fp, sp, lr}^
    85a8:	svccs	0x0000680f
    85ac:	vmla.f<illegal width 8>	<illegal reg q14.5>, <illegal reg q1.5>, d3[0]
    85b0:	vnmlseq.f16	s8, s16, s14	; <UNPREDICTABLE>
    85b4:	streq	pc, [pc], -r3
    85b8:	andcc	pc, r8, ip, asr #17
    85bc:	movwne	pc, #46019	; 0xb3c3	; <UNPREDICTABLE>
    85c0:			; <UNDEFINED> instruction: 0xc734f8df
    85c4:	mvnscc	pc, pc, asr #32
    85c8:	ldrbtmi	r2, [ip], #2303	; 0x8ff
    85cc:	rsbne	pc, r4, ip, asr #17
    85d0:	ldrdne	pc, [r8], #-140	; 0xffffff74	; <UNPREDICTABLE>
    85d4:	eorge	pc, r9, r1, asr r8	; <UNPREDICTABLE>
    85d8:	ldmibcc	pc!, {r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    85dc:			; <UNDEFINED> instruction: 0xf8dcbf18
    85e0:			; <UNDEFINED> instruction: 0xf8cc106c
    85e4:			; <UNDEFINED> instruction: 0xf8dfa05c
    85e8:	svclt	0x0018c714
    85ec:	eorge	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    85f0:			; <UNDEFINED> instruction: 0x170cf8df
    85f4:			; <UNDEFINED> instruction: 0xf8cc44fc
    85f8:	stmdapl	r1!, {r3, r4, r5, sp, pc}^
    85fc:	subsvs	pc, r8, ip, asr #17
    8600:	eoreq	pc, r6, r1, asr r8	; <UNPREDICTABLE>
    8604:	ldrdne	pc, [r8], -r8
    8608:			; <UNDEFINED> instruction: 0xf8cc4303
    860c:			; <UNDEFINED> instruction: 0xf8cc3040
    8610:			; <UNDEFINED> instruction: 0xf8df1054
    8614:	stmdapl	r1!, {r4, r5, r6, r7, r9, sl, ip}^
    8618:	mrrcne	8, 0, r6, r8, cr11
    861c:			; <UNDEFINED> instruction: 0xf8cc6008
    8620:			; <UNDEFINED> instruction: 0x464b303c
    8624:	vqdmulh.s<illegal width 8>	d2, d0, d7
    8628:	ldm	pc, {r0, r1, r2, r3, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    862c:	adcle	pc, ip, r3
    8630:	ldmdacc	r1, {r0, r1, r3, r7, r8, ip, lr}^
    8634:	blx	17e171c <__bss_end__@@Base+0x16fce30>
    8638:	andcs	pc, r0, r3, lsl #19
    863c:	vaddw.u8	q9, <illegal reg q1.5>, d0
    8640:	stmib	sp, {r0, r1, r2, r8, r9, fp, sp}^
    8644:	vaddw.u8	q8, <illegal reg q1.5>, d4
    8648:			; <UNDEFINED> instruction: 0xf88d4a07
    864c:	vmov.i32	d25, #183	; 0x000000b7
    8650:	movwls	r6, #4871	; 0x1307
    8654:	stmib	sp, {r0, r2, r9, sl, fp, ip, pc}^
    8658:			; <UNDEFINED> instruction: 0xf88d0104
    865c:	blx	17ec6c0 <__bss_end__@@Base+0x1707dd4>
    8660:			; <UNDEFINED> instruction: 0xf88df98a
    8664:	svceq	0x0036b016
    8668:			; <UNDEFINED> instruction: 0x3016f8bd
    866c:	smlabteq	r4, sp, r9, lr
    8670:			; <UNDEFINED> instruction: 0xf3c39901
    8674:			; <UNDEFINED> instruction: 0xf88c030b
    8678:	sbclt	r9, r8, #10
    867c:	andsne	pc, r7, sp, lsl #17
    8680:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8684:	andne	pc, r8, ip, lsr #17
    8688:	andvs	pc, r8, ip, lsl #17
    868c:			; <UNDEFINED> instruction: 0x1008f8bc
    8690:	andeq	pc, fp, ip, lsl #17
    8694:	tstne	pc, r3, ror #6	; <UNPREDICTABLE>
    8698:	andne	pc, r8, ip, lsr #17
    869c:			; <UNDEFINED> instruction: 0xf8dfe790
    86a0:	andcs	r3, r0, r8, ror #12
    86a4:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    86a8:	smlabteq	sl, r3, r9, lr
    86ac:			; <UNDEFINED> instruction: 0x265cf8df
    86b0:			; <UNDEFINED> instruction: 0x362cf8df
    86b4:			; <UNDEFINED> instruction: 0xf8df447a
    86b8:	ldmpl	r3, {r3, r4, r6, r9, sl}^
    86bc:	eorcc	r4, r0, r8, ror r4
    86c0:	blls	3e2730 <__bss_end__@@Base+0x2fde44>
    86c4:			; <UNDEFINED> instruction: 0xf040405a
    86c8:	andslt	r8, r1, r9, ror #5
    86cc:	svchi	0x00f0e8bd
    86d0:			; <UNDEFINED> instruction: 0xf0402f00
    86d4:			; <UNDEFINED> instruction: 0xf8df816d
    86d8:	stmdavs	r8!, {r2, r3, r4, r5, r9, sl, ip, sp}
    86dc:	addsvs	r4, r8, fp, ror r4
    86e0:	orrshi	r8, sl, sl, lsr #17
    86e4:			; <UNDEFINED> instruction: 0xf8df899a
    86e8:	addslt	r1, r2, #48, 12	; 0x3000000
    86ec:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    86f0:	movwcs	lr, #43457	; 0xa9c1
    86f4:	svccs	0x0000e7da
    86f8:	orrhi	pc, r7, r0, asr #32
    86fc:			; <UNDEFINED> instruction: 0x461cf8df
    8700:	ldrbtmi	r6, [ip], #-2088	; 0xfffff7d8
    8704:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    8708:	streq	pc, [r8], -r4, lsl #2
    870c:	strgt	r6, [pc], -fp, ror #17
    8710:	eorshi	r8, r3, fp, lsr #20
    8714:	blvc	ff8277a0 <__bss_end__@@Base+0xff742eb4>
    8718:	stmiavs	r3!, {r1, r5, r6, r8, fp, sp, lr}^
    871c:			; <UNDEFINED> instruction: 0xf8d40149
    8720:	b	105c76c <__bss_end__@@Base+0xf77e80>
    8724:	vsra.u64	q8, q0, #61
    8728:	vmov.i32	d16, #11141120	; 0x00aa0000
    872c:			; <UNDEFINED> instruction: 0xf8df2217
    8730:	strdcs	r3, [r0], -r0
    8734:	addsvs	r4, ip, #2063597568	; 0x7b000000
    8738:	andsne	lr, r1, #3194880	; 0x30c000
    873c:	sbcsvs	r6, r8, #390070272	; 0x17400000
    8740:	sbfx	r6, r8, #9, #20
    8744:			; <UNDEFINED> instruction: 0xf0402f00
    8748:			; <UNDEFINED> instruction: 0xf8df8200
    874c:	stmdavs	r8!, {r3, r4, r6, r7, r8, sl, ip, sp}
    8750:	addsvs	r4, r8, fp, ror r4
    8754:	orrshi	r8, sl, sl, lsr #17
    8758:			; <UNDEFINED> instruction: 0x1c70899e
    875c:	strbvc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8760:	ldmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8764:			; <UNDEFINED> instruction: 0x4604447f
    8768:	stmdacs	r0, {r3, r4, r5, r8, sl, sp, lr}
    876c:	adchi	pc, r3, #0
    8770:	ldrtmi	r1, [r2], -r9, lsr #27
    8774:	stmia	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8778:			; <UNDEFINED> instruction: 0x2100b2b2
    877c:	strpl	r2, [r1, #768]!	; 0x300
    8780:	movwcs	lr, #43463	; 0xa9c7
    8784:	svccs	0x0000e792
    8788:	andshi	pc, r0, #64	; 0x40
    878c:	ldrcc	pc, [ip, #2271]	; 0x8df
    8790:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    8794:	stmiavs	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    8798:	streq	pc, [r8], #-259	; 0xfffffefd
    879c:	stmibhi	r9!, {r0, r1, r2, sl, lr, pc}
    87a0:	ldmdbvs	sp, {r1, r3, r5, r7, r8, r9, fp, ip, sp, lr}
    87a4:	adcvc	r8, r2, r1, lsr #32
    87a8:	ldmvs	r8, {r0, r3, r4, r6, r7, r8, fp, pc}^
    87ac:	stmiaeq	r9, {r1, r3, r4, r6, r8, fp, sp, lr}^
    87b0:	andseq	pc, r2, r0, asr #7
    87b4:	andseq	pc, r7, #134217731	; 0x8000003
    87b8:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    87bc:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    87c0:	stmib	r3, {r3, r4, r7, r9, sp, lr}^
    87c4:	ldrbvs	r1, [sp, #-529]	; 0xfffffdef
    87c8:	ldrbvs	r6, [ip], #732	; 0x2dc
    87cc:	svccs	0x0000e76e
    87d0:			; <UNDEFINED> instruction: 0xf8dfd160
    87d4:	stmdavs	r8!, {r5, r6, r8, sl, sp, lr}
    87d8:	stmdavs	r9!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    87dc:			; <UNDEFINED> instruction: 0xf10668aa
    87e0:	stmiavs	fp!, {r3, sl}^
    87e4:	stmdbvs	r8!, {r0, r1, r2, r3, sl, lr, pc}
    87e8:			; <UNDEFINED> instruction: 0xf8d66969
    87ec:			; <UNDEFINED> instruction: 0xf8d6c00c
    87f0:	strgt	r9, [r3], #-20	; 0xffffffec
    87f4:			; <UNDEFINED> instruction: 0xa010f8d6
    87f8:	strlt	lr, [r6], #-2518	; 0xfffff62a
    87fc:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
    8800:	svccc	0x00fff1b9
    8804:	ldrdne	pc, [ip], -r8
    8808:	ldrbtmi	r4, [fp], #-1574	; 0xfffff9da
    880c:	streq	pc, [r0, -pc, asr #32]
    8810:			; <UNDEFINED> instruction: 0x8016f8b8
    8814:	subsgt	pc, r4, r3, asr #17
    8818:	strvs	lr, [sl, -r3, asr #19]
    881c:			; <UNDEFINED> instruction: 0x4620d01c
    8820:			; <UNDEFINED> instruction: 0xf0059301
    8824:			; <UNDEFINED> instruction: 0xf1b8fd93
    8828:	blls	490b0 <pathname@@Base+0x2491c>
    882c:	vst1.8	{d15-d16}, [r8 :128], r4
    8830:	blx	11f85a8 <__bss_end__@@Base+0x1113cbc>
    8834:	tstmi	r4, #536870912	; 0x20000000	; <UNPREDICTABLE>
    8838:	sublt	pc, r4, r3, asr #17
    883c:	smlabtls	ip, r3, r9, lr
    8840:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    8844:	ldrcc	r2, [r8, #-512]	; 0xfffffe00
    8848:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    884c:	stmib	r3, {r3, r8, sl, lr}^
    8850:			; <UNDEFINED> instruction: 0xf883a212
    8854:	str	r2, [r9, -r0, rrx]!
    8858:			; <UNDEFINED> instruction: 0xf1c81866
    885c:			; <UNDEFINED> instruction: 0xf1470220
    8860:			; <UNDEFINED> instruction: 0xf1160700
    8864:			; <UNDEFINED> instruction: 0xf14734ff
    8868:			; <UNDEFINED> instruction: 0xf1b830ff
    886c:	blx	908cf4 <__bss_end__@@Base+0x824408>
    8870:			; <UNDEFINED> instruction: 0xf04ff408
    8874:	blx	a07c <ZSTD_maxCLevel@plt+0x7598>
    8878:	svclt	0x0058f202
    887c:			; <UNDEFINED> instruction: 0xf101fa40
    8880:	streq	lr, [r2], #-2628	; 0xfffff5bc
    8884:	eorsls	pc, r0, r3, asr #17
    8888:	movwmi	fp, #53080	; 0xcf58
    888c:	sublt	pc, r4, r3, asr #17
    8890:			; <UNDEFINED> instruction: 0xe7d5635e
    8894:	svcge	0x00096828
    8898:			; <UNDEFINED> instruction: 0xf10d6869
    889c:	stmiavs	sl!, {r0, r1, r2, r4, r9, sl}
    88a0:	stmiavs	fp!, {r1, r3, sl, fp, sp, pc}^
    88a4:	andcs	ip, r0, #3932160	; 0x3c0000
    88a8:	movwcs	r6, #2344	; 0x928
    88ac:	stmib	sp, {r0, r3, r5, r6, r8, fp, sp, lr}^
    88b0:	strgt	r2, [r3, -r4, lsl #6]
    88b4:	mlane	r4, sp, r8, pc	; <UNPREDICTABLE>
    88b8:	mlaeq	r5, sp, r8, pc	; <UNPREDICTABLE>
    88bc:	mlagt	r6, sp, r8, pc	; <UNPREDICTABLE>
    88c0:	andsne	pc, r7, sp, lsl #17
    88c4:	stmib	sp, {r0, r2, r8, r9, sl, fp, ip, pc}^
    88c8:	blx	17d14e0 <__bss_end__@@Base+0x16ecbf4>
    88cc:			; <UNDEFINED> instruction: 0xf88dfc8c
    88d0:			; <UNDEFINED> instruction: 0xf88d1017
    88d4:			; <UNDEFINED> instruction: 0xf8bd0016
    88d8:			; <UNDEFINED> instruction: 0xf89d0016
    88dc:	stmib	sp, {r0, r1, r2, r5, ip}^
    88e0:	tsteq	r0, r4, lsl #6
    88e4:	andsvc	lr, r7, r0, asr #20
    88e8:	ldrbvc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    88ec:	andsne	pc, r7, sp, lsl #17
    88f0:	ldrbtmi	sl, [pc], #-2315	; 88f8 <ZSTD_maxCLevel@plt+0x5e14>
    88f4:	andgt	pc, sl, r7, lsl #17
    88f8:	mulsgt	r7, sp, r8
    88fc:			; <UNDEFINED> instruction: 0x46308138
    8900:	movwcs	lr, #18893	; 0x49cd
    8904:	andgt	pc, fp, r7, lsl #17
    8908:	blcc	86960 <directory_table_hash@@Base+0x220d4>
    890c:			; <UNDEFINED> instruction: 0xf800428c
    8910:	mvnsle	r3, r1, lsl #18
    8914:	strtcc	pc, [ip], #-2271	; 0xfffff721
    8918:			; <UNDEFINED> instruction: 0xf8dda80c
    891c:			; <UNDEFINED> instruction: 0x4631c014
    8920:	andcs	r4, r0, #2063597568	; 0x7b000000
    8924:	andgt	pc, ip, r3, asr #17
    8928:	stmib	sp, {r8, r9, sp}^
    892c:			; <UNDEFINED> instruction: 0xf8142304
    8930:	addmi	r3, r4, #1024	; 0x400
    8934:	stmdbcc	r1, {r0, fp, ip, sp, lr, pc}
    8938:			; <UNDEFINED> instruction: 0xf8dfd1f9
    893c:	stmdage	sp, {r2, r3, sl, ip, sp}
    8940:			; <UNDEFINED> instruction: 0xa014f8dd
    8944:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    8948:			; <UNDEFINED> instruction: 0xf8c32200
    894c:	movwcs	sl, #16
    8950:	movwcs	lr, #18893	; 0x49cd
    8954:	blcc	869ac <directory_table_hash@@Base+0x22120>
    8958:			; <UNDEFINED> instruction: 0xf8014284
    895c:	mvnsle	r3, r1, lsl #18
    8960:	stmdage	lr, {r1, r3, r4, r5, r6, r7, r8, r9, fp, lr}
    8964:			; <UNDEFINED> instruction: 0x9014f8dd
    8968:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    896c:			; <UNDEFINED> instruction: 0xf8c32200
    8970:	movwcs	r9, #20
    8974:	movwcs	lr, #18893	; 0x49cd
    8978:	blcc	869d0 <directory_table_hash@@Base+0x22144>
    897c:			; <UNDEFINED> instruction: 0xf8014284
    8980:	mvnsle	r3, r1, lsl #18
    8984:	stmdbge	pc, {r1, r4, r5, r6, r7, fp, lr}	; <UNPREDICTABLE>
    8988:			; <UNDEFINED> instruction: 0xb014f8dd
    898c:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    8990:	stmib	sp, {r8, r9, sp}^
    8994:			; <UNDEFINED> instruction: 0xf8c02304
    8998:			; <UNDEFINED> instruction: 0xf814b018
    899c:	addmi	r3, ip, #1024	; 0x400
    89a0:	stmdbcc	r1, {r1, r2, fp, ip, sp, lr, pc}
    89a4:	blmi	ffafd190 <__bss_end__@@Base+0xffa188a4>
    89a8:	ldrbtmi	r9, [fp], #-3077	; 0xfffff3fb
    89ac:			; <UNDEFINED> instruction: 0xe72561dc
    89b0:	andcc	pc, r2, lr, lsl r8	; <UNPREDICTABLE>
    89b4:	stmdavc	sl!, {sp}^
    89b8:	stmib	sp, {r8, sp}^
    89bc:			; <UNDEFINED> instruction: 0xf88d0104
    89c0:			; <UNDEFINED> instruction: 0xf8dd3017
    89c4:	stmib	sp, {r2, r4, lr, pc}^
    89c8:			; <UNDEFINED> instruction: 0xf88d0104
    89cc:			; <UNDEFINED> instruction: 0xf88d3017
    89d0:	blmi	ff850a30 <__bss_end__@@Base+0xff76c144>
    89d4:			; <UNDEFINED> instruction: 0x2016f8bd
    89d8:	ldrbtmi	r7, [fp], #-2351	; 0xfffff6d1
    89dc:	tsteq	r2, lr, ror #18
    89e0:	mul	r2, r5, r8
    89e4:	b	10a6d9c <__bss_end__@@Base+0xfc24b0>
    89e8:	stmib	sp, {r2, r3, r4, r9, ip, sp, lr}^
    89ec:	tsthi	sl, r4, lsl #2
    89f0:			; <UNDEFINED> instruction: 0xf58efa5f
    89f4:	andsvc	pc, r7, sp, lsl #17
    89f8:			; <UNDEFINED> instruction: 0xf88db2e4
    89fc:			; <UNDEFINED> instruction: 0xf8bd6016
    8a00:	addsvc	r2, sp, #22
    8a04:			; <UNDEFINED> instruction: 0x819a72dc
    8a08:	stmdavs	r8!, {r0, r2, r3, r5, r6, r9, sl, sp, lr, pc}
    8a0c:	stmdavs	r9!, {r0, r3, r8, r9, sl, fp, sp, pc}^
    8a10:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8a14:			; <UNDEFINED> instruction: 0xf04f68aa
    8a18:	stmiavs	fp!, {r8, fp}^
    8a1c:	ldreq	pc, [r7], -sp, lsl #2
    8a20:			; <UNDEFINED> instruction: 0xac0a8a2d
    8a24:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8a28:	stmdbge	fp, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    8a2c:			; <UNDEFINED> instruction: 0xf89d803d
    8a30:			; <UNDEFINED> instruction: 0xf89d2024
    8a34:			; <UNDEFINED> instruction: 0xf89d3025
    8a38:			; <UNDEFINED> instruction: 0xf88d0027
    8a3c:	stcls	0, cr2, [r5, #-92]	; 0xffffffa4
    8a40:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8a44:	andscs	pc, r7, sp, lsl #17
    8a48:	andscc	pc, r6, sp, lsl #17
    8a4c:	mlacs	r6, sp, r8, pc	; <UNPREDICTABLE>
    8a50:			; <UNDEFINED> instruction: 0x3016f8bd
    8a54:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8a58:	andscs	pc, r7, sp, lsl #17
    8a5c:	bmi	fefc8ed0 <__bss_end__@@Base+0xfeee45e4>
    8a60:	tstvc	r5, #274432	; 0x43000
    8a64:	mulspl	r7, sp, r8
    8a68:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8a6c:			; <UNDEFINED> instruction: 0xf88d8904
    8a70:	cps	#23
    8a74:	addsvc	r0, r5, #8
    8a78:	mulspl	r7, sp, r8
    8a7c:			; <UNDEFINED> instruction: 0x46338113
    8a80:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8a84:	andcs	r7, r0, #1342177293	; 0x5000000d
    8a88:			; <UNDEFINED> instruction: 0xf8146042
    8a8c:	addmi	r2, ip, #1024	; 0x400
    8a90:	stmdbcs	r1, {r0, r1, fp, ip, sp, lr, pc}
    8a94:	ldmmi	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8a98:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8a9c:	mlane	fp, sp, r8, pc	; <UNPREDICTABLE>
    8aa0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8aa4:	mlacs	ip, sp, r8, pc	; <UNPREDICTABLE>
    8aa8:	cfstrsls	mvf4, [r5], {120}	; 0x78
    8aac:	msreq	CPSR_fsc, #1073741827	; 0x40000003
    8ab0:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8ab4:	ldreq	pc, [r1, -sp, lsl #2]!
    8ab8:	andsne	pc, r7, sp, lsl #17
    8abc:	andscs	pc, r6, sp, lsl #17
    8ac0:			; <UNDEFINED> instruction: 0xf8bd0964
    8ac4:	stmiavs	r2, {r1, r2, r4, ip, lr}^
    8ac8:	ldceq	0, cr15, [pc], {5}
    8acc:	smlabteq	ip, r5, r3, pc	; <UNPREDICTABLE>
    8ad0:	andseq	pc, sl, #100, 6	; 0x90000001
    8ad4:	vmla.i<illegal width 8>	q11, q9, d2[0]
    8ad8:	vsubl.u8	q11, d5, d2
    8adc:	b	108e000 <__bss_end__@@Base+0xfa9714>
    8ae0:	stmib	sp, {r2, r3, r6, r7, r9}^
    8ae4:	bicvc	r8, r2, #4, 18	; 0x10000
    8ae8:			; <UNDEFINED> instruction: 0xf8137405
    8aec:	adcsmi	r2, fp, #1024	; 0x400
    8af0:	stmdbcs	r1, {r1, r2, fp, ip, sp, lr, pc}
    8af4:			; <UNDEFINED> instruction: 0xf89dd1f9
    8af8:			; <UNDEFINED> instruction: 0x26003032
    8afc:	mlaseq	r1, sp, r8, pc	; <UNPREDICTABLE>
    8b00:			; <UNDEFINED> instruction: 0xf89d2700
    8b04:	stcls	0, cr2, [r5, #-204]	; 0xffffff34
    8b08:	strvs	lr, [r4, -sp, asr #19]
    8b0c:	andscc	pc, r6, sp, lsl #17
    8b10:	ldrhtcc	pc, [r4], -sp	; <UNPREDICTABLE>
    8b14:	andseq	pc, r7, sp, lsl #17
    8b18:	andscs	pc, r5, sp, lsl #17
    8b1c:	bls	177490 <__bss_end__@@Base+0x92ba4>
    8b20:	strvs	lr, [r4, -sp, asr #19]
    8b24:	andscc	pc, r6, sp, lsr #17
    8b28:	strmi	pc, [r7], -r2, asr #7
    8b2c:			; <UNDEFINED> instruction: 0xf3c24b8d
    8b30:			; <UNDEFINED> instruction: 0xf8bd2707
    8b34:	ldrbtmi	r0, [fp], #-22	; 0xffffffea
    8b38:	cfcmp32eq	r7, mvfx6, mvfx14
    8b3c:	beq	4a60c0 <__bss_end__@@Base+0x3c17d4>
    8b40:	andspl	pc, r1, r3, asr #17
    8b44:	tsthi	r8, #931135488	; 0x37800000
    8b48:			; <UNDEFINED> instruction: 0xf81ee5f1
    8b4c:	andcs	r3, r0, r2
    8b50:	tstcs	r0, sl, ror #16
    8b54:	stmib	sp, {r2, r3, r5, r7, fp, ip, sp, lr}^
    8b58:			; <UNDEFINED> instruction: 0xf88d0104
    8b5c:	svcls	0x00053017
    8b60:	smlabteq	r4, sp, r9, lr
    8b64:	andscc	pc, r7, sp, lsl #17
    8b68:	andscs	pc, r6, sp, lsl #17
    8b6c:			; <UNDEFINED> instruction: 0x2016f8bd
    8b70:	stmib	sp, {r1, r2, r3, r5, r8, fp, ip, sp, lr}^
    8b74:			; <UNDEFINED> instruction: 0xf88d0104
    8b78:	tsteq	r2, r7, lsl r0
    8b7c:	b	10a7134 <__bss_end__@@Base+0xfc2848>
    8b80:	blmi	1e653e4 <__bss_end__@@Base+0x1d80af8>
    8b84:	mulgt	r3, r5, r8
    8b88:	mulsvc	r7, sp, r8
    8b8c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8b90:			; <UNDEFINED> instruction: 0xf88d0104
    8b94:			; <UNDEFINED> instruction: 0xf88d6017
    8b98:			; <UNDEFINED> instruction: 0xf8bd4016
    8b9c:	tsthi	sl, r6, lsl r0
    8ba0:			; <UNDEFINED> instruction: 0xf28cfa5f
    8ba4:	sbcsvc	r7, sl, #-268435447	; 0xf0000009
    8ba8:	ldrb	r8, [r6, #414]	; 0x19e
    8bac:	blge	122c54 <__bss_end__@@Base+0x3e368>
    8bb0:	strcs	r6, [r0], -r9, ror #16
    8bb4:	strcs	r6, [r0, -sl, lsr #17]
    8bb8:			; <UNDEFINED> instruction: 0xc00cf8b5
    8bbc:	strcs	r7, [r0, #-2988]	; 0xfffff454
    8bc0:			; <UNDEFINED> instruction: 0xf10dc307
    8bc4:			; <UNDEFINED> instruction: 0xf8a3020f
    8bc8:	addsvc	ip, ip, r0
    8bcc:	mulsne	r0, sp, r8
    8bd0:	mulscc	r1, sp, r8
    8bd4:	mulsmi	r2, sp, r8
    8bd8:	strvs	lr, [r2, -sp, asr #19]
    8bdc:	andne	pc, pc, sp, lsl #17
    8be0:	stmib	sp, {r0, r1, fp, ip, pc}^
    8be4:			; <UNDEFINED> instruction: 0xf88d6702
    8be8:			; <UNDEFINED> instruction: 0xf88d100f
    8bec:			; <UNDEFINED> instruction: 0xf8bd300e
    8bf0:	stmib	sp, {r1, r2, r3, ip, sp}^
    8bf4:			; <UNDEFINED> instruction: 0xf88d6702
    8bf8:	mrrcmi	0, 0, r4, ip, cr15
    8bfc:			; <UNDEFINED> instruction: 0xf89d011b
    8c00:	b	10ccc54 <__bss_end__@@Base+0xfe8368>
    8c04:	ldrbtmi	r7, [ip], #-784	; 0xfffffcf0
    8c08:	muleq	pc, sp, r8	; <UNPREDICTABLE>
    8c0c:	mulsgt	r7, sp, r8
    8c10:	rscvc	fp, r1, #-1879048180	; 0x9000000c
    8c14:	mulsne	r6, sp, r8
    8c18:			; <UNDEFINED> instruction: 0xf8bd8123
    8c1c:	stmib	sp, {r2, r4, ip, sp}^
    8c20:	blt	16e2830 <__bss_end__@@Base+0x15fdf44>
    8c24:			; <UNDEFINED> instruction: 0xf8ad72a0
    8c28:	blge	194c68 <__bss_end__@@Base+0xb037c>
    8c2c:	andne	pc, sp, sp, lsl #17
    8c30:	stmib	sp, {r0, r1, fp, ip, pc}^
    8c34:			; <UNDEFINED> instruction: 0xf88d6702
    8c38:			; <UNDEFINED> instruction: 0xf88d100f
    8c3c:	bleq	1038c7c <__bss_end__@@Base+0xf54390>
    8c40:			; <UNDEFINED> instruction: 0x100ef8bd
    8c44:	ldreq	pc, [r2, #-864]	; 0xfffffca0
    8c48:	strvs	lr, [r2, -sp, asr #19]
    8c4c:	rscvs	sl, r5, r7, lsl #28
    8c50:	smlabteq	ip, r1, r3, pc	; <UNPREDICTABLE>
    8c54:	strmi	pc, [pc, #-965]	; 8897 <ZSTD_maxCLevel@plt+0x5db3>
    8c58:	strbeq	pc, [pc, #865]	; 8fc1 <ZSTD_maxCLevel@plt+0x64dd>	; <UNPREDICTABLE>
    8c5c:			; <UNDEFINED> instruction: 0xf81381e5
    8c60:	adcsmi	r4, r3, #1024	; 0x400
    8c64:	stmdbmi	r1, {r1, fp, ip, sp, lr, pc}
    8c68:			; <UNDEFINED> instruction: 0xf89dd1f9
    8c6c:			; <UNDEFINED> instruction: 0x2600201e
    8c70:			; <UNDEFINED> instruction: 0x301cf8bd
    8c74:	stcls	7, cr2, [r3, #-0]
    8c78:	stmib	sp, {r0, r1, r3, r4, r6, r9, fp, ip, sp, pc}^
    8c7c:			; <UNDEFINED> instruction: 0xf8ad6702
    8c80:			; <UNDEFINED> instruction: 0xf88d300e
    8c84:	blmi	e90cc0 <__bss_end__@@Base+0xdac3d4>
    8c88:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    8c8c:	strcs	pc, [pc], -r2, asr #7
    8c90:	addshi	r0, lr, #20, 28	; 0x140
    8c94:	tstvs	sp, r2, lsl sl
    8c98:	str	r7, [sp, #1436]	; 0x59c
    8c9c:	stc	7, cr15, [r4, #-996]!	; 0xfffffc1c
    8ca0:			; <UNDEFINED> instruction: 0x46324834
    8ca4:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
    8ca8:			; <UNDEFINED> instruction: 0xf9baf7fb
    8cac:	mcr2	7, 7, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    8cb0:			; <UNDEFINED> instruction: 0xf7f92001
    8cb4:	ldmdami	r0!, {r2, r3, r9, sl, fp, sp, lr, pc}
    8cb8:			; <UNDEFINED> instruction: 0xf7fb4478
    8cbc:			; <UNDEFINED> instruction: 0xf7faf9b1
    8cc0:	andcs	pc, r1, r1, ror #29
    8cc4:	mcr	7, 0, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    8cc8:	ldrtmi	r4, [r1], -ip, lsr #16
    8ccc:			; <UNDEFINED> instruction: 0xf7fb4478
    8cd0:			; <UNDEFINED> instruction: 0xf7faf9a7
    8cd4:	ldrdcs	pc, [r1], -r7
    8cd8:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    8cdc:	andeq	fp, r1, r6, lsl r8
    8ce0:	andeq	r0, r0, r0, lsl #4
    8ce4:	strdeq	fp, [r1], -sl
    8ce8:	andeq	r0, r0, r4, lsl #4
    8cec:	andeq	r0, r0, ip, ror #4
    8cf0:	andeq	ip, r1, lr, asr r0
    8cf4:	andeq	r0, r0, ip, lsl #5
    8cf8:	andeq	ip, r1, r2, lsr #32
    8cfc:	strdeq	fp, [r1], -r8
    8d00:	andeq	r0, r0, r8, lsr #4
    8d04:	andeq	r0, r0, ip, ror r2
    8d08:	andeq	fp, r1, r6, asr #30
    8d0c:			; <UNDEFINED> instruction: 0x0001b6b0
    8d10:	andeq	fp, r1, r0, lsr pc
    8d14:	andeq	fp, r1, r0, lsl pc
    8d18:	strdeq	fp, [r1], -lr
    8d1c:	andeq	fp, r1, sl, ror #29
    8d20:			; <UNDEFINED> instruction: 0x0001beb8
    8d24:	muleq	r1, ip, lr
    8d28:	andeq	fp, r1, r8, lsl #29
    8d2c:	andeq	fp, r1, r8, asr lr
    8d30:	andeq	fp, r1, lr, lsr #28
    8d34:	andeq	fp, r1, r4, lsl lr
    8d38:	andeq	fp, r1, r2, ror #27
    8d3c:	andeq	fp, r1, r4, lsr #27
    8d40:	strdeq	fp, [r1], -sl
    8d44:	andeq	fp, r1, ip, asr #25
    8d48:	andeq	fp, r1, r6, lsr #25
    8d4c:	andeq	fp, r1, r2, lsl #25
    8d50:	andeq	fp, r1, lr, asr ip
    8d54:	andeq	fp, r1, r2, asr #24
    8d58:	andeq	fp, r1, r2, lsl ip
    8d5c:	andeq	fp, r1, r4, lsl #23
    8d60:	andeq	fp, r1, r4, asr #22
    8d64:			; <UNDEFINED> instruction: 0x0001bab6
    8d68:	andeq	fp, r1, r0, ror #20
    8d6c:	andeq	fp, r1, r6, ror #19
    8d70:	andeq	fp, r1, r2, ror #18
    8d74:	andeq	r8, r0, r2, asr #2
    8d78:	andeq	r8, r0, ip, ror #2
    8d7c:	andeq	r8, r0, ip, lsr r4
    8d80:	svcmi	0x00f0e92d
    8d84:	bmi	fe79a5e8 <__bss_end__@@Base+0xfe6b5cfc>
    8d88:	blmi	fe7b50cc <__bss_end__@@Base+0xfe6d07e0>
    8d8c:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
    8d90:	ldmpl	r3, {r0, r2, r3, r4, r7, sl, fp, lr}^
    8d94:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    8d98:			; <UNDEFINED> instruction: 0xf04f934d
    8d9c:			; <UNDEFINED> instruction: 0xf7ff0300
    8da0:			; <UNDEFINED> instruction: 0x4605fbd1
    8da4:	eorsvs	r2, sp, r0, lsr #32
    8da8:	ldcl	7, cr15, [r4, #-996]	; 0xfffffc1c
    8dac:			; <UNDEFINED> instruction: 0xf0002800
    8db0:	bvs	aa91fc <__bss_end__@@Base+0x9c4910>
    8db4:	ldmib	r5, {r0, r7, r9, sl, lr}^
    8db8:	movwcs	sl, #2818	; 0xb02
    8dbc:	stmibvs	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr}
    8dc0:			; <UNDEFINED> instruction: 0xf8c96b69
    8dc4:	stclvs	0, cr2, [sl], #-32	; 0xffffffe0
    8dc8:	movwcc	lr, #2505	; 0x9c9
    8dcc:	andscc	pc, ip, r9, asr #17
    8dd0:	movweq	lr, #47706	; 0xba5a
    8dd4:	andvs	pc, ip, r9, asr #17
    8dd8:	smlabteq	r4, r9, r9, lr
    8ddc:	andscs	pc, r8, r9, asr #17
    8de0:	bmi	fe2bd218 <__bss_end__@@Base+0xfe1d892c>
    8de4:	ldrbtmi	r4, [sl], #-2951	; 0xfffff479
    8de8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8dec:	subsmi	r9, sl, sp, asr #22
    8df0:	rscshi	pc, r9, r0, asr #32
    8df4:	sublt	r4, pc, r8, asr #12
    8df8:	svchi	0x00f0e8bd
    8dfc:	blmi	fe15b414 <__bss_end__@@Base+0xfe076b28>
    8e00:	stmdapl	r1!, {r1, r2, r3, r5, r7, r9, fp, sp, lr}^
    8e04:	bvs	ffadf18c <__bss_end__@@Base+0xff9fa8a0>
    8e08:			; <UNDEFINED> instruction: 0x2112e9d1
    8e0c:	bl	104f45c <__bss_end__@@Base+0xf6ab70>
    8e10:			; <UNDEFINED> instruction: 0xf7fa0303
    8e14:	mcrrne	15, 14, pc, r2, cr7	; <UNPREDICTABLE>
    8e18:	rschi	pc, r7, r0
    8e1c:	bvs	17a2f10 <__bss_end__@@Base+0x16be624>
    8e20:	strmi	r6, [r6], #-2203	; 0xfffff765
    8e24:	movwls	r1, #30963	; 0x78f3
    8e28:	ble	ff6998a8 <__bss_end__@@Base+0xff5b4fbc>
    8e2c:	blge	25b41c <__bss_end__@@Base+0x176b30>
    8e30:			; <UNDEFINED> instruction: 0xf10d9303
    8e34:	ldrbtmi	r0, [r9], #-2096	; 0xfffff7d0
    8e38:			; <UNDEFINED> instruction: 0xf8d94b78
    8e3c:			; <UNDEFINED> instruction: 0xf10d2000
    8e40:	svcvs	0x00090b33
    8e44:	stmiapl	r3!, {r0, r8, ip, pc}^
    8e48:	movwls	r9, #18689	; 0x4901
    8e4c:	movwls	sl, #27402	; 0x6b0a
    8e50:			; <UNDEFINED> instruction: 0x301cf8d9
    8e54:	movwls	r5, #10633	; 0x2989
    8e58:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    8e5c:			; <UNDEFINED> instruction: 0xf0402b00
    8e60:	stmdals	r3, {r2, r4, r7, pc}
    8e64:	blx	fe0877e8 <__bss_end__@@Base+0xfdfa2efc>
    8e68:	stcls	0, cr6, [r2, #-4]
    8e6c:	ldrmi	r3, [r4], -r4, lsl #12
    8e70:	ldmvc	r3, {r0, r2, r4, r6, sp, lr, pc}
    8e74:			; <UNDEFINED> instruction: 0x461f8812
    8e78:	andcc	pc, r2, r8, lsl #17
    8e7c:	andcs	pc, r0, r8, lsr #17
    8e80:	strcc	r9, [r1, -r1, lsl #22]
    8e84:	ldrbmi	r3, [r8], -r3, lsl #12
    8e88:			; <UNDEFINED> instruction: 0x463a1999
    8e8c:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    8e90:	stcl	7, cr15, [r6], #-996	; 0xfffffc1c
    8e94:	movweq	lr, #31496	; 0x7b08
    8e98:	andeq	pc, r0, #79	; 0x4f
    8e9c:	sbcsvc	r4, sl, r0, lsr #12
    8ea0:	tstle	pc, r3, lsr #14
    8ea4:	vst3.8	{d19-d21}, [pc :64], r0
    8ea8:	stmdals	r2, {r3, r7, r8, ip, sp, lr}
    8eac:			; <UNDEFINED> instruction: 0xf104fb01
    8eb0:	ldc	7, cr15, [r8], #-996	; 0xfffffc1c
    8eb4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8eb8:	addhi	pc, r3, r0
    8ebc:	ldrdeq	pc, [r0], -r9
    8ec0:	andspl	pc, ip, r9, asr #17
    8ec4:	orrvc	pc, r8, #1325400064	; 0x4f000000
    8ec8:	andne	pc, r1, #64, 4
    8ecc:	andpl	pc, r0, r3, lsl #22
    8ed0:			; <UNDEFINED> instruction: 0xf7f94659
    8ed4:	blls	1040bc <__bss_end__@@Base+0x1f7d0>
    8ed8:	ldrdcs	pc, [r0], -r9
    8edc:			; <UNDEFINED> instruction: 0xf8d9443e
    8ee0:	ldmdavs	r9, {r2, r3, r4, ip, lr}
    8ee4:	orrvc	pc, r8, #1325400064	; 0x4f000000
    8ee8:	muleq	r1, r8, r8
    8eec:	blx	d0046 <inode_table_hash@@Base+0x2b78e>
    8ef0:			; <UNDEFINED> instruction: 0xf8b85302
    8ef4:	vaddl.u8	q9, d1, d0
    8ef8:	stmdbeq	r0, {r0, r1, r2, r4, r8, sp}^
    8efc:	streq	pc, [ip, -r2, asr #7]
    8f00:	strtmi	r9, [r2], -r2, lsl #10
    8f04:	strbne	lr, [r1, -r3, asr #19]
    8f08:	smlabteq	ip, r3, r8, pc	; <UNPREDICTABLE>
    8f0c:	andmi	pc, r0, r9, asr #17
    8f10:	svceq	0x0000f1ba
    8f14:	blls	13cfd4 <__bss_end__@@Base+0x586e8>
    8f18:	bcc	5348 <ZSTD_maxCLevel@plt+0x2864>
    8f1c:	bls	62f90 <pathname@@Base+0x3e7fc>
    8f20:	blcs	19ff0 <_IO_stdin_used@@Base+0xb44c>
    8f24:	blls	7d1c0 <directory_table_hash@@Base+0x18934>
    8f28:	svcls	0x00062000
    8f2c:	mulgt	r1, r2, r8
    8f30:	movwcs	r5, #3481	; 0xd99
    8f34:	mul	r2, r2, r8
    8f38:	stmib	sp, {r9, sp}^
    8f3c:	mvnsvc	r2, sl, lsl #6
    8f40:			; <UNDEFINED> instruction: 0xf8872100
    8f44:	blls	2f8f64 <__bss_end__@@Base+0x214678>
    8f48:	smlabteq	sl, sp, r9, lr
    8f4c:	andgt	pc, r7, r7, lsl #17
    8f50:			; <UNDEFINED> instruction: 0xf89d9305
    8f54:	bls	155018 <__bss_end__@@Base+0x7072c>
    8f58:	smlabteq	sl, sp, r9, lr
    8f5c:	and	pc, r7, r7, lsl #17
    8f60:			; <UNDEFINED> instruction: 0xf89d035b
    8f64:	b	10e5028 <__bss_end__@@Base+0x100073c>
    8f68:			; <UNDEFINED> instruction: 0xf8a843d2
    8f6c:			; <UNDEFINED> instruction: 0xf8883000
    8f70:	str	r7, [r5, r2]
    8f74:	adcsmi	r9, r3, #7168	; 0x1c00
    8f78:	svcge	0x0033f77f
    8f7c:	stmdbls	r1, {r2, r8, r9, fp, ip, pc}
    8f80:	stmibpl	r9, {r0, r1, r3, r4, fp, sp, lr}
    8f84:			; <UNDEFINED> instruction: 0xf43f2b00
    8f88:	svcls	0x0006af6c
    8f8c:	andmi	pc, r7, r1, asr #7
    8f90:	vraddhn.i16	d18, <illegal reg q0.5>, q0
    8f94:	strcs	r2, [r0, #-3591]	; 0xfffff1f9
    8f98:	strmi	lr, [sl, #-2509]	; 0xfffff633
    8f9c:			; <UNDEFINED> instruction: 0xf89d71f9
    8fa0:	stmib	sp, {r0, r1, r2, r3, r5, sp, pc}^
    8fa4:	vabal.u8	q10, d1, d10
    8fa8:			; <UNDEFINED> instruction: 0xf8876407
    8fac:	cmnvc	ip, r7
    8fb0:	stflss	f7, [r3], {184}	; 0xb8
    8fb4:	stmdavs	r0!, {r0, r1, r3, r8, fp, ip, pc}
    8fb8:	vpmax.u32	d16, d1, d9
    8fbc:	eorvs	r2, r0, pc, lsl r0
    8fc0:	ldmdami	r7, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}
    8fc4:			; <UNDEFINED> instruction: 0xf7fb4478
    8fc8:			; <UNDEFINED> instruction: 0xf7faf82b
    8fcc:	andcs	pc, r1, fp, asr sp	; <UNPREDICTABLE>
    8fd0:	ldcl	7, cr15, [ip], #-996	; 0xfffffc1c
    8fd4:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    8fd8:			; <UNDEFINED> instruction: 0xf822f7fb
    8fdc:	ldc2l	7, cr15, [r2, #-1000]	; 0xfffffc18
    8fe0:			; <UNDEFINED> instruction: 0xf7f92001
    8fe4:			; <UNDEFINED> instruction: 0xf7f9ec74
    8fe8:	stmdami	pc, {r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    8fec:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    8ff0:			; <UNDEFINED> instruction: 0xf816f7fb
    8ff4:	stc2l	7, cr15, [r6, #-1000]	; 0xfffffc18
    8ff8:			; <UNDEFINED> instruction: 0xf7f92001
    8ffc:	svclt	0x0000ec68
    9000:	ldrdeq	sl, [r1], -r6
    9004:	andeq	r0, r0, r0, lsl #4
    9008:	ldrdeq	sl, [r1], -r0
    900c:	andeq	sl, r1, lr, ror pc
    9010:	andeq	r0, r0, r4, lsl #4
    9014:	andeq	r0, r0, r4, lsr #4
    9018:			; <UNDEFINED> instruction: 0x0001b7b6
    901c:	andeq	r0, r0, ip, lsl #5
    9020:	andeq	r7, r0, r4, asr #30
    9024:	andeq	r7, r0, r2, asr #29
    9028:	ldrdeq	r7, [r0], -sl
    902c:	blmi	ffa5bbd4 <__bss_end__@@Base+0xff9772e8>
    9030:	push	{r1, r3, r4, r5, r6, sl, lr}
    9034:	strdlt	r4, [sp], r0
    9038:			; <UNDEFINED> instruction: 0xf8df58d3
    903c:	ldmdavs	fp, {r2, r3, r4, r7, r8, r9, ip, pc}
    9040:			; <UNDEFINED> instruction: 0xf04f930b
    9044:	blmi	ff949c4c <__bss_end__@@Base+0xff865360>
    9048:			; <UNDEFINED> instruction: 0xf85944f9
    904c:			; <UNDEFINED> instruction: 0xf8dbb003
    9050:	ldmib	fp, {r2, r5, r6}^
    9054:	orrslt	r2, r8, ip, lsl r3
    9058:	strmi	lr, [sl, #-2523]	; 0xfffff625
    905c:	bl	1cd9aec <__bss_end__@@Base+0x1bf5200>
    9060:	vaddw.s8	q0, q0, d5
    9064:	ldmibmi	lr, {r0, r1, r4, r7, pc}^
    9068:	strmi	lr, [r0, #-2509]	; 0xfffff633
    906c:	smccc	50249	; 0xc449
    9070:			; <UNDEFINED> instruction: 0xf0029102
    9074:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
    9078:	ldmib	fp, {r1, r4, r6, ip, lr, pc}^
    907c:	and	r4, r4, ip, lsl r5
    9080:			; <UNDEFINED> instruction: 0xf0404313
    9084:	ldmib	fp, {r0, r1, r7, pc}^
    9088:	ldmib	fp, {r1, r3, r8, sl, lr}^
    908c:	adcmi	r2, r2, #1744830464	; 0x68000000
    9090:	tsteq	r5, r3, ror fp
    9094:	sbcshi	pc, r8, r0, lsl #5
    9098:	ldrdeq	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    909c:	rsbsle	r2, sl, r0, lsl #16
    90a0:	movthi	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    90a4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    90a8:			; <UNDEFINED> instruction: 0xf10844f8
    90ac:	tstls	r2, r8, ror #2
    90b0:	blx	ff9c50c0 <__bss_end__@@Base+0xff8e07d4>
    90b4:			; <UNDEFINED> instruction: 0xf8dbb3a0
    90b8:	ldmib	fp, {r4}^
    90bc:	ldmib	fp, {r1, r3, r4, r8, r9, sp}^
    90c0:	stmdacs	r0, {r2, r4, r8, sl, lr}
    90c4:	addsmi	sp, r4, #61	; 0x3d
    90c8:	tsteq	r3, r5, ror fp
    90cc:	cmphi	r9, r0, lsl #5	; <UNPREDICTABLE>
    90d0:	ldrdne	pc, [r4], -fp
    90d4:	vhsub.s8	d4, d16, d8
    90d8:			; <UNDEFINED> instruction: 0xf510810b
    90dc:			; <UNDEFINED> instruction: 0xf04f6080
    90e0:	mrsmi	r0, (UNDEF: 89)
    90e4:	sbceq	r0, r9, r7, asr #1
    90e8:	ldfccp	f7, [pc], #92	; 914c <ZSTD_maxCLevel@plt+0x6668>
    90ec:	cmpvc	r0, r1, asr #20
    90f0:	mvnscc	pc, r1, asr #2
    90f4:	bl	18cfd3c <__bss_end__@@Base+0x17eb450>
    90f8:	b	13c9d14 <__bss_end__@@Base+0x12e5428>
    90fc:	movwls	r3, #22108	; 0x565c
    9100:	strbmi	lr, [r1], r6, asr #20
    9104:	movwcs	r9, #4
    9108:	ldrdeq	lr, [r4, -sp]
    910c:	beq	fe1c3a50 <__bss_end__@@Base+0xfe0df164>
    9110:	svclt	0x0008428b
    9114:	suble	r4, r3, r2, lsl #11
    9118:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
    911c:			; <UNDEFINED> instruction: 0xff80f7fa
    9120:	ldrbtmi	r4, [r8], #-2226	; 0xfffff74e
    9124:			; <UNDEFINED> instruction: 0xff7cf7fa
    9128:	bmi	fec51130 <__bss_end__@@Base+0xfeb6c844>
    912c:	ldrbtmi	r4, [sl], #-2985	; 0xfffff457
    9130:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9134:	subsmi	r9, sl, fp, lsl #22
    9138:	teqhi	r5, r0, asr #32	; <UNPREDICTABLE>
    913c:	pop	{r0, r2, r3, ip, sp, pc}
    9140:	adcmi	r8, fp, #240, 30	; 0x3c0
    9144:	adcmi	fp, r2, #8, 30
    9148:	sbcshi	pc, ip, r0, asr #32
    914c:			; <UNDEFINED> instruction: 0x0112e9db
    9150:	bl	1d59b68 <__bss_end__@@Base+0x1c7527c>
    9154:	blle	1f09d60 <__bss_end__@@Base+0x1e25474>
    9158:	strtmi	r4, [fp], -r2, lsr #12
    915c:			; <UNDEFINED> instruction: 0xf9c0f7fc
    9160:	ldrbtmi	r4, [ip], #-3236	; 0xfffff35c
    9164:	stmdacs	r0, {r5, r8, r9, sl, sp, lr}
    9168:	ldmib	fp, {r1, r3, r4, r6, r7, ip, lr, pc}^
    916c:	ldmib	fp, {r4, r8}^
    9170:	addsmi	r2, r0, #1207959552	; 0x48000000
    9174:	streq	lr, [r3, #-2929]	; 0xfffff48f
    9178:	adcshi	pc, pc, r0, lsl #5
    917c:	blx	fe547172 <__bss_end__@@Base+0xfe462886>
    9180:	stmdacs	r0, {r5, r6, sp, lr}
    9184:	ldmmi	ip, {r2, r3, r6, r7, ip, lr, pc}
    9188:			; <UNDEFINED> instruction: 0xe7ce4478
    918c:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
    9190:			; <UNDEFINED> instruction: 0xff46f7fa
    9194:	ldmmi	sl, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    9198:			; <UNDEFINED> instruction: 0xf7fa4478
    919c:	ldr	pc, [pc, r1, asr #30]!
    91a0:			; <UNDEFINED> instruction: 0xf7f94650
    91a4:	andls	lr, r4, r8, asr fp
    91a8:			; <UNDEFINED> instruction: 0xf0002800
    91ac:			; <UNDEFINED> instruction: 0xf5b780fe
    91b0:	movwls	r5, #25344	; 0x6300
    91b4:			; <UNDEFINED> instruction: 0xf7f94618
    91b8:			; <UNDEFINED> instruction: 0xf8c8eb4e
    91bc:	stmdacs	r0, {}	; <UNPREDICTABLE>
    91c0:	rscshi	pc, ip, r0
    91c4:			; <UNDEFINED> instruction: 0xf8594b8f
    91c8:	movwls	r3, #28675	; 0x7003
    91cc:	blcs	23240 <_IO_stdin_used@@Base+0x1469c>
    91d0:	ldrbmi	sp, [r0], -r4, asr #32
    91d4:	bl	fc71c0 <__bss_end__@@Base+0xee28d4>
    91d8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    91dc:	rschi	pc, r5, r0
    91e0:	strtmi	r4, [fp], -r9, lsl #19
    91e4:			; <UNDEFINED> instruction: 0xf8594622
    91e8:	stmdavs	r8!, {r0, ip, lr}
    91ec:	strge	lr, [r0, -sp, asr #19]
    91f0:			; <UNDEFINED> instruction: 0xf9e0f7fb
    91f4:			; <UNDEFINED> instruction: 0xf0002800
    91f8:	blls	129524 <__bss_end__@@Base+0x44c38>
    91fc:	tstcs	r0, r2, asr r6
    9200:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9204:	beq	145898 <__bss_end__@@Base+0x60fac>
    9208:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    920c:	strcs	r4, [r0], #-1560	; 0xfffff9e8
    9210:	bl	fe3471fc <__bss_end__@@Base+0xfe262910>
    9214:	stfeqd	f7, [r7], #-52	; 0xffffffcc
    9218:	ldrdeq	r4, [r3, #-102]!	; 0xffffff9a
    921c:	stmib	sp, {r1, r5, r6, r9, sl, lr}^
    9220:	bl	1eb648 <__bss_end__@@Base+0x106d5c>
    9224:	ldcne	3, cr0, [r8, #-908]	; 0xfffffc74
    9228:	blne	8727c <directory_table_hash@@Base+0x229f0>
    922c:			; <UNDEFINED> instruction: 0xf8024298
    9230:	mvnsle	r1, r1, lsl #18
    9234:	strcc	r9, [r1], #-2825	; 0xfffff4f7
    9238:			; <UNDEFINED> instruction: 0xf84e42a6
    923c:	stclle	15, cr3, [ip], #16
    9240:			; <UNDEFINED> instruction: 0xf7f94638
    9244:			; <UNDEFINED> instruction: 0xe019e9fc
    9248:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    924c:	mcr2	7, 7, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    9250:	stmdami	pc!, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    9254:			; <UNDEFINED> instruction: 0xf7fa4478
    9258:	strb	pc, [r1, -r3, ror #29]!	; <UNPREDICTABLE>
    925c:	strtmi	r4, [r2], -sl, ror #18
    9260:	stcls	6, cr4, [r4], {43}	; 0x2b
    9264:	andpl	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    9268:	stmib	sp, {r3, r5, fp, sp, lr}^
    926c:			; <UNDEFINED> instruction: 0xf1a4a400
    9270:			; <UNDEFINED> instruction: 0xf7fb0a04
    9274:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    9278:	addshi	pc, r0, r0
    927c:			; <UNDEFINED> instruction: 0x8194f8df
    9280:	strtmi	r2, [r1], r0, lsl #8
    9284:	strpl	pc, [r0, -pc, asr #8]
    9288:			; <UNDEFINED> instruction: 0xe01244f8
    928c:	ldrdne	pc, [r0], -r8
    9290:			; <UNDEFINED> instruction: 0xf5a20362
    9294:	stmdavs	r8!, {r9, ip, lr}
    9298:	strls	r4, [r1, -sl, lsl #8]
    929c:	movwcs	r9, #514	; 0x202
    92a0:	andls	pc, r0, sp, asr #17
    92a4:	svccs	0x0004f85a
    92a8:	blx	44729c <__bss_end__@@Base+0x3629b0>
    92ac:	adcmi	fp, r6, #192, 2	; 0x30
    92b0:	strcc	sp, [r1], #-3373	; 0xfffff2d3
    92b4:	mvnle	r4, r6, lsr #5
    92b8:	cmneq	r2, #1425408	; 0x15c000
    92bc:			; <UNDEFINED> instruction: 0xf5a29b06
    92c0:	ldrbtmi	r5, [r9], #-512	; 0xfffffe00
    92c4:	vmlal.u8	q11, d3, d24
    92c8:	movwls	r0, #4876	; 0x130c
    92cc:	movwcs	r6, #2057	; 0x809
    92d0:	strmi	r9, [sl], #-768	; 0xfffffd00
    92d4:			; <UNDEFINED> instruction: 0xf8da9202
    92d8:			; <UNDEFINED> instruction: 0xf7fb2004
    92dc:	ldmiblt	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    92e0:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    92e4:	mrc2	7, 4, pc, cr12, cr10, {7}
    92e8:			; <UNDEFINED> instruction: 0xf7f99804
    92ec:	ldr	lr, [r7, -r8, lsr #19]
    92f0:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
    92f4:	mrc2	7, 4, pc, cr4, cr10, {7}
    92f8:	stmdami	sl, {r1, r4, r8, r9, sl, sp, lr, pc}^
    92fc:			; <UNDEFINED> instruction: 0xf7fa4478
    9300:	str	pc, [sp, -pc, lsl #29]
    9304:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    9308:	mcr2	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    930c:	blls	202f34 <__bss_end__@@Base+0x11e648>
    9310:	orrlt	r6, r3, #1769472	; 0x1b0000
    9314:			; <UNDEFINED> instruction: 0x3010f8db
    9318:	blmi	11360cc <__bss_end__@@Base+0x10517e0>
    931c:	stfeqd	f7, [r7], #-52	; 0xffffffcc
    9320:	mrscs	r2, (UNDEF: 0)
    9324:			; <UNDEFINED> instruction: 0xf04f447b
    9328:	ldmdavs	pc, {r9, sl, fp}	; <UNPREDICTABLE>
    932c:	smladxcc	r8, sp, sp, r1
    9330:	stmdaeq	r4, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    9334:	strbtmi	r4, [r4], -r2, ror #12
    9338:	smlabteq	r8, sp, r9, lr
    933c:			; <UNDEFINED> instruction: 0xf8134643
    9340:	adcmi	r6, fp, #1024	; 0x400
    9344:	stmdbvs	r1, {r2, fp, ip, sp, lr, pc}
    9348:	mcrls	1, 0, sp, cr9, cr9, {7}
    934c:	smlabteq	r8, sp, r9, lr
    9350:	blmi	873a4 <directory_table_hash@@Base+0x22b18>
    9354:			; <UNDEFINED> instruction: 0xf80242bb
    9358:	mvnsle	r4, r1, lsl #18
    935c:			; <UNDEFINED> instruction: 0xf10e9b09
    9360:			; <UNDEFINED> instruction: 0xf8c80e01
    9364:	strcc	r6, [r8, #-0]
    9368:			; <UNDEFINED> instruction: 0xf8c83708
    936c:			; <UNDEFINED> instruction: 0xf8db3004
    9370:	ldrbmi	r3, [r3, #-16]!
    9374:	stmdals	r4, {r2, r3, r4, r6, r7, fp, ip, lr, pc}
    9378:	stmdavs	r4, {r8, sl, sp}
    937c:	ldmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9380:	stmdami	fp!, {r2, r5, r6, r7, r9, sl, sp, lr, pc}
    9384:			; <UNDEFINED> instruction: 0xf7fa4478
    9388:	strb	pc, [r9], fp, asr #28	; <UNPREDICTABLE>
    938c:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    9390:	mcr2	7, 2, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    9394:			; <UNDEFINED> instruction: 0xf7f94638
    9398:	sbfx	lr, r2, #18, #6
    939c:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    93a0:	mrc2	7, 1, pc, cr14, cr10, {7}
    93a4:			; <UNDEFINED> instruction: 0xf7f9e7a0
    93a8:	stmdami	r4!, {r5, r7, r8, fp, sp, lr, pc}
    93ac:			; <UNDEFINED> instruction: 0xf7fa4478
    93b0:			; <UNDEFINED> instruction: 0xf7fafe37
    93b4:	andcs	pc, r1, r7, ror #22
    93b8:	b	fe2473a4 <__bss_end__@@Base+0xfe162ab8>
    93bc:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    93c0:	mcr2	7, 1, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    93c4:	blx	17c73b6 <__bss_end__@@Base+0x16e2aca>
    93c8:			; <UNDEFINED> instruction: 0xf7f92001
    93cc:	svclt	0x0000ea80
    93d0:	andeq	sl, r1, r4, lsr sp
    93d4:	andeq	r0, r0, r0, lsl #4
    93d8:	andeq	sl, r1, ip, lsl sp
    93dc:	andeq	r0, r0, r4, lsl #4
    93e0:	andeq	fp, r1, r0, lsl #11
    93e4:	andeq	fp, r1, r4, asr #10
    93e8:	andeq	r8, r0, lr, lsr #1
    93ec:	andeq	r7, r0, r2, asr #31
    93f0:	andeq	sl, r1, r6, lsr ip
    93f4:	andeq	fp, r1, sl, lsl #9
    93f8:	andeq	fp, r1, r0, asr r0
    93fc:	andeq	r7, r0, sl, lsr #27
    9400:	andeq	r7, r0, r0, asr lr
    9404:	andeq	r0, r0, ip, lsl #5
    9408:	strdeq	r0, [r0], -r8
    940c:	andeq	r7, r0, r2, ror #26
    9410:	andeq	r7, r0, r4, lsl #28
    9414:	andeq	fp, r1, r4, ror #6
    9418:	andeq	fp, r1, sl, lsr #6
    941c:	ldrdeq	r7, [r0], -lr
    9420:	muleq	r0, sl, lr
    9424:	andeq	r7, r0, r4, lsr #27
    9428:	strdeq	r7, [r0], -r6
    942c:	andeq	fp, r1, r8, asr #5
    9430:	andeq	r7, r0, r0, asr #27
    9434:	strdeq	r7, [r0], -r6
    9438:	andeq	r7, r0, r6, ror #29
    943c:	andeq	r7, r0, r8, asr #28
    9440:	andeq	r7, r0, r2, lsl #29
    9444:	ldrlt	r4, [r0], #-2823	; 0xfffff4f9
    9448:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    944c:	andne	lr, r0, r3, lsl #22
    9450:	stmdavs	r3, {r2, fp, sp, lr}^
    9454:	movwmi	lr, #2497	; 0x9c1
    9458:			; <UNDEFINED> instruction: 0xf85d6883
    945c:	andsvs	r4, r3, r4, lsl #22
    9460:	svclt	0x00004770
    9464:	andeq	fp, r1, ip, lsl r2
    9468:	mvnsmi	lr, sp, lsr #18
    946c:	stcmi	0, cr11, [r6, #-528]!	; 0xfffffdf0
    9470:	ldrbtmi	r4, [sp], #-3110	; 0xfffff3da
    9474:	vmulmi.f64	d4, d7, d22
    9478:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
    947c:	stmdavs	r4!, {r0, r2, r4, r9, sl, lr}
    9480:			; <UNDEFINED> instruction: 0xf04f9403
    9484:	ldmibpl	fp, {sl}
    9488:	cmnlt	fp, #1769472	; 0x1b0000
    948c:	pkhbtmi	r0, r8, r2, lsl #1
    9490:	strmi	r2, [r4], -r0, lsl #2
    9494:	b	12c7480 <__bss_end__@@Base+0x11e2b94>
    9498:	ldcle	13, cr2, [sl, #-0]
    949c:	stfeqd	f7, [r4], {164}	; 0xa4
    94a0:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
    94a4:	vmlsne.f32	s29, s10, s30
    94a8:	strcs	r2, [r0, -r0, lsl #12]
    94ac:	bl	2128b4 <__bss_end__@@Base+0x12dfc8>
    94b0:	strmi	r0, [sl], -r5, ror #7
    94b4:	stmib	sp, {r2, r3, r4, r8, sl, fp, ip}^
    94b8:			; <UNDEFINED> instruction: 0xf8136700
    94bc:	adcmi	r0, r3, #1024	; 0x400
    94c0:	stmdbeq	r1, {r1, fp, ip, sp, lr, pc}
    94c4:	blls	7dcb0 <directory_table_hash@@Base+0x19424>
    94c8:	ldrbmi	r3, [r5, #-1312]!	; 0xfffffae0
    94cc:	svccc	0x0004f84c
    94d0:	bmi	47dc8c <__bss_end__@@Base+0x3993a0>
    94d4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    94d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    94dc:	subsmi	r9, sl, r3, lsl #22
    94e0:	andlt	sp, r4, r0, lsl r1
    94e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    94e8:	addseq	r4, r2, ip, lsl #24
    94ec:	ldrbtmi	r4, [ip], #-2823	; 0xfffff4f9
    94f0:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    94f4:	subsmi	r9, ip, r3, lsl #22
    94f8:	andlt	sp, r4, r4, lsl #2
    94fc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    9500:	stmialt	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9504:	ldm	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9508:	strdeq	sl, [r1], -r2
    950c:	andeq	r0, r0, r0, lsl #4
    9510:	andeq	sl, r1, sl, ror #17
    9514:	andeq	r0, r0, ip, lsl #5
    9518:	andeq	sl, r1, lr, lsl #17
    951c:	andeq	sl, r1, r6, ror r8
    9520:	ldclcs	8, cr15, [ip], #-892	; 0xfffffc84
    9524:	ldclcc	8, cr15, [ip], #-892	; 0xfffffc84
    9528:	push	{r1, r3, r4, r5, r6, sl, lr}
    952c:			; <UNDEFINED> instruction: 0xb0974ff0
    9530:			; <UNDEFINED> instruction: 0x460558d3
    9534:	ldclhi	8, cr15, [r0], #-892	; 0xfffffc84
    9538:			; <UNDEFINED> instruction: 0xf8df460c
    953c:	ldmdavs	fp, {r4, r5, r6, sl, fp, sp}
    9540:			; <UNDEFINED> instruction: 0xf04f9315
    9544:	ldrbtmi	r0, [r8], #768	; 0x300
    9548:	stclcc	8, cr15, [r4], #-892	; 0xfffffc84
    954c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    9550:			; <UNDEFINED> instruction: 0x6710e9d2
    9554:	ldmdbne	r6!, {r9, ip, pc}^
    9558:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    955c:	streq	pc, [r0, -r7, asr #2]
    9560:	mrrcpl	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    9564:			; <UNDEFINED> instruction: 0x463b4632
    9568:			; <UNDEFINED> instruction: 0xf7fa447d
    956c:	stmdavs	r9!, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
    9570:	andcc	r4, r1, r4, lsl #8
    9574:			; <UNDEFINED> instruction: 0xf000440c
    9578:			; <UNDEFINED> instruction: 0xf8df85f3
    957c:			; <UNDEFINED> instruction: 0xf8583c3c
    9580:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    9584:	cmple	r2, r0, lsl #30
    9588:			; <UNDEFINED> instruction: 0xf1056820
    958c:	stmdavs	r1!, {r3, r8, r9}^
    9590:	movwgt	r6, #30882	; 0x78a2
    9594:	bvc	a6ba44 <__bss_end__@@Base+0x987158>
    9598:	mul	sl, r5, r8
    959c:	ldmdbeq	r2, {r3, r5, r6, r7, r9, fp, ip, sp, lr}
    95a0:	ldrdgt	pc, [ip], -r5
    95a4:	tsteq	pc, r1	; <UNPREDICTABLE>
    95a8:			; <UNDEFINED> instruction: 0xf8df692e
    95ac:			; <UNDEFINED> instruction: 0xf04f5c10
    95b0:	ldmcs	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    95b4:			; <UNDEFINED> instruction: 0x676b447d
    95b8:			; <UNDEFINED> instruction: 0xf8536fab
    95bc:	svclt	0x0018e02e
    95c0:			; <UNDEFINED> instruction: 0xf8c56feb
    95c4:			; <UNDEFINED> instruction: 0xf101e06c
    95c8:	svclt	0x001835ff
    95cc:	eor	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    95d0:	blcc	ffb47954 <__bss_end__@@Base+0xffa63068>
    95d4:	bleq	ffb47958 <__bss_end__@@Base+0xffa6306c>
    95d8:			; <UNDEFINED> instruction: 0xf8c3447b
    95dc:			; <UNDEFINED> instruction: 0xf858e048
    95e0:	stmib	r3, {}^	; <UNPREDICTABLE>
    95e4:	ldrbvs	ip, [lr], #281	; 0x119
    95e8:	eoreq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    95ec:	ldrvs	r4, [sl, #-770]	; 0xfffffcfe
    95f0:	blcs	21aea4 <__bss_end__@@Base+0x1365b8>
    95f4:	strbhi	pc, [sl, #512]	; 0x200	; <UNPREDICTABLE>
    95f8:			; <UNDEFINED> instruction: 0xf013e8df
    95fc:	strhteq	r0, [r0], #15
    9600:	umulleq	r0, r0, r8, r0	; <UNPREDICTABLE>
    9604:	rsbeq	r0, r7, r0, lsl #1
    9608:			; <UNDEFINED> instruction: 0x01270067
    960c:	stmdavs	r0!, {r4, r6, r8}
    9610:	ldfeqd	f7, [r0], {13}
    9614:			; <UNDEFINED> instruction: 0xf04f6861
    9618:	stmiavs	r2!, {r9, fp}
    961c:	bleq	45760 <pathname@@Base+0x20fcc>
    9620:	blge	c3d5c <inode_table_hash@@Base+0x1f4a4>
    9624:			; <UNDEFINED> instruction: 0x812b2300
    9628:	stmia	ip!, {r0, r2, r8, r9, fp, sp, pc}
    962c:			; <UNDEFINED> instruction: 0xf10d0007
    9630:			; <UNDEFINED> instruction: 0xf89d060f
    9634:			; <UNDEFINED> instruction: 0xf10d2010
    9638:			; <UNDEFINED> instruction: 0xf89d0918
    963c:			; <UNDEFINED> instruction: 0xf89dc011
    9640:			; <UNDEFINED> instruction: 0xf88d0012
    9644:	stmdbls	r3, {r0, r1, r2, r3, sp}
    9648:	stmib	sp, {r0, r8, r9, ip, pc}^
    964c:			; <UNDEFINED> instruction: 0xf89dab02
    9650:	svceq	0x00093013
    9654:	andcs	pc, pc, sp, lsl #17
    9658:	andgt	pc, lr, sp, lsl #17
    965c:			; <UNDEFINED> instruction: 0xf8bd46b4
    9660:	eorvc	r2, r9, #14
    9664:	blge	c3da0 <inode_table_hash@@Base+0x1f4e8>
    9668:	andeq	pc, fp, #134217731	; 0x8000003
    966c:	andeq	pc, pc, sp, lsl #17
    9670:			; <UNDEFINED> instruction: 0xf89d8928
    9674:	vhadd.u32	d30, d2, d15
    9678:			; <UNDEFINED> instruction: 0x8128100f
    967c:	blls	761e4 <directory_table_hash@@Base+0x11958>
    9680:	and	pc, sl, r5, lsl #17
    9684:	blge	c3dc0 <inode_table_hash@@Base+0x1f508>
    9688:			; <UNDEFINED> instruction: 0xf81372e8
    968c:	strbmi	r5, [fp, #-2817]	; 0xfffff4ff
    9690:	stmdbpl	r1, {r2, r3, fp, ip, sp, lr, pc}
    9694:			; <UNDEFINED> instruction: 0xf8dfd1f9
    9698:	vstrge	d9, [r7, #-192]	; 0xffffff40
    969c:	ldrdgt	pc, [ip], -sp
    96a0:	beq	457e4 <pathname@@Base+0x21050>
    96a4:			; <UNDEFINED> instruction: 0xf04f44f9
    96a8:	stmib	sp, {r8, r9, fp}^
    96ac:			; <UNDEFINED> instruction: 0xf8c9ab02
    96b0:			; <UNDEFINED> instruction: 0xf813c00c
    96b4:	adcmi	r9, fp, #1024	; 0x400
    96b8:	stmdbls	r1, {r1, r2, fp, ip, sp, lr, pc}
    96bc:			; <UNDEFINED> instruction: 0xf8dfd1f9
    96c0:	vmlals.f64	d3, d3, d12
    96c4:	tstvs	lr, fp, ror r4
    96c8:			; <UNDEFINED> instruction: 0xf8dfe76f
    96cc:	andcs	r3, r0, r4, lsl #22
    96d0:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    96d4:	smlabteq	lr, r3, r9, lr
    96d8:	bcs	ffe47a5c <__bss_end__@@Base+0xffd63170>
    96dc:	bcc	ff147a60 <__bss_end__@@Base+0xff063174>
    96e0:			; <UNDEFINED> instruction: 0xf8df447a
    96e4:	ldmpl	r3, {r2, r4, r5, r6, r7, r9, fp}^
    96e8:	eorscc	r4, r0, r8, ror r4
    96ec:	blls	56375c <__bss_end__@@Base+0x47ee70>
    96f0:			; <UNDEFINED> instruction: 0xf040405a
    96f4:	andslt	r8, r7, r0, asr #10
    96f8:	svchi	0x00f0e8bd
    96fc:			; <UNDEFINED> instruction: 0xf0402f00
    9700:			; <UNDEFINED> instruction: 0xf8df84c2
    9704:	stmiavs	r2!, {r3, r4, r6, r7, r9, fp, sp, lr}
    9708:	ldrbtmi	r6, [lr], #-2275	; 0xfffff71d
    970c:			; <UNDEFINED> instruction: 0xf1066820
    9710:	stmdavs	r1!, {r3, r8, sl}^
    9714:	bhi	8fab58 <__bss_end__@@Base+0x81626c>
    9718:	blhi	ca97cc <__bss_end__@@Base+0xbc4ee0>
    971c:	bne	ff047aa0 <__bss_end__@@Base+0xfef631b4>
    9720:	movwcs	fp, #658	; 0x292
    9724:	stmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    9728:	ldrb	r2, [r5, lr, lsl #6]
    972c:			; <UNDEFINED> instruction: 0xf0402f00
    9730:			; <UNDEFINED> instruction: 0xf8df843c
    9734:	stmiavs	r3!, {r4, r5, r7, r9, fp, sp, lr}^
    9738:	ldrbtmi	r6, [lr], #-2080	; 0xfffff7e0
    973c:			; <UNDEFINED> instruction: 0xf1066861
    9740:	stmiavs	r2!, {r3, r8, sl}
    9744:	bhi	8fab88 <__bss_end__@@Base+0x81629c>
    9748:	blhi	da97fc <__bss_end__@@Base+0xcc4f10>
    974c:			; <UNDEFINED> instruction: 0xf8df1c70
    9750:			; <UNDEFINED> instruction: 0xf7f97a98
    9754:	ldrbtmi	lr, [pc], #-2176	; 975c <ZSTD_maxCLevel@plt+0x6c78>
    9758:	ldrtvs	r4, [r8], -r5, lsl #12
    975c:			; <UNDEFINED> instruction: 0xf0002800
    9760:			; <UNDEFINED> instruction: 0xf104850c
    9764:			; <UNDEFINED> instruction: 0x46320112
    9768:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    976c:			; <UNDEFINED> instruction: 0x2100b2b2
    9770:	strpl	r2, [r9, #768]!	; 0x300
    9774:	movwcs	lr, #59847	; 0xe9c7
    9778:	svccs	0x0000e7ae
    977c:	msrhi	CPSR_x, r0, asr #32
    9780:	bvs	1a47b04 <__bss_end__@@Base+0x1963218>
    9784:	stmdavs	r1!, {r5, fp, sp, lr}^
    9788:	stmiavs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}
    978c:	streq	pc, [r8, #-262]	; 0xfffffefa
    9790:	strgt	r6, [pc, #-2275]	; 8eb5 <ZSTD_maxCLevel@plt+0x63d1>
    9794:	stmdbvs	r0!, {r1, r5, r7, r8, fp, sp, lr}
    9798:	strgt	r6, [r7, #-2401]	; 0xfffff69f
    979c:	ldmib	r6, {r1, r4, r5, r6, r8, r9, fp, pc}^
    97a0:	ldmeq	r2, {r1, r2, sl, ip}^
    97a4:	tsteq	r2, r1, asr #7	; <UNPREDICTABLE>
    97a8:	bcc	1147b2c <__bss_end__@@Base+0x1063240>
    97ac:	ldrbtmi	r2, [fp], #-0
    97b0:	stmib	r3, {r0, r3, r4, r7, r8, r9, sp, lr}^
    97b4:	bicsvs	r2, r8, #352321536	; 0x15000000
    97b8:			; <UNDEFINED> instruction: 0xe78d65d8
    97bc:			; <UNDEFINED> instruction: 0xf0402f00
    97c0:			; <UNDEFINED> instruction: 0xf8df81b4
    97c4:	stmdavs	r0!, {r4, r5, r9, fp, sp, lr}
    97c8:	stmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    97cc:			; <UNDEFINED> instruction: 0xf10668a2
    97d0:	stmiavs	r3!, {r3, r8, sl}^
    97d4:	stmdbvs	r0!, {r0, r1, r2, r3, r8, sl, lr, pc}
    97d8:	stmibvs	r2!, {r0, r5, r6, r8, fp, sp, lr}
    97dc:	strgt	r6, [pc, #-2531]	; 8e01 <ZSTD_maxCLevel@plt+0x631d>
    97e0:	ldrdlt	pc, [r4], -r6	; <UNPREDICTABLE>
    97e4:	ldmib	r6, {r0, r2, r4, r5, r6, r7, r8, fp, sp, lr}^
    97e8:			; <UNDEFINED> instruction: 0xf8d68905
    97ec:			; <UNDEFINED> instruction: 0xf8dfa020
    97f0:			; <UNDEFINED> instruction: 0x1c683a08
    97f4:	ldrbmi	r9, [lr], -r0, lsl #20
    97f8:			; <UNDEFINED> instruction: 0xf04f447b
    97fc:	ldmvs	r1, {r8, r9, sl}^
    9800:	strvs	lr, [lr, -r3, asr #19]
    9804:			; <UNDEFINED> instruction: 0xf0008ad2
    9808:	ldrbmi	r8, [r8], -r0, lsr #1
    980c:	movwcs	lr, #2509	; 0x9cd
    9810:	ldc2	0, cr15, [ip, #16]
    9814:	blls	7001c <directory_table_hash@@Base+0xb790>
    9818:	strhteq	pc, [r0], -r2	; <UNPREDICTABLE>
    981c:	blx	c80d2 <inode_table_hash@@Base+0x2381a>
    9820:	blx	11f9598 <__bss_end__@@Base+0x1114cac>
    9824:	b	130582c <__bss_end__@@Base+0x1220f40>
    9828:			; <UNDEFINED> instruction: 0xf8c30b00
    982c:	stmib	r3, {r2, r4, r6, sp, pc}^
    9830:			; <UNDEFINED> instruction: 0xf8df5110
    9834:	strtcc	r3, [r0], #-2504	; 0xfffff638
    9838:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    983c:	strlt	lr, [ip], #-2499	; 0xfffff63d
    9840:	ldmdbhi	r6, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
    9844:	rsbscs	pc, r0, r3, lsl #17
    9848:	svccs	0x0000e746
    984c:	rschi	pc, r0, #64	; 0x40
    9850:	stmibvs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9854:	stmdavs	r1!, {r5, fp, sp, lr}^
    9858:	stmiavs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}
    985c:	streq	pc, [r8, #-262]	; 0xfffffefa
    9860:	strgt	r6, [pc, #-2275]	; 8f85 <ZSTD_maxCLevel@plt+0x64a1>
    9864:	stmibvs	r2!, {r5, r8, fp, sp, lr}
    9868:	strgt	r6, [r7, #-2401]	; 0xfffff69f
    986c:	svcvc	0x00a38ba2
    9870:	adcvc	r8, fp, sl, lsr #32
    9874:	mrcvc	15, 7, r7, cr3, cr2, {1}
    9878:	ldrheq	r6, [r2, #-144]	; 0xffffff70
    987c:			; <UNDEFINED> instruction: 0x401df8d6
    9880:	sbcseq	lr, r3, #270336	; 0x42000
    9884:	andseq	pc, sl, r0, asr #7
    9888:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    988c:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    9890:	stmib	r3, {r3, r4, r7, r8, r9, sp, lr}^
    9894:	bicsvs	r2, r9, #352321536	; 0x15000000
    9898:			; <UNDEFINED> instruction: 0xe71d65d9
    989c:			; <UNDEFINED> instruction: 0xf0402f00
    98a0:			; <UNDEFINED> instruction: 0xf8df81f0
    98a4:			; <UNDEFINED> instruction: 0xf1047964
    98a8:	strtmi	r0, [r5], -r0, lsr #24
    98ac:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    98b0:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
    98b4:	stcne	8, cr15, [ip], {85}	; 0x55
    98b8:			; <UNDEFINED> instruction: 0xf855463e
    98bc:	ldrcc	r2, [r0, -r8, lsl #24]
    98c0:	stccc	8, cr15, [r4], {85}	; 0x55
    98c4:	strgt	r4, [pc], -r5, ror #10
    98c8:			; <UNDEFINED> instruction: 0xf8dfd1f2
    98cc:	stmdavs	r8!, {r6, r8, fp, ip, sp}
    98d0:	ldrbtmi	r6, [fp], #-2153	; 0xfffff797
    98d4:	ldmibvs	sl, {r0, r1, r8, r9, sl, lr, pc}
    98d8:	stmdapl	sl, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
    98dc:	ldrdls	pc, [r0], -r3	; <UNPREDICTABLE>
    98e0:			; <UNDEFINED> instruction: 0xf8d39201
    98e4:			; <UNDEFINED> instruction: 0xf8d3b024
    98e8:			; <UNDEFINED> instruction: 0xf8dfa01c
    98ec:			; <UNDEFINED> instruction: 0xf1b97924
    98f0:	stmdbls	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    98f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    98f8:	stmiavs	sl, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    98fc:	stmib	r7, {r1, r2, r3, r6, r7, r9, fp, pc}^
    9900:	suble	r5, r1, lr, lsl #16
    9904:	strbmi	r4, [r1], -r8, lsr #12
    9908:			; <UNDEFINED> instruction: 0xf842f005
    990c:	msreq	CPSR_, #-2147483599	; 0x80000031
    9910:	blx	219cec <__bss_end__@@Base+0x135400>
    9914:	cdpcc	3, 2, cr15, cr0, cr3, {0}
    9918:	streq	lr, [r3, #-2629]	; 0xfffff5bb
    991c:	blx	1239684 <__bss_end__@@Base+0x1154d98>
    9920:			; <UNDEFINED> instruction: 0xf8c7f606
    9924:	svclt	0x00589040
    9928:			; <UNDEFINED> instruction: 0xf8c74335
    992c:	ldrbtvs	fp, [sl], #-84	; 0xffffffac
    9930:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9934:	stmdbls	r1, {r3, r5, sl, ip, sp}
    9938:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    993c:	strpl	lr, [ip], #-2499	; 0xfffff63d
    9940:	bne	5c4054 <__bss_end__@@Base+0x4df768>
    9944:	rsbscs	pc, r0, r3, lsl #17
    9948:	bl	703468 <__bss_end__@@Base+0x61eb7c>
    994c:	ldrvs	r0, [sp], #-1537	; 0xfffff9ff
    9950:	streq	pc, [r0, -r7, asr #2]
    9954:	blcc	5db4 <ZSTD_maxCLevel@plt+0x32d0>
    9958:	ldrbcc	pc, [pc, #327]!	; 9aa7 <ZSTD_maxCLevel@plt+0x6fc3>	; <UNPREDICTABLE>
    995c:	smlawteq	r0, r2, r1, pc	; <UNPREDICTABLE>
    9960:	strhteq	pc, [r0], -r2	; <UNPREDICTABLE>
    9964:	blx	c821a <inode_table_hash@@Base+0x23962>
    9968:			; <UNDEFINED> instruction: 0xf101fa05
    996c:	blx	11796d4 <__bss_end__@@Base+0x1094de8>
    9970:	b	1305978 <__bss_end__@@Base+0x122108c>
    9974:			; <UNDEFINED> instruction: 0xf04f0b01
    9978:	svclt	0x00580200
    997c:	bleq	442b0 <pathname@@Base+0x1fb1c>
    9980:	subsge	pc, r4, r3, asr #17
    9984:			; <UNDEFINED> instruction: 0xe754645a
    9988:			; <UNDEFINED> instruction: 0xf1c618ad
    998c:	bl	120a214 <__bss_end__@@Base+0x1125928>
    9990:			; <UNDEFINED> instruction: 0xf1150803
    9994:			; <UNDEFINED> instruction: 0xf14835ff
    9998:			; <UNDEFINED> instruction: 0xf1b638ff
    999c:	blx	94a624 <__bss_end__@@Base+0x865d38>
    99a0:			; <UNDEFINED> instruction: 0xf8c7f506
    99a4:	blx	22daac <__bss_end__@@Base+0x1491c0>
    99a8:	svclt	0x0058f202
    99ac:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, q4
    99b0:	streq	lr, [r2, #-2629]	; 0xfffff5bb
    99b4:	subslt	pc, r4, r7, asr #17
    99b8:	andeq	pc, r0, #79	; 0x4f
    99bc:	tstmi	sp, #88, 30	; 0x160
    99c0:			; <UNDEFINED> instruction: 0xe7b5647a
    99c4:	stcge	8, cr6, [r4, #-128]	; 0xffffff80
    99c8:			; <UNDEFINED> instruction: 0xf04f6861
    99cc:	stmiavs	r2!, {r9, fp}
    99d0:	bleq	45b14 <pathname@@Base+0x21380>
    99d4:			; <UNDEFINED> instruction: 0xf10d68e3
    99d8:	stmib	sp, {r0, r1, r2, r3, r9, sl}^
    99dc:			; <UNDEFINED> instruction: 0xf10dab02
    99e0:	smladcs	r0, r8, r9, r0
    99e4:	stmdbvs	r0!, {r0, r1, r2, r3, r8, sl, lr, pc}
    99e8:	stmibvs	r2!, {r0, r5, r6, r8, fp, sp, lr}
    99ec:			; <UNDEFINED> instruction: 0xf89dc507
    99f0:			; <UNDEFINED> instruction: 0xf89d2010
    99f4:			; <UNDEFINED> instruction: 0xf89d3011
    99f8:			; <UNDEFINED> instruction: 0xf88d1012
    99fc:	stmdals	r3, {r0, r1, r2, r3, sp}
    9a00:	blge	c413c <inode_table_hash@@Base+0x1f884>
    9a04:	andcs	pc, pc, sp, lsl #17
    9a08:	andcc	pc, lr, sp, lsl #17
    9a0c:			; <UNDEFINED> instruction: 0x300ef8bd
    9a10:	blge	c414c <inode_table_hash@@Base+0x1f894>
    9a14:	andne	pc, pc, sp, lsl #17
    9a18:	ubfxne	pc, pc, #17, #29
    9a1c:			; <UNDEFINED> instruction: 0xf89d011b
    9a20:	b	10d1a74 <__bss_end__@@Base+0xfed188>
    9a24:	ldrbtmi	r7, [r9], #-784	; 0xfffffcf0
    9a28:	mulmi	pc, sp, r8	; <UNPREDICTABLE>
    9a2c:	blge	c4168 <inode_table_hash@@Base+0x1f8b0>
    9a30:	blge	169e64 <__bss_end__@@Base+0x85578>
    9a34:			; <UNDEFINED> instruction: 0x4632b2d0
    9a38:	orrvs	r7, pc, ip, lsl #5
    9a3c:			; <UNDEFINED> instruction: 0xf81372c8
    9a40:	strbmi	r1, [fp, #-2817]	; 0xfffff4ff
    9a44:	stmdbne	r1, {r1, fp, ip, sp, lr, pc}
    9a48:			; <UNDEFINED> instruction: 0xf8dfd1f9
    9a4c:	stcge	7, cr1, [r7, #-832]	; 0xfffffcc0
    9a50:	ldrtmi	r9, [r2], -r3, lsl #16
    9a54:	sbcvs	r4, r8, r9, ror r4
    9a58:	mrscs	r2, (UNDEF: 0)
    9a5c:	smlabteq	r2, sp, r9, lr
    9a60:	blne	87ab4 <directory_table_hash@@Base+0x23228>
    9a64:			; <UNDEFINED> instruction: 0xf80242ab
    9a68:	mvnsle	r1, r1, lsl #18
    9a6c:	sbfxeq	pc, pc, #17, #17
    9a70:			; <UNDEFINED> instruction: 0x9c03aa08
    9a74:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    9a78:	tstvs	r4, r0, lsl #10
    9a7c:	stmib	sp, {sl, sp}^
    9a80:			; <UNDEFINED> instruction: 0xf8134502
    9a84:	addsmi	r0, r3, #1024	; 0x400
    9a88:	stmdbeq	r1, {r0, fp, ip, sp, lr, pc}
    9a8c:			; <UNDEFINED> instruction: 0xf89dd1f9
    9a90:			; <UNDEFINED> instruction: 0xf04f0022
    9a94:			; <UNDEFINED> instruction: 0xf8bd0800
    9a98:			; <UNDEFINED> instruction: 0xf04f2020
    9a9c:			; <UNDEFINED> instruction: 0xf8df0900
    9aa0:	blge	25b8b8 <__bss_end__@@Base+0x176fcc>
    9aa4:	blt	14b16b8 <__bss_end__@@Base+0x13ccdcc>
    9aa8:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9aac:			; <UNDEFINED> instruction: 0xf8ad447c
    9ab0:	stcge	0, cr2, [sl, #-56]	; 0xffffffc8
    9ab4:	andeq	pc, sp, sp, lsl #17
    9ab8:	mlacs	r3, sp, r8, pc	; <UNPREDICTABLE>
    9abc:	stmib	sp, {r0, r1, r8, fp, ip, pc}^
    9ac0:			; <UNDEFINED> instruction: 0xf88d8902
    9ac4:			; <UNDEFINED> instruction: 0xf88d000f
    9ac8:	bleq	1251b08 <__bss_end__@@Base+0x116d21c>
    9acc:			; <UNDEFINED> instruction: 0xf8bd69a0
    9ad0:	vhadd.u32	d18, d1, d14
    9ad4:	stmib	sp, {r1, r4}^
    9ad8:			; <UNDEFINED> instruction: 0xf3c28902
    9adc:	lslvs	r0, ip, #4
    9ae0:	vmla.f<illegal width 8>	q11, q0, d3[5]
    9ae4:	ldrtmi	r4, [r0], -pc, lsl #14
    9ae8:	strbeq	pc, [pc, r2, ror #6]	; <UNPREDICTABLE>
    9aec:			; <UNDEFINED> instruction: 0xf8138367
    9af0:	adcmi	r4, fp, #1024	; 0x400
    9af4:	stmdbmi	r1, {fp, ip, sp, lr, pc}
    9af8:			; <UNDEFINED> instruction: 0xf8dfd1f9
    9afc:	stcge	7, cr0, [fp, #-176]	; 0xffffff50
    9b00:			; <UNDEFINED> instruction: 0xf04f9c03
    9b04:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
    9b08:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9b0c:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9b10:			; <UNDEFINED> instruction: 0xf81361c4
    9b14:	adcmi	r0, fp, #1024	; 0x400
    9b18:	stmdbeq	r1, {r1, r2, fp, ip, sp, lr, pc}
    9b1c:			; <UNDEFINED> instruction: 0xf8dfd1f9
    9b20:	stmdals	r3, {r2, r3, r8, r9, sl, ip, sp}
    9b24:	andsvs	r4, r8, #2063597568	; 0x7b000000
    9b28:	stmdavs	r0!, {r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}
    9b2c:	stfeqd	f7, [ip], #-52	; 0xffffffcc
    9b30:			; <UNDEFINED> instruction: 0xf10d6861
    9b34:	stmiavs	r2!, {r0, r1, r2, r4, r8, r9, sl}
    9b38:	stmiavs	r3!, {r2, r3, r8, sl, fp, sp, pc}^
    9b3c:	stmia	ip!, {r0, r2, r3, r9, sl, fp, sp, pc}
    9b40:	stmdbvs	r0!, {r0, r1, r2, r3}
    9b44:	stmibvs	r2!, {r0, r5, r6, r8, fp, sp, lr}
    9b48:	stmia	ip!, {r0, r1, r5, r6, r7, r8, fp, sp, lr}
    9b4c:	andcs	r0, r0, pc
    9b50:	mlacs	ip, sp, r8, pc	; <UNPREDICTABLE>
    9b54:			; <UNDEFINED> instruction: 0xf89d2100
    9b58:	stmib	sp, {r0, r2, r3, r5, ip, sp}^
    9b5c:			; <UNDEFINED> instruction: 0xf88d0104
    9b60:			; <UNDEFINED> instruction: 0xf8dd2017
    9b64:	stmib	sp, {r2, r4, lr, pc}^
    9b68:			; <UNDEFINED> instruction: 0xf88d0104
    9b6c:			; <UNDEFINED> instruction: 0xf88d2017
    9b70:			; <UNDEFINED> instruction: 0xf89d3016
    9b74:			; <UNDEFINED> instruction: 0xf8bd202e
    9b78:	stmib	sp, {r1, r2, r4, ip, sp}^
    9b7c:			; <UNDEFINED> instruction: 0xf88d0104
    9b80:	tsteq	fp, r7, lsl r0
    9b84:	ssatcs	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    9b88:	tstvc	ip, #274432	; 0x43000
    9b8c:	mulsgt	r7, sp, r8
    9b90:			; <UNDEFINED> instruction: 0xf882447a
    9b94:			; <UNDEFINED> instruction: 0xf89dc00a
    9b98:	tsthi	r3, pc, lsr #32
    9b9c:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
    9ba0:	blx	17c9fb8 <__bss_end__@@Base+0x16e56cc>
    9ba4:			; <UNDEFINED> instruction: 0xf882fc8c
    9ba8:			; <UNDEFINED> instruction: 0xf815c00b
    9bac:	adcsmi	r2, r5, #1024	; 0x400
    9bb0:	stmdbcs	r1, {r0, r1, fp, ip, sp, lr, pc}
    9bb4:			; <UNDEFINED> instruction: 0xf8dfd1f9
    9bb8:	bge	38f5b0 <__bss_end__@@Base+0x2aacc4>
    9bbc:	strtmi	r9, [fp], -r5, lsl #16
    9bc0:			; <UNDEFINED> instruction: 0x463d4479
    9bc4:	andcs	r6, r0, r8, asr #1
    9bc8:	stmib	sp, {r8, sp}^
    9bcc:			; <UNDEFINED> instruction: 0xf8130104
    9bd0:	addsmi	r1, r3, #1024	; 0x400
    9bd4:	stmdbne	r1, {r0, r2, fp, ip, sp, lr, pc}
    9bd8:			; <UNDEFINED> instruction: 0xf8dfd1f9
    9bdc:	stcge	6, cr1, [r4, #-368]	; 0xfffffe90
    9be0:	bge	1afbfc <__bss_end__@@Base+0xcb310>
    9be4:	tstvs	r8, r9, ror r4
    9be8:	mrscs	r2, (UNDEF: 0)
    9bec:	smlabteq	r4, sp, r9, lr
    9bf0:	blne	87c44 <directory_table_hash@@Base+0x233b8>
    9bf4:	stcne	8, cr15, [r1, #-8]
    9bf8:	mvnsle	r4, sl, lsr #5
    9bfc:			; <UNDEFINED> instruction: 0x563cf8df
    9c00:			; <UNDEFINED> instruction: 0xf8dda910
    9c04:	ldmdage	r1, {r4, pc}
    9c08:			; <UNDEFINED> instruction: 0x9014f8dd
    9c0c:	movwcs	r4, #1149	; 0x47d
    9c10:	stmib	sp, {r9, sp}^
    9c14:	ldrtmi	r2, [fp], -r4, lsl #6
    9c18:	stmdbhi	r5, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
    9c1c:	blcs	87c68 <directory_table_hash@@Base+0x233dc>
    9c20:			; <UNDEFINED> instruction: 0xf8034281
    9c24:	mvnsle	r2, r1, lsl #18
    9c28:			; <UNDEFINED> instruction: 0x3614f8df
    9c2c:	sqteqe	f7, #5.0
    9c30:	ldrtmi	r9, [r8], -r5, lsl #26
    9c34:			; <UNDEFINED> instruction: 0x4676447b
    9c38:	bicsvs	r2, sp, r0, lsl #4
    9c3c:	stmib	sp, {r8, r9, sp}^
    9c40:			; <UNDEFINED> instruction: 0xf8112304
    9c44:	adcsmi	r3, r1, #1024	; 0x400
    9c48:	stmdbcc	r1, {fp, ip, sp, lr, pc}
    9c4c:			; <UNDEFINED> instruction: 0xf8dfd1f9
    9c50:	mrcge	5, 0, r0, cr3, cr4, {7}
    9c54:			; <UNDEFINED> instruction: 0xa014f8dd
    9c58:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    9c5c:	stmib	sp, {r8, r9, sp}^
    9c60:			; <UNDEFINED> instruction: 0xf8c02304
    9c64:			; <UNDEFINED> instruction: 0xf811a020
    9c68:	adcsmi	r3, r1, #1024	; 0x400
    9c6c:	stmdbcc	r1, {r0, r1, r2, fp, ip, sp, lr, pc}
    9c70:			; <UNDEFINED> instruction: 0xf8dfd1f9
    9c74:			; <UNDEFINED> instruction: 0xf8dd35d4
    9c78:	ldrbtmi	fp, [fp], #-20	; 0xffffffec
    9c7c:	eorlt	pc, r4, r3, asr #17
    9c80:	svcge	0x000be5b5
    9c84:	stfeqd	f7, [r0], #-16
    9c88:	stmdavs	r8!, {r0, r2, r5, r9, sl, lr}
    9c8c:			; <UNDEFINED> instruction: 0xf8553510
    9c90:	ldrtmi	r1, [lr], -ip, lsl #24
    9c94:	stccs	8, cr15, [r8], {85}	; 0x55
    9c98:			; <UNDEFINED> instruction: 0xf8553710
    9c9c:	strbmi	r3, [r5, #-3076]!	; 0xfffff3fc
    9ca0:	mvnsle	ip, pc, lsl #12
    9ca4:	movwcs	r6, #2088	; 0x828
    9ca8:	andcs	r6, r0, #6881280	; 0x690000
    9cac:	ldrvs	pc, [ip, #2271]	; 0x8df
    9cb0:	ldrbtmi	ip, [lr], #-1795	; 0xfffff8fd
    9cb4:	mlaeq	ip, sp, r8, pc	; <UNPREDICTABLE>
    9cb8:	mlane	sp, sp, r8, pc	; <UNPREDICTABLE>
    9cbc:	movwcs	lr, #18893	; 0x49cd
    9cc0:	andseq	pc, r7, sp, lsl #17
    9cc4:	stmib	sp, {r0, r2, r8, sl, fp, ip, pc}^
    9cc8:			; <UNDEFINED> instruction: 0xf88d2304
    9ccc:			; <UNDEFINED> instruction: 0xf88d0017
    9cd0:			; <UNDEFINED> instruction: 0xf8bd1016
    9cd4:			; <UNDEFINED> instruction: 0xf89d1016
    9cd8:			; <UNDEFINED> instruction: 0xf89d002f
    9cdc:	tsteq	r9, lr, lsr #32
    9ce0:	movwcs	lr, #18893	; 0x49cd
    9ce4:	tstvc	r5, r1, asr #20
    9ce8:	andseq	pc, r7, sp, lsl #17
    9cec:			; <UNDEFINED> instruction: 0xf10db2ff
    9cf0:	adcsvc	r0, r7, #96468992	; 0x5c00000
    9cf4:			; <UNDEFINED> instruction: 0xf89d4630
    9cf8:	teqhi	r1, r7, lsl r0
    9cfc:	vmlage.f16	s20, s26, s24	; <UNPREDICTABLE>
    9d00:	movwcs	lr, #18893	; 0x49cd
    9d04:	sbcvc	r4, r7, #45088768	; 0x2b00000
    9d08:	blcs	87d54 <directory_table_hash@@Base+0x234c8>
    9d0c:			; <UNDEFINED> instruction: 0xf80342b1
    9d10:	mvnsle	r2, r1, lsl #18
    9d14:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
    9d18:	vmlals.f32	s20, s10, s28
    9d1c:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
    9d20:	sbcvs	r2, r6, r0, lsl #14
    9d24:	stmib	sp, {r9, sl, sp}^
    9d28:			; <UNDEFINED> instruction: 0xf8116704
    9d2c:	addsmi	r0, r1, #1024	; 0x400
    9d30:	stmdbeq	r1, {r0, r1, fp, ip, sp, lr, pc}
    9d34:			; <UNDEFINED> instruction: 0xf8dfd1f9
    9d38:	bge	3cb1b0 <__bss_end__@@Base+0x2e68c4>
    9d3c:	strtmi	r9, [fp], -r5, lsl #28
    9d40:	smlsdxcs	r0, r8, r4, r4
    9d44:	strcs	r6, [r0], -r6, lsl #2
    9d48:	strvs	lr, [r4, -sp, asr #19]
    9d4c:	bleq	87d98 <directory_table_hash@@Base+0x2350c>
    9d50:			; <UNDEFINED> instruction: 0xf8034291
    9d54:	mvnsle	r0, r1, lsl #18
    9d58:	ldrbtvs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    9d5c:	blls	17457c <__bss_end__@@Base+0x8fc90>
    9d60:	ldfeqd	f7, [r0], {13}
    9d64:			; <UNDEFINED> instruction: 0x4610447e
    9d68:	cmnvs	r3, r0, lsl #14
    9d6c:	stmib	sp, {r9, sl, sp}^
    9d70:	strmi	r6, [r3], -r4, lsl #14
    9d74:	blvs	87dc0 <directory_table_hash@@Base+0x23534>
    9d78:	strmi	r3, [r4, #2049]	; 0x801
    9d7c:	stcvs	8, cr15, [r1], {3}
    9d80:			; <UNDEFINED> instruction: 0xf8dfd1f7
    9d84:			; <UNDEFINED> instruction: 0xf10dc4d8
    9d88:	stmdbls	r4, {r3, r6, r9, sl, fp}
    9d8c:			; <UNDEFINED> instruction: 0xf8ddaf11
    9d90:	ldrbtmi	sl, [ip], #20
    9d94:	strmi	r2, [lr], -r0
    9d98:	stmib	ip, {r0, r8, ip, pc}^
    9d9c:	tstcs	r0, r6, lsl #20
    9da0:	stmib	sp, {r1, r2, r4, r5, r6, r9, sl, lr}^
    9da4:	strtmi	r0, [r9], -r4, lsl #2
    9da8:	bleq	87e0c <directory_table_hash@@Base+0x23580>
    9dac:			; <UNDEFINED> instruction: 0xf80142b7
    9db0:	mvnsle	r0, r1, lsl #18
    9db4:	strtgt	pc, [r8], #2271	; 0x8df
    9db8:			; <UNDEFINED> instruction: 0xf8ddae13
    9dbc:	andcs	r9, r0, r4, lsl r0
    9dc0:	strdcs	r4, [r0, -ip]
    9dc4:	smlabteq	r4, sp, r9, lr
    9dc8:	eorls	pc, r0, ip, asr #17
    9dcc:	blne	87e30 <directory_table_hash@@Base+0x235a4>
    9dd0:			; <UNDEFINED> instruction: 0xf80542b7
    9dd4:	mvnsle	r1, r1, lsl #18
    9dd8:	strvs	pc, [r8], #2271	; 0x8df
    9ddc:			; <UNDEFINED> instruction: 0xf8dd463d
    9de0:	andcs	fp, r0, r4, lsl r0
    9de4:	tstcs	r0, lr, ror r4
    9de8:	smlabteq	r4, sp, r9, lr
    9dec:	eorlt	pc, r4, r6, asr #17
    9df0:	bleq	87e4c <directory_table_hash@@Base+0x235c0>
    9df4:	addmi	r4, fp, #17825792	; 0x1100000
    9df8:	stceq	8, cr15, [r1, #-8]
    9dfc:			; <UNDEFINED> instruction: 0xf8dfd1f8
    9e00:	cfstrsls	mvf3, [r4, #-416]	; 0xfffffe60
    9e04:			; <UNDEFINED> instruction: 0x8014f8dd
    9e08:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9e0c:	strb	r5, [ip, #-2058]!	; 0xfffff7f6
    9e10:	cdpge	8, 0, cr6, cr11, cr2, {5}
    9e14:	strcs	r6, [r0, -r0, lsr #16]
    9e18:			; <UNDEFINED> instruction: 0xf10d6861
    9e1c:	stmiavs	r3!, {r0, r1, r2, r4, r8, sl}^
    9e20:	stmibvs	r2!, {r0, r1, r2, r3, r9, sl, lr, pc}
    9e24:	stmdbvs	r1!, {r5, r8, fp, sp, lr}^
    9e28:	svcvc	0x00a48ba3
    9e2c:	andcs	ip, r0, r7, lsl #12
    9e30:	tstcs	r0, r3, lsr r0
    9e34:	blge	32610c <__bss_end__@@Base+0x241820>
    9e38:	mlami	ip, sp, r8, pc	; <UNPREDICTABLE>
    9e3c:	mlacs	sp, sp, r8, pc	; <UNPREDICTABLE>
    9e40:	smlabteq	r4, sp, r9, lr
    9e44:	andsmi	pc, r7, sp, lsl #17
    9e48:			; <UNDEFINED> instruction: 0xc014f8dd
    9e4c:	smlabteq	r4, sp, r9, lr
    9e50:	andsmi	pc, r7, sp, lsl #17
    9e54:	andscs	pc, r6, sp, lsl #17
    9e58:	ldrmi	pc, [r0], #-2271	; 0xfffff721
    9e5c:			; <UNDEFINED> instruction: 0x2016f8bd
    9e60:	mlavs	lr, sp, r8, pc	; <UNPREDICTABLE>
    9e64:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    9e68:	tsteq	r2, r4, lsl #2
    9e6c:	b	10a2510 <__bss_end__@@Base+0xfbdc24>
    9e70:			; <UNDEFINED> instruction: 0xf88d721c
    9e74:			; <UNDEFINED> instruction: 0x81226017
    9e78:			; <UNDEFINED> instruction: 0xf89dae0d
    9e7c:			; <UNDEFINED> instruction: 0xf89d7017
    9e80:	stmib	sp, {r0, r1, r2, r3, r5, sp}^
    9e84:	adcvc	r0, r7, #4, 2
    9e88:			; <UNDEFINED> instruction: 0x462ab2d7
    9e8c:			; <UNDEFINED> instruction: 0xf81372e7
    9e90:	adcsmi	r1, r3, #1024	; 0x400
    9e94:	stmdbne	r1, {r1, fp, ip, sp, lr, pc}
    9e98:	ldmmi	r5!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    9e9c:			; <UNDEFINED> instruction: 0x9c05aa0e
    9ea0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    9ea4:	strcs	r2, [r0, -r0, lsl #12]
    9ea8:	strvs	lr, [r4, -sp, asr #19]
    9eac:			; <UNDEFINED> instruction: 0xf81360c4
    9eb0:	addsmi	r0, r3, #1024	; 0x400
    9eb4:	stmdbeq	r1, {r0, fp, ip, sp, lr, pc}
    9eb8:	stmiami	lr!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    9ebc:			; <UNDEFINED> instruction: 0x9c05aa0f
    9ec0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    9ec4:	strcs	r2, [r0, -r0, lsl #12]
    9ec8:	strvs	lr, [r4, -sp, asr #19]
    9ecc:			; <UNDEFINED> instruction: 0xf8136104
    9ed0:	addsmi	r0, r3, #1024	; 0x400
    9ed4:	stmdbeq	r1, {r0, fp, ip, sp, lr, pc}
    9ed8:	stmibmi	r7!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    9edc:	stcls	8, cr10, [r5], {16}
    9ee0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    9ee4:	strcs	r2, [r0, -r0, lsl #12]
    9ee8:	strvs	lr, [r4, -sp, asr #19]
    9eec:			; <UNDEFINED> instruction: 0xf813614c
    9ef0:	addmi	r1, r3, #1024	; 0x400
    9ef4:	stmdbne	r1, {r1, fp, ip, sp, lr, pc}
    9ef8:	stfmip	f5, [r0], #996	; 0x3e4
    9efc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9f00:	mlasne	pc, sp, r8, pc	; <UNPREDICTABLE>
    9f04:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9f08:	umaalcs	pc, r0, sp, r8	; <UNPREDICTABLE>
    9f0c:	stmdals	r5, {r2, r3, r4, r5, r6, sl, lr}
    9f10:	movteq	pc, #4365	; 0x110d	; <UNPREDICTABLE>
    9f14:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9f18:	strbeq	pc, [r5], -sp, lsl #2	; <UNPREDICTABLE>
    9f1c:	andsne	pc, r7, sp, lsl #17
    9f20:	andscs	pc, r6, sp, lsl #17
    9f24:			; <UNDEFINED> instruction: 0xf8bd0940
    9f28:	stmibvs	r1!, {r1, r2, r4, ip, sp, lr}
    9f2c:	ldceq	0, cr15, [pc], {7}
    9f30:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9f34:	tsteq	sl, r0, ror #6	; <UNPREDICTABLE>
    9f38:	vaddw.u8	q11, <illegal reg q8.5>, d17
    9f3c:	vaddw.u8	q11, <illegal reg q3.5>, d2
    9f40:	b	104a778 <__bss_end__@@Base+0xf65e8c>
    9f44:	strbtvc	r0, [r1], ip, asr #3
    9f48:	vrsubhn.i16	d20, <illegal reg q3.5>, <illegal reg q12.5>
    9f4c:	strvc	r1, [r7, -r7, asr #14]!
    9f50:	blmi	87fa4 <directory_table_hash@@Base+0x23718>
    9f54:			; <UNDEFINED> instruction: 0xf80142b3
    9f58:	mvnsle	r4, r1, lsl #18
    9f5c:	umaalne	pc, r6, sp, r8	; <UNPREDICTABLE>
    9f60:			; <UNDEFINED> instruction: 0xf89d2600
    9f64:	strcs	r3, [r0, -r5, asr #32]
    9f68:			; <UNDEFINED> instruction: 0xf10d9c05
    9f6c:	stmib	sp, {r0, r1, r3, r6, sl, fp}^
    9f70:			; <UNDEFINED> instruction: 0xf88d6704
    9f74:	stmibmi	r2, {r1, r2, r4, ip}^
    9f78:	andscc	pc, r7, sp, lsl #17
    9f7c:	movteq	pc, #28941	; 0x710d	; <UNPREDICTABLE>
    9f80:			; <UNDEFINED> instruction: 0xe016f8bd
    9f84:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    9f88:			; <UNDEFINED> instruction: 0xf8c16704
    9f8c:			; <UNDEFINED> instruction: 0xf8a1401d
    9f90:			; <UNDEFINED> instruction: 0xf813e021
    9f94:	strbmi	r1, [r3, #-2817]!	; 0xfffff4ff
    9f98:	stmdbne	r1, {r0, r2, fp, ip, sp, lr, pc}
    9f9c:	blmi	fee7e788 <__bss_end__@@Base+0xfed99e9c>
    9fa0:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
    9fa4:	eorne	pc, r3, r3, asr #17
    9fa8:	stmdavs	r0!, {r1, r2, r3, r5, r6, sl, sp, lr, pc}
    9fac:	stmdavs	r1!, {r0, r1, r3, r9, sl, fp, sp, pc}^
    9fb0:	ldreq	pc, [r7, #-269]	; 0xfffffef3
    9fb4:	stmiavs	r3!, {r1, r5, r7, fp, sp, lr}^
    9fb8:	strgt	r8, [pc], -r7, lsr #20
    9fbc:	eorshi	r2, r7, r0
    9fc0:			; <UNDEFINED> instruction: 0xf89d2100
    9fc4:	blge	32207c <__bss_end__@@Base+0x23d790>
    9fc8:	mlacs	sp, sp, r8, pc	; <UNPREDICTABLE>
    9fcc:	smlabteq	r4, sp, r9, lr
    9fd0:	andsvs	pc, r7, sp, lsl #17
    9fd4:	stmib	sp, {r0, r2, r8, r9, sl, fp, ip, pc}^
    9fd8:			; <UNDEFINED> instruction: 0xf88d0104
    9fdc:			; <UNDEFINED> instruction: 0xf88d6017
    9fe0:			; <UNDEFINED> instruction: 0xf8bd2016
    9fe4:			; <UNDEFINED> instruction: 0xf89d2016
    9fe8:			; <UNDEFINED> instruction: 0xf89d602f
    9fec:	tsteq	r2, lr, lsr #32
    9ff0:	smlabteq	r4, sp, r9, lr
    9ff4:	andsvc	lr, r7, #270336	; 0x42000
    9ff8:			; <UNDEFINED> instruction: 0xf88d4fa3
    9ffc:	blx	17e2060 <__bss_end__@@Base+0x16fd774>
    a000:	ldrbtmi	pc, [pc], #-3212	; a008 <ZSTD_maxCLevel@plt+0x7524>	; <UNPREDICTABLE>
    a004:			; <UNDEFINED> instruction: 0xf887ae0d
    a008:			; <UNDEFINED> instruction: 0xf89dc00a
    a00c:	teqhi	sl, r7, lsl r0
    a010:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
    a014:			; <UNDEFINED> instruction: 0xf8870104
    a018:			; <UNDEFINED> instruction: 0xf813c00b
    a01c:	adcsmi	r1, r3, #1024	; 0x400
    a020:	stmdbne	r1, {r1, fp, ip, sp, lr, pc}
    a024:	ldmmi	r9, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    a028:	vmlals.f32	s20, s10, s28
    a02c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    a030:	sbcvs	r2, r6, r0, lsl #14
    a034:	stmib	sp, {r9, sl, sp}^
    a038:			; <UNDEFINED> instruction: 0xf8136704
    a03c:	addsmi	r0, r3, #1024	; 0x400
    a040:	stmdbeq	r1, {r0, fp, ip, sp, lr, pc}
    a044:	ldmibmi	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    a048:	stmdals	r5, {r0, r1, r2, r3, r9, fp, sp, pc}
    a04c:	tstvs	r8, r9, ror r4
    a050:	mrscs	r2, (UNDEF: 0)
    a054:	smlabteq	r4, sp, r9, lr
    a058:	blne	880ac <directory_table_hash@@Base+0x23820>
    a05c:			; <UNDEFINED> instruction: 0xf8054293
    a060:	mvnsle	r1, r1, lsl #18
    a064:	ldrhtcs	pc, [ip], -sp	; <UNPREDICTABLE>
    a068:	blmi	fe293870 <__bss_end__@@Base+0xfe1aef84>
    a06c:	stmdbls	r5, {r8, r9, sl, sp}
    a070:	ldrbtmi	fp, [fp], #-2642	; 0xfffff5ae
    a074:	strvs	lr, [r4, -sp, asr #19]
    a078:			; <UNDEFINED> instruction: 0xf8adb296
    a07c:	cmpvs	r9, r6, lsl r0
    a080:			; <UNDEFINED> instruction: 0xf7ff831e
    a084:	stmdavs	r0!, {r0, r1, r5, r6, r8, r9, fp, ip, sp, pc}
    a088:	stmdavs	r1!, {r2, r8, sl, fp, sp, pc}^
    a08c:	streq	pc, [pc], -sp, lsl #2
    a090:			; <UNDEFINED> instruction: 0xf10d68a2
    a094:	stmiavs	r3!, {r3, r4, r8, fp}^
    a098:			; <UNDEFINED> instruction: 0xac058a27
    a09c:	andcs	ip, r0, pc, lsl #10
    a0a0:	tstcs	r0, pc, lsr #32
    a0a4:	mulscs	r0, sp, r8
    a0a8:	mulscc	r1, sp, r8
    a0ac:	smlabteq	r2, sp, r9, lr
    a0b0:	andcs	pc, pc, sp, lsl #17
    a0b4:	stmib	sp, {r0, r1, r8, sl, fp, ip, pc}^
    a0b8:			; <UNDEFINED> instruction: 0xf88d0102
    a0bc:			; <UNDEFINED> instruction: 0xf89d200f
    a0c0:			; <UNDEFINED> instruction: 0xf88d2012
    a0c4:			; <UNDEFINED> instruction: 0xf8bd300e
    a0c8:	stmib	sp, {r1, r2, r3, ip, sp}^
    a0cc:			; <UNDEFINED> instruction: 0xf88d0102
    a0d0:	bmi	1c52114 <__bss_end__@@Base+0x1b6d828>
    a0d4:	b	10ca548 <__bss_end__@@Base+0xfe5c5c>
    a0d8:			; <UNDEFINED> instruction: 0xf89d7315
    a0dc:			; <UNDEFINED> instruction: 0xf89d7013
    a0e0:	ldrbtmi	r5, [sl], #-15
    a0e4:	smlabteq	r2, sp, r9, lr
    a0e8:			; <UNDEFINED> instruction: 0x46338113
    a0ec:	rscslt	r7, sp, #1342177289	; 0x50000009
    a0f0:			; <UNDEFINED> instruction: 0xf81472d5
    a0f4:	strbmi	r2, [ip, #-2817]	; 0xfffff4ff
    a0f8:	stmdbcs	r1, {r0, r1, fp, ip, sp, lr, pc}
    a0fc:	stmdbmi	r7!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    a100:	stmdals	r3, {r0, r1, r2, r8, sl, fp, sp, pc}
    a104:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    a108:	sbcvs	r4, r8, r2, lsr r6
    a10c:	mrscs	r2, (UNDEF: 0)
    a110:	smlabteq	r2, sp, r9, lr
    a114:	blne	88168 <directory_table_hash@@Base+0x238dc>
    a118:			; <UNDEFINED> instruction: 0xf80242ab
    a11c:	mvnsle	r1, r1, lsl #18
    a120:	bge	21c6a4 <__bss_end__@@Base+0x137db8>
    a124:	strcs	r9, [r0], #-2051	; 0xfffff7fd
    a128:	strcs	r4, [r0, #-1145]	; 0xfffffb87
    a12c:	strmi	lr, [r2, #-2509]	; 0xfffff633
    a130:			; <UNDEFINED> instruction: 0xf8136108
    a134:	addsmi	r1, r3, #1024	; 0x400
    a138:	stmdbne	r1, {r1, r2, fp, ip, sp, lr, pc}
    a13c:			; <UNDEFINED> instruction: 0xf8bdd1f9
    a140:	strcs	r2, [r0], #-32	; 0xffffffe0
    a144:	strcs	r4, [r0, #-2903]	; 0xfffff4a9
    a148:	blt	14b055c <__bss_end__@@Base+0x13cbc70>
    a14c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a150:			; <UNDEFINED> instruction: 0xf8ad4502
    a154:	addslt	r2, r2, #14
    a158:	tsthi	sl, #1073741846	; 0x40000016
    a15c:	blt	ff7c8160 <__bss_end__@@Base+0xff6e3874>
    a160:			; <UNDEFINED> instruction: 0x46324851
    a164:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
    a168:			; <UNDEFINED> instruction: 0xff5af7f9
    a16c:	stc2	7, cr15, [sl], {249}	; 0xf9
    a170:			; <UNDEFINED> instruction: 0xf7f82001
    a174:			; <UNDEFINED> instruction: 0xf7f8ebac
    a178:	stmdami	ip, {r3, r4, r5, r7, r9, fp, sp, lr, pc}^
    a17c:			; <UNDEFINED> instruction: 0xf7f94478
    a180:			; <UNDEFINED> instruction: 0xf7f9ff4f
    a184:	andcs	pc, r1, pc, ror ip	; <UNPREDICTABLE>
    a188:	bl	fe848170 <__bss_end__@@Base+0xfe763884>
    a18c:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    a190:			; <UNDEFINED> instruction: 0xff46f7f9
    a194:	ldc2l	7, cr15, [r6], #-996	; 0xfffffc1c
    a198:			; <UNDEFINED> instruction: 0xf7f82001
    a19c:	svclt	0x0000eb98
    a1a0:	andeq	sl, r1, ip, lsr r8
    a1a4:	andeq	r0, r0, r0, lsl #4
    a1a8:	andeq	sl, r1, lr, lsl r8
    a1ac:	andeq	r0, r0, r4, lsl #4
    a1b0:	andeq	r0, r0, ip, ror #4
    a1b4:	strdeq	fp, [r1], -ip
    a1b8:	andeq	r0, r0, ip, lsl #5
    a1bc:	strheq	fp, [r1], -r0
    a1c0:	andeq	fp, r1, ip, lsl #1
    a1c4:	andeq	r0, r0, r8, lsr #4
    a1c8:	andeq	sl, r1, r0, asr #31
    a1cc:	andeq	sl, r1, r0, lsr #31
    a1d0:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    a1d4:	andeq	sl, r1, r4, lsl #13
    a1d8:	andeq	sl, r1, ip, ror pc
    a1dc:	andeq	sl, r1, sl, asr pc
    a1e0:	andeq	sl, r1, r0, asr #30
    a1e4:	andeq	sl, r1, sl, lsr #30
    a1e8:	andeq	sl, r1, lr, lsl #30
    a1ec:	ldrdeq	sl, [r1], -ip
    a1f0:			; <UNDEFINED> instruction: 0x0001aeb6
    a1f4:	muleq	r1, ip, lr
    a1f8:	andeq	sl, r1, ip, ror #28
    a1fc:	andeq	sl, r1, sl, lsr #28
    a200:	andeq	sl, r1, ip, lsl #28
    a204:	ldrdeq	sl, [r1], -r6
    a208:			; <UNDEFINED> instruction: 0x0001adb8
    a20c:	muleq	r1, r2, sp
    a210:	andeq	sl, r1, ip, ror #26
    a214:	andeq	sl, r1, sl, lsr #26
    a218:	andeq	sl, r1, lr, lsr ip
    a21c:	andeq	sl, r1, r0, lsl ip
    a220:	andeq	sl, r1, lr, ror #23
    a224:			; <UNDEFINED> instruction: 0x0001abb8
    a228:	andeq	sl, r1, lr, asr fp
    a22c:	andeq	sl, r1, r0, asr #22
    a230:	ldrdeq	sl, [r1], -r4
    a234:	andeq	sl, r1, r4, lsr #21
    a238:	andeq	sl, r1, r0, lsl #21
    a23c:	andeq	sl, r1, r8, asr sl
    a240:	andeq	sl, r1, r0, lsr sl
    a244:	andeq	sl, r1, sl, lsl #20
    a248:	andeq	sl, r1, sl, ror #19
    a24c:			; <UNDEFINED> instruction: 0x0001a9b2
    a250:	andeq	sl, r1, r6, asr #18
    a254:	andeq	sl, r1, r4, lsr #18
    a258:	andeq	sl, r1, r0, lsl #18
    a25c:	ldrdeq	sl, [r1], -r2
    a260:	andeq	sl, r1, r4, lsr #17
    a264:	andeq	sl, r1, r0, lsl #17
    a268:	andeq	sl, r1, ip, asr r8
    a26c:	andeq	sl, r1, r0, lsl #16
    a270:	andeq	sl, r1, r2, asr #15
    a274:	andeq	sl, r1, r2, lsr #15
    a278:	andeq	sl, r1, r2, lsl #15
    a27c:	andeq	sl, r1, r8, asr r7
    a280:	andeq	sl, r1, r0, ror #13
    a284:	andeq	sl, r1, r2, asr #13
    a288:	andeq	sl, r1, r2, ror #12
    a28c:	andeq	sl, r1, r6, lsr r6
    a290:	andeq	sl, r1, r8, lsl r6
    a294:	strdeq	sl, [r1], -r2
    a298:	andeq	sl, r1, r2, lsl #11
    a29c:	andeq	sl, r1, lr, asr r5
    a2a0:	andeq	sl, r1, ip, lsr r5
    a2a4:	andeq	sl, r1, r8, lsl r5
    a2a8:	andeq	r6, r0, r2, lsl #25
    a2ac:	andeq	r6, r0, r8, lsr #25
    a2b0:			; <UNDEFINED> instruction: 0x000071b6
    a2b4:	svcmi	0x00f0e92d
    a2b8:	bmi	fec9bb18 <__bss_end__@@Base+0xfebb722c>
    a2bc:	blmi	fecb6608 <__bss_end__@@Base+0xfebd1d1c>
    a2c0:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    a2c4:	ldmpl	r3, {r0, r4, r5, r7, r8, sl, fp, lr}^
    a2c8:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    a2cc:			; <UNDEFINED> instruction: 0xf04f934f
    a2d0:			; <UNDEFINED> instruction: 0xf7ff0300
    a2d4:	strmi	pc, [r4], -r5, lsr #18
    a2d8:	eorsvs	r2, r4, r0, lsr #32
    a2dc:	b	feec82c4 <__bss_end__@@Base+0xfede39d8>
    a2e0:			; <UNDEFINED> instruction: 0xf0002800
    a2e4:	bvs	86a7f8 <__bss_end__@@Base+0x785f0c>
    a2e8:	blvs	ff89bcfc <__bss_end__@@Base+0xff7b7410>
    a2ec:	ldmib	r4, {r8, r9, sp}^
    a2f0:	stmibvs	r0!, {r1, r8, fp, pc}
    a2f4:	svceq	0x0000f1b9
    a2f8:	andne	pc, r8, fp, asr #17
    a2fc:	svclt	0x00086b61
    a300:	svceq	0x0003f1b8
    a304:	andcs	pc, ip, fp, asr #17
    a308:	stmib	fp, {r1, r5, r6, sl, fp, sp, lr}^
    a30c:	stmib	fp, {r2, r8}^
    a310:			; <UNDEFINED> instruction: 0xf8cb3300
    a314:			; <UNDEFINED> instruction: 0xf8cb2018
    a318:			; <UNDEFINED> instruction: 0xf000301c
    a31c:	ldmibmi	ip, {r0, r1, r4, r6, r7, pc}
    a320:			; <UNDEFINED> instruction: 0xf8d44b9c
    a324:	stmdapl	r9!, {r3, r5, lr, pc}^
    a328:	bvs	ff8e06d0 <__bss_end__@@Base+0xff7fbde4>
    a32c:			; <UNDEFINED> instruction: 0x2112e9d1
    a330:	andeq	lr, ip, #18432	; 0x4800
    a334:	movweq	lr, #15169	; 0x3b41
    a338:	ldc2l	7, cr15, [r4, #-996]	; 0xfffffc1c
    a33c:			; <UNDEFINED> instruction: 0xf0001c42
    a340:	ldmdavs	r3!, {r0, r1, r3, r8, pc}
    a344:	ldmvs	fp, {r2, r3, r4, r6, r9, fp, sp, lr}
    a348:	blcc	db360 <inode_table_hash@@Base+0x36aa8>
    a34c:	movwls	r4, #21539	; 0x5423
    a350:	vrshr.s64	d4, d12, #64
    a354:	bmi	fe42a638 <__bss_end__@@Base+0xfe345d4c>
    a358:	blmi	fe434780 <__bss_end__@@Base+0xfe34fe94>
    a35c:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    a360:			; <UNDEFINED> instruction: 0xf8db447a
    a364:	tstls	r1, ip, lsl r0
    a368:	beq	d867a4 <__bss_end__@@Base+0xca1eb8>
    a36c:	ldrdcs	pc, [r0], r2
    a370:	ldrdvc	pc, [r0], -fp
    a374:	stmiapl	fp!, {r9, ip, pc}^
    a378:	movwls	r9, #13828	; 0x3604
    a37c:	ldmdavs	sl, {r0, r1, r8, r9, fp, ip, pc}
    a380:	ldmdbne	sp, {r8, r9, fp, ip, pc}
    a384:			; <UNDEFINED> instruction: 0xf0402a00
    a388:			; <UNDEFINED> instruction: 0xf8d580a9
    a38c:	movwls	r3, #8193	; 0x2001
    a390:			; <UNDEFINED> instruction: 0xf8139b00
    a394:	cdpls	0, 0, cr9, cr4, cr4, {0}
    a398:	subs	r3, r1, r9, lsl #8
    a39c:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
    a3a0:	strmi	pc, [r7, #-960]	; 0xfffffc40
    a3a4:	andeq	pc, r0, r8, asr #17
    a3a8:	andcc	pc, r4, r8, lsl #17
    a3ac:	strcc	r9, [r1, #-2816]	; 0xfffff500
    a3b0:	ldrbmi	r3, [r0], -r5, lsl #8
    a3b4:			; <UNDEFINED> instruction: 0x462a1919
    a3b8:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    a3bc:	ldmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a3c0:	movweq	lr, #23304	; 0x5b08
    a3c4:	andeq	pc, r0, #79	; 0x4f
    a3c8:	cmpvc	sl, r8, lsr r6
    a3cc:	tstle	pc, fp, lsr r7	; <UNPREDICTABLE>
    a3d0:	vst1.8	{d19}, [pc :64], r0
    a3d4:	ldrtmi	r7, [r0], -r8, lsl #3
    a3d8:			; <UNDEFINED> instruction: 0xf107fb01
    a3dc:	stmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a3e0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    a3e4:	adchi	pc, pc, r0
    a3e8:	ldrdeq	pc, [r0], -fp
    a3ec:	andsvs	pc, ip, fp, asr #17
    a3f0:	orrvc	pc, r8, #1325400064	; 0x4f000000
    a3f4:	andne	pc, r1, #64, 4
    a3f8:	andvs	pc, r0, r3, lsl #22
    a3fc:			; <UNDEFINED> instruction: 0xf7f84651
    a400:			; <UNDEFINED> instruction: 0xf8dbe9e2
    a404:			; <UNDEFINED> instruction: 0xf8db2000
    a408:	vst4.8	{d22-d25}, [pc :64], ip
    a40c:	mrrcne	3, 8, r7, r7, cr8	; <UNPREDICTABLE>
    a410:	mulne	r1, r8, r8
    a414:			; <UNDEFINED> instruction: 0x0000f8b8
    a418:	blx	db4d2 <inode_table_hash@@Base+0x36c1a>
    a41c:	bls	a302c <directory_table_hash@@Base+0x3e7a0>
    a420:	andeq	pc, ip, r0, asr #7
    a424:	stmib	r3, {r0, r3, r6, r8, fp}^
    a428:			; <UNDEFINED> instruction: 0xf8c32041
    a42c:			; <UNDEFINED> instruction: 0xf8cb110c
    a430:			; <UNDEFINED> instruction: 0xf1b97000
    a434:	suble	r0, r0, r0, lsl #30
    a438:			; <UNDEFINED> instruction: 0xf1099b03
    a43c:	ldmdavs	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    a440:	strtmi	r9, [r3], #-2816	; 0xfffff500
    a444:	adcle	r2, r9, r0, lsl #20
    a448:	tstcs	r0, r0, lsl #20
    a44c:	ldmdbvc	r8, {r0, r2, r3, r4, r7, fp, ip, sp, lr}
    a450:	andgt	pc, r4, r2, lsl r8	; <UNPREDICTABLE>
    a454:	mul	r3, r3, r8
    a458:	blls	685c8 <directory_table_hash@@Base+0x3d3c>
    a45c:	andcs	r9, r0, r4
    a460:	smlabteq	r8, sp, r9, lr
    a464:			; <UNDEFINED> instruction: 0xf8832000
    a468:	tstcs	r0, r7
    a46c:			; <UNDEFINED> instruction: 0xf8dd719a
    a470:	stmib	sp, {r2, r5, lr, pc}^
    a474:	andcs	r0, r0, r8, lsl #2
    a478:	bicvc	r9, sl, r1, lsl #18
    a47c:			; <UNDEFINED> instruction: 0xf89d2100
    a480:	stmib	sp, {r0, r1, r2, r5, sp}^
    a484:	andcs	r0, r0, r8, lsl #2
    a488:	cmpeq	r2, #16384	; 0x4000
    a48c:	sbcsmi	lr, ip, #270336	; 0x42000
    a490:	andcs	pc, r0, r8, lsr #17
    a494:	smlabtcs	r0, sp, r1, r7
    a498:	mlapl	r7, sp, r8, pc	; <UNPREDICTABLE>
    a49c:	smlabteq	r8, sp, r9, lr
    a4a0:			; <UNDEFINED> instruction: 0xf8889801
    a4a4:			; <UNDEFINED> instruction: 0xf8805002
    a4a8:	strmi	lr, [r1], -r7
    a4ac:	orrvc	r9, r8, r4, lsl #16
    a4b0:	strhtcc	pc, [r6], -sp	; <UNPREDICTABLE>
    a4b4:	andcc	pc, r3, r8, lsr #17
    a4b8:	blls	1842a0 <__bss_end__@@Base+0x9f9b4>
    a4bc:	adcmi	r9, r3, #4, 12	; 0x400000
    a4c0:	svcge	0x005cf73f
    a4c4:	blmi	c1cda4 <__bss_end__@@Base+0xb384b8>
    a4c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a4cc:	blls	13e453c <__bss_end__@@Base+0x12ffc50>
    a4d0:	cmple	r4, sl, asr r0
    a4d4:	subslt	r4, r1, r8, asr r6
    a4d8:	svchi	0x00f0e8bd
    a4dc:	ldrdls	pc, [r4], -sp
    a4e0:	stmdavs	r9!, {r9, sl, sp}^
    a4e4:	mnfeqe	f7, #5.0
    a4e8:	mulgt	r8, r5, r8
    a4ec:	strbmi	r6, [fp], -r8, lsr #16
    a4f0:	stmib	sp, {r8, sl, sp}^
    a4f4:	cfmadd32ge	mvax0, mvfx5, mvfx7, mvfx6
    a4f8:	movwgt	r9, #13826	; 0x3602
    a4fc:	msreq	CPSR_c, sp, lsl #2
    a500:	andgt	pc, r0, r3, lsl #17
    a504:	stfeqd	f7, [r5], #-52	; 0xffffffcc
    a508:	mulpl	r0, r9, r8
    a50c:			; <UNDEFINED> instruction: 0xf88d4673
    a510:	strcs	r5, [r0, #-31]	; 0xffffffe1
    a514:	mulls	r3, r6, r8
    a518:	stmib	sp, {r9, sl, sp}^
    a51c:	cfmadd32ls	mvax0, mvfx5, mvfx4, mvfx6
    a520:	bleq	8856c <directory_table_hash@@Base+0x23ce0>
    a524:			; <UNDEFINED> instruction: 0xf8034561
    a528:	mvnsle	r0, r1, lsl #18
    a52c:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    a530:			; <UNDEFINED> instruction: 0xf10d9302
    a534:			; <UNDEFINED> instruction: 0xf8110329
    a538:	addsmi	r0, r9, #1024	; 0x400
    a53c:	stmdbeq	r1, {r1, r2, r3, fp, ip, sp, lr, pc}
    a540:			; <UNDEFINED> instruction: 0x9604d1f9
    a544:	ldmdami	r7, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
    a548:			; <UNDEFINED> instruction: 0xf7f94478
    a54c:			; <UNDEFINED> instruction: 0xf7f9fd69
    a550:	mulcs	r1, r9, sl
    a554:	ldmib	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a558:			; <UNDEFINED> instruction: 0x46394813
    a55c:			; <UNDEFINED> instruction: 0xf7f94478
    a560:			; <UNDEFINED> instruction: 0xf7f9fd5f
    a564:	andcs	pc, r1, pc, lsl #21
    a568:	ldmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a56c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    a570:	ldc2l	7, cr15, [r6, #-996]	; 0xfffffc1c
    a574:	blx	fe1c8560 <__bss_end__@@Base+0xfe0e3c74>
    a578:			; <UNDEFINED> instruction: 0xf7f82001
    a57c:			; <UNDEFINED> instruction: 0xf7f8e9a8
    a580:	svclt	0x0000e8b4
    a584:	andeq	r9, r1, r2, lsr #21
    a588:	andeq	r0, r0, r0, lsl #4
    a58c:	muleq	r1, ip, sl
    a590:	andeq	r0, r0, r4, lsl #4
    a594:	andeq	r0, r0, r4, lsr #4
    a598:	andeq	sl, r1, r4, lsl #6
    a59c:	andeq	r0, r0, ip, lsl #5
    a5a0:	muleq	r1, ip, r8
    a5a4:	andeq	r6, r0, r0, asr #19
    a5a8:	andeq	r6, r0, ip, ror #18
    a5ac:	andeq	r6, r0, sl, lsr #18
    a5b0:	sbceq	fp, r4, r8, lsr r5
    a5b4:	blx	fed1da00 <__bss_end__@@Base+0xfec39114>
    a5b8:	ldrbtmi	pc, [sp], #-900	; 0xfffffc7c	; <UNPREDICTABLE>
    a5bc:			; <UNDEFINED> instruction: 0xf8d5095b
    a5c0:			; <UNDEFINED> instruction: 0xf8d52088
    a5c4:	adcmi	r0, r2, #132	; 0x84
    a5c8:			; <UNDEFINED> instruction: 0xf043bfb8
    a5cc:	cmplt	fp, r1, lsl #6
    a5d0:			; <UNDEFINED> instruction: 0xf7f84621
    a5d4:	cdpne	8, 2, cr14, cr3, cr8, {5}
    a5d8:	movwcs	fp, #7960	; 0x1f18
    a5dc:	svclt	0x00182800
    a5e0:	ldmdblt	r3, {r8, r9, sp}
    a5e4:	strteq	lr, [r1], #-2501	; 0xfffff63b
    a5e8:	stmdami	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    a5ec:			; <UNDEFINED> instruction: 0xf7f94478
    a5f0:			; <UNDEFINED> instruction: 0xf7f9fd17
    a5f4:	andcs	pc, r1, r7, asr #20
    a5f8:	stmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5fc:	andeq	sl, r1, sl, lsr #1
    a600:	andeq	r6, r0, ip, lsl #27
    a604:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    a608:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    a60c:	push	{r1, r3, r4, r5, r6, sl, lr}
    a610:			; <UNDEFINED> instruction: 0xb0914ff0
    a614:			; <UNDEFINED> instruction: 0xf8df58d3
    a618:	ldmdavs	fp, {r2, r4, r5, r7, sl, lr}
    a61c:			; <UNDEFINED> instruction: 0xf04f930f
    a620:			; <UNDEFINED> instruction: 0xf8df0300
    a624:	ldrbtmi	r3, [ip], #-1196	; 0xfffffb54
    a628:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    a62c:	ldrdeq	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    a630:	tstcs	ip, #3571712	; 0x368000
    a634:			; <UNDEFINED> instruction: 0xf0002800
    a638:	ldmib	sl, {r0, r1, r3, r5, r6, r7, pc}^
    a63c:	adcsmi	r6, r2, #2621440	; 0x280000
    a640:	tsteq	r7, r3, ror fp
    a644:	tsthi	r9, r0, lsl #5	; <UNPREDICTABLE>
    a648:	strne	pc, [r8], #2271	; 0x8df
    a64c:	strvs	lr, [r0, -sp, asr #19]
    a650:	cmncc	ip, r9, ror r4
    a654:			; <UNDEFINED> instruction: 0xf0019102
    a658:	stmdacs	r0, {r0, r1, r4, fp, ip, sp, lr, pc}
    a65c:	sbchi	pc, r1, r0
    a660:			; <UNDEFINED> instruction: 0x671ce9da
    a664:	tstcs	sl, #3571712	; 0x368000
    a668:	bl	1cdb138 <__bss_end__@@Base+0x1bf684c>
    a66c:	vaddw.s8	q0, q0, d7
    a670:			; <UNDEFINED> instruction: 0xf8da810e
    a674:	stmdacs	r0, {r5, r6}
    a678:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    a67c:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a680:	strvs	lr, [r0, -sp, asr #19]
    a684:	cmncc	r8, r9, ror r4
    a688:			; <UNDEFINED> instruction: 0xf0009102
    a68c:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a690:	adchi	pc, r7, r0
    a694:	tstcs	r6, #3571712	; 0x368000
    a698:			; <UNDEFINED> instruction: 0x671ae9da
    a69c:	svclt	0x00081c59
    a6a0:	svccc	0x00fff1b2
    a6a4:	adcsmi	sp, r2, #106	; 0x6a
    a6a8:	tsteq	r7, r3, ror fp
    a6ac:	cmphi	r6, r0, lsl #5	; <UNPREDICTABLE>
    a6b0:	ldrdne	pc, [r4], -sl
    a6b4:			; <UNDEFINED> instruction: 0xf5112000
    a6b8:	smlalbbmi	r6, r0, r0, r1
    a6bc:	sbceq	r0, r0, sp, asr #1
    a6c0:	ldrbcc	pc, [pc, #277]!	; a7dd <ZSTD_maxCLevel@plt+0x7cf9>	; <UNPREDICTABLE>
    a6c4:	subsvc	lr, r1, r0, asr #20
    a6c8:	rscscc	pc, pc, r0, asr #2
    a6cc:	bl	fed8d488 <__bss_end__@@Base+0xfeca8b9c>
    a6d0:	b	114c6e0 <__bss_end__@@Base+0x1067df4>
    a6d4:	bl	19dbddc <__bss_end__@@Base+0x18f74f0>
    a6d8:	movwcs	r0, #2307	; 0x903
    a6dc:	b	13dbc10 <__bss_end__@@Base+0x12f7324>
    a6e0:	svclt	0x000806c5
    a6e4:			; <UNDEFINED> instruction: 0xf0404546
    a6e8:	strtmi	r8, [r8], -r3, asr #1
    a6ec:			; <UNDEFINED> instruction: 0xf87af001
    a6f0:	stmiapl	r3!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
    a6f4:			; <UNDEFINED> instruction: 0x4607681b
    a6f8:			; <UNDEFINED> instruction: 0x4628b393
    a6fc:			; <UNDEFINED> instruction: 0xff58f7ff
    a700:	ldmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, fp, lr}^
    a704:	stmdapl	r1!, {r1, r2, r4, r8, r9, sp}^
    a708:	stmib	sp, {r7, r9, sl, lr}^
    a70c:	stmdavs	r8, {sp, lr}
    a710:			; <UNDEFINED> instruction: 0xff50f7f9
    a714:			; <UNDEFINED> instruction: 0xf0002800
    a718:			; <UNDEFINED> instruction: 0x4632815c
    a71c:	ldrtmi	r2, [r8], -r0, lsl #2
    a720:	stmdb	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a724:			; <UNDEFINED> instruction: 0x01adb345
    a728:	mvfeq<illegal precision>p	f7, f7
    a72c:	ldfeqd	f7, [r0], #-52	; 0xffffffcc
    a730:	bl	212738 <__bss_end__@@Base+0x12de4c>
    a734:	andcs	r0, r0, #224, 6	; 0x80000003
    a738:	streq	pc, [r8], -r3, lsl #2
    a73c:	stmib	sp, {r8, sp}^
    a740:	strbtmi	r1, [r2], -sl, lsl #4
    a744:	blne	88798 <directory_table_hash@@Base+0x23f0c>
    a748:			; <UNDEFINED> instruction: 0xf80242b3
    a74c:	mvnsle	r1, r1, lsl #26
    a750:	movwcs	lr, #43485	; 0xa9dd
    a754:	adcmi	r3, r8, #64	; 0x40
    a758:	movwcs	lr, #10734	; 0x29ee
    a75c:	and	sp, fp, r9, ror #3
    a760:	ldmib	sl, {r0, r1, r2, r3, r4, r6, r7, r8, fp, lr}^
    a764:	stmdapl	r1!, {r1, r2, r4, r8, r9, sp}^
    a768:	andvs	lr, r0, sp, asr #19
    a76c:			; <UNDEFINED> instruction: 0xf7f96808
    a770:	stmdacs	r0, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    a774:	msrhi	CPSR_fsc, r0
    a778:			; <UNDEFINED> instruction: 0x6700e9d7
    a77c:			; <UNDEFINED> instruction: 0x0010f8da
    a780:	tstcs	r4, #3571712	; 0x368000
    a784:	suble	r2, r8, r0, lsl #16
    a788:	bl	1cdb258 <__bss_end__@@Base+0x1bf696c>
    a78c:	vaddw.s8	q0, q0, d7
    a790:			; <UNDEFINED> instruction: 0xf8da8189
    a794:	addmi	r1, r8, #4
    a798:	msrhi	(UNDEF: 47), r0
    a79c:	andvc	pc, r0, r0, lsl r5	; <UNPREDICTABLE>
    a7a0:	stceq	0, cr15, [r0], {79}	; 0x4f
    a7a4:			; <UNDEFINED> instruction: 0x0c0ceb4c
    a7a8:	b	13cabb4 <__bss_end__@@Base+0x12e62c8>
    a7ac:			; <UNDEFINED> instruction: 0xf1111c0c
    a7b0:	b	1317fb4 <__bss_end__@@Base+0x12336c8>
    a7b4:			; <UNDEFINED> instruction: 0xf14c7c10
    a7b8:	bne	fec19bbc <__bss_end__@@Base+0xfeb352d0>
    a7bc:	movweq	lr, #15207	; 0x3b67
    a7c0:	movwls	r0, #23405	; 0x5b6d
    a7c4:	strbmi	lr, [ip, #2629]	; 0xa45
    a7c8:	movwcs	r9, #4
    a7cc:	stmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    a7d0:	strbmi	r0, [fp, #-239]	; 0xffffff11
    a7d4:	strbmi	fp, [r7, #-3848]	; 0xfffff0f8
    a7d8:	stmiami	r2, {r1, r2, r3, r4, r6, ip, lr, pc}^
    a7dc:			; <UNDEFINED> instruction: 0xf7f94478
    a7e0:	stmiami	r1, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}^
    a7e4:			; <UNDEFINED> instruction: 0xf7f94478
    a7e8:	andcs	pc, r0, fp, lsl ip	; <UNPREDICTABLE>
    a7ec:			; <UNDEFINED> instruction: 0xfffaf000
    a7f0:			; <UNDEFINED> instruction: 0xf7ff2000
    a7f4:	ldrdcs	pc, [r0], -sp
    a7f8:	blmi	fecdd2f0 <__bss_end__@@Base+0xfebf8a04>
    a7fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a800:	blls	3e4870 <__bss_end__@@Base+0x2fff84>
    a804:			; <UNDEFINED> instruction: 0xf040405a
    a808:	andslt	r8, r1, r2, asr r1
    a80c:	svchi	0x00f0e8bd
    a810:	teqle	r2, r3, lsl r3
    a814:			; <UNDEFINED> instruction: 0x670ae9da
    a818:	addsmi	lr, pc, #36, 14	; 0x900000
    a81c:	addsmi	fp, r6, #8, 30
    a820:	rschi	pc, r6, r0, asr #32
    a824:			; <UNDEFINED> instruction: 0x0112e9da
    a828:	bl	1cdb238 <__bss_end__@@Base+0x1bf694c>
    a82c:	vaddhn.i16	d16, q0, <illegal reg q0.5>
    a830:			; <UNDEFINED> instruction: 0xf7fa80d5
    a834:	stcmi	14, cr15, [lr], #340	; 0x154
    a838:			; <UNDEFINED> instruction: 0xf8c4447c
    a83c:	stmdacs	r0, {r7}
    a840:	ldmib	sl, {r0, r1, r2, r3, r6, r7, ip, lr, pc}^
    a844:	ldmib	sl, {r4, r8}^
    a848:	addsmi	r2, r0, #1207959552	; 0x48000000
    a84c:	streq	lr, [r3, #-2929]	; 0xfffff48f
    a850:	sbchi	pc, r9, r0, lsl #5
    a854:			; <UNDEFINED> instruction: 0xf828f7fa
    a858:	stmdacs	r0, {r5, r6, sp, lr}
    a85c:	andcs	sp, r0, r1, asr #1
    a860:			; <UNDEFINED> instruction: 0xffc0f000
    a864:			; <UNDEFINED> instruction: 0xf7ff2000
    a868:	stmiami	r2!, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    a86c:			; <UNDEFINED> instruction: 0xe7c34478
    a870:	ldrbtmi	r4, [r8], #-2209	; 0xfffff75f
    a874:	blx	ff548862 <__bss_end__@@Base+0xff463f76>
    a878:	stmiami	r0!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a87c:			; <UNDEFINED> instruction: 0xf7f94478
    a880:	str	pc, [lr, pc, asr #23]!
    a884:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
    a888:	blx	ff2c8876 <__bss_end__@@Base+0xff1e3f8a>
    a88c:	ldmmi	sp, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    a890:			; <UNDEFINED> instruction: 0xf7f94478
    a894:	str	pc, [r4, r5, asr #23]!
    a898:	movwpl	pc, #1457	; 0x5b1	; <UNPREDICTABLE>
    a89c:	movwls	r4, #17960	; 0x4628
    a8a0:			; <UNDEFINED> instruction: 0xf000461e
    a8a4:			; <UNDEFINED> instruction: 0x4603ff9f
    a8a8:	movwls	r4, #26160	; 0x6630
    a8ac:	svc	0x00d2f7f7
    a8b0:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
    a8b4:	stmdacs	r0, {r3, r4, sp, lr}
    a8b8:	rscshi	pc, fp, r0
    a8bc:	stmiapl	r3!, {r0, r1, r2, r7, r8, r9, fp, lr}^
    a8c0:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
    a8c4:	cmple	lr, r0, lsl #22
    a8c8:	ldmib	sl, {r0, r2, r7, r8, fp, lr}^
    a8cc:			; <UNDEFINED> instruction: 0xf8542314
    a8d0:	stcls	0, cr8, [r6], {1}
    a8d4:	ldrdeq	pc, [r0], -r8
    a8d8:	bleq	246f70 <__bss_end__@@Base+0x162684>
    a8dc:	strvc	lr, [r0], #-2509	; 0xfffff633
    a8e0:	mcr2	7, 3, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    a8e4:			; <UNDEFINED> instruction: 0xf0002800
    a8e8:	mcrmi	0, 4, r8, cr8, cr8, {6}
    a8ec:	ldrbmi	r2, [pc], -r0, lsl #8
    a8f0:	stmdbpl	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    a8f4:	sxtabmi	r4, r3, lr, ror #8
    a8f8:	ldmdavs	r1!, {r1, r4, sp, lr, pc}
    a8fc:	mcrrcc	10, 4, lr, r4, cr15
    a900:	cfstr32pl	mvfx15, [r0], {172}	; 0xac
    a904:	ldrdeq	pc, [r0], -r8
    a908:	movwcs	lr, #10743	; 0x29f7
    a90c:			; <UNDEFINED> instruction: 0xf8cd4461
    a910:	stmib	sp, {ip, sp, pc}^
    a914:			; <UNDEFINED> instruction: 0xf7f99101
    a918:	ldrsblt	pc, [r0, #233]	; 0xe9	; <UNPREDICTABLE>
    a91c:	lfmle	f4, 2, [r1, #-660]!	; 0xfffffd6c
    a920:	adcmi	r3, r5, #16777216	; 0x1000000
    a924:	ldmdbmi	sl!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
    a928:	stcls	3, cr0, [r4], {109}	; 0x6d
    a92c:	strpl	pc, [r0, #-1445]	; 0xfffffa5b
    a930:			; <UNDEFINED> instruction: 0xf8d84479
    a934:	ldmib	r7, {}^	; <UNPREDICTABLE>
    a938:	vsubw.u8	q9, q2, d2
    a93c:	stmdavs	r9, {r2, r3, r9, sl}
    a940:	strmi	r9, [sp], #-1537	; 0xfffff9ff
    a944:	strls	r2, [r2, #-256]	; 0xffffff00
    a948:			; <UNDEFINED> instruction: 0xf7f99100
    a94c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    a950:	ldmdami	r0!, {r3, r4, r6, r8, ip, lr, pc}^
    a954:			; <UNDEFINED> instruction: 0xf7f94478
    a958:	strb	pc, [r2, -r3, ror #22]	; <UNPREDICTABLE>
    a95c:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
    a960:	blx	17c894e <__bss_end__@@Base+0x16e4062>
    a964:			; <UNDEFINED> instruction: 0x4628e73d
    a968:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    a96c:	ldmib	sl, {r2, r3, r4, r6, r8, fp, lr}^
    a970:			; <UNDEFINED> instruction: 0xf8542314
    a974:	strmi	r8, [r1], r1
    a978:	ldrdeq	pc, [r0], -r8
    a97c:	stmdbvc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a980:	mrc2	7, 0, pc, cr8, cr9, {7}
    a984:			; <UNDEFINED> instruction: 0xf0002800
    a988:	stcls	0, cr8, [r6], {136}	; 0x88
    a98c:	tstcs	r0, sl, lsr r6
    a990:			; <UNDEFINED> instruction: 0xf1a42600
    a994:	strcs	r0, [r0, -r8, lsl #22]
    a998:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    a99c:	svc	0x00c6f7f7
    a9a0:	ldfeqd	f7, [r0], #-52	; 0xffffffcc
    a9a4:	ldrdeq	r4, [r3, lr]!
    a9a8:	stmib	sp, {r1, r5, r6, r9, sl, lr}^
    a9ac:	bl	2645dc <__bss_end__@@Base+0x17fcf0>
    a9b0:			; <UNDEFINED> instruction: 0xf10303e3
    a9b4:			; <UNDEFINED> instruction: 0xf8130008
    a9b8:	addsmi	r1, r8, #1024	; 0x400
    a9bc:	stcne	8, cr15, [r1, #-8]
    a9c0:	ldmib	sp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    a9c4:	strcc	r2, [r1], #-778	; 0xfffffcf6
    a9c8:	stmib	lr!, {r0, r2, r5, r7, r9, lr}^
    a9cc:	stclle	3, cr2, [sl], #8
    a9d0:	ldmdami	r2, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}^
    a9d4:			; <UNDEFINED> instruction: 0xf7f94478
    a9d8:	str	pc, [r2, -r3, lsr #22]
    a9dc:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    a9e0:	blx	7c89ce <__bss_end__@@Base+0x6e40e2>
    a9e4:	stmdami	pc, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    a9e8:			; <UNDEFINED> instruction: 0xf7f94478
    a9ec:	usat	pc, #24, r9, lsl #22	; <UNPREDICTABLE>
    a9f0:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    a9f4:	blx	5489e2 <__bss_end__@@Base+0x4640f6>
    a9f8:	stmdami	ip, {r0, r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    a9fc:			; <UNDEFINED> instruction: 0xf7f94478
    aa00:	strbt	pc, [lr], pc, lsl #22	; <UNPREDICTABLE>
    aa04:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    aa08:	suble	r2, r2, r0, lsl #22
    aa0c:			; <UNDEFINED> instruction: 0x3010f8da
    aa10:	eorsle	r2, lr, r0, lsl #22
    aa14:	strcs	r4, [r0, -r6, asr #22]
    aa18:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    aa1c:	stfeqd	f7, [r8], #-52	; 0xffffffcc
    aa20:			; <UNDEFINED> instruction: 0xf10d447b
    aa24:	ldrtmi	r0, [lr], r7, lsr #16
    aa28:			; <UNDEFINED> instruction: 0xf106681e
    aa2c:	strcc	r0, [ip], -r8, lsl #10
    aa30:	streq	pc, [r8], #-421	; 0xfffffe5b
    aa34:	tstcs	r0, r3, ror #12
    aa38:			; <UNDEFINED> instruction: 0xf8c92200
    aa3c:	stmib	sp, {sp, lr, pc}^
    aa40:			; <UNDEFINED> instruction: 0xf8141208
    aa44:	adcmi	r2, ip, #1024	; 0x400
    aa48:	stccs	8, cr15, [r1, #-12]
    aa4c:	ldmib	sp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    aa50:	strbmi	r2, [r0], -r8, lsl #6
    aa54:	stmib	sp, {r0, r5, r9, sl, lr}^
    aa58:	andcs	r2, r0, #671088640	; 0x28000000
    aa5c:	stmib	sp, {r8, r9, sp}^
    aa60:			; <UNDEFINED> instruction: 0xf8112308
    aa64:	adcsmi	r3, r1, #1024	; 0x400
    aa68:	stmdbcc	r1, {fp, ip, sp, lr, pc}
    aa6c:	blls	27f258 <__bss_end__@@Base+0x19a96c>
    aa70:	strcc	r4, [r1, -r3, ror #13]
    aa74:			; <UNDEFINED> instruction: 0x36103510
    aa78:	ldm	fp!, {r2, r3, r8, r9, ip, pc}
    aa7c:			; <UNDEFINED> instruction: 0xf844000f
    aa80:			; <UNDEFINED> instruction: 0xf8440c08
    aa84:	eorvs	r1, r2, r4, lsl #24
    aa88:			; <UNDEFINED> instruction: 0xf8da6063
    aa8c:	adcsmi	r3, fp, #16
    aa90:	blls	1c0dd0 <__bss_end__@@Base+0xdc4e4>
    aa94:	movwcs	lr, #2515	; 0x9d3
    aa98:	stmdami	r6!, {r2, r6, r7, r9, sl, sp, lr, pc}
    aa9c:			; <UNDEFINED> instruction: 0xf7f94478
    aaa0:			; <UNDEFINED> instruction: 0xe69efabf
    aaa4:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    aaa8:	blx	feec8a94 <__bss_end__@@Base+0xfede41a8>
    aaac:			; <UNDEFINED> instruction: 0xf7f7e699
    aab0:	stmdami	r2!, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    aab4:			; <UNDEFINED> instruction: 0xf7f94478
    aab8:			; <UNDEFINED> instruction: 0xf7f8fab3
    aabc:	andcs	pc, r1, r3, ror #31
    aac0:	svc	0x0004f7f7
    aac4:	andeq	r9, r1, r8, asr r7
    aac8:	andeq	r0, r0, r0, lsl #4
    aacc:	andeq	r9, r1, lr, lsr r7
    aad0:	andeq	r0, r0, r4, lsl #4
    aad4:	andeq	sl, r1, r4, lsl r0
    aad8:	andeq	r9, r1, r0, ror #31
    aadc:	andeq	r0, r0, ip, lsl #5
    aae0:	strdeq	r0, [r0], -r8
    aae4:	muleq	r0, r4, ip
    aae8:	andeq	r6, r0, r0, lsl #18
    aaec:	andeq	r9, r1, r8, ror #10
    aaf0:	andeq	r9, r1, ip, lsr #28
    aaf4:	andeq	r9, r1, ip, ror r9
    aaf8:	andeq	r6, r0, lr, lsl #23
    aafc:			; <UNDEFINED> instruction: 0x000066bc
    ab00:	andeq	r6, r0, r2, ror #14
    ab04:	andeq	r6, r0, ip, lsl r7
    ab08:			; <UNDEFINED> instruction: 0x00019db2
    ab0c:	andeq	r9, r1, r0, ror sp
    ab10:	andeq	r9, r1, r4, lsr sp
    ab14:	andeq	r6, r0, ip, ror #18
    ab18:	andeq	r6, r0, sl, asr sl
    ab1c:	andeq	r6, r0, r4, ror #20
    ab20:	andeq	r6, r0, sl, ror r6
    ab24:			; <UNDEFINED> instruction: 0x000066b8
    ab28:	andeq	r6, r0, sl, lsl #18
    ab2c:	muleq	r0, r0, r7
    ab30:	andeq	r9, r1, r4, asr #24
    ab34:	andeq	r6, r0, r8, ror #15
    ab38:	muleq	r0, lr, r6
    ab3c:	andeq	r6, r0, ip, lsl #15
    ab40:	ldrtlt	r4, [r0], #-2822	; 0xfffff4fa
    ab44:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ab48:	andne	lr, r0, r3, lsl #22
    ab4c:	strmi	lr, [r0, #-2512]	; 0xfffff630
    ab50:	stmib	r1, {r0, r1, r7, fp, sp, lr}^
    ab54:	cfldr32lt	mvfx4, [r0], #-0
    ab58:			; <UNDEFINED> instruction: 0x47706013
    ab5c:			; <UNDEFINED> instruction: 0x00019bb0
    ab60:			; <UNDEFINED> instruction: 0xf7f70092
    ab64:	svclt	0x0000bd8f
    ab68:	mvnsmi	lr, #737280	; 0xb4000
    ab6c:			; <UNDEFINED> instruction: 0xf8df4604
    ab70:	strmi	r8, [sp], -r4, ror #7
    ab74:	ldrbtmi	r4, [r8], #2808	; 0xaf8
    ab78:			; <UNDEFINED> instruction: 0xf8584bf8
    ab7c:			; <UNDEFINED> instruction: 0xf8589002
    ab80:	ldmib	r9, {r0, r1}^
    ab84:	ldmdbne	r6!, {r4, r8, r9, sl, sp, lr}
    ab88:			; <UNDEFINED> instruction: 0xf1474cf5
    ab8c:	ldrtmi	r0, [r2], -r0, lsl #14
    ab90:			; <UNDEFINED> instruction: 0x463b447c
    ab94:			; <UNDEFINED> instruction: 0xf926f7f9
    ab98:	movwcc	r4, #5643	; 0x160b
    ab9c:	strmi	r6, [r2], -r1, ror #16
    aba0:			; <UNDEFINED> instruction: 0xf1b2bf08
    aba4:	strmi	r3, [r5], #-4095	; 0xfffff001
    aba8:			; <UNDEFINED> instruction: 0xf000440d
    abac:	stmdavs	r8!, {r0, r2, r4, r5, r7, r8, pc}
    abb0:	streq	pc, [r8], -r4, lsl #2
    abb4:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    abb8:	stcvs	8, cr6, [r7], #-940	; 0xfffffc54
    abbc:	stmibhi	r1!, {r0, r1, r2, r3, r9, sl, lr, pc}
    abc0:	blmi	ffa2d350 <__bss_end__@@Base+0xff948a64>
    abc4:	eorvs	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    abc8:	stmdbvs	r0!, {r0, r5, r8, fp, pc}
    abcc:	addvs	pc, r4, r4, asr #17
    abd0:			; <UNDEFINED> instruction: 0xf8571e4e
    abd4:	stmdbvs	r2!, {r1, r5, ip, sp, lr}^
    abd8:			; <UNDEFINED> instruction: 0xc00af8b4
    abdc:			; <UNDEFINED> instruction: 0xf8586627
    abe0:			; <UNDEFINED> instruction: 0xf8c47003
    abe4:	strbvs	r1, [r0, r0, lsl #1]!
    abe8:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    abec:	movweq	lr, #51779	; 0xca43
    abf0:	tstcs	r9, #196, 18	; 0x310000
    abf4:	vceq.f32	d2, d0, d13
    abf8:	ldm	pc, {r0, r1, r5, r7, r8, pc}^	; <UNPREDICTABLE>
    abfc:	addeq	pc, r8, r6, lsl r0	; <UNPREDICTABLE>
    ac00:	eoreq	r0, r8, r7, lsr #1
    ac04:	subseq	r0, r1, r1, asr r0
    ac08:	rsbeq	r0, r8, r8, rrx
    ac0c:	ldrdeq	r0, [r1, -sp]
    ac10:	rsbseq	r0, r3, r8, lsr #32
    ac14:	andeq	r0, lr, r3, ror r0
    ac18:	cdpmi	0, 13, cr0, cr3, cr14, {0}
    ac1c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ac20:			; <UNDEFINED> instruction: 0xf04f6828
    ac24:	stmdavs	r9!, {r8, fp}^
    ac28:	stmiavs	fp!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    ac2c:	streq	pc, [r8], #-262	; 0xfffffefa
    ac30:	stmib	r6, {r1, r3, r5, r7, fp, sp, lr}^
    ac34:	strgt	r8, [pc], #-2324	; ac3c <ZSTD_maxCLevel@plt+0x8158>
    ac38:	stmdbvs	r9!, {r3, r5, r8, fp, sp, lr}^
    ac3c:	ldmibvs	r3!, {r0, r1, sl, lr, pc}^
    ac40:	addcc	pc, ip, r6, asr #17
    ac44:	ldrbtmi	r4, [r8], #-2249	; 0xfffff737
    ac48:	pop	{r3, r6, ip, sp}
    ac4c:	mcrmi	3, 6, r8, cr8, cr8, {7}
    ac50:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    ac54:	stmiavs	sl!, {r1, r2, r3, r4, r5, r6, sl, lr}
    ac58:	streq	pc, [r8], #-262	; 0xfffffefa
    ac5c:	strgt	r6, [pc], #-2283	; ac64 <ZSTD_maxCLevel@plt+0x8180>
    ac60:	stmdbvs	r9!, {r3, r5, r8, fp, sp, lr}^
    ac64:	ldmibvs	r4!, {r0, r1, sl, lr, pc}^
    ac68:			; <UNDEFINED> instruction: 0xf7f71c60
    ac6c:			; <UNDEFINED> instruction: 0x4607edf4
    ac70:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, sp, lr}
    ac74:	cmphi	fp, r0	; <UNPREDICTABLE>
    ac78:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    ac7c:			; <UNDEFINED> instruction: 0xf7f74622
    ac80:	ldmdbhi	r2!, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    ac84:	ldrvs	r2, [r4, #-768]!	; 0xfffffd00
    ac88:	ldrpl	r2, [fp, #-2570]!	; 0xfffff5f6
    ac8c:	pushne	{r3, r8, r9, sl, fp, ip, sp, pc}
    ac90:	svclt	0x00146573
    ac94:	mvnscc	pc, #79	; 0x4f
    ac98:			; <UNDEFINED> instruction: 0xf8c669ab
    ac9c:	ldrb	r3, [r1, ip, lsl #1]
    aca0:			; <UNDEFINED> instruction: 0xf04f4eb4
    aca4:	stmdavs	r8!, {sl, fp}
    aca8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    acac:	ldrbtmi	r6, [lr], #-2153	; 0xfffff797
    acb0:			; <UNDEFINED> instruction: 0xf10668eb
    acb4:	stmiavs	sl!, {r3, sl}
    acb8:	stmdbvs	r8!, {r0, r1, r2, r3, sl, lr, pc}
    acbc:			; <UNDEFINED> instruction: 0xf8c66969
    acc0:			; <UNDEFINED> instruction: 0xf8c6c054
    acc4:	strgt	r7, [r3], #-140	; 0xffffff74
    acc8:	ldrvs	r6, [r3, #-2547]!	; 0xfffff60d
    accc:	blmi	feac4bbc <__bss_end__@@Base+0xfe9e02d0>
    acd0:	mrscs	r2, (UNDEF: 0)
    acd4:	rscscc	pc, pc, #79	; 0x4f
    acd8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    acdc:			; <UNDEFINED> instruction: 0xf8c30114
    ace0:	str	r2, [pc, ip, lsl #1]!
    ace4:	strcs	r4, [r0, -r5, lsr #29]
    ace8:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    acec:	stmiavs	sl!, {r1, r2, r3, r4, r5, r6, sl, lr}
    acf0:	streq	pc, [r8], #-262	; 0xfffffefa
    acf4:	strgt	r6, [pc], #-2283	; acfc <ZSTD_maxCLevel@plt+0x8218>
    acf8:	stmibvs	sl!, {r3, r5, r8, fp, sp, lr}
    acfc:	ldrbvs	r6, [r7, #-2409]!	; 0xfffff697
    ad00:	ldmib	r6, {r0, r1, r2, sl, lr, pc}^
    ad04:	ldrvs	r2, [r2, #-775]!	; 0xfffffcf9
    ad08:	addcc	pc, ip, r6, asr #17
    ad0c:	mrcmi	7, 4, lr, cr12, cr10, {4}
    ad10:	stceq	0, cr15, [r0], {79}	; 0x4f
    ad14:			; <UNDEFINED> instruction: 0xf04f6828
    ad18:	ldrbtmi	r3, [lr], #-2047	; 0xfffff801
    ad1c:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    ad20:	streq	pc, [r8], #-262	; 0xfffffefa
    ad24:	strgt	r6, [pc], #-2283	; ad2c <ZSTD_maxCLevel@plt+0x8248>
    ad28:	stmdbvs	r9!, {r3, r5, r8, fp, sp, lr}^
    ad2c:	stmibvs	fp!, {r1, r3, r5, r7, r8, fp, sp, lr}^
    ad30:	rsbsgt	pc, r4, r6, asr #17
    ad34:	addvc	pc, ip, r6, asr #17
    ad38:	tstcs	r0, pc, lsl #8
    ad3c:	ldclhi	12, cr8, [r2], #-192	; 0xffffff40
    ad40:	stmib	r6, {r0, r1, r4, r5, r7, r8, fp, sp, lr}^
    ad44:	stmib	r6, {r2, r4, r8}^
    ad48:			; <UNDEFINED> instruction: 0xe77b231b
    ad4c:	stmdavs	r8!, {r0, r2, r3, r7, r9, sl, fp, lr}
    ad50:	ldrbtmi	r6, [lr], #-2153	; 0xfffff797
    ad54:			; <UNDEFINED> instruction: 0xf10668aa
    ad58:	stmiavs	fp!, {r3, sl}^
    ad5c:	ldrdgt	pc, [ip], -r9
    ad60:			; <UNDEFINED> instruction: 0x7016f8b9
    ad64:	stmibvs	sl!, {r0, r1, r2, r3, sl, lr, pc}
    ad68:	stmdbvs	r8!, {r0, r1, r3, r5, r6, r7, r8, fp, sp, lr}
    ad6c:	strgt	r6, [pc], #-2409	; ad74 <ZSTD_maxCLevel@plt+0x8290>
    ad70:			; <UNDEFINED> instruction: 0xf8d62300
    ad74:	bvs	1d2adec <__bss_end__@@Base+0x1c46500>
    ad78:	svccc	0x00fff1b8
    ad7c:	stmib	r6, {r1, r5, r9, sl, lr}^
    ad80:			; <UNDEFINED> instruction: 0xf0002314
    ad84:	strtmi	r8, [r0], -sp, lsl #1
    ad88:			; <UNDEFINED> instruction: 0xf0034661
    ad8c:	bvs	d09910 <__bss_end__@@Base+0xc25024>
    ad90:			; <UNDEFINED> instruction: 0x66f340fc
    ad94:	tsthi	r6, r6, asr #19
    ad98:	andcs	r4, r0, #125952	; 0x1ec00
    ad9c:			; <UNDEFINED> instruction: 0xf04f3520
    ada0:	ldrbtmi	r3, [fp], #-511	; 0xfffffe01
    ada4:	stmib	r3, {r3, r4, r7, r8, fp, sp, lr}^
    ada8:			; <UNDEFINED> instruction: 0xf8c34512
    adac:	ldrvs	r1, [r8, -ip, lsl #1]
    adb0:			; <UNDEFINED> instruction: 0xf883675a
    adb4:	strb	r2, [r5, -r8, lsl #1]
    adb8:			; <UNDEFINED> instruction: 0xf1054e74
    adbc:	ldrbtmi	r0, [lr], #-1824	; 0xfffff8e0
    adc0:	stmdavs	r8!, {r3, r9, sl, ip, sp}
    adc4:			; <UNDEFINED> instruction: 0xf8553510
    adc8:	ldrtmi	r1, [r4], -ip, lsl #24
    adcc:	stccs	8, cr15, [r8], {85}	; 0x55
    add0:			; <UNDEFINED> instruction: 0xf8553610
    add4:	adcsmi	r3, sp, #4, 24	; 0x400
    add8:	mvnsle	ip, pc, lsl #8
    addc:	andcs	r4, r0, #108, 22	; 0x1b000
    ade0:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    ade4:			; <UNDEFINED> instruction: 0xc603447b
    ade8:	vldrhi.16	s13, [ip, #-442]	; 0xfffffe46	; <UNPREDICTABLE>
    adec:	bvs	ff665654 <__bss_end__@@Base+0xff580d68>
    adf0:	stmib	r3, {r0, r2, r3, r4, r8, sl, sp, lr}^
    adf4:			; <UNDEFINED> instruction: 0xf8c3401b
    adf8:	ldrbvs	r1, [sl, #-140]	; 0xffffff74
    adfc:			; <UNDEFINED> instruction: 0xe721675a
    ae00:			; <UNDEFINED> instruction: 0xf1054f64
    ae04:			; <UNDEFINED> instruction: 0x462c0c30
    ae08:	smlsdxcc	r8, pc, r4, r4	; <UNPREDICTABLE>
    ae0c:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
    ae10:	stcne	8, cr15, [ip], {84}	; 0x54
    ae14:			; <UNDEFINED> instruction: 0xf854463e
    ae18:	ldrcc	r2, [r0, -r8, lsl #24]
    ae1c:	stccc	8, cr15, [r4], {84}	; 0x54
    ae20:	strgt	r4, [pc], -r4, ror #10
    ae24:	mrcmi	1, 2, sp, cr12, cr2, {7}
    ae28:	stmdavs	r1!, {r8, r9, sp}^
    ae2c:	ldrbtmi	r6, [lr], #-2080	; 0xfffff7e0
    ae30:	blvs	1dfca44 <__bss_end__@@Base+0x1d18158>
    ae34:	stmdami	r8, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    ae38:			; <UNDEFINED> instruction: 0xf8d91c79
    ae3c:			; <UNDEFINED> instruction: 0xf8b9200c
    ae40:	stmib	r6, {r1, r2, r4, ip, pc}^
    ae44:	suble	r4, sl, r4, lsl r8
    ae48:	strbmi	r4, [r1], -r0, lsr #12
    ae4c:	stc2	0, cr15, [r0, #12]!
    ae50:	msreq	CPSR_, #1073741874	; 0x40000032
    ae54:	vst1.8	{d15-d16}, [r9 :128], r4
    ae58:	vpmax.u8	d15, d3, d8
    ae5c:	stmdbeq	r0!, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    ae60:	b	1125d2c <__bss_end__@@Base+0x1041440>
    ae64:	svclt	0x005c0403
    ae68:			; <UNDEFINED> instruction: 0xf909fa48
    ae6c:	streq	lr, [r9], #-2628	; 0xfffff5bc
    ae70:			; <UNDEFINED> instruction: 0x66f165b7
    ae74:	blmi	1264644 <__bss_end__@@Base+0x117fd58>
    ae78:	ldrbtmi	r3, [fp], #-1336	; 0xfffffac8
    ae7c:	andvs	lr, sl, #3457024	; 0x34c000
    ae80:	ldrdeq	lr, [r6, -r3]
    ae84:	blvs	ff69bb54 <__bss_end__@@Base+0xff5b7268>
    ae88:	ldrbvs	r6, [sp], #1180	; 0x49c
    ae8c:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    ae90:	stmib	r3, {sl, sp}^
    ae94:			; <UNDEFINED> instruction: 0xf883011c
    ae98:			; <UNDEFINED> instruction: 0xf8c34088
    ae9c:	ldrb	r2, [r1], ip, lsl #1
    aea0:	andeq	lr, ip, #20, 22	; 0x5000
    aea4:			; <UNDEFINED> instruction: 0xf1436a31
    aea8:			; <UNDEFINED> instruction: 0xf1120300
    aeac:			; <UNDEFINED> instruction: 0xf14334ff
    aeb0:			; <UNDEFINED> instruction: 0xf1c730ff
    aeb4:			; <UNDEFINED> instruction: 0xf1b70320
    aeb8:	blx	90b740 <__bss_end__@@Base+0x826e54>
    aebc:	blx	47ee0 <pathname@@Base+0x2374c>
    aec0:	svclt	0x0058f303
    aec4:	vpmax.s8	<illegal reg q7.5>, q1, q0
    aec8:	streq	lr, [r3], #-2628	; 0xfffff5bc
    aecc:	subshi	pc, r8, r6, asr #17
    aed0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aed4:	tstmi	r4, #88, 30	; 0x160
    aed8:	ldrbvs	r6, [r3, #1777]!	; 0x6f1
    aedc:	stmiane	r4!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    aee0:	bl	1225db0 <__bss_end__@@Base+0x11414c4>
    aee4:			; <UNDEFINED> instruction: 0xf1140803
    aee8:			; <UNDEFINED> instruction: 0xf14834ff
    aeec:			; <UNDEFINED> instruction: 0xf1c938ff
    aef0:			; <UNDEFINED> instruction: 0xf1b90320
    aef4:	blx	90b37c <__bss_end__@@Base+0x826a90>
    aef8:	blx	247f24 <__bss_end__@@Base+0x163638>
    aefc:	svclt	0x0058f303
    af00:			; <UNDEFINED> instruction: 0xf101fa48
    af04:	streq	lr, [r3], #-2628	; 0xfffff5bc
    af08:			; <UNDEFINED> instruction: 0xf04f65b7
    af0c:	svclt	0x00580300
    af10:	ldrbtvs	r4, [r2], ip, lsl #6
    af14:			; <UNDEFINED> instruction: 0xe7ae65f3
    af18:	ldrtmi	r4, [r2], -r1, lsr #16
    af1c:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
    af20:			; <UNDEFINED> instruction: 0xf87ef7f9
    af24:	stc2	7, cr15, [lr, #992]!	; 0x3e0
    af28:			; <UNDEFINED> instruction: 0xf7f72001
    af2c:	ldmdami	sp, {r4, r6, r7, sl, fp, sp, lr, pc}
    af30:			; <UNDEFINED> instruction: 0xf7f94478
    af34:			; <UNDEFINED> instruction: 0xf7f8f875
    af38:	andcs	pc, r1, r5, lsr #27
    af3c:	stcl	7, cr15, [r6], {247}	; 0xf7
    af40:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    af44:			; <UNDEFINED> instruction: 0xf86cf7f9
    af48:	ldc2	7, cr15, [ip, #992]	; 0x3e0
    af4c:			; <UNDEFINED> instruction: 0xf7f72001
    af50:	svclt	0x0000ecbe
    af54:	andeq	r9, r1, lr, ror #3
    af58:	andeq	r0, r0, r4, lsl #4
    af5c:	andeq	r0, r0, ip, ror #4
    af60:	andeq	r9, r1, r4, ror #22
    af64:	andeq	r0, r0, r8, lsr #4
    af68:	andeq	r9, r1, ip, asr #21
    af6c:	andeq	r9, r1, lr, lsr #21
    af70:	andeq	r9, r1, r0, lsr #21
    af74:	andeq	r9, r1, r6, asr #20
    af78:	andeq	r9, r1, ip, lsl sl
    af7c:	andeq	r9, r1, r8, lsl #20
    af80:	ldrdeq	r9, [r1], -sl
    af84:	andeq	r9, r1, r2, lsr #19
    af88:	andeq	r9, r1, r2, asr r9
    af8c:	andeq	r9, r1, r6, lsr r9
    af90:	andeq	r9, r1, r0, lsl r9
    af94:	andeq	r9, r1, ip, ror #17
    af98:	andeq	r9, r1, r6, asr #17
    af9c:	andeq	r9, r1, sl, ror r8
    afa0:	andeq	r5, r0, sl, asr #29
    afa4:	strdeq	r5, [r0], -r4
    afa8:	andeq	r6, r0, r2, lsl #8
    afac:	svcmi	0x00f0e92d
    afb0:	stcmi	0, cr11, [r3], {205}	; 0xcd
    afb4:	blmi	fe0dc814 <__bss_end__@@Base+0xfdff7f28>
    afb8:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    afbc:	movtls	r6, #47131	; 0xb81b
    afc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    afc4:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    afc8:	eorcs	r4, r0, r4, lsl #12
    afcc:			; <UNDEFINED> instruction: 0xf7f76034
    afd0:			; <UNDEFINED> instruction: 0xf8dfec42
    afd4:	ldrbtmi	ip, [ip], #500	; 0x1f4
    afd8:			; <UNDEFINED> instruction: 0xf0002800
    afdc:	bvs	8ab384 <__bss_end__@@Base+0x7c6a98>
    afe0:	blvs	185c7fc <__bss_end__@@Base+0x1777f10>
    afe4:	stmibvs	r0!, {r8, r9, sp}
    afe8:	adcvs	r6, sl, r7, ror #23
    afec:	stmib	r5, {r1, r5, r6, sl, fp, sp, lr}^
    aff0:	ldmib	r4, {r2, r8}^
    aff4:	rscvs	r0, pc, r2, lsl #2
    aff8:			; <UNDEFINED> instruction: 0x61aa2900
    affc:	stmdacs	r3, {r3, r8, r9, sl, fp, ip, sp, pc}
    b000:	movwcc	lr, #2501	; 0x9c5
    b004:			; <UNDEFINED> instruction: 0xf00061eb
    b008:	ldmdbmi	r0!, {r0, r1, r5, r7, pc}^
    b00c:	bvs	fe9dddd4 <__bss_end__@@Base+0xfe8f94e8>
    b010:	andne	pc, r1, ip, asr r8	; <UNPREDICTABLE>
    b014:	andeq	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    b018:	ldmib	r1, {r2, r5, r6, r7, r9, fp, sp, lr}^
    b01c:	ldmibne	r7, {r1, r4, r8, r9, sp}^
    b020:	streq	lr, [r4], #-2883	; 0xfffff4bd
    b024:			; <UNDEFINED> instruction: 0x4623463a
    b028:	mrc2	7, 6, pc, cr12, cr8, {7}
    b02c:	svccc	0x00fff1b1
    b030:			; <UNDEFINED> instruction: 0xf1b0bf08
    b034:			; <UNDEFINED> instruction: 0xf0003fff
    b038:	ldmdavs	r3!, {r0, r1, r2, r3, r5, r7, pc}
    b03c:	ldmvs	fp, {r1, r3, r4, r6, r9, fp, sp, lr}
    b040:	bleq	c5c88 <inode_table_hash@@Base+0x213d0>
    b044:	movweq	pc, #12707	; 0x31a3	; <UNPREDICTABLE>
    b048:	fstmiaxvc	r2!, {d30-d61}	;@ Deprecated
    b04c:	ldrmi	r4, [fp, #1115]	; 0x45b
    b050:	rscvc	lr, r3, #323584	; 0x4f000
    b054:	bl	1f1c8c0 <__bss_end__@@Base+0x1e37fd4>
    b058:	stmib	sp, {r1, r8, r9}^
    b05c:	ble	1dcf86c <__bss_end__@@Base+0x1ceaf80>
    b060:			; <UNDEFINED> instruction: 0xf10d4b5c
    b064:			; <UNDEFINED> instruction: 0xae080a14
    b068:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    b06c:			; <UNDEFINED> instruction: 0xf8d3447b
    b070:			; <UNDEFINED> instruction: 0x46983090
    b074:	andeq	lr, fp, #8, 22	; 0x2000
    b078:			; <UNDEFINED> instruction: 0xf11b4653
    b07c:	ldmdavs	r0, {r2, r3, r8, r9, fp}
    b080:	stfeqd	f7, [r0], {76}	; 0x4c
    b084:	ldmvs	r2, {r0, r4, r6, fp, sp, lr}
    b088:	movwgt	r4, #30215	; 0x7607
    b08c:			; <UNDEFINED> instruction: 0xf5b31c43
    b090:	ldclle	15, cr7, [r1], #-512	; 0xfffffe00
    b094:	cmple	r1, r0, lsl #22
    b098:	bls	43238 <pathname@@Base+0x1eaa4>
    b09c:	vshl.s8	d19, d1, d0
    b0a0:	strbmi	r1, [r8], -r1, lsl #6
    b0a4:	tsteq	r2, r8, lsl #22
    b0a8:			; <UNDEFINED> instruction: 0xf7f74622
    b0ac:	ldmdbne	r3!, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    b0b0:			; <UNDEFINED> instruction: 0xf04f6829
    b0b4:	andsvc	r0, sl, #0, 4
    b0b8:	stmibvs	r8!, {r0, r1, r3, r8, r9, sl}^
    b0bc:	tstcc	r0, sl, lsl #2
    b0c0:	orrvc	pc, r8, #1325400064	; 0x4f000000
    b0c4:			; <UNDEFINED> instruction: 0xf101fb03
    b0c8:	bl	b490ac <__bss_end__@@Base+0xa647c0>
    b0cc:	subsle	r2, r8, r0, lsl #16
    b0d0:	mvnvs	r6, r9, lsr #16
    b0d4:	orrvc	pc, r8, #1325400064	; 0x4f000000
    b0d8:	andne	pc, r1, #64, 4
    b0dc:	andeq	pc, r1, r3, lsl #22
    b0e0:			; <UNDEFINED> instruction: 0xf7f74649
    b0e4:	stmdavs	sl!, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    b0e8:	vst2.<illegal width 64>	{d22,d24}, [pc :128], r8
    b0ec:	ldmib	sp, {r3, r7, r8, r9, ip, sp, lr}^
    b0f0:			; <UNDEFINED> instruction: 0xf107bc00
    b0f4:			; <UNDEFINED> instruction: 0xf8da3eff
    b0f8:	blx	cf112 <inode_table_hash@@Base+0x2a85a>
    b0fc:	bl	6cbd0c <__bss_end__@@Base+0x5e7420>
    b100:	ldmdahi	r0!, {r2, r8, r9, fp}
    b104:	streq	pc, [r1], #-258	; 0xfffffefe
    b108:			; <UNDEFINED> instruction: 0xf14c88b2
    b10c:	stmib	r3, {sl, fp}^
    b110:			; <UNDEFINED> instruction: 0xf8c31041
    b114:	eorvs	r2, ip, ip, lsl #2
    b118:			; <UNDEFINED> instruction: 0x4677b337
    b11c:	andeq	lr, fp, #8, 22	; 0x2000
    b120:	tsteq	r8, fp, lsl r1	; <UNPREDICTABLE>
    b124:			; <UNDEFINED> instruction: 0xf14c9100
    b128:	ldmdavs	r0, {r8}
    b12c:	tstls	r1, r3, lsr r6
    b130:	movwgt	r6, #14417	; 0x3851
    b134:	ldclcs	8, cr8, [pc], #976	; b50c <ZSTD_maxCLevel@plt+0x8a28>
    b138:	stmdami	r7!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, lr, pc}
    b13c:			; <UNDEFINED> instruction: 0xf7f84478
    b140:	stmibvs	r8!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    b144:	b	1ec9128 <__bss_end__@@Base+0x1de483c>
    b148:			; <UNDEFINED> instruction: 0xf7f74628
    b14c:	strcs	lr, [r0, #-2680]	; 0xfffff588
    b150:	blmi	71d9e0 <__bss_end__@@Base+0x6390f4>
    b154:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b158:	blls	12e51c8 <__bss_end__@@Base+0x12008dc>
    b15c:	tstle	r9, sl, asr r0
    b160:	sublt	r4, sp, r8, lsr #12
    b164:	svchi	0x00f0e8bd
    b168:	strcc	lr, [r2], #-2525	; 0xfffff623
    b16c:	bl	1f1c7e0 <__bss_end__@@Base+0x1e37ef4>
    b170:			; <UNDEFINED> instruction: 0xf6ff0304
    b174:			; <UNDEFINED> instruction: 0xe7ebaf7f
    b178:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    b17c:			; <UNDEFINED> instruction: 0xff50f7f8
    b180:	ldmdami	r8, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b184:			; <UNDEFINED> instruction: 0xf7f84478
    b188:			; <UNDEFINED> instruction: 0xf7f8ff4b
    b18c:	andcs	pc, r1, fp, ror ip	; <UNPREDICTABLE>
    b190:	bl	fe749174 <__bss_end__@@Base+0xfe664888>
    b194:	b	fea49178 <__bss_end__@@Base+0xfe96488c>
    b198:			; <UNDEFINED> instruction: 0x463a4813
    b19c:	ldrbtmi	r4, [r8], #-1571	; 0xfffff9dd
    b1a0:			; <UNDEFINED> instruction: 0xff3ef7f8
    b1a4:	stc2l	7, cr15, [lr], #-992	; 0xfffffc20
    b1a8:			; <UNDEFINED> instruction: 0xf7f72001
    b1ac:	stmdami	pc, {r4, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    b1b0:			; <UNDEFINED> instruction: 0xf7f84478
    b1b4:			; <UNDEFINED> instruction: 0xf7f8ff35
    b1b8:	andcs	pc, r1, r5, ror #24
    b1bc:	bl	fe1c91a0 <__bss_end__@@Base+0xfe0e48b4>
    b1c0:	andeq	r8, r1, ip, lsr #27
    b1c4:	andeq	r0, r0, r0, lsl #4
    b1c8:	andeq	r8, r1, lr, lsl #27
    b1cc:	andeq	r0, r0, r4, lsl #4
    b1d0:	andeq	r0, r0, r4, lsr #4
    b1d4:	andeq	r9, r1, r8, lsl #13
    b1d8:	andeq	r6, r0, r4, ror #7
    b1dc:	andeq	r8, r1, r0, lsl ip
    b1e0:	andeq	r6, r0, lr, ror #6
    b1e4:	andeq	r5, r0, r4, lsl #27
    b1e8:	andeq	r6, r0, sl, lsl #6
    b1ec:	andeq	r5, r0, r8, ror #25
    b1f0:	strcs	pc, [ip], #-2271	; 0xfffff721
    b1f4:	strcc	pc, [ip], #-2271	; 0xfffff721
    b1f8:	push	{r1, r3, r4, r5, r6, sl, lr}
    b1fc:	strdlt	r4, [pc], r0
    b200:			; <UNDEFINED> instruction: 0xf8df58d3
    b204:	ldmdavs	fp, {r2, sl, ip, lr}
    b208:			; <UNDEFINED> instruction: 0xf04f930d
    b20c:	blmi	fffcbe14 <__bss_end__@@Base+0xffee7528>
    b210:	stmiapl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    b214:	ldrdeq	lr, [lr, -r4]
    b218:			; <UNDEFINED> instruction: 0xbc0ae9d4
    b21c:	svclt	0x00081c4e
    b220:	svccc	0x00fff1b0
    b224:	ldrbmi	sp, [r8, #-75]	; 0xffffffb5
    b228:	movweq	lr, #52081	; 0xcb71
    b22c:	smlalbbhi	pc, r7, r0, r2	; <UNPREDICTABLE>
    b230:	blge	29de14 <__bss_end__@@Base+0x1b9528>
    b234:			; <UNDEFINED> instruction: 0x462148f7
    b238:	stmdapl	r8!, {r1, r3, r5, r7, fp, ip, lr}
    b23c:	stmdavs	r0, {r1, r4, fp, sp, lr}
    b240:	blx	6c7252 <__bss_end__@@Base+0x5e2966>
    b244:	ldmib	sp, {r3, r4, r5, r8, r9, ip, sp, pc}^
    b248:	ldmib	r4, {r1, r3, sl, fp, ip, sp, pc}^
    b24c:	ldrbmi	r8, [r8, #2316]	; 0x90c
    b250:	movweq	lr, #52089	; 0xcb79
    b254:	teqhi	r8, r0, lsl #5	; <UNPREDICTABLE>
    b258:	stmdacs	r0, {r5, r6, r8, r9, fp, pc}
    b25c:	msrhi	CPSR_fx, r0
    b260:	bl	fec253ec <__bss_end__@@Base+0xfeb40b00>
    b264:	vmax.f32	q0, q0, <illegal reg q0.5>
    b268:	b	13eb704 <__bss_end__@@Base+0x1306e18>
    b26c:	bl	feecdc74 <__bss_end__@@Base+0xfede9388>
    b270:			; <UNDEFINED> instruction: 0xf50a0608
    b274:	bl	1b1fe78 <__bss_end__@@Base+0x1a3b58c>
    b278:	andscc	r0, pc, #2359296	; 0x240000
    b27c:	adcsmi	r2, fp, #0, 6
    b280:	ldmdbcc	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    b284:	biceq	lr, r9, pc, asr #20
    b288:	adcsmi	fp, r1, #8, 30
    b28c:	stmiami	r2!, {r1, r3, r4, ip, lr, pc}^
    b290:			; <UNDEFINED> instruction: 0xf7f84478
    b294:	stmiami	r1!, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    b298:			; <UNDEFINED> instruction: 0xf7f84478
    b29c:	andcs	pc, r0, r1, asr #29
    b2a0:	blx	fe8472a8 <__bss_end__@@Base+0xfe7629bc>
    b2a4:	bmi	ff7932ac <__bss_end__@@Base+0xff6ae9c0>
    b2a8:	ldrbtmi	r4, [sl], #-3030	; 0xfffff42a
    b2ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b2b0:	subsmi	r9, sl, sp, lsl #22
    b2b4:	orrshi	pc, r3, r0, asr #32
    b2b8:	pop	{r0, r1, r2, r3, ip, sp, pc}
    b2bc:	stmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    b2c0:	strb	fp, [r2, sl, lsl #24]
    b2c4:	tstls	r7, r8, asr #12
    b2c8:	blx	fe3472d0 <__bss_end__@@Base+0xfe2629e4>
    b2cc:	cmplt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    b2d0:			; <UNDEFINED> instruction: 0x460744fb
    b2d4:			; <UNDEFINED> instruction: 0xf7f74650
    b2d8:	stmdbls	r7, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    b2dc:	subeq	pc, r0, fp, asr #17
    b2e0:			; <UNDEFINED> instruction: 0xf0002800
    b2e4:	blmi	ff2eb8e4 <__bss_end__@@Base+0xff206ff8>
    b2e8:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    b2ec:	movwcs	lr, #51668	; 0xc9d4
    b2f0:	strne	lr, [r0, -sp, asr #19]
    b2f4:	ldrdeq	pc, [r0], -r8
    b2f8:			; <UNDEFINED> instruction: 0xf95cf7f9
    b2fc:			; <UNDEFINED> instruction: 0xf0002800
    b300:	ldmda	r7!, {r6, r8, pc}^
    b304:			; <UNDEFINED> instruction: 0xf1092302
    b308:	strls	r3, [r7], #-511	; 0xfffffe01
    b30c:	ldrbmi	r2, [ip], -r0, lsl #12
    b310:	stmib	sp, {r0, r1, r3, r7, r9, sl, lr}^
    b314:	and	r2, fp, sl, lsl #6
    b318:	cfstrspl	mvf15, [r0], {79}	; 0x4f
    b31c:	tstcs	r0, r2, lsl #2
    b320:			; <UNDEFINED> instruction: 0x1c00e9cd
    b324:			; <UNDEFINED> instruction: 0xf9d2f7f9
    b328:			; <UNDEFINED> instruction: 0x3601b1b0
    b32c:	cfldr32le	mvfx4, [r8, #-708]	; 0xfffffd3c
    b330:	ldrbmi	r6, [lr, #-3107]	; 0xfffff3dd
    b334:	ldrdeq	pc, [r0], -r8
    b338:	cmpcc	r6, r3, lsl #22
    b33c:	movwcs	lr, #10743	; 0x29f7
    b340:	strmi	sp, [ip], sl, ror #3
    b344:	smlabteq	ip, sl, r3, pc	; <UNPREDICTABLE>
    b348:			; <UNDEFINED> instruction: 0x1c01e9cd
    b34c:	mrsls	r2, (UNDEF: 16)
    b350:			; <UNDEFINED> instruction: 0xf7f99c07
    b354:	stmdblt	r8!, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    b358:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
    b35c:	mcr2	7, 3, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    b360:	stcls	7, cr14, [r7], {153}	; 0x99
    b364:	tstcs	r6, #212, 18	; 0x350000
    b368:	blge	2c5ae4 <__bss_end__@@Base+0x1e11f8>
    b36c:	svclt	0x00081c59
    b370:	svccc	0x00fff1b2
    b374:	ldrbmi	sp, [r2, #-53]	; 0xffffffcb
    b378:	tsteq	fp, r3, ror fp
    b37c:	smlabbhi	r6, r0, r2, pc	; <UNPREDICTABLE>
    b380:	strcs	r6, [r0], -r1, ror #16
    b384:	orrvs	pc, r0, r1, lsl r5	; <UNPREDICTABLE>
    b388:	sbceq	r4, r8, r6, ror r1
    b38c:			; <UNDEFINED> instruction: 0xf11000f6
    b390:	b	1197794 <__bss_end__@@Base+0x10b2ea8>
    b394:			; <UNDEFINED> instruction: 0xf1467651
    b398:	bl	fee98f9c <__bss_end__@@Base+0xfedb46b0>
    b39c:	bl	1acb7ac <__bss_end__@@Base+0x19e6ec0>
    b3a0:	bleq	100bfb4 <__bss_end__@@Base+0xf276c8>
    b3a4:	b	102ffc0 <__bss_end__@@Base+0xf4b6d4>
    b3a8:	smlabtls	r4, r6, r0, r4
    b3ac:	ldmib	sp, {r8, r9, sp}^
    b3b0:	sbceq	r9, r6, r4, lsl #20
    b3b4:	svclt	0x00084553
    b3b8:	cmnle	r6, lr, asr #10
    b3bc:	blx	4c73c4 <__bss_end__@@Base+0x3e2ad8>
    b3c0:	ldrdne	pc, [r0], -r8
    b3c4:	tstcs	r6, #212, 18	; 0x350000
    b3c8:	stmib	sp, {r0, r1, r2, r9, sl, lr}^
    b3cc:	strmi	r6, [r8], -r0
    b3d0:			; <UNDEFINED> instruction: 0xf8f0f7f9
    b3d4:			; <UNDEFINED> instruction: 0xf0002800
    b3d8:	ldmib	r7, {r3, r4, r5, r6, r7, pc}^
    b3dc:	stmib	sp, {r8, r9, fp, sp, pc}^
    b3e0:	stmdbvs	r0!, {r1, r3, r8, r9, fp, sp, pc}
    b3e4:	tstcs	r4, #212, 18	; 0x350000
    b3e8:	ldrmi	fp, [fp, #2968]	; 0xb98
    b3ec:	ldrmi	fp, [r2, #3848]	; 0xf08
    b3f0:	sbcshi	pc, fp, r0, asr #32
    b3f4:			; <UNDEFINED> instruction: 0x0112e9d4
    b3f8:	bl	1cdbe08 <__bss_end__@@Base+0x1bf751c>
    b3fc:	vsubhn.i16	d16, q0, <illegal reg q0.5>
    b400:			; <UNDEFINED> instruction: 0xf7fa80ca
    b404:	cdpmi	8, 8, cr15, cr9, cr13, {3}
    b408:			; <UNDEFINED> instruction: 0xf8c6447e
    b40c:	stmdacs	r0, {r4, r7}
    b410:	svcge	0x0041f43f
    b414:			; <UNDEFINED> instruction: 0x0110e9d4
    b418:	tstcs	r2, #212, 18	; 0x350000
    b41c:	bl	1c5be64 <__bss_end__@@Base+0x1b77578>
    b420:	vabdl.s8	q0, d0, d3
    b424:			; <UNDEFINED> instruction: 0xf7f980bd
    b428:	rsbsvs	pc, r0, pc, lsr sl	; <UNPREDICTABLE>
    b42c:			; <UNDEFINED> instruction: 0xf43f2800
    b430:	blmi	1df7100 <__bss_end__@@Base+0x1d12814>
    b434:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b438:			; <UNDEFINED> instruction: 0xf04fb12b
    b43c:			; <UNDEFINED> instruction: 0xf04f32ff
    b440:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    b444:	andcs	r2, r0, lr, lsl #6
    b448:			; <UNDEFINED> instruction: 0xf9ccf000
    b44c:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    b450:	ldrbmi	lr, [r2, #-1833]	; 0xfffff8d7
    b454:	tsteq	fp, r3, ror fp
    b458:	adcshi	pc, ip, r0, lsl #5
    b45c:	addmi	r6, r8, #6356992	; 0x610000
    b460:	adchi	pc, r8, r0, lsl #4
    b464:	andvc	pc, r0, r0, lsl r5	; <UNPREDICTABLE>
    b468:	streq	pc, [r0], -pc, asr #32
    b46c:	tsteq	r1, r6, ror r1
    b470:			; <UNDEFINED> instruction: 0xf1110136
    b474:	b	1199478 <__bss_end__@@Base+0x10b4b8c>
    b478:			; <UNDEFINED> instruction: 0xf1467610
    b47c:	bl	fee99080 <__bss_end__@@Base+0xfedb4794>
    b480:	bl	1acb490 <__bss_end__@@Base+0x19e6ba4>
    b484:	bleq	1fcc098 <__bss_end__@@Base+0x1ee77ac>
    b488:	b	11f00b4 <__bss_end__@@Base+0x110b7c8>
    b48c:	andls	r4, r8, r6, asr #15
    b490:	ldmib	sp, {r8, r9, sp}^
    b494:	rscseq	r9, lr, r8, lsl #20
    b498:	svclt	0x00084553
    b49c:	andsle	r4, r8, lr, asr #10
    b4a0:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    b4a4:	ldc2	7, cr15, [ip, #992]!	; 0x3e0
    b4a8:	stmdami	r3!, {r0, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    b4ac:			; <UNDEFINED> instruction: 0xf7f84478
    b4b0:			; <UNDEFINED> instruction: 0xe6f0fdb7
    b4b4:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    b4b8:	ldc2	7, cr15, [r2, #992]!	; 0x3e0
    b4bc:	stmdami	r0!, {r0, r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    b4c0:			; <UNDEFINED> instruction: 0xf7f84478
    b4c4:	strbt	pc, [r6], sp, lsr #27	; <UNPREDICTABLE>
    b4c8:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    b4cc:	stc2	7, cr15, [r8, #992]!	; 0x3e0
    b4d0:	ldrtmi	lr, [r8], -r1, ror #13
    b4d4:	movwpl	pc, #1457	; 0x5b1	; <UNPREDICTABLE>
    b4d8:			; <UNDEFINED> instruction: 0xf0009304
    b4dc:	strmi	pc, [r3], -r3, lsl #19
    b4e0:	ldrmi	r9, [fp], r4, lsl #16
    b4e4:	ldmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b4e8:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    b4ec:	stmdacs	r0, {r3, r4, sp, lr}
    b4f0:			; <UNDEFINED> instruction: 0xf8d8d07c
    b4f4:	ldmib	r4, {}^	; <UNPREDICTABLE>
    b4f8:	stmib	sp, {r2, r4, r8, r9, sp}^
    b4fc:			; <UNDEFINED> instruction: 0xf7f96b00
    b500:	stmdacs	r0, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
    b504:			; <UNDEFINED> instruction: 0xf8dfd038
    b508:			; <UNDEFINED> instruction: 0xf1aba144
    b50c:	strcs	r0, [r0], -r8, lsl #18
    b510:	ldrbtmi	r9, [sl], #1031	; 0x407
    b514:	ldmib	r9!, {r0, r1, r2, r4, sp, lr, pc}^
    b518:	b	13cfd28 <__bss_end__@@Base+0x12eb43c>
    b51c:			; <UNDEFINED> instruction: 0xf8da3c46
    b520:			; <UNDEFINED> instruction: 0xf5ac3000
    b524:			; <UNDEFINED> instruction: 0xf8d85c00
    b528:	vst4.8	{d16-d19}, [pc], r0
    b52c:	strbtmi	r5, [r3], #-1024	; 0xfffffc00
    b530:	movwmi	lr, #6605	; 0x19cd
    b534:			; <UNDEFINED> instruction: 0x460a4613
    b538:	mrsls	r2, (UNDEF: 16)
    b53c:			; <UNDEFINED> instruction: 0xf8c6f7f9
    b540:	adcsmi	fp, r7, #208, 2	; 0x34
    b544:			; <UNDEFINED> instruction: 0x3601dd3b
    b548:	strhle	r4, [r4, #39]!	; 0x27
    b54c:	cmneq	pc, #64, 28	; 0x400
    b550:			; <UNDEFINED> instruction: 0xf5a79904
    b554:	ldrbtmi	r5, [lr], #-1792	; 0xfffff900
    b558:	ldrdeq	pc, [r0], -r8
    b55c:	movwcs	lr, #10713	; 0x29d9
    b560:	smlabteq	ip, r1, r3, pc	; <UNPREDICTABLE>
    b564:	tstls	r1, r6, lsr r8
    b568:	ldrtmi	r2, [r7], #-256	; 0xffffff00
    b56c:	strls	r9, [r2, -r0, lsl #2]
    b570:			; <UNDEFINED> instruction: 0xf7f99c07
    b574:	bllt	649828 <__bss_end__@@Base+0x564f3c>
    b578:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    b57c:	ldc2l	7, cr15, [r0, #-992]	; 0xfffffc20
    b580:	ldmdami	r5!, {r0, r3, r7, r9, sl, sp, lr, pc}
    b584:			; <UNDEFINED> instruction: 0xf7f84478
    b588:	str	pc, [r4], fp, asr #26
    b58c:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    b590:	stc2l	7, cr15, [r6, #-992]	; 0xfffffc20
    b594:	ldmdami	r2!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    b598:			; <UNDEFINED> instruction: 0xf7f84478
    b59c:	ldrbt	pc, [sl], -r1, asr #26	; <UNPREDICTABLE>
    b5a0:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    b5a4:	ldc2	7, cr15, [ip, #-992]!	; 0xfffffc20
    b5a8:	stmdami	pc!, {r0, r2, r4, r5, r6, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    b5ac:			; <UNDEFINED> instruction: 0xf7f84478
    b5b0:			; <UNDEFINED> instruction: 0xe670fd37
    b5b4:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    b5b8:	ldc2	7, cr15, [r2, #-992]!	; 0xfffffc20
    b5bc:	stcls	6, cr14, [r7], {107}	; 0x6b
    b5c0:	movwcs	lr, #2523	; 0x9db
    b5c4:	movwcs	lr, #43469	; 0xa9cd
    b5c8:	stmdami	r9!, {r2, r4, r8, r9, sl, sp, lr, pc}
    b5cc:			; <UNDEFINED> instruction: 0xf7f84478
    b5d0:	strbt	pc, [r0], -r7, lsr #26	; <UNPREDICTABLE>
    b5d4:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    b5d8:	stc2	7, cr15, [r2, #-992]!	; 0xfffffc20
    b5dc:			; <UNDEFINED> instruction: 0xf7f7e65b
    b5e0:	stmdami	r5!, {r2, r7, fp, sp, lr, pc}
    b5e4:			; <UNDEFINED> instruction: 0xf7f84478
    b5e8:			; <UNDEFINED> instruction: 0xe654fd1b
    b5ec:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    b5f0:	ldc2	7, cr15, [r6, #-992]	; 0xfffffc20
    b5f4:	blx	11c95dc <__bss_end__@@Base+0x10e4cf0>
    b5f8:			; <UNDEFINED> instruction: 0xf7f72001
    b5fc:	svclt	0x0000e968
    b600:	andeq	r8, r1, ip, ror #22
    b604:	andeq	r0, r0, r0, lsl #4
    b608:	andeq	r8, r1, r4, asr fp
    b60c:	andeq	r0, r0, r4, lsl #4
    b610:	andeq	r0, r0, r8, ror #3
    b614:	strdeq	r0, [r0], -r8
    b618:	andeq	r6, r0, r0, lsl #7
    b61c:	andeq	r5, r0, ip, asr #28
    b620:			; <UNDEFINED> instruction: 0x00018aba
    b624:	andeq	r9, r1, r4, lsr #8
    b628:	andeq	r6, r0, lr, lsr r3
    b62c:	andeq	r9, r1, ip, ror #5
    b630:	andeq	r8, r1, sl, lsr #27
    b634:	andeq	r5, r0, lr, asr #31
    b638:	andeq	r5, r0, r4, asr pc
    b63c:	andeq	r6, r0, r2, lsr #2
    b640:	andeq	r6, r0, ip, lsl #1
    b644:	andeq	r6, r0, sl, asr #1
    b648:	andeq	r9, r1, sl, lsl #4
    b64c:	andeq	r9, r1, r2, ror #3
    b650:	muleq	r1, lr, r1
    b654:	andeq	r5, r0, sl, lsl #26
    b658:	andeq	r6, r0, r4, ror #1
    b65c:	andeq	r5, r0, sl, lsr #28
    b660:	andeq	r5, r0, r0, asr #21
    b664:	strdeq	r5, [r0], -lr
    b668:	andeq	r5, r0, r0, asr sp
    b66c:	ldrdeq	r5, [r0], -r6
    b670:	strdeq	r6, [r0], -ip
    b674:	andeq	r5, r0, lr, ror #22
    b678:	andeq	r6, r0, r8, asr r0
    b67c:	andeq	r5, r0, r2, asr ip
    b680:	svcmi	0x00f0e92d
    b684:	strmi	fp, [r4], -r7, lsl #1
    b688:	svcls	0x0010461e
    b68c:	ldmdbls	r1, {r0, r2, r4, r9, sl, lr}
    b690:	stmdaeq	r2, {r0, r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    b694:	streq	lr, [r0, pc, asr #20]
    b698:	bl	185d7c0 <__bss_end__@@Base+0x1778ed4>
    b69c:	stmdbmi	r8, {r1, r2, r8, fp}^
    b6a0:	ldrbtmi	r1, [r8], #-2043	; 0xfffff805
    b6a4:			; <UNDEFINED> instruction: 0xf8df454b
    b6a8:	svclt	0x0008a11c
    b6ac:	stmdapl	r1, {r0, r1, r2, r6, r8, sl, lr}^
    b6b0:			; <UNDEFINED> instruction: 0xf8dd44fa
    b6b4:	stmdavs	r9, {r3, r6, ip, sp, pc}
    b6b8:			; <UNDEFINED> instruction: 0xf04f9105
    b6bc:	andsle	r0, r0, r0, lsl #2
    b6c0:	strcs	r4, [r0, #-2113]	; 0xfffff7bf
    b6c4:			; <UNDEFINED> instruction: 0xf7f84478
    b6c8:	bmi	104a97c <__bss_end__@@Base+0xf66090>
    b6cc:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    b6d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b6d4:	subsmi	r9, sl, r5, lsl #22
    b6d8:	strtmi	sp, [r8], -sp, ror #2
    b6dc:	pop	{r0, r1, r2, ip, sp, pc}
    b6e0:	shsub8mi	r8, r8, r0
    b6e4:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6e8:	andeq	pc, r0, fp, asr #17
    b6ec:	subsle	r2, ip, r0, lsl #16
    b6f0:			; <UNDEFINED> instruction: 0xf85a4b37
    b6f4:	ldmdavs	fp, {r0, r1, ip, sp}
    b6f8:	eorsle	r2, fp, r0, lsl #22
    b6fc:			; <UNDEFINED> instruction: 0xf7f74638
    b700:	strmi	lr, [r0], sl, lsr #17
    b704:	subsle	r2, r0, r0, lsl #16
    b708:			; <UNDEFINED> instruction: 0x462a4932
    b70c:			; <UNDEFINED> instruction: 0xf85a4633
    b710:	stmib	sp, {r0, ip}^
    b714:	stmdavs	r8, {ip, sp, lr}
    b718:			; <UNDEFINED> instruction: 0xff4cf7f8
    b71c:			; <UNDEFINED> instruction: 0xb3b84605
    b720:	ldrdeq	pc, [r0], -fp
    b724:	tstcs	r0, sl, lsr r6
    b728:	stmdb	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b72c:	ldcle	12, cr2, [ip, #-0]
    b730:	ldrdeq	pc, [r0], -fp
    b734:			; <UNDEFINED> instruction: 0xf10d0164
    b738:	strcs	r0, [r0], -pc, lsl #28
    b73c:	strcs	r3, [r0, -r4, lsl #16]
    b740:	stceq	0, cr15, [r0], {79}	; 0x4f
    b744:	mvneq	lr, #8, 22	; 0x2000
    b748:	ldcne	6, cr4, [sp, #-456]	; 0xfffffe38
    b74c:	strvs	lr, [r2, -sp, asr #19]
    b750:	blne	897a4 <directory_table_hash@@Base+0x24f18>
    b754:			; <UNDEFINED> instruction: 0xf80242ab
    b758:	mvnsle	r1, r1, lsl #18
    b75c:			; <UNDEFINED> instruction: 0xf10c9b03
    b760:	strbmi	r0, [r4, #-3104]!	; 0xfffff3e0
    b764:	svccc	0x0004f840
    b768:	strbmi	sp, [r0], -ip, ror #3
    b76c:			; <UNDEFINED> instruction: 0xf7f62501
    b770:	str	lr, [sl, r6, ror #30]!
    b774:			; <UNDEFINED> instruction: 0x462a4917
    b778:			; <UNDEFINED> instruction: 0xf85a4633
    b77c:	stmib	sp, {r0, ip}^
    b780:	stmdavs	r8, {ip, sp, lr}
    b784:			; <UNDEFINED> instruction: 0xff16f7f8
    b788:	cmplt	r8, r5, lsl #12
    b78c:	ldr	r2, [ip, r1, lsl #10]
    b790:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    b794:	mcrr2	7, 15, pc, r4, cr8	; <UNPREDICTABLE>
    b798:			; <UNDEFINED> instruction: 0xf7f64640
    b79c:			; <UNDEFINED> instruction: 0xe794ef50
    b7a0:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    b7a4:	ldc2	7, cr15, [ip], #-992	; 0xfffffc20
    b7a8:	stmdami	sp, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    b7ac:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    b7b0:	ldc2	7, cr15, [r6], #-992	; 0xfffffc20
    b7b4:			; <UNDEFINED> instruction: 0xf7f6e789
    b7b8:	svclt	0x0000ef98
    b7bc:	andeq	r8, r1, r2, asr #13
    b7c0:	andeq	r0, r0, r0, lsl #4
    b7c4:			; <UNDEFINED> instruction: 0x000186b4
    b7c8:	andeq	r5, r0, r4, lsl #22
    b7cc:	muleq	r1, r6, r6
    b7d0:	andeq	r0, r0, ip, lsl #5
    b7d4:	strdeq	r0, [r0], -r8
    b7d8:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    b7dc:	andeq	r5, r0, sl, lsl #31
    b7e0:	andeq	r5, r0, r2, asr pc
    b7e4:	sbceq	fp, r4, r8, lsr r5
    b7e8:	blx	fed1ec30 <__bss_end__@@Base+0xfec3a344>
    b7ec:	ldrbtmi	pc, [sp], #-900	; 0xfffffc7c	; <UNPREDICTABLE>
    b7f0:	stmdavs	sl!, {r0, r1, r3, r4, r6, r8, fp}^
    b7f4:	adcmi	r6, r2, #40, 16	; 0x280000
    b7f8:			; <UNDEFINED> instruction: 0xf043bfb8
    b7fc:	cmplt	fp, r1, lsl #6
    b800:			; <UNDEFINED> instruction: 0xf7f64621
    b804:	mcrne	15, 1, lr, cr3, cr0, {4}
    b808:	movwcs	fp, #7960	; 0x1f18
    b80c:	svclt	0x00182800
    b810:	ldmdblt	r3, {r8, r9, sp}
    b814:	streq	lr, [r0], #-2501	; 0xfffff63b
    b818:	stmdami	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    b81c:			; <UNDEFINED> instruction: 0xf7f84478
    b820:			; <UNDEFINED> instruction: 0xf7f8fbff
    b824:	andcs	pc, r1, pc, lsr #18
    b828:	ldmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b82c:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    b830:	andeq	r5, r0, ip, asr fp
    b834:	cfstr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    b838:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    b83c:	cmnlt	r3, r3, lsr #16
    b840:	strmi	r3, [r6], -r4, lsl #10
    b844:			; <UNDEFINED> instruction: 0xf855e003
    b848:	stmdavs	r3!, {r2, r8, r9, fp, lr}
    b84c:	stmdavs	r0!, {r0, r1, r3, r5, r8, ip, sp, pc}^
    b850:			; <UNDEFINED> instruction: 0xf7f64631
    b854:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    b858:			; <UNDEFINED> instruction: 0x4620d1f5
    b85c:	svclt	0x0000bd70
    b860:	ldrdeq	r8, [r1], -r0
    b864:	strmi	r4, [r1], -r8, lsl #20
    b868:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b86c:	blcs	25880 <pathname@@Base+0x10ec>
    b870:	addsmi	fp, r9, #24, 30	; 0x60
    b874:	andcc	sp, r4, #7
    b878:	bleq	1499c8 <__bss_end__@@Base+0x650dc>
    b87c:	blcs	25890 <pathname@@Base+0x10fc>
    b880:	addmi	fp, fp, #24, 30	; 0x60
    b884:			; <UNDEFINED> instruction: 0x4770d1f8
    b888:	andeq	r8, r1, r0, lsr #19
    b88c:	svcmi	0x00f0e92d
    b890:	ldcmi	0, cr11, [sl], {133}	; 0x85
    b894:	ldrbtmi	r4, [ip], #-3866	; 0xfffff0e6
    b898:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    b89c:	cmplt	r2, #1703936	; 0x1a0000
    b8a0:	ldrdge	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b8a4:			; <UNDEFINED> instruction: 0xf8df3404
    b8a8:	strmi	r9, [r6], -r0, rrx
    b8ac:	ldrbtmi	r4, [sl], #2583	; 0xa17
    b8b0:			; <UNDEFINED> instruction: 0x460d44f9
    b8b4:	andls	r4, r3, #2046820352	; 0x7a000000
    b8b8:			; <UNDEFINED> instruction: 0x4629689a
    b8bc:			; <UNDEFINED> instruction: 0xb1aa4814
    b8c0:	ldrdlt	pc, [r4], -r3
    b8c4:			; <UNDEFINED> instruction: 0x4658583a
    b8c8:	ldrdhi	pc, [r0], -r2
    b8cc:	mcr	7, 3, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    b8d0:	tstcs	r1, r3, lsl #22
    b8d4:	andlt	pc, r0, sp, asr #17
    b8d8:	strbmi	r2, [r0], -r0, lsl #16
    b8dc:	sadd16mi	fp, sl, r4
    b8e0:	ldrtmi	r4, [r3], -sl, asr #12
    b8e4:	ldrbmi	r9, [r2], -r1, lsl #4
    b8e8:	ldmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b8ec:	blcc	149a44 <__bss_end__@@Base+0x65158>
    b8f0:	bcs	25960 <pathname@@Base+0x11cc>
    b8f4:	andlt	sp, r5, r0, ror #3
    b8f8:	svchi	0x00f0e8bd
    b8fc:	andeq	r8, r1, r2, ror r9
    b900:	andeq	r8, r1, ip, asr #9
    b904:			; <UNDEFINED> instruction: 0x00005eb2
    b908:	andeq	r5, r0, r4, lsr #29
    b90c:	andeq	r5, r0, r0, asr #9
    b910:	andeq	r0, r0, r0, lsr r2
    b914:	ldrbmi	lr, [r0, sp, lsr #18]!
    b918:	stcmi	0, cr11, [r1, #-528]!	; 0xfffffdf0
    b91c:	ldrbtmi	r4, [sp], #-3873	; 0xfffff0df
    b920:	stmdavs	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    b924:	blcs	259b8 <pathname@@Base+0x1224>
    b928:			; <UNDEFINED> instruction: 0xf8dfd037
    b92c:	strcc	sl, [r4, #-124]	; 0xffffff84
    b930:	ldrsbtls	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b934:			; <UNDEFINED> instruction: 0xf8df4606
    b938:	ldrbtmi	r8, [sl], #120	; 0x78
    b93c:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    b940:			; <UNDEFINED> instruction: 0xf7f7e009
    b944:			; <UNDEFINED> instruction: 0xf855e82e
    b948:	blvs	6da960 <__bss_end__@@Base+0x5f6074>
    b94c:			; <UNDEFINED> instruction: 0xf8554798
    b950:	stmdavs	r3!, {r2, r8, r9, fp, lr}
    b954:	stmiavs	r3!, {r0, r1, r3, r8, r9, ip, sp, pc}
    b958:	blcs	1d224 <_IO_stdin_used@@Base+0xe680>
    b95c:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
    b960:	movwls	r4, #13848	; 0x3618
    b964:	mrc	7, 0, APSR_nzcv, cr14, cr6, {7}
    b968:	strbmi	r9, [r4], r3, lsl #22
    b96c:			; <UNDEFINED> instruction: 0xf8dfb110
    b970:	ldrbtmi	ip, [ip], #68	; 0x44
    b974:			; <UNDEFINED> instruction: 0x464a4810
    b978:	tstcs	r1, r4, lsr #22
    b97c:	stmdavs	r0, {r3, r4, r5, fp, ip, lr}
    b980:	andgt	pc, r0, sp, asr #17
    b984:	bicsle	r2, ip, r0, lsl #24
    b988:	tstcs	r1, r2, asr r6
    b98c:	stmda	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b990:	blmi	149aec <__bss_end__@@Base+0x65200>
    b994:	blcs	25a28 <pathname@@Base+0x1294>
    b998:	ldrdlt	sp, [r4], -sp	; <UNPREDICTABLE>
    b99c:			; <UNDEFINED> instruction: 0x87f0e8bd
    b9a0:	andeq	r8, r1, sl, ror #17
    b9a4:	andeq	r8, r1, r4, asr #8
    b9a8:	andeq	r5, r0, sl, lsr lr
    b9ac:	andeq	r5, r0, r0, lsr lr
    b9b0:	andeq	r5, r0, r6, lsl lr
    b9b4:	andeq	r5, r0, r2, lsl #8
    b9b8:	andeq	r0, r0, r0, lsr r2
    b9bc:	blmi	178de4 <__bss_end__@@Base+0x944f8>
    b9c0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    b9c4:			; <UNDEFINED> instruction: 0xf7f6b108
    b9c8:	blmi	1072b8 <__bss_end__@@Base+0x229cc>
    b9cc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    b9d0:	stclt	0, cr6, [r8, #-104]	; 0xffffff98
    b9d4:	ldrdeq	r8, [r1], -r0
    b9d8:	andeq	r8, r1, r2, asr #27
    b9dc:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    b9e0:	addlt	r4, r2, fp, ror r4
    b9e4:	andls	r4, r1, r4, lsl #12
    b9e8:	tstlt	r8, r8, lsl r8
    b9ec:	mcr	7, 1, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    b9f0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    b9f4:	andlt	r6, r2, ip, lsl r0
    b9f8:	svclt	0x0000bd10
    b9fc:			; <UNDEFINED> instruction: 0x00018db0
    ba00:	muleq	r1, lr, sp
    ba04:			; <UNDEFINED> instruction: 0xf7fbb510
    ba08:	ldmdami	sp, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    ba0c:	ldrbtmi	r4, [r8], #-3101	; 0xfffff3e3
    ba10:	svc	0x001af7f6
    ba14:	ldrbtmi	r4, [ip], #-2076	; 0xfffff7e4
    ba18:			; <UNDEFINED> instruction: 0xf7f64478
    ba1c:	ldmdami	fp, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
    ba20:			; <UNDEFINED> instruction: 0xf7f64478
    ba24:	blmi	6c7674 <__bss_end__@@Base+0x5e2d88>
    ba28:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ba2c:			; <UNDEFINED> instruction: 0xf8a0f7f8
    ba30:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    ba34:	svc	0x0008f7f6
    ba38:	stmiapl	r3!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    ba3c:			; <UNDEFINED> instruction: 0xf7f86818
    ba40:	ldmdami	r6, {r0, r1, r2, r4, r7, fp, ip, sp, lr, pc}
    ba44:			; <UNDEFINED> instruction: 0xf7f64478
    ba48:	blmi	587650 <__bss_end__@@Base+0x4a2d64>
    ba4c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ba50:			; <UNDEFINED> instruction: 0xf88ef7f8
    ba54:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    ba58:	mrc	7, 7, APSR_nzcv, cr6, cr6, {7}
    ba5c:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
    ba60:			; <UNDEFINED> instruction: 0xf7f86818
    ba64:	ldmdami	r1, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    ba68:			; <UNDEFINED> instruction: 0xf7f64478
    ba6c:	blmi	44762c <__bss_end__@@Base+0x362d40>
    ba70:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ba74:			; <UNDEFINED> instruction: 0xf96ef7f8
    ba78:			; <UNDEFINED> instruction: 0x4010e8bd
    ba7c:	blt	fed49a64 <__bss_end__@@Base+0xfec65178>
    ba80:	andeq	r5, r0, r2, lsl #27
    ba84:	andeq	r8, r1, lr, asr #6
    ba88:	muleq	r0, r4, sp
    ba8c:	andeq	r5, r0, r8, lsr #27
    ba90:	strdeq	r0, [r0], -ip
    ba94:	andeq	r5, r0, lr, asr #27
    ba98:	andeq	r0, r0, r4, ror r2
    ba9c:	andeq	r5, r0, r0, lsl #28
    baa0:	andeq	r0, r0, r0, ror r2
    baa4:	andeq	r5, r0, r6, lsr #28
    baa8:	andeq	r0, r0, r0, asr r2
    baac:	andeq	r5, r0, ip, asr lr
    bab0:	andeq	r0, r0, r0, lsl r2
    bab4:	blmi	a5e35c <__bss_end__@@Base+0x979a70>
    bab8:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    babc:	strcs	fp, [r1, #-165]	; 0xffffff5b
    bac0:	ldmpl	r3, {r0, r1, sl, fp, sp, pc}^
    bac4:	strtmi	r4, [r0], -r6, lsr #30
    bac8:			; <UNDEFINED> instruction: 0x9323681b
    bacc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bad0:	stmib	sp, {r8, r9, sp}^
    bad4:			; <UNDEFINED> instruction: 0xf7f65301
    bad8:	tstcs	r3, r6, ror pc
    badc:	ldrbtmi	r4, [pc], #-1568	; bae4 <ZSTD_maxCLevel@plt+0x9000>
    bae0:	mcr	7, 6, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    bae4:	strtmi	r4, [r0], -r9, lsr #12
    bae8:			; <UNDEFINED> instruction: 0xf7f64d1e
    baec:	ldrbtmi	lr, [sp], #-3776	; 0xfffff140
    baf0:	strtmi	r2, [r0], -r0, lsl #2
    baf4:	svc	0x00a2f7f6
    baf8:	eorle	r1, r4, r3, asr #24
    bafc:			; <UNDEFINED> instruction: 0xd1282803
    bb00:	tstlt	r1, r9, lsr #16
    bb04:			; <UNDEFINED> instruction: 0xf7fb4638
    bb08:	vmovge.16	d1[1], pc
    bb0c:	tstcs	r0, r2, lsr r6
    bb10:			; <UNDEFINED> instruction: 0xf7f64620
    bb14:	andcc	lr, r1, r2, lsl pc
    bb18:			; <UNDEFINED> instruction: 0xf7f6d112
    bb1c:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    bb20:	rscsle	r2, r3, r4, lsl #16
    bb24:	rscle	r2, r3, fp, lsl #16
    bb28:	mcr	7, 5, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    bb2c:	stmdami	lr, {r0, r9, sl, lr}
    bb30:			; <UNDEFINED> instruction: 0xf7f84478
    bb34:			; <UNDEFINED> instruction: 0xf7f7fa75
    bb38:	andcs	pc, r1, r5, lsr #31
    bb3c:	mcr	7, 6, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    bb40:			; <UNDEFINED> instruction: 0xff60f7ff
    bb44:			; <UNDEFINED> instruction: 0xf7f6e7e2
    bb48:	stmdavs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    bb4c:	mvnle	r2, r4, lsl #16
    bb50:			; <UNDEFINED> instruction: 0xf7ffe7ce
    bb54:			; <UNDEFINED> instruction: 0xe7cbff57
    bb58:	andeq	r8, r1, sl, lsr #5
    bb5c:	andeq	r0, r0, r0, lsl #4
    bb60:	andeq	r3, r0, lr, asr #14
    bb64:	andeq	r8, r1, r2, lsr #25
    bb68:	andeq	r5, r0, r0, ror #27
    bb6c:	movwcs	r4, #2054	; 0x806
    bb70:	ldrbtmi	fp, [r8], #-1040	; 0xfffffbf0
    bb74:	ldrmi	r4, [r9], -r5, lsl #24
    bb78:	stmdbpl	r0, {r0, r2, r9, fp, lr}
    bb7c:			; <UNDEFINED> instruction: 0xf85d447a
    bb80:			; <UNDEFINED> instruction: 0xf7f64b04
    bb84:	svclt	0x0000be2b
    bb88:	strdeq	r8, [r1], -r2
    bb8c:	andeq	r0, r0, r4, asr r2
    bb90:			; <UNDEFINED> instruction: 0xffffff35
    bb94:	ldrbtlt	r4, [r0], #2835	; 0xb13
    bb98:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    bb9c:	cdpcs	7, 0, cr6, cr9, cr0, {0}
    bba0:	bmi	47fc08 <__bss_end__@@Base+0x39b31c>
    bba4:	strmi	r2, [r4], -r0
    bba8:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    bbac:	ldmvs	r3, {r0, r1, r6, r8, ip, sp, pc}
    bbb0:	svcpl	0x000cf852
    bbb4:	strcc	r4, [r1], #-163	; 0xffffff5d
    bbb8:	stccs	3, cr4, [r0, #-96]	; 0xffffffa0
    bbbc:	andlt	sp, r3, #-1073741763	; 0xc000003d
    bbc0:	strcs	r4, [r8], #-2570	; 0xfffff5f6
    bbc4:			; <UNDEFINED> instruction: 0x4610447a
    bbc8:	addshi	r6, r7, r6, lsl r0
    bbcc:	ldrdvs	r8, [ip], -r3
    bbd0:			; <UNDEFINED> instruction: 0x4770bcf0
    bbd4:	mvnle	r2, pc, lsl #30
    bbd8:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    bbdc:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
    bbe0:	ubfx	sp, pc, #3, #22
    bbe4:	andeq	r8, r1, r0, asr #13
    bbe8:			; <UNDEFINED> instruction: 0x000186b8
    bbec:	ldrdeq	r8, [r1], -r0
    bbf0:			; <UNDEFINED> instruction: 0x00018bba
    bbf4:	eorcs	r4, fp, #31744	; 0x7c00
    bbf8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    bbfc:	tstcs	r1, lr, lsl ip
    bc00:	ldmdbpl	ip, {r1, r2, r3, r4, fp, lr}
    bc04:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    bc08:	ldc	7, cr15, [r2, #984]!	; 0x3d8
    bc0c:	stmdavs	r0!, {r2, r3, r4, r9, fp, lr}
    bc10:	ldrbtmi	r2, [sl], #-777	; 0xfffffcf7
    bc14:			; <UNDEFINED> instruction: 0xf7f62101
    bc18:	ldmdami	sl, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    bc1c:	andscs	r6, pc, #2293760	; 0x230000
    bc20:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bc24:	stc	7, cr15, [r4, #984]!	; 0x3d8
    bc28:	stmdavs	r0!, {r0, r1, r2, r4, r9, fp, lr}
    bc2c:	ldrbtmi	r2, [sl], #-783	; 0xfffffcf1
    bc30:			; <UNDEFINED> instruction: 0xf7f62101
    bc34:	ldmdami	r5, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    bc38:	eorscs	r6, r0, #2293760	; 0x230000
    bc3c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bc40:	ldc	7, cr15, [r6, #984]	; 0x3d8
    bc44:	stmdavs	r3!, {r1, r4, fp, lr}
    bc48:	tstcs	r1, fp, lsr r2
    bc4c:			; <UNDEFINED> instruction: 0xf7f64478
    bc50:	ldmdami	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
    bc54:	eorcs	r6, r3, #2293760	; 0x230000
    bc58:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bc5c:	stc	7, cr15, [r8, #984]	; 0x3d8
    bc60:	stmdavs	r3!, {r0, r2, r3, fp, lr}
    bc64:	pop	{r3, r4, r6, r9, sp}
    bc68:	ldrbtmi	r4, [r8], #-16
    bc6c:			; <UNDEFINED> instruction: 0xf7f62101
    bc70:	svclt	0x0000bd7d
    bc74:	andeq	r8, r1, sl, ror #2
    bc78:	andeq	r0, r0, r0, lsr r2
    bc7c:	andeq	r5, r0, r4, asr #26
    bc80:	andeq	r5, r0, r2, ror #26
    bc84:	andeq	r5, r0, sl, lsl #27
    bc88:	muleq	r0, lr, sp
    bc8c:			; <UNDEFINED> instruction: 0x00005dbe
    bc90:	andeq	r5, r0, r4, ror #27
    bc94:	andeq	r5, r0, r2, lsl lr
    bc98:	andeq	r5, r0, r6, lsr #28
    bc9c:	svcmi	0x00f0e92d
    bca0:	stmdavs	r5, {r1, r2, r3, r9, sl, lr}
    bca4:	stmdbmi	r6!, {r0, r1, r7, ip, sp, pc}^
    bca8:	blmi	199d4c0 <__bss_end__@@Base+0x18b8bd4>
    bcac:			; <UNDEFINED> instruction: 0x46284479
    bcb0:	movwls	r4, #1147	; 0x47b
    bcb4:	ldcl	7, cr15, [r6], #-984	; 0xfffffc28
    bcb8:	vmovcs.f16	s3, fp	; <UNPREDICTABLE>
    bcbc:	addhi	pc, r9, r0, asr #6
    bcc0:	andcs	r4, sl, #1048576	; 0x100000
    bcc4:			; <UNDEFINED> instruction: 0xf7f66860
    bcc8:	bmi	1806ed0 <__bss_end__@@Base+0x17225e4>
    bccc:	mcrne	4, 2, r4, cr3, cr10, {3}
    bcd0:	blcs	223d18 <__bss_end__@@Base+0x13f42c>
    bcd4:	addshi	pc, r1, r0, lsl #4
    bcd8:	andlt	r2, r3, r1
    bcdc:	svchi	0x00f0e8bd
    bce0:			; <UNDEFINED> instruction: 0x4628495a
    bce4:			; <UNDEFINED> instruction: 0xf7f64479
    bce8:	stmdacs	r0, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    bcec:	ldmdbmi	r8, {r0, r2, r6, ip, lr, pc}^
    bcf0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bcf4:	mrrc	7, 15, pc, r6, cr6	; <UNPREDICTABLE>
    bcf8:			; <UNDEFINED> instruction: 0xf0402800
    bcfc:	cdpcs	0, 0, cr8, cr1, cr4, {4}
    bd00:	addshi	pc, r8, r0, asr #6
    bd04:	stmdavc	r3!, {r2, r5, r6, fp, sp, lr}
    bd08:	rscle	r2, r5, r0, lsl #22
    bd0c:			; <UNDEFINED> instruction: 0xf04f4b51
    bd10:			; <UNDEFINED> instruction: 0xf8df0a0c
    bd14:	ldrbtmi	r8, [fp], #-324	; 0xfffffebc
    bd18:	ldrbtmi	r4, [r8], #2640	; 0xa50
    bd1c:	ldrbtmi	r6, [sl], #-2078	; 0xfffff7e2
    bd20:	bicslt	r9, lr, r1, lsl #4
    bd24:	teqls	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    bd28:	bleq	47e6c <pathname@@Base+0x236d8>
    bd2c:	ldrbtmi	r4, [r9], #1591	; 0x637
    bd30:			; <UNDEFINED> instruction: 0xf7f64638
    bd34:			; <UNDEFINED> instruction: 0x4639edd2
    bd38:	strmi	r4, [r2], -r5, lsl #12
    bd3c:			; <UNDEFINED> instruction: 0xf7f64620
    bd40:	stmdbne	r1!, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    bd44:			; <UNDEFINED> instruction: 0x5d62b920
    bd48:	svclt	0x00182a2c
    bd4c:	eorle	r2, r8, r0, lsl #20
    bd50:	svcvc	0x000cf859
    bd54:	bleq	88188 <directory_table_hash@@Base+0x238fc>
    bd58:	mvnle	r2, r0, lsl #30
    bd5c:	eorcs	r4, r7, #4259840	; 0x410000
    bd60:	tstcs	r1, r1, asr #22
    bd64:	cfstrsls	mvf4, [r0], {120}	; 0x78
    bd68:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    bd6c:	stc	7, cr15, [r0, #-984]	; 0xfffffc28
    bd70:	andeq	pc, r1, pc, rrx
    bd74:	pop	{r0, r1, ip, sp, pc}
    bd78:	mcrcs	15, 0, r8, cr1, cr0, {7}
    bd7c:	strmi	sp, [r1], -r6, asr #26
    bd80:	stmdavs	r0!, {r1, r3, r9, sp}^
    bd84:	stc	7, cr15, [r0], #-984	; 0xfffffc28
    bd88:	ldrbtmi	r4, [sl], #-2616	; 0xfffff5c8
    bd8c:	movweq	pc, #33184	; 0x81a0	; <UNPREDICTABLE>
    bd90:	blcs	1e3ed8 <__bss_end__@@Base+0xff5ec>
    bd94:	ldmdami	r6!, {r5, r7, r8, fp, ip, lr, pc}
    bd98:	blmi	cd467c <__bss_end__@@Base+0xbefd90>
    bd9c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bda0:	blls	85d2c <directory_table_hash@@Base+0x214a0>
    bda4:	blcc	30a9d4 <__bss_end__@@Base+0x2260e8>
    bda8:	ldrdcc	pc, [r8], -fp
    bdac:	movwcs	fp, #6467	; 0x1943
    bdb0:	andcc	pc, r8, fp, asr #17
    bdb4:			; <UNDEFINED> instruction: 0xf8d8780a
    bdb8:	movwcc	r3, #4104	; 0x1008
    bdbc:	andcc	pc, r8, r8, asr #17
    bdc0:	svclt	0x00052a2c
    bdc4:	stmdbne	r4!, {r0, r8, sl, ip, sp}^
    bdc8:	stmdavc	r2!, {r2, r3, r9, sl, lr}
    bdcc:			; <UNDEFINED> instruction: 0xd1a82a00
    bdd0:	blmi	985be0 <__bss_end__@@Base+0x8a12f4>
    bdd4:	sfmls	f2, 4, [r0], {52}	; 0x34
    bdd8:	stmdami	r6!, {r0, r8, sp}
    bddc:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    bde0:			; <UNDEFINED> instruction: 0xf7f66823
    bde4:	stmdami	r4!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    bde8:	eorscs	r6, r3, #2293760	; 0x230000
    bdec:	tstcs	r1, r8, ror r4
    bdf0:	ldc	7, cr15, [lr], #984	; 0x3d8
    bdf4:	andeq	pc, r1, pc, rrx
    bdf8:	stmdami	r0!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    bdfc:	blmi	6946f4 <__bss_end__@@Base+0x5afe08>
    be00:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    be04:			; <UNDEFINED> instruction: 0xf04fe7af
    be08:			; <UNDEFINED> instruction: 0xe76630ff
    be0c:	eorcs	r4, r9, #22528	; 0x5800
    be10:	tstcs	r1, r0, lsl #24
    be14:	stmiapl	r4!, {r1, r3, r4, fp, lr}^
    be18:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    be1c:	stc	7, cr15, [r8], #984	; 0x3d8
    be20:	stmdavs	r3!, {r3, r4, fp, lr}
    be24:	ldrbtmi	r2, [r8], #-546	; 0xfffffdde
    be28:			; <UNDEFINED> instruction: 0xf7f62101
    be2c:			; <UNDEFINED> instruction: 0xf06feca2
    be30:	ldrb	r0, [r2, -r1]
    be34:	eorcs	r4, r4, #20, 16	; 0x140000
    be38:	tstcs	r1, fp, lsl #22
    be3c:			; <UNDEFINED> instruction: 0xe7924478
    be40:	andeq	r5, r0, r0, asr #28
    be44:	strheq	r8, [r1], -r4
    be48:	andeq	r8, r1, ip, lsl #11
    be4c:	andeq	r5, r0, r8, asr #29
    be50:	andeq	r5, r0, r2, asr pc
    be54:	andeq	r8, r1, sl, asr #10
    be58:	andeq	r8, r1, sl, ror sl
    be5c:	andeq	r8, r1, r2, asr #10
    be60:	andeq	r8, r1, r2, lsr r5
    be64:	andeq	r5, r0, r4, lsl pc
    be68:	andeq	r0, r0, r0, lsr r2
    be6c:	andeq	r8, r1, lr, asr #9
    be70:	andeq	r5, r0, lr, ror #28
    be74:	andeq	r5, r0, r2, lsr #26
    be78:	andeq	r5, r0, ip, asr #26
    be7c:	andeq	r5, r0, sl, ror #26
    be80:	andeq	r5, r0, r4, lsr #27
    be84:	andeq	r5, r0, r2, asr #27
    be88:	andeq	r5, r0, r4, lsl lr
    be8c:			; <UNDEFINED> instruction: 0x4615b530
    be90:	ldrmi	fp, [ip], -r3, lsl #1
    be94:	ldcmi	6, cr4, [r0, #-172]	; 0xffffff54
    be98:	strmi	r9, [sl], -r0, lsl #8
    be9c:	ldrbtmi	r4, [sp], #-3087	; 0xfffff3f1
    bea0:	stmdbpl	ip!, {r0, r3, r5, r6, r9, sl, lr}
    bea4:	strls	r6, [r1], #-2084	; 0xfffff7dc
    bea8:	streq	pc, [r0], #-79	; 0xffffffb1
    beac:			; <UNDEFINED> instruction: 0xf7f69c06
    beb0:	ldmdblt	r8, {r1, r3, sl, fp, sp, lr, pc}^
    beb4:	stmdbmi	sl, {r8, r9, fp, ip, pc}
    beb8:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
    bebc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    bec0:	subsmi	r9, r1, r1, lsl #20
    bec4:	ldrmi	sp, [r8], -r6, lsl #2
    bec8:	ldclt	0, cr11, [r0, #-12]!
    becc:	mvnscc	pc, #79	; 0x4f
    bed0:	ldrb	r6, [r0, r0, lsr #32]!
    bed4:	stc	7, cr15, [r8], {246}	; 0xf6
    bed8:	andeq	r7, r1, r6, asr #29
    bedc:	andeq	r0, r0, r0, lsl #4
    bee0:	andeq	r7, r1, sl, lsr #29
    bee4:	svcmi	0x00f0e92d
    bee8:	blvs	fe01d700 <__bss_end__@@Base+0xfdf38e14>
    beec:	ldrmi	fp, [r0], r3, lsl #1
    bef0:	stmdacs	r0, {r0, r5, r6, sl, sp, lr}
    bef4:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    bef8:	stflep	f1, [lr, #-4]
    befc:	ldrdlt	pc, [r0], pc	; <UNPREDICTABLE>
    bf00:			; <UNDEFINED> instruction: 0xf1042700
    bf04:			; <UNDEFINED> instruction: 0x4699053c
    bf08:			; <UNDEFINED> instruction: 0x463e44fb
    bf0c:	stmdacs	r0, {r1, r2, sp, lr, pc}
    bf10:	blvs	fe900408 <__bss_end__@@Base+0xfe81bb1c>
    bf14:	strcc	r3, [ip, #-1537]	; 0xfffff9ff
    bf18:	sfmle	f4, 4, [r7, #-716]!	; 0xfffffd34
    bf1c:			; <UNDEFINED> instruction: 0xf7f64620
    bf20:	strmi	lr, [r3], -r8, lsl #24
    bf24:	bllt	fe2dd7ac <__bss_end__@@Base+0xfe1f8ec0>
    bf28:	stmib	r4, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
    bf2c:	stmiavs	sl!, {r8, fp, pc}
    bf30:	stmib	r4, {r0, r8, r9, fp, sp}^
    bf34:	vstrle	s4, [r6, #-12]
    bf38:			; <UNDEFINED> instruction: 0xf8db682a
    bf3c:			; <UNDEFINED> instruction: 0xf7f61000
    bf40:	strmi	lr, [r3], -r8, ror #24
    bf44:	tstcs	r4, r0, lsl fp
    bf48:			; <UNDEFINED> instruction: 0xf7f64620
    bf4c:	stmdbvs	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    bf50:	stmdacs	r1, {r1, r3, r5, r6, sp, lr}
    bf54:	bicsle	r4, sl, r3, lsl #12
    bf58:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}^
    bf5c:	addsmi	r3, sl, #1048576	; 0x100000
    bf60:			; <UNDEFINED> instruction: 0x462fbfb8
    bf64:	strcc	r6, [ip, #-2979]	; 0xfffff45d
    bf68:	lfmle	f4, 2, [r7], {179}	; 0xb3
    bf6c:	ldmib	r7, {r0, r1, r2, r3, r5, r7, r8, ip, sp, pc}^
    bf70:	blls	4c37c <pathname@@Base+0x27be8>
    bf74:	mulle	sp, r9, r2
    bf78:	ldrmi	r4, [r8], -r2, lsl #12
    bf7c:	bl	fe149f5c <__bss_end__@@Base+0xfe065670>
    bf80:	andlt	r6, r3, r8, ror r8
    bf84:	svchi	0x00f0e8bd
    bf88:	strb	r4, [r2, pc, lsr #12]
    bf8c:			; <UNDEFINED> instruction: 0xf04f9a0d
    bf90:	ldrshvs	r3, [r3], -pc	; <UNPREDICTABLE>
    bf94:	pop	{r0, r1, ip, sp, pc}
    bf98:	strdcs	r8, [r0], -r0
    bf9c:	svclt	0x0000e7fa
    bfa0:	andeq	r8, r1, r0, asr r3
    bfa4:	ldrbmi	lr, [r0, sp, lsr #18]!
    bfa8:	addlt	r4, r4, r0, lsl #13
    bfac:	blmi	d3841c <__bss_end__@@Base+0xc53b30>
    bfb0:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    bfb4:	subcs	fp, r8, r6, lsl fp
    bfb8:	mcrr	7, 15, pc, ip, cr6	; <UNPREDICTABLE>
    bfbc:	stmdacs	r0, {r2, r9, sl, lr}
    bfc0:	andcs	sp, r1, #88	; 0x58
    bfc4:	stmib	r4, {sp}^
    bfc8:	stmdbmi	lr!, {r1, r2, r3, sp}
    bfcc:	stcmi	6, cr2, [lr, #-0]
    bfd0:	ldrbtmi	r2, [r9], #-520	; 0xfffffdf8
    bfd4:	stmib	r4, {r1, r2, r5, r9, sp, lr}^
    bfd8:	ldrbtmi	r6, [sp], #-1545	; 0xfffff9f7
    bfdc:	movwne	lr, #2513	; 0x9d1
    bfe0:	streq	lr, [r1, #-2509]	; 0xfffff633
    bfe4:	andls	r2, r0, #56	; 0x38
    bfe8:	strtmi	r9, [r0], -r3
    bfec:	bl	fffc9fcc <__bss_end__@@Base+0xffee56e0>
    bff0:			; <UNDEFINED> instruction: 0xf8c8bb78
    bff4:	andlt	r4, r4, r0
    bff8:			; <UNDEFINED> instruction: 0x87f0e8bd
    bffc:	beq	348140 <__bss_end__@@Base+0x263854>
    c000:	blx	29da2e <__bss_end__@@Base+0x1b9142>
    c004:			; <UNDEFINED> instruction: 0xf105f506
    c008:			; <UNDEFINED> instruction: 0xf7f6003c
    c00c:	strmi	lr, [r4], -r4, lsr #24
    c010:	eorle	r2, pc, r0, lsl #16
    c014:	ldcmi	6, cr4, [sp, #-168]	; 0xffffff58
    c018:	tstcs	r0, ip, lsr r0
    c01c:			; <UNDEFINED> instruction: 0xf7f6447d
    c020:			; <UNDEFINED> instruction: 0x63a6ec86
    c024:	movtlt	r6, #14379	; 0x382b
    c028:	and	r2, r3, r0, lsl #12
    c02c:			; <UNDEFINED> instruction: 0xf8553601
    c030:	tstlt	r3, #12, 30	; 0x30
    c034:	blx	2a62ea <__bss_end__@@Base+0x1c19fe>
    c038:	blcs	1dc58 <_IO_stdin_used@@Base+0xf0b4>
    c03c:	stmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
    c040:	mcrcs	3, 0, r6, cr0, cr11, {7}
    c044:			; <UNDEFINED> instruction: 0x4648d0f2
    c048:	stc	7, cr15, [r4], {246}	; 0xf6
    c04c:	stmdacs	r0, {r3, r4, r5, r6, sl, sp, lr}
    c050:	blvs	fe900808 <__bss_end__@@Base+0xfe81bf1c>
    c054:	svclt	0x00c42b01
    c058:	strcs	r4, [r1, #-1574]	; 0xfffff9da
    c05c:	ldcvs	13, cr13, [r0, #-28]!	; 0xffffffe4
    c060:			; <UNDEFINED> instruction: 0xf7f63501
    c064:	blvs	fe906c1c <__bss_end__@@Base+0xfe822330>
    c068:	adcmi	r3, fp, #12, 12	; 0xc00000
    c06c:			; <UNDEFINED> instruction: 0x4620dcf7
    c070:	b	ff94a050 <__bss_end__@@Base+0xff865764>
    c074:	rscscc	pc, pc, pc, asr #32
    c078:	blvs	ff845f74 <__bss_end__@@Base+0xff761688>
    c07c:	svclt	0x0000e7a5
    c080:	andeq	r8, r1, r4, ror #15
    c084:	andeq	r8, r1, r6, lsl #5
    c088:	andeq	r5, r0, r6, asr #25
    c08c:	andeq	r8, r1, r4, asr #4
    c090:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    c094:	bcs	66304 <directory_table_hash@@Base+0x1a78>
    c098:	andcs	sp, r0, r1
    c09c:	bmi	19de64 <__bss_end__@@Base+0xb9578>
    c0a0:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    c0a4:	rscsle	r2, r8, r0, lsl #18
    c0a8:	andcs	r2, r0, r0, lsl #2
    c0ac:	umullsvs	r6, r1, r9, r0
    c0b0:	svclt	0x00004770
    c0b4:	andeq	r8, r1, r2, lsl #14
    c0b8:	andeq	r8, r1, r0, asr #3
    c0bc:	cfldr32mi	mvfx11, [r1], #-448	; 0xfffffe40
    c0c0:	bcs	1d2b8 <_IO_stdin_used@@Base+0xe714>
    c0c4:	bcs	200194 <__bss_end__@@Base+0x11b8a8>
    c0c8:	stmdavs	sl, {r0, r1, r3, r4, r5, r8, fp, ip, lr, pc}
    c0cc:	blcs	213a20 <__bss_end__@@Base+0x12f134>
    c0d0:			; <UNDEFINED> instruction: 0xf9b1d84d
    c0d4:	stcmi	0, cr6, [ip, #-16]!
    c0d8:	movweq	pc, #33190	; 0x81a6	; <UNPREDICTABLE>
    c0dc:	addslt	r4, fp, #2097152000	; 0x7d000000
    c0e0:	eorvs	r2, sl, r7, lsl #22
    c0e4:	bmi	a821d0 <__bss_end__@@Base+0x99d8e4>
    c0e8:	blmi	a540f0 <__bss_end__@@Base+0x96f804>
    c0ec:	rsbvs	r4, lr, sl, ror r4
    c0f0:	ldmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    c0f4:			; <UNDEFINED> instruction: 0xb1bc6098
    c0f8:			; <UNDEFINED> instruction: 0x5006f9b1
    c0fc:	strmi	r4, [r1], -r4, lsl #12
    c100:	blx	115590c <__bss_end__@@Base+0x1071020>
    c104:	tstcc	r1, r1, lsl #6	; <UNPREDICTABLE>
    c108:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
    c10c:	addsvs	fp, r6, r6, lsl pc
    c110:	strcc	r6, [r1], #-147	; 0xffffff6d
    c114:	svccc	0x000cf852
    c118:	andcs	fp, r1, r8, lsl pc
    c11c:	mvnsle	r2, r0, lsl #22
    c120:	blmi	738568 <__bss_end__@@Base+0x653c7c>
    c124:	addsvs	r4, ip, fp, ror r4
    c128:	ldcllt	0, cr2, [r0, #-0]
    c12c:	strcs	r4, [r9, #-2842]	; 0xfffff4e6
    c130:	strcs	r4, [pc], #-2330	; c138 <ZSTD_maxCLevel@plt+0x9654>
    c134:			; <UNDEFINED> instruction: 0x4610447b
    c138:	stmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
    c13c:	addvs	r5, sl, r0, lsl #8
    c140:	blmi	5fb708 <__bss_end__@@Base+0x516e1c>
    c144:	ldmdami	r7, {r2, r5, r6, r7, fp, ip, lr}
    c148:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r9, sp}
    c14c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c150:	bl	3ca130 <__bss_end__@@Base+0x2e5844>
    c154:	rscscc	pc, pc, pc, asr #32
    c158:	blmi	47b720 <__bss_end__@@Base+0x396e34>
    c15c:	ldmdami	r2, {r0, r1, r2, r4, r5, r9, sp}
    c160:	stmiapl	r4!, {r0, r8, sp}^
    c164:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    c168:	bl	ca148 <inode_table_hash@@Base+0x25890>
    c16c:	blmi	346120 <__bss_end__@@Base+0x261834>
    c170:	stmdami	lr, {r0, r2, r3, r4, r5, r9, sp}
    c174:	stmiapl	r4!, {r0, r8, sp}^
    c178:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    c17c:	b	ffe4a15c <__bss_end__@@Base+0xffd65870>
    c180:	svclt	0x0000e7e1
    c184:	andeq	r7, r1, r4, lsr #25
    c188:	andeq	r8, r1, ip, ror r1
    c18c:	andeq	r8, r1, r4, ror r1
    c190:	andeq	r8, r1, r4, lsr #13
    c194:	andeq	r8, r1, r0, ror r6
    c198:	andeq	r8, r1, r4, lsr #2
    c19c:	andeq	r8, r1, ip, asr r6
    c1a0:	andeq	r0, r0, r0, lsr r2
    c1a4:	ldrdeq	r5, [r0], -r2
    c1a8:	andeq	r5, r0, r4, lsl #23
    c1ac:	andeq	r5, r0, r0, lsr fp
    c1b0:	ldrbmi	lr, [r0, sp, lsr #18]!
    c1b4:			; <UNDEFINED> instruction: 0x4c382907
    c1b8:	ldmdble	r3, {r2, r3, r4, r5, r6, sl, lr}^
    c1bc:	strmi	r6, [r5], -r2, lsl #16
    c1c0:	blcs	213b14 <__bss_end__@@Base+0x12f228>
    c1c4:	ldmdbmi	r5!, {r2, r3, r4, r5, fp, ip, lr, pc}
    c1c8:	ldrbtmi	r2, [r9], #-1
    c1cc:	bl	ff44a1ac <__bss_end__@@Base+0xff3658c0>
    c1d0:			; <UNDEFINED> instruction: 0x2004f9b5
    c1d4:	movweq	pc, #33186	; 0x81a2	; <UNPREDICTABLE>
    c1d8:	blcs	1f8c4c <__bss_end__@@Base+0x114360>
    c1dc:	mrcmi	8, 1, sp, cr0, cr1, {2}
    c1e0:	ldmdbmi	r0!, {r0, sp}
    c1e4:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    c1e8:	bl	ff0ca1c8 <__bss_end__@@Base+0xfefe58dc>
    c1ec:	blcs	262c0 <pathname@@Base+0x1b2c>
    c1f0:			; <UNDEFINED> instruction: 0xf8dfd041
    c1f4:	andcs	r8, r0, #180	; 0xb4
    c1f8:	ldrmi	r4, [r2], ip, lsr #30
    c1fc:	ldrsbtls	pc, [r0], pc	; <UNPREDICTABLE>
    c200:	ldrbtmi	r4, [pc], #-1272	; c208 <ZSTD_maxCLevel@plt+0x9724>
    c204:	strd	r4, [sp], -r9
    c208:			; <UNDEFINED> instruction: 0xf7f64649
    c20c:	ldmdavs	r2!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    c210:	andcs	r4, r1, r1, asr #12
    c214:	bl	feb4a1f4 <__bss_end__@@Base+0xfea65908>
    c218:			; <UNDEFINED> instruction: 0xf8564622
    c21c:			; <UNDEFINED> instruction: 0xf10a3f0c
    c220:	tstlt	r3, #4096	; 0x1000
    c224:			; <UNDEFINED> instruction: 0x3006f9b5
    c228:	vpmax.u8	<illegal reg q7.5>, q5, <illegal reg q1.5>
    c22c:	streq	pc, [r1], #-19	; 0xffffffed
    c230:			; <UNDEFINED> instruction: 0x4639d0f3
    c234:	bcs	14240 <_IO_stdin_used@@Base+0x569c>
    c238:			; <UNDEFINED> instruction: 0xf7f6d1e6
    c23c:			; <UNDEFINED> instruction: 0xe7e6eb9a
    c240:	eorscs	r4, sp, #28, 22	; 0x7000
    c244:	tstcs	r1, ip, lsl r8
    c248:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    c24c:			; <UNDEFINED> instruction: 0xf7f66823
    c250:	ldmdami	sl, {r4, r7, r9, fp, sp, lr, pc}
    c254:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r9, sp}
    c258:	pop	{r0, r8, sp}
    c25c:	ldrbtmi	r4, [r8], #-2032	; 0xfffff810
    c260:	blt	fe14a240 <__bss_end__@@Base+0xfe065954>
    c264:	stmiapl	r4!, {r0, r1, r4, r8, r9, fp, lr}^
    c268:	strdlt	lr, [r2, -r3]!
    c26c:			; <UNDEFINED> instruction: 0x47f0e8bd
    c270:			; <UNDEFINED> instruction: 0xf7f6200a
    c274:	ldmdami	r2, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, pc}
    c278:			; <UNDEFINED> instruction: 0x47f0e8bd
    c27c:			; <UNDEFINED> instruction: 0xf7f64478
    c280:	blmi	33ae0c <__bss_end__@@Base+0x256520>
    c284:	stmdami	pc, {r0, r1, r2, r4, r5, r9, sp}	; <UNPREDICTABLE>
    c288:	stmiapl	r4!, {r0, r8, sp}^
    c28c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    c290:	b	1bca270 <__bss_end__@@Base+0x1ae5984>
    c294:	svclt	0x0000e7dd
    c298:	andeq	r7, r1, ip, lsr #23
    c29c:	muleq	r0, r6, fp
    c2a0:	andeq	r8, r1, ip, ror r0
    c2a4:	muleq	r0, r2, fp
    c2a8:	andeq	r2, r0, r0, asr fp
    c2ac:	andeq	r5, r0, lr, lsl #23
    c2b0:	andeq	r5, r0, r8, lsl #23
    c2b4:	andeq	r0, r0, r0, lsr r2
    c2b8:	andeq	r5, r0, lr, asr sl
    c2bc:	andeq	r5, r0, r2, asr #21
    c2c0:	andeq	r5, r0, ip, lsr #22
    c2c4:	andeq	r5, r0, ip, asr sl
    c2c8:	svcmi	0x00f0e92d
    c2cc:	stcmi	6, cr4, [ip], #-120	; 0xffffff88
    c2d0:	blmi	b3859c <__bss_end__@@Base+0xa53cb0>
    c2d4:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
    c2d8:			; <UNDEFINED> instruction: 0xf8dd466f
    c2dc:	smlattcs	r0, r8, r0, r9
    c2e0:	ldcge	8, cr5, [r7], {227}	; 0xe3
    c2e4:			; <UNDEFINED> instruction: 0x46384690
    c2e8:	ldmdavs	fp, {r3, r4, r6, r9, sp}
    c2ec:			; <UNDEFINED> instruction: 0xf04f932f
    c2f0:			; <UNDEFINED> instruction: 0xf8dd0300
    c2f4:			; <UNDEFINED> instruction: 0xf7f6a0ec
    c2f8:	tstcs	r5, sl, lsl fp
    c2fc:			; <UNDEFINED> instruction: 0xf7f64620
    c300:	strtmi	lr, [r1], -r2, asr #23
    c304:			; <UNDEFINED> instruction: 0xf8cd4638
    c308:			; <UNDEFINED> instruction: 0xf7f6905c
    c30c:	bllt	184706c <__bss_end__@@Base+0x1762780>
    c310:	strmi	r2, [r3], r3, lsl #2
    c314:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    c318:	stmib	sp, {r2, r8, fp, ip, lr}^
    c31c:			; <UNDEFINED> instruction: 0xf7f68600
    c320:	strmi	lr, [r4], -r0, ror #18
    c324:			; <UNDEFINED> instruction: 0xf7f64638
    c328:			; <UNDEFINED> instruction: 0x2c01eae4
    c32c:	bllt	140364 <__bss_end__@@Base+0x5ba78>
    c330:	blmi	51eb8c <__bss_end__@@Base+0x43a2a0>
    c334:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c338:	blls	be63a8 <__bss_end__@@Base+0xb01abc>
    c33c:	tstle	sp, sl, asr r0
    c340:	eorslt	r4, r1, r0, lsr #12
    c344:	svchi	0x00f0e8bd
    c348:	ldrtne	r1, [r3], #-562	; 0xfffffdce
    c34c:	rsfeqsz	f7, f6, #0.5
    c350:			; <UNDEFINED> instruction: 0xf8859c06
    c354:			; <UNDEFINED> instruction: 0xf885b009
    c358:			; <UNDEFINED> instruction: 0xf885b00a
    c35c:			; <UNDEFINED> instruction: 0xf885b00b
    c360:			; <UNDEFINED> instruction: 0x71aab00c
    c364:	eorvc	r7, lr, #-1073741766	; 0xc000003a
    c368:	strmi	lr, [r4], -r2, ror #15
    c36c:			; <UNDEFINED> instruction: 0xf7f64638
    c370:			; <UNDEFINED> instruction: 0xf8caeac0
    c374:			; <UNDEFINED> instruction: 0xf04f4000
    c378:			; <UNDEFINED> instruction: 0xe7d934ff
    c37c:	ldmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c380:	andeq	r7, r1, lr, lsl #21
    c384:	andeq	r0, r0, r0, lsl #4
    c388:	andeq	r7, r1, r0, lsr sl
    c38c:	svcmi	0x00f0e92d
    c390:	svcmi	0x003c4698
    c394:	blmi	f38610 <__bss_end__@@Base+0xe53d24>
    c398:	ldrbtmi	r4, [pc], #-1667	; c3a0 <ZSTD_maxCLevel@plt+0x98bc>
    c39c:	strmi	r4, [ip], -sp, ror #12
    c3a0:	ldmpl	fp!, {r1, r2, r4, r9, sl, lr}^
    c3a4:	tstcs	r0, r8, asr r2
    c3a8:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    c3ac:			; <UNDEFINED> instruction: 0xf04f931b
    c3b0:			; <UNDEFINED> instruction: 0xf8dd0300
    c3b4:			; <UNDEFINED> instruction: 0xf7f69098
    c3b8:			; <UNDEFINED> instruction: 0x4628eaba
    c3bc:	andvc	pc, r0, #79	; 0x4f
    c3c0:			; <UNDEFINED> instruction: 0xf7f62300
    c3c4:			; <UNDEFINED> instruction: 0x4607ea90
    c3c8:	cmple	r4, r0, lsl #16
    c3cc:			; <UNDEFINED> instruction: 0xf10d6820
    c3d0:	stmdavs	r1!, {r2, r3, r4, r6, sl, fp}^
    c3d4:	strbtmi	r6, [r3], -r2, lsr #17
    c3d8:	mul	ip, r4, r8
    c3dc:			; <UNDEFINED> instruction: 0xf8ddc307
    c3e0:			; <UNDEFINED> instruction: 0xf883a061
    c3e4:	strbmi	lr, [r2]
    c3e8:			; <UNDEFINED> instruction: 0x4639dc3e
    c3ec:			; <UNDEFINED> instruction: 0xf04f4628
    c3f0:	andcs	r3, sp, #-67108861	; 0xfc000003
    c3f4:	rsbcc	pc, r1, sp, asr #17
    c3f8:	rsbcc	pc, r5, sp, asr #17
    c3fc:			; <UNDEFINED> instruction: 0xf8cd9201
    c400:			; <UNDEFINED> instruction: 0xf8cdb010
    c404:			; <UNDEFINED> instruction: 0xf8cd8014
    c408:			; <UNDEFINED> instruction: 0xf7f6c000
    c40c:	bls	867bc <directory_table_hash@@Base+0x21f30>
    c410:	strmi	r4, [r3], -r2, lsl #6
    c414:	tstcs	r3, r4, lsr #2
    c418:	strcc	r4, [sp], #-1576	; 0xfffff9d8
    c41c:	strls	r3, [r0], #-3597	; 0xfffff1f3
    c420:			; <UNDEFINED> instruction: 0xf7f69601
    c424:			; <UNDEFINED> instruction: 0x4604e8de
    c428:			; <UNDEFINED> instruction: 0xf7f64628
    c42c:			; <UNDEFINED> instruction: 0x2c01ea62
    c430:	ldmiblt	r4!, {r1, r3, ip, lr, pc}^
    c434:	movwcs	lr, #27101	; 0x69dd
    c438:			; <UNDEFINED> instruction: 0x17c14650
    c43c:	svclt	0x0008428b
    c440:	tstle	r1, #343932928	; 0x14800000
    c444:	ldmdblt	fp!, {r0, r8, r9, fp, ip, pc}^
    c448:	blmi	3dec90 <__bss_end__@@Base+0x2fa3a4>
    c44c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c450:	blls	6e64c0 <__bss_end__@@Base+0x601bd4>
    c454:	tstle	r2, sl, asr r0
    c458:	andslt	r4, sp, r0, asr r6
    c45c:	svchi	0x00f0e8bd
    c460:	ldrmi	r4, [pc], -r8, lsr #12
    c464:	b	114a444 <__bss_end__@@Base+0x1065b58>
    c468:	bcc	85ac <ZSTD_maxCLevel@plt+0x5ac8>
    c46c:	andvc	pc, r0, r9, asr #17
    c470:	strtmi	lr, [r7], -sl, ror #15
    c474:			; <UNDEFINED> instruction: 0x4628e7f8
    c478:	b	eca458 <__bss_end__@@Base+0xde5b6c>
    c47c:			; <UNDEFINED> instruction: 0xf7f6e7f4
    c480:	svclt	0x0000e934
    c484:	andeq	r7, r1, sl, asr #19
    c488:	andeq	r0, r0, r0, lsl #4
    c48c:	andeq	r7, r1, r8, lsl r9
    c490:	ldrbtlt	r4, [r0], #-2833	; 0xfffff4ef
    c494:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    c498:	andsle	r4, r6, r6, lsl #5
    c49c:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
    c4a0:	cmplt	ip, r4, lsl r8
    c4a4:	strmi	r2, [r4], -r0
    c4a8:			; <UNDEFINED> instruction: 0xf8526913
    c4ac:	addmi	r5, r3, r8, lsl pc
    c4b0:	tstmi	ip, #1
    c4b4:	mvnsle	r2, r0, lsl #26
    c4b8:	andcs	r4, r8, #9216	; 0x2400
    c4bc:			; <UNDEFINED> instruction: 0x4618447b
    c4c0:	subsvs	r6, ip, lr, lsl r0
    c4c4:	ldcllt	0, cr6, [r0], #-40	; 0xffffffd8
    c4c8:	blmi	19e290 <__bss_end__@@Base+0xb99a4>
    c4cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c4d0:	mvnle	r2, r1, lsl #22
    c4d4:	ldrb	r2, [r6, r0]!
    c4d8:	andeq	r8, r1, ip, lsl #6
    c4dc:	andeq	r7, r1, r6, ror lr
    c4e0:	andeq	r8, r1, r4, ror #5
    c4e4:	andeq	r7, r1, r4, asr #28
    c4e8:	eorcs	r4, r5, #59392	; 0xe800
    c4ec:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    c4f0:	tstcs	r1, r9, lsr ip
    c4f4:	ldmdbpl	ip, {r0, r3, r4, r5, fp, lr}
    c4f8:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    c4fc:	ldmdb	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c500:	stmdavs	r3!, {r0, r1, r2, r4, r5, fp, lr}
    c504:	tstcs	r1, pc, lsr #4
    c508:			; <UNDEFINED> instruction: 0xf7f64478
    c50c:	ldmdami	r5!, {r1, r4, r5, r8, fp, sp, lr, pc}
    c510:	eorcs	r6, lr, #2293760	; 0x230000
    c514:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c518:	stmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c51c:	stmdavs	r3!, {r1, r4, r5, fp, lr}
    c520:	tstcs	r1, r7, lsl r2
    c524:			; <UNDEFINED> instruction: 0xf7f64478
    c528:	ldmdami	r0!, {r2, r5, r8, fp, sp, lr, pc}
    c52c:	eorcs	r6, r8, #2293760	; 0x230000
    c530:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c534:	ldmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c538:	stmdavs	r3!, {r0, r2, r3, r5, fp, lr}
    c53c:	tstcs	r1, r6, lsl r2
    c540:			; <UNDEFINED> instruction: 0xf7f64478
    c544:	stmdami	fp!, {r1, r2, r4, r8, fp, sp, lr, pc}
    c548:	andscs	r6, fp, #2293760	; 0x230000
    c54c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c550:	stmdb	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c554:	stmdavs	r3!, {r3, r5, fp, lr}
    c558:	tstcs	r1, r1, lsr r2
    c55c:			; <UNDEFINED> instruction: 0xf7f64478
    c560:	stmdami	r6!, {r3, r8, fp, sp, lr, pc}
    c564:	eorcs	r6, r8, #2293760	; 0x230000
    c568:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c56c:	stmdb	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c570:	stmdavs	r3!, {r0, r1, r5, fp, lr}
    c574:	tstcs	r1, sl, lsr #4
    c578:			; <UNDEFINED> instruction: 0xf7f64478
    c57c:	stmdami	r1!, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    c580:	eorscs	r6, r1, #2293760	; 0x230000
    c584:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c588:	ldm	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c58c:	stmdavs	r3!, {r1, r2, r3, r4, fp, lr}
    c590:	tstcs	r1, r1, lsr r2
    c594:			; <UNDEFINED> instruction: 0xf7f64478
    c598:	ldmdami	ip, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    c59c:	eorscs	r6, r1, #2293760	; 0x230000
    c5a0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c5a4:	stmia	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c5a8:	stmdavs	r3!, {r0, r3, r4, fp, lr}
    c5ac:	tstcs	r1, fp, lsr #4
    c5b0:			; <UNDEFINED> instruction: 0xf7f64478
    c5b4:	bmi	606934 <__bss_end__@@Base+0x522048>
    c5b8:	tstcs	r1, r0, lsr #16
    c5bc:			; <UNDEFINED> instruction: 0xf7f6447a
    c5c0:	ldmdami	r5, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
    c5c4:	andscs	r6, r5, #2293760	; 0x230000
    c5c8:			; <UNDEFINED> instruction: 0x4010e8bd
    c5cc:	tstcs	r1, r8, ror r4
    c5d0:	stmialt	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c5d4:	andeq	r7, r1, r6, ror r8
    c5d8:	andeq	r0, r0, r0, lsr r2
    c5dc:	andeq	r5, r0, r8, lsl r9
    c5e0:	andeq	r5, r0, r0, lsr r9
    c5e4:	andeq	r5, r0, r2, asr r9
    c5e8:	andeq	r5, r0, r4, asr r5
    c5ec:	andeq	r5, r0, r6, ror #18
    c5f0:	andeq	r5, r0, r4, lsl #19
    c5f4:	andeq	r5, r0, lr, lsl #19
    c5f8:	muleq	r0, ip, r9
    c5fc:	andeq	r5, r0, r2, asr #19
    c600:	andeq	r5, r0, r0, ror #19
    c604:	strdeq	r5, [r0], -lr
    c608:	andeq	r5, r0, r4, lsr #20
    c60c:	andeq	r5, r0, sl, asr #20
    c610:	andeq	r5, r0, r0, ror sl
    c614:	muleq	r0, r0, sl
    c618:			; <UNDEFINED> instruction: 0x00005ab4
    c61c:	ldrlt	r4, [r8, #-2615]!	; 0xfffff5c9
    c620:			; <UNDEFINED> instruction: 0x4603447a
    c624:	ldmvs	r0, {r1, r2, r4, r5, sl, fp, lr}
    c628:	bicslt	r4, r0, ip, ror r4
    c62c:	sfmle	f4, 2, [fp], {152}	; 0x98
    c630:	svcpl	0x0000f5b0
    c634:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, ip, lr, pc}
    c638:			; <UNDEFINED> instruction: 0xf3a0fa90
    c63c:			; <UNDEFINED> instruction: 0xf383fab3
    c640:	streq	pc, [r1, #-79]	; 0xffffffb1
    c644:			; <UNDEFINED> instruction: 0xf04fbf08
    c648:	blx	15964c <__bss_end__@@Base+0x74d60>
    c64c:	addsmi	pc, r0, #805306368	; 0x30000000
    c650:	andle	r4, r4, fp, lsr #8
    c654:	vpmax.u8	d15, d3, d5
    c658:	addsmi	r4, r8, #318767104	; 0x13000000
    c65c:	andcs	sp, r0, fp, lsl r1
    c660:	ldcl	13, cr11, [r2, #224]	; 0xe0
    c664:	vmov.f32	s15, #83	; 0x3e980000  0.2968750
    c668:	vneg.f32	s15, s0
    c66c:	andsle	pc, r0, r0, lsl sl	; <UNPREDICTABLE>
    c670:	bcc	447e94 <__bss_end__@@Base+0x3635a8>
    c674:	bvs	847df8 <__bss_end__@@Base+0x76350c>
    c678:	bvc	ff208160 <__bss_end__@@Base+0xff123874>
    c67c:	bvc	a07f20 <__bss_end__@@Base+0x923634>
    c680:	bvc	9c81a4 <__bss_end__@@Base+0x8e38b8>
    c684:	bvc	ffa08280 <__bss_end__@@Base+0xff923994>
    c688:	beq	fe447eec <__bss_end__@@Base+0xfe363600>
    c68c:	bvc	c7d9c <inode_table_hash@@Base+0x234e4>
    c690:	addsvs	lr, r3, lr, asr #15
    c694:	blmi	6fbb7c <__bss_end__@@Base+0x617290>
    c698:	ldmdami	fp, {r0, r3, r5, r9, sl, lr}
    c69c:	stmiapl	r4!, {r0, r4, r6, r9, sp}^
    c6a0:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    c6a4:	stmda	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c6a8:			; <UNDEFINED> instruction: 0x46294a18
    c6ac:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    c6b0:	ldmdb	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c6b4:	stmdavs	r3!, {r1, r2, r4, fp, lr}
    c6b8:	andscs	r4, r5, #42991616	; 0x2900000
    c6bc:			; <UNDEFINED> instruction: 0xf7f64478
    c6c0:			; <UNDEFINED> instruction: 0xf04fe858
    c6c4:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    c6c8:	eorcs	r4, sl, #14336	; 0x3800
    c6cc:	tstcs	r1, r1, lsl r8
    c6d0:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    c6d4:			; <UNDEFINED> instruction: 0xf7f6681b
    c6d8:			; <UNDEFINED> instruction: 0xf04fe84c
    c6dc:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    c6e0:	eorcs	r4, pc, #8, 22	; 0x2000
    c6e4:	tstcs	r1, ip, lsl #16
    c6e8:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    c6ec:			; <UNDEFINED> instruction: 0xf7f6681b
    c6f0:			; <UNDEFINED> instruction: 0xf04fe840
    c6f4:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    c6f8:	sbcmi	r0, r8, #0
    c6fc:	andeq	r8, r1, r0, lsl #3
    c700:	andeq	r7, r1, ip, lsr r7
    c704:	andeq	r0, r0, r0, lsr r2
    c708:	andeq	r5, r0, r4, asr sl
    c70c:	muleq	r0, sl, sl
    c710:	andeq	r5, r0, r0, ror #21
    c714:	andeq	r5, r0, r6, asr #19
    c718:	ldrdeq	r5, [r0], -sl
    c71c:	ldrbmi	lr, [r0, sp, lsr #18]!
    c720:			; <UNDEFINED> instruction: 0x4c2f2908
    c724:	hvcle	13388	; 0x344c
    c728:	strmi	r6, [r3], -r2, lsl #16
    c72c:	bcs	14738 <_IO_stdin_used@@Base+0x5b94>
    c730:			; <UNDEFINED> instruction: 0xf1a2fa92
    c734:			; <UNDEFINED> instruction: 0xf181fab1
    c738:			; <UNDEFINED> instruction: 0xf04fbf08
    c73c:	blx	18f40 <_IO_stdin_used@@Base+0xa39c>
    c740:	addsmi	pc, r5, #4194304	; 0x400000
    c744:	andle	r4, r4, r1, lsl #8
    c748:			; <UNDEFINED> instruction: 0xf101fa00
    c74c:	addsmi	r4, r1, #687865856	; 0x29000000
    c750:	absmisp	f5, #0.5
    c754:	stmdbmi	r4!, {r0, sp}
    c758:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    c75c:			; <UNDEFINED> instruction: 0xf7f64479
    c760:	ldmdavs	r3!, {r3, r8, fp, sp, lr, pc}
    c764:			; <UNDEFINED> instruction: 0xf8dfb3ab
    c768:	strcs	r9, [r0, #-132]	; 0xffffff7c
    c76c:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
    c770:			; <UNDEFINED> instruction: 0xf8df462a
    c774:	ldrbtmi	sl, [r9], #128	; 0x80
    c778:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    c77c:	ldrbmi	lr, [r1], -ip
    c780:	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c784:			; <UNDEFINED> instruction: 0x46496832
    c788:			; <UNDEFINED> instruction: 0xf7f62001
    c78c:			; <UNDEFINED> instruction: 0x4622e8f2
    c790:	svccc	0x0018f856
    c794:			; <UNDEFINED> instruction: 0xb1b33501
    c798:	vpmax.u8	<illegal reg q7.5>, <illegal reg q2.5>, <illegal reg q3.5>
    c79c:	streq	pc, [r1], #-19	; 0xffffffed
    c7a0:			; <UNDEFINED> instruction: 0x4641d0f6
    c7a4:	bcs	147b0 <_IO_stdin_used@@Base+0x5c0c>
    c7a8:			; <UNDEFINED> instruction: 0xf7f6d1e9
    c7ac:	strb	lr, [r9, r2, ror #17]!
    c7b0:	eorscs	r4, sp, #17408	; 0x4400
    c7b4:	tstcs	r1, r1, lsl r8
    c7b8:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    c7bc:			; <UNDEFINED> instruction: 0x47f0e8bd
    c7c0:			; <UNDEFINED> instruction: 0xf7f5681b
    c7c4:	ldrdlt	fp, [r2, -r3]!
    c7c8:			; <UNDEFINED> instruction: 0x47f0e8bd
    c7cc:			; <UNDEFINED> instruction: 0xf7f6200a
    c7d0:	stmdami	fp, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
    c7d4:			; <UNDEFINED> instruction: 0x47f0e8bd
    c7d8:			; <UNDEFINED> instruction: 0xf7f64478
    c7dc:	svclt	0x0000b833
    c7e0:	andeq	r7, r1, r0, asr #12
    c7e4:			; <UNDEFINED> instruction: 0x00017bbc
    c7e8:	andeq	r5, r0, r8, asr sl
    c7ec:	ldrdeq	r2, [r0], -sl
    c7f0:	andeq	r5, r0, r4, asr sl
    c7f4:	andeq	r5, r0, r2, lsl r6
    c7f8:	andeq	r0, r0, r0, lsr r2
    c7fc:	andeq	r5, r0, lr, lsr sl
    c800:	andeq	r5, r0, r8, lsl #20
    c804:	blmi	1f9f200 <__bss_end__@@Base+0x1eba914>
    c808:	push	{r1, r3, r4, r5, r6, sl, lr}
    c80c:			; <UNDEFINED> instruction: 0x460d4ff0
    c810:	ldrdlt	r5, [r5], r3
    c814:	strmi	r6, [r4], -r6, lsl #16
    c818:	ldmdavs	fp, {r1, r3, r4, r5, r6, r8, fp, lr}
    c81c:			; <UNDEFINED> instruction: 0xf04f9303
    c820:	blmi	1e4d428 <__bss_end__@@Base+0x1d68b3c>
    c824:			; <UNDEFINED> instruction: 0x46304479
    c828:	movwls	r4, #5243	; 0x147b
    c82c:	mrc	7, 5, APSR_nzcv, cr10, cr5, {7}
    c830:	cmple	r6, r0, lsl #16
    c834:	vpadd.f32	d18, d0, d1
    c838:	stmdavs	r5!, {r1, r2, r4, r6, r7, pc}^
    c83c:	blcs	2a8f0 <pathname@@Base+0x615c>
    c840:	blmi	1cc0a18 <__bss_end__@@Base+0x1bdc12c>
    c844:	beq	648988 <__bss_end__@@Base+0x56409c>
    c848:	ldrdhi	pc, [r4, #143]	; 0x8f
    c84c:	bmi	1c5da40 <__bss_end__@@Base+0x1b79154>
    c850:	ldmdavs	lr, {r3, r4, r5, r6, r7, sl, lr}
    c854:	andls	r4, r0, #2046820352	; 0x7a000000
    c858:			; <UNDEFINED> instruction: 0xf8dfb1de
    c85c:			; <UNDEFINED> instruction: 0xf04f91bc
    c860:	ldrtmi	r0, [r7], -r0, lsl #22
    c864:			; <UNDEFINED> instruction: 0x463844f9
    c868:	ldmda	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c86c:			; <UNDEFINED> instruction: 0x46044639
    c870:	strtmi	r4, [r8], -r2, lsl #12
    c874:	ldmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c878:			; <UNDEFINED> instruction: 0x5d2ab928
    c87c:	bcs	b12d28 <__bss_end__@@Base+0xa2e43c>
    c880:	bcs	3c4e8 <pathname@@Base+0x17d54>
    c884:			; <UNDEFINED> instruction: 0xf859d054
    c888:			; <UNDEFINED> instruction: 0xf10b7f18
    c88c:	svccs	0x00000b01
    c890:	stmdami	r2!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
    c894:	blmi	1895114 <__bss_end__@@Base+0x17b0828>
    c898:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c89c:	stmiapl	r3!, {r0, sl, fp, ip, pc}^
    c8a0:			; <UNDEFINED> instruction: 0xf7f5681b
    c8a4:			; <UNDEFINED> instruction: 0xf06fef66
    c8a8:	bmi	178c8b4 <__bss_end__@@Base+0x16a7fc8>
    c8ac:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    c8b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c8b4:	subsmi	r9, sl, r3, lsl #22
    c8b8:	addshi	pc, fp, r0, asr #32
    c8bc:	pop	{r0, r2, ip, sp, pc}
    c8c0:	ldmdbmi	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    c8c4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    c8c8:	mcr	7, 3, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    c8cc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    c8d0:	stfcsd	f5, [r1, #-360]	; 0xfffffe98
    c8d4:	stmdavs	r0!, {r0, r1, r3, r4, r6, r8, sl, fp, ip, lr, pc}^
    c8d8:			; <UNDEFINED> instruction: 0xf7f5a902
    c8dc:	blls	c8734 <inode_table_hash@@Base+0x23e7c>
    c8e0:	blcs	96a954 <__bss_end__@@Base+0x886068>
    c8e4:	mrc	0, 7, sp, cr13, cr13, {1}
    c8e8:	vcvt.f32.s32	s14, s0
    c8ec:	vcmpe.f32	s14, s15
    c8f0:	vneg.f32	s15, s0
    c8f4:	msrle	(UNDEF: 107), r0
    c8f8:	bicseq	pc, pc, r3
    c8fc:	stmdbcs	fp, {r0, r1, r3, r6, r9, fp, lr}^
    c900:	andeq	pc, r0, pc, asr #32
    c904:	svclt	0x0008447a
    c908:	bcc	fe44816c <__bss_end__@@Base+0xfe363880>
    c90c:	bvc	c801c <inode_table_hash@@Base+0x23764>
    c910:	svclt	0x000460d0
    c914:	umullsvs	r0, r3, fp, r2
    c918:	stmdbcs	sp, {r3, ip, lr, pc}^
    c91c:	cdp	15, 1, cr11, cr7, cr2, {0}
    c920:	ldreq	r3, [fp, #-2704]	; 0xfffff570
    c924:	mulle	r1, r3, r0
    c928:	cmple	r6, r0, lsl #22
    c92c:	ldr	r2, [ip, r1]!
    c930:	blx	2b353a <__bss_end__@@Base+0x1cec4e>
    c934:			; <UNDEFINED> instruction: 0xf8db3b0b
    c938:	stmdblt	r3, {r4, ip, sp}^
    c93c:			; <UNDEFINED> instruction: 0xf8cb2301
    c940:	stmdavc	sl, {r4, ip, sp}
    c944:	ldrdcc	pc, [r0], -r8
    c948:			; <UNDEFINED> instruction: 0xf8c83301
    c94c:	bcs	b18954 <__bss_end__@@Base+0xa34068>
    c950:	strcc	fp, [r1], #-3845	; 0xfffff0fb
    c954:	strmi	r1, [sp], -sp, lsr #18
    c958:	bcs	2aa08 <pathname@@Base+0x6274>
    c95c:	svcge	0x007cf47f
    c960:	cdp	7, 11, cr14, cr5, cr4, {7}
    c964:	vsqrt.f32	s1, s0
    c968:	ldmdble	fp, {r4, r9, fp, ip, sp, lr, pc}
    c96c:	bvc	8c80f0 <__bss_end__@@Base+0x7e3804>
    c970:	beq	ffa08448 <__bss_end__@@Base+0xff923b5c>
    c974:	blx	448540 <__bss_end__@@Base+0x363c54>
    c978:	blmi	b839d0 <__bss_end__@@Base+0xa9f0e4>
    c97c:	ldrbtmi	r2, [fp], #-1
    c980:	beq	107f94 <__bss_end__@@Base+0x236a8>
    c984:			; <UNDEFINED> instruction: 0xe790609e
    c988:	rscscc	pc, pc, pc, asr #32
    c98c:	stcls	7, cr14, [r1], {141}	; 0x8d
    c990:	blmi	8d5220 <__bss_end__@@Base+0x7f0934>
    c994:	stmdami	r7!, {r0, r8, sp}
    c998:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    c99c:			; <UNDEFINED> instruction: 0xf7f5681b
    c9a0:	str	lr, [r0, r8, ror #29]
    c9a4:	eorscs	r9, sl, #256	; 0x100
    c9a8:	tstcs	r1, sp, lsl fp
    c9ac:	stmiapl	r3!, {r1, r5, fp, lr}^
    c9b0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    c9b4:	mrc	7, 6, APSR_nzcv, cr12, cr5, {7}
    c9b8:	stcls	7, cr14, [r1], {117}	; 0x75
    c9bc:	blmi	61524c <__bss_end__@@Base+0x530960>
    c9c0:	ldmdami	lr, {r0, r8, sp}
    c9c4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    c9c8:			; <UNDEFINED> instruction: 0xf7f5681b
    c9cc:			; <UNDEFINED> instruction: 0xe76aeed2
    c9d0:	subcs	r9, sl, #256	; 0x100
    c9d4:	tstcs	r1, r2, lsl fp
    c9d8:	stmiapl	r3!, {r0, r3, r4, fp, lr}^
    c9dc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    c9e0:	mcr	7, 6, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    c9e4:	ldmdami	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    c9e8:	blmi	355254 <__bss_end__@@Base+0x270968>
    c9ec:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    c9f0:			; <UNDEFINED> instruction: 0xf7f5e754
    c9f4:	svclt	0x0000ee7a
    c9f8:	sbcmi	r0, r8, #0
    c9fc:	andeq	r7, r1, ip, asr r5
    ca00:	andeq	r0, r0, r0, lsl #4
    ca04:	andeq	r5, r0, r4, lsl sl
    ca08:	andeq	r7, r1, ip, lsr r5
    ca0c:	andeq	r7, r1, r8, asr #21
    ca10:	andeq	r7, r1, r0, asr #21
    ca14:	andeq	r7, r1, r0, asr #21
    ca18:			; <UNDEFINED> instruction: 0x00017ab0
    ca1c:	muleq	r0, lr, sl
    ca20:	andeq	r0, r0, r0, lsr r2
    ca24:			; <UNDEFINED> instruction: 0x000174b6
    ca28:	muleq	r0, r6, r9
    ca2c:	muleq	r1, ip, lr
    ca30:	andeq	r7, r1, r2, lsr #28
    ca34:	andeq	r5, r0, lr, asr #17
    ca38:	ldrdeq	r5, [r0], -ip
    ca3c:	andeq	r5, r0, lr, asr #18
    ca40:	andeq	r5, r0, ip, ror #17
    ca44:	andeq	r5, r0, r2, asr r8
    ca48:	strdlt	fp, [sp], r0
    ca4c:	strcs	r4, [r0, #-3866]	; 0xfffff0e6
    ca50:			; <UNDEFINED> instruction: 0x46144e1a
    ca54:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    ca58:	movwls	r2, #16385	; 0x4001
    ca5c:	andls	sl, r3, r7, lsl #16
    ca60:	andls	sl, r0, r6, lsl #16
    ca64:	ldmibpl	lr!, {r0, r1, r3, r9, sl, lr}
    ca68:	strtmi	r4, [r9], -sl, lsr #12
    ca6c:	ldmdavs	r6!, {r3, fp, sp, pc}
    ca70:			; <UNDEFINED> instruction: 0xf04f960b
    ca74:	strls	r0, [r6, #-1536]	; 0xfffffa00
    ca78:			; <UNDEFINED> instruction: 0xf04f9507
    ca7c:	ldcls	6, cr7, [r2, #-0]
    ca80:	stmib	sp, {r8, r9, sl, sp}^
    ca84:			; <UNDEFINED> instruction: 0xf7f56708
    ca88:	strmi	lr, [r3], -r4, lsr #31
    ca8c:	bls	1bb034 <__bss_end__@@Base+0xd6748>
    ca90:	smlatble	sl, r2, r2, r4
    ca94:	bmi	2b2ab8 <__bss_end__@@Base+0x1ce1cc>
    ca98:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    ca9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    caa0:	subsmi	r9, sl, fp, lsl #22
    caa4:	andlt	sp, sp, r5, lsl #2
    caa8:			; <UNDEFINED> instruction: 0xf04fbdf0
    caac:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    cab0:			; <UNDEFINED> instruction: 0xf7f5e7f1
    cab4:	svclt	0x0000ee1a
    cab8:	andeq	r7, r1, r0, lsl r3
    cabc:	andeq	r0, r0, r0, lsl #4
    cac0:	andeq	r7, r1, sl, asr #5
    cac4:	svcmi	0x00f0e92d
    cac8:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    cacc:	ldmib	r0, {r1, r8, r9, fp, pc}^
    cad0:	stmdacs	r0, {ip, pc}
    cad4:			; <UNDEFINED> instruction: 0xf8c9b087
    cad8:	stmib	sp, {ip}^
    cadc:	stflee	f3, [r0, #-16]!
    cae0:	movweq	pc, #49415	; 0xc107	; <UNPREDICTABLE>
    cae4:	beq	48c28 <pathname@@Base+0x24494>
    cae8:			; <UNDEFINED> instruction: 0x46564693
    caec:	bcc	448314 <__bss_end__@@Base+0x363a28>
    caf0:	ldrd	r4, [pc], -r0
    caf4:	svceq	0x0000f1ba
    caf8:			; <UNDEFINED> instruction: 0xf8dad039
    cafc:	blvs	fead4be4 <__bss_end__@@Base+0xfe9f02f8>
    cb00:	svclt	0x0088429a
    cb04:	ldmdavs	fp!, {r1, r3, r5, r7, r9, sl, lr}^
    cb08:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    cb0c:	cfldr32le	mvfx4, [r4, #-268]!	; 0xfffffef4
    cb10:	ldrdls	pc, [r0], -r7
    cb14:	mufe	f2, f0, f6
    cb18:			; <UNDEFINED> instruction: 0xf7f50a10
    cb1c:	b	14089f4 <__bss_end__@@Base+0x1324108>
    cb20:	bl	253d48 <__bss_end__@@Base+0x16f45c>
    cb24:	ldrbmi	r0, [fp], -ip, lsl #10
    cb28:	rndeqe	f7, f5
    cb2c:	strmi	r2, [r4], -r1, lsl #2
    cb30:			; <UNDEFINED> instruction: 0xf1054602
    cb34:	stmiblt	ip, {r3}
    cb38:	ldrhtvs	r6, [lr], #142	; 0x8e
    cb3c:	ldcls	3, cr6, [r2], {172}	; 0xac
    cb40:	stmib	sp, {r2, r9, sl, fp, ip, pc}^
    cb44:			; <UNDEFINED> instruction: 0xf859e402
    cb48:	stmib	sp, {r2, r3, lr}^
    cb4c:			; <UNDEFINED> instruction: 0xf7f56400
    cb50:			; <UNDEFINED> instruction: 0x4606ed36
    cb54:	sbcle	r2, sp, r0, lsl #16
    cb58:	sbcsle	r2, r4, sl, lsl #16
    cb5c:			; <UNDEFINED> instruction: 0xf04f9b13
    cb60:	ldrshvs	r3, [lr], -pc	; <UNPREDICTABLE>
    cb64:	ldc	0, cr11, [sp], #28
    cb68:	pop	{r1, r8, r9, fp, pc}
    cb6c:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    cb70:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    cb74:	strbmi	r4, [r3, #-1706]	; 0xfffff956
    cb78:			; <UNDEFINED> instruction: 0xf1badcca
    cb7c:	andsle	r0, r0, r0, lsl #30
    cb80:	ldrdne	pc, [r0], -sl
    cb84:			; <UNDEFINED> instruction: 0xf8da9805
    cb88:	addmi	r2, r1, #56	; 0x38
    cb8c:			; <UNDEFINED> instruction: 0xf7f5d003
    cb90:			; <UNDEFINED> instruction: 0xf8daed7c
    cb94:			; <UNDEFINED> instruction: 0x46102038
    cb98:	ldc	0, cr11, [sp], #28
    cb9c:	pop	{r1, r8, r9, fp, pc}
    cba0:	strdcs	r8, [r0], -r0
    cba4:	svclt	0x0000e7de
    cba8:	svcmi	0x00f0e92d
    cbac:	addlt	r4, r5, r7, lsl #12
    cbb0:	ldrmi	r4, [r4], -lr, lsl #12
    cbb4:	rsbsle	r2, r2, r0, lsl #20
    cbb8:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    cbbc:	orrseq	r6, r8, fp, lsl r8
    cbc0:	tstcs	r1, r2, lsl #6
    cbc4:	stcl	7, cr15, [sl], {245}	; 0xf5
    cbc8:	stmdacs	r0, {r7, r9, sl, lr}
    cbcc:	rsbcs	sp, ip, ip, ror r0
    cbd0:	mcr	7, 2, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    cbd4:	eorsvs	r4, r8, r5, lsl #12
    cbd8:	subsle	r2, r8, r0, lsl #16
    cbdc:			; <UNDEFINED> instruction: 0xf1009b02
    cbe0:			; <UNDEFINED> instruction: 0xf8c0070c
    cbe4:	subvs	r8, r3, r0
    cbe8:	subsle	r2, ip, r0, lsl #24
    cbec:	strcs	r4, [r0], #-2873	; 0xfffff4c7
    cbf0:	andmi	pc, ip, r8, asr #17
    cbf4:	rscscc	pc, pc, #79	; 0x4f
    cbf8:	strls	r4, [r0], #-1147	; 0xfffffb85
    cbfc:			; <UNDEFINED> instruction: 0x21214c36
    cc00:			; <UNDEFINED> instruction: 0xf04f689b
    cc04:			; <UNDEFINED> instruction: 0xf8c80901
    cc08:	ldrbtmi	r7, [ip], #-16
    cc0c:	andne	pc, r8, r8, asr #17
    cc10:	addvs	r4, r3, sp, lsl #12
    cc14:			; <UNDEFINED> instruction: 0xf8c84633
    cc18:			; <UNDEFINED> instruction: 0x46462018
    cc1c:	andscs	pc, ip, r8, asr #17
    cc20:			; <UNDEFINED> instruction: 0x46984693
    cc24:	andls	r9, r3, r1, lsl #4
    cc28:	ldrcc	lr, [r8], #-0
    cc2c:	orrslt	r6, r8, #32, 16	; 0x200000
    cc30:	bcs	270c0 <pathname@@Base+0x292c>
    cc34:			; <UNDEFINED> instruction: 0x4640d0f9
    cc38:	bne	fe28757c <__bss_end__@@Base+0xfe1a2c90>
    cc3c:	mcr	7, 0, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    cc40:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    cc44:	ldrtmi	r4, [r2], #-1618	; 0xfffff9ae
    cc48:	andeq	pc, sl, r6, asr #16
    cc4c:	blls	391d4 <pathname@@Base+0x14a40>
    cc50:	ldrdeq	lr, [r2, -r4]
    cc54:	stmib	r2, {r0, r2, r4, r7, r8, sp, lr}^
    cc58:	blls	5a87c <pathname@@Base+0x360e8>
    cc5c:	eorlt	pc, r8, r2, asr #17
    cc60:	smlabteq	r2, r2, r9, lr
    cc64:	ubfx	r6, r3, #5, #1
    cc68:	ldrtmi	r9, [r0], r2, lsl #22
    cc6c:	blcs	74080 <directory_table_hash@@Base+0xf7f4>
    cc70:	blls	c40a0 <inode_table_hash@@Base+0x1f7e8>
    cc74:	strbeq	pc, [r0], #-422	; 0xfffffe5a	; <UNPREDICTABLE>
    cc78:	strne	lr, [r3], #2820	; 0xb04
    cc7c:	svceq	0x0040f856
    cc80:	ldcl	7, cr15, [ip], {245}	; 0xf5
    cc84:	ldrhle	r4, [r9, #36]!	; 0x24
    cc88:			; <UNDEFINED> instruction: 0xf7f54628
    cc8c:			; <UNDEFINED> instruction: 0x4640ecd8
    cc90:	ldcl	7, cr15, [r4], {245}	; 0xf5
    cc94:	rscscc	pc, pc, pc, asr #32
    cc98:	pop	{r0, r2, ip, sp, pc}
    cc9c:	movwcs	r8, #8176	; 0x1ff0
    cca0:	movwls	r2, #8256	; 0x2040
    cca4:	vst1.32	{d30}, [pc]!
    cca8:	eorcs	r5, r1, #0, 6
    ccac:	strtmi	r6, [r0], -fp, lsr #1
    ccb0:			; <UNDEFINED> instruction: 0xf8c82300
    ccb4:	stmib	r8, {r4, ip, sp, lr}^
    ccb8:			; <UNDEFINED> instruction: 0xf04f2302
    ccbc:			; <UNDEFINED> instruction: 0xf04f32ff
    ccc0:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    ccc4:	strb	r2, [r7, r6, lsl #6]!
    ccc8:	rscscc	pc, pc, pc, asr #32
    cccc:	svclt	0x0000e7e4
    ccd0:	andeq	r7, r1, r6, asr r7
    ccd4:	andeq	r7, r1, r8, lsr #23
    ccd8:	andeq	r7, r1, sl, lsl #14
    ccdc:	cfstr32mi	mvfx11, [r6, #-992]!	; 0xfffffc20
    cce0:	bllt	49dedc <__bss_end__@@Base+0x3b95f0>
    cce4:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    cce8:	stmdbmi	r5!, {r3, r4, r7, sp, lr}
    ccec:	blmi	955cf8 <__bss_end__@@Base+0x87140c>
    ccf0:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    ccf4:	andsvs	r6, ip, r8, lsl #16
    ccf8:	strcs	fp, [r0, #-424]	; 0xfffffe58
    ccfc:	strtmi	r4, [r8], -r6, lsr #12
    cd00:	vpmax.u8	<illegal reg q7.5>, q0, q1
    cd04:			; <UNDEFINED> instruction: 0xf0133001
    cd08:	svclt	0x00160301
    cd0c:	tstvs	fp, lr, lsl #2
    cd10:			; <UNDEFINED> instruction: 0xf8513401
    cd14:	svclt	0x00183f18
    cd18:	blcs	16124 <_IO_stdin_used@@Base+0x7580>
    cd1c:			; <UNDEFINED> instruction: 0xb115d1f0
    cd20:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    cd24:	andcs	r6, r0, ip, lsl r0
    cd28:	bcs	23c510 <__bss_end__@@Base+0x157c24>
    cd2c:	stmdavs	r8, {r0, r1, r2, r4, r8, ip, lr, pc}
    cd30:	cfmulsmi	mvf2, mvf6, mvf1
    cd34:	blx	fe416d3c <__bss_end__@@Base+0xfe332450>
    cd38:	blx	fed09bc0 <__bss_end__@@Base+0xfec252d4>
    cd3c:	ldrbtmi	pc, [lr], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
    cd40:			; <UNDEFINED> instruction: 0xf04fbf08
    cd44:	blx	119d48 <__bss_end__@@Base+0x3545c>
    cd48:	adcsmi	pc, r8, #786432	; 0xc0000
    cd4c:	strtmi	r6, [r3], #-2122	; 0xfffff7b6
    cd50:	strhle	r6, [sl], #0
    cd54:	vpmax.u8	d15, d3, d4
    cd58:	addsmi	r4, r8, #989855744	; 0x3b000000
    cd5c:	blmi	341078 <__bss_end__@@Base+0x25c78c>
    cd60:	stmdami	ip, {r0, r2, r3, r4, r5, r9, sp}
    cd64:	stmiapl	fp!, {r0, r8, sp}^
    cd68:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    cd6c:	stc	7, cr15, [r0, #-980]	; 0xfffffc2c
    cd70:	rscscc	pc, pc, pc, asr #32
    cd74:	svclt	0x0000bdf8
    cd78:	andeq	r7, r1, r4, lsl #1
    cd7c:			; <UNDEFINED> instruction: 0x00017aba
    cd80:	andeq	r7, r1, r4, lsr #12
    cd84:	andeq	r7, r1, lr, lsl r6
    cd88:	andeq	r7, r1, lr, ror #11
    cd8c:	andeq	r7, r1, r2, ror #20
    cd90:	andeq	r0, r0, r0, lsr r2
    cd94:	muleq	r0, r0, r4
    cd98:	ldrlt	r4, [r0], #-2573	; 0xfffff5f3
    cd9c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    cda0:	andle	r2, fp, r4, lsl #22
    cda4:	strcs	r4, [r0], #-2571	; 0xfffff5f5
    cda8:	andsvs	r4, r3, sl, ror r4
    cdac:	movwcs	r4, #34826	; 0x880a
    cdb0:	subvs	r4, r4, r8, ror r4
    cdb4:			; <UNDEFINED> instruction: 0xf85d600b
    cdb8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    cdbc:	stccs	8, cr6, [r8], {84}	; 0x54
    cdc0:	bmi	1c0dd4 <__bss_end__@@Base+0xdc4e8>
    cdc4:	andsvs	r4, r3, sl, ror r4
    cdc8:	strdcs	lr, [r0], -r0
    cdcc:	svclt	0x0000e7f3
    cdd0:	andeq	r7, r1, r4, asr r6
    cdd4:	andeq	r7, r1, r8, lsl #20
    cdd8:	andeq	r7, r1, r0, lsl #20
    cddc:	andeq	r7, r1, ip, ror #19
    cde0:	addlt	fp, r6, r0, ror r5
    cde4:	strcs	r4, [r0], #-3334	; 0xfffff2fa
    cde8:	ldrbtmi	r9, [sp], #-3594	; 0xfffff1f6
    cdec:	stmdavs	sp!, {r0, r1, sl, ip, pc}^
    cdf0:	strls	r9, [r2], #-1536	; 0xfffffa00
    cdf4:	strls	r9, [r1], #-1284	; 0xfffffafc
    cdf8:	stcl	7, cr15, [sl], #-980	; 0xfffffc2c
    cdfc:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    ce00:	andeq	r7, r1, r6, lsl #12
    ce04:	blmi	53a2ec <__bss_end__@@Base+0x455a00>
    ce08:	ldrbtmi	r4, [fp], #-2324	; 0xfffff6ec
    ce0c:	ldmvs	sl, {r0, r3, r4, r5, r6, sl, lr}
    ce10:	svclt	0x00081c50
    ce14:	andle	r2, r5, r0
    ce18:	stmdacs	r4, {r3, r4, fp, sp, lr}
    ce1c:	subsvs	fp, sl, r4, lsl #30
    ce20:	mrsle	r2, (UNDEF: 0)
    ce24:	movwcs	fp, #52536	; 0xcd38
    ce28:	blx	df666 <inode_table_hash@@Base+0x3adae>
    ce2c:	stcmi	3, cr15, [sp], {-0}
    ce30:	smlabbcs	r1, sp, r8, r5
    ce34:	bmi	31e02c <__bss_end__@@Base+0x239740>
    ce38:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
    ce3c:			; <UNDEFINED> instruction: 0xf7f558e3
    ce40:	stmdami	sl, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
    ce44:	subcs	r6, r8, #2818048	; 0x2b0000
    ce48:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ce4c:	ldc	7, cr15, [r0], {245}	; 0xf5
    ce50:	rscscc	pc, pc, pc, asr #32
    ce54:	svclt	0x0000bd38
    ce58:	andeq	r7, r1, r6, ror #11
    ce5c:	andeq	r6, r1, r8, asr pc
    ce60:	andeq	r0, r0, r0, lsr r2
    ce64:			; <UNDEFINED> instruction: 0x00016db0
    ce68:	andeq	r5, r0, lr, asr #10
    ce6c:	andeq	r5, r0, r2, lsl #11
    ce70:	andscs	r4, fp, #37888	; 0x9400
    ce74:	mvnsmi	lr, sp, lsr #18
    ce78:	cfstrsmi	mvf4, [r4], #-492	; 0xfffffe14
    ce7c:	cdpmi	0, 2, cr11, cr4, cr4, {4}
    ce80:	stmdami	r4!, {r0, r8, sp}
    ce84:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    ce88:	ldmdbpl	lr, {r0, r1, r9, sl, ip, pc}
    ce8c:	cfstrsmi	mvf4, [r2], #-480	; 0xfffffe20
    ce90:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
    ce94:	ldrbtmi	r6, [ip], #-2099	; 0xfffff7cd
    ce98:	stcl	7, cr15, [sl], #-980	; 0xfffffc2c
    ce9c:	ldmdavs	r3!, {r5, fp, lr}
    cea0:	ldrbtmi	r2, [r8], #-543	; 0xfffffde1
    cea4:			; <UNDEFINED> instruction: 0xf7f52101
    cea8:	svcmi	0x001eec64
    ceac:	ldrbtmi	r4, [r8], #2846	; 0xb1e
    ceb0:	ldrbtmi	r4, [pc], #-2590	; ceb8 <ZSTD_maxCLevel@plt+0xa3d4>
    ceb4:	ldrbtmi	r6, [fp], #-2096	; 0xfffff7d0
    ceb8:	tstcs	r1, sl, ror r4
    cebc:	bls	f16c4 <__bss_end__@@Base+0xcdd8>
    cec0:			; <UNDEFINED> instruction: 0xf7f5440d
    cec4:	stmiavs	r3!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    cec8:			; <UNDEFINED> instruction: 0xb12b340c
    cecc:	ldmdavs	r0!, {r2, r8, sl, fp, sp}
    ced0:	strbmi	fp, [r2], -ip, lsl #30
    ced4:			; <UNDEFINED> instruction: 0xe7f0463a
    ced8:	eorcs	r4, fp, #1376256	; 0x150000
    cedc:	tstcs	r1, r3, lsr r8
    cee0:			; <UNDEFINED> instruction: 0xf7f54478
    cee4:	bmi	508004 <__bss_end__@@Base+0x423718>
    cee8:	movwcs	r6, #34864	; 0x8830
    ceec:	tstcs	r1, sl, ror r4
    cef0:	ldcl	7, cr15, [r6, #-980]	; 0xfffffc2c
    cef4:	ldmdavs	r3!, {r4, fp, lr}
    cef8:	ldrbtmi	r2, [r8], #-550	; 0xfffffdda
    cefc:	andlt	r2, r4, r1, lsl #2
    cf00:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cf04:	ldclt	7, cr15, [r2], #-980	; 0xfffffc2c
    cf08:	andeq	r6, r1, ip, ror #29
    cf0c:	andeq	r0, r0, r0, lsr r2
    cf10:	ldrdeq	r5, [r0], -r6
    cf14:	muleq	r0, r4, r5
    cf18:	andeq	r6, r1, lr, asr #26
    cf1c:	andeq	r4, r0, r6, lsr #17
    cf20:	muleq	r0, sl, r5
    cf24:	andeq	r3, r0, r2, asr #29
    cf28:	andeq	r5, r0, r2, ror #10
    cf2c:			; <UNDEFINED> instruction: 0x00003ebc
    cf30:	andeq	r4, r0, r8, ror #20
    cf34:	andeq	r4, r0, r8, lsl #21
    cf38:	andeq	r5, r0, lr, ror #10
    cf3c:	stmdbcs	r7, {r4, r5, r6, r8, sl, ip, sp, pc}
    cf40:	ldrbtmi	r4, [sp], #-3364	; 0xfffff2dc
    cf44:	stmdavs	r3, {r0, r3, r4, r5, r8, fp, ip, lr, pc}
    cf48:	blcs	de760 <inode_table_hash@@Base+0x39ea8>
    cf4c:	blcs	1443a4 <__bss_end__@@Base+0x5fab8>
    cf50:	stmdavs	r3, {r2, r4, r8, ip, lr, pc}^
    cf54:	blcs	21bb60 <__bss_end__@@Base+0x137274>
    cf58:	bmi	803028 <__bss_end__@@Base+0x71e73c>
    cf5c:	ldmdbmi	pc, {r0, sp}	; <UNPREDICTABLE>
    cf60:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    cf64:	stc	7, cr15, [r4, #-980]	; 0xfffffc2c
    cf68:	stmdavs	r2!, {r0, r2, r3, r4, r8, fp, lr}^
    cf6c:	pop	{r0, sp}
    cf70:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
    cf74:	ldcllt	7, cr15, [sl], #980	; 0x3d4
    cf78:	ble	457b80 <__bss_end__@@Base+0x373294>
    cf7c:	eorscs	r4, r4, #25600	; 0x6400
    cf80:	tstcs	r1, r9, lsl r8
    cf84:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
    cf88:			; <UNDEFINED> instruction: 0xf7f56823
    cf8c:	ldmdami	r7, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    cf90:	stmdavs	r3!, {r1, r2, r3, r4, r5, r9, sp}
    cf94:	pop	{r0, r8, sp}
    cf98:	ldrbtmi	r4, [r8], #-112	; 0xffffff90
    cf9c:	bllt	ff9caf78 <__bss_end__@@Base+0xff8e668c>
    cfa0:	lfmmi	f2, 4, [r3], {12}
    cfa4:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    cfa8:	ldmdbmi	r2, {r2, r3, r4, r5, r6, sl, lr}
    cfac:	ldrbtmi	r2, [r9], #-1
    cfb0:	pop	{r1, r5, r6, r7, fp, ip, lr}
    cfb4:			; <UNDEFINED> instruction: 0xf7f54070
    cfb8:	blmi	2bc324 <__bss_end__@@Base+0x1d7a38>
    cfbc:	strb	r5, [r6, ip, ror #17]!
    cfc0:	eorscs	r4, ip, #8, 22	; 0x2000
    cfc4:	tstcs	r1, ip, lsl #16
    cfc8:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
    cfcc:			; <UNDEFINED> instruction: 0xf7f56823
    cfd0:			; <UNDEFINED> instruction: 0xe7dcebd0
    cfd4:	andeq	r6, r1, r2, lsr #28
    cfd8:	andeq	r5, r0, r0, lsl #11
    cfdc:	andeq	r5, r0, lr, lsr #10
    cfe0:	andeq	r5, r0, sl, ror r5
    cfe4:	andeq	r0, r0, r0, lsr r2
    cfe8:	andeq	r5, r0, lr, ror r5
    cfec:	andeq	r5, r0, r2, lsr #11
    cff0:	andeq	r6, r1, ip, lsr ip
    cff4:	andeq	r5, r0, r2, ror #9
    cff8:	ldrdeq	r5, [r0], -r6
    cffc:	mvnsmi	lr, sp, lsr #18
    d000:			; <UNDEFINED> instruction: 0xf8d0460e
    d004:	strmi	r8, [r5], -r0
    d008:	svcmi	0x00474946
    d00c:			; <UNDEFINED> instruction: 0x46404479
    d010:			; <UNDEFINED> instruction: 0xf7f5447f
    d014:	ldmiblt	r8!, {r3, r6, r7, r9, fp, sp, lr, pc}
    d018:	ldclle	14, cr2, [r0, #-4]
    d01c:	strmi	r6, [r4], -lr, ror #16
    d020:	stmdbmi	r3, {r1, r6, r8, sl, fp, lr}^
    d024:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    d028:			; <UNDEFINED> instruction: 0xf855e003
    d02c:	strcc	r1, [r1], #-3852	; 0xfffff0f4
    d030:			; <UNDEFINED> instruction: 0x4630b311
    d034:	b	fedcb010 <__bss_end__@@Base+0xfece6724>
    d038:	mvnsle	r2, r0, lsl #16
    d03c:	andcs	r4, r1, sp, lsr fp
    d040:	andsvs	r4, ip, fp, ror r4
    d044:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d048:			; <UNDEFINED> instruction: 0x4640493b
    d04c:			; <UNDEFINED> instruction: 0xf7f54479
    d050:	strmi	lr, [r1], -sl, lsr #21
    d054:	cmple	r3, r0, lsl #16
    d058:	ldclle	14, cr2, [r0, #-4]
    d05c:	stmdavs	r8!, {r1, r3, r9, sp}^
    d060:	b	feccb03c <__bss_end__@@Base+0xfebe6750>
    d064:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
    d068:	addsvs	r1, r0, r3, asr #28
    d06c:	svclt	0x00982b08
    d070:	ldmdale	r8!, {r0, sp}
    d074:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d078:	eorcs	r4, r8, #50176	; 0xc400
    d07c:	tstcs	r1, r1, lsr r8
    d080:	ldrbtmi	r5, [r8], #-2301	; 0xfffff703
    d084:			; <UNDEFINED> instruction: 0xf7f5682b
    d088:	stmdami	pc!, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    d08c:	stmdavs	fp!, {r0, r2, r3, r5, r9, sp}
    d090:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d094:			; <UNDEFINED> instruction: 0xf7f54c2d
    d098:	vnmulmi.f64	d14, d13, d28
    d09c:	ldrbtmi	r4, [ip], #-2861	; 0xfffff4d3
    d0a0:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
    d0a4:	ldrtmi	r6, [r2], -r8, lsr #16
    d0a8:			; <UNDEFINED> instruction: 0xf7f52101
    d0ac:			; <UNDEFINED> instruction: 0xf854ec7a
    d0b0:	blcs	1cce8 <_IO_stdin_used@@Base+0xe144>
    d0b4:			; <UNDEFINED> instruction: 0xf06fd1f6
    d0b8:	ldmfd	sp!, {r0}
    d0bc:	blmi	82d884 <__bss_end__@@Base+0x748f98>
    d0c0:	stmdami	r5!, {r0, r1, r5, r9, sp}
    d0c4:	ldmpl	sp!, {r0, r8, sp}^
    d0c8:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    d0cc:	bl	144b0a8 <__bss_end__@@Base+0x13667bc>
    d0d0:	stmdavs	fp!, {r1, r5, fp, lr}
    d0d4:	tstcs	r1, sp, lsl r2
    d0d8:			; <UNDEFINED> instruction: 0xf7f54478
    d0dc:	ldrb	lr, [r4, sl, asr #22]
    d0e0:	rscscc	pc, pc, pc, asr #32
    d0e4:	blmi	5c7004 <__bss_end__@@Base+0x4e2718>
    d0e8:	ldmdami	sp, {r0, r1, r3, r4, r5, r9, sp}
    d0ec:	ldmpl	fp!, {r0, r8, sp}^
    d0f0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d0f4:	bl	f4b0d0 <__bss_end__@@Base+0xe667e4>
    d0f8:	andeq	pc, r1, pc, rrx
    d0fc:	blmi	446fec <__bss_end__@@Base+0x362700>
    d100:	ldmdami	r8, {r0, r1, r4, r5, r9, sp}
    d104:	ldmpl	ip!, {r0, r8, sp}^
    d108:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    d10c:	bl	c4b0e8 <__bss_end__@@Base+0xb667fc>
    d110:	stmdavs	r3!, {r0, r2, r4, fp, lr}
    d114:	ldrbtmi	r2, [r8], #-562	; 0xfffffdce
    d118:			; <UNDEFINED> instruction: 0xf7f52101
    d11c:			; <UNDEFINED> instruction: 0xf06feb2a
    d120:	str	r0, [r7, r1]!
    d124:	andeq	r5, r0, r0, ror r5
    d128:	andeq	r6, r1, r4, asr sp
    d12c:	andeq	r6, r1, r0, asr #23
    d130:	strdeq	r5, [r0], -r2
    d134:			; <UNDEFINED> instruction: 0x000173b0
    d138:	andeq	r4, r0, r0, lsr #21
    d13c:	andeq	r7, r1, sl, lsl #7
    d140:	andeq	r0, r0, r0, lsr r2
    d144:	andeq	r5, r0, sl, asr #10
    d148:	andeq	r5, r0, sl, lsl #12
    d14c:	andeq	r6, r1, r6, asr #22
    d150:	andeq	r5, r0, ip, lsr #12
    d154:	andeq	r5, r0, r6, ror r3
    d158:	andeq	r5, r0, r0, asr #9
    d15c:	ldrdeq	r5, [r0], -r4
    d160:	andeq	r5, r0, r0, ror r5
    d164:	strdeq	r5, [r0], -r0
    d168:	andeq	r5, r0, r6, lsl r5
    d16c:	addlt	fp, r4, r0, lsl r5
    d170:			; <UNDEFINED> instruction: 0xf8df4604
    d174:	strmi	ip, [r8], -ip, asr #32
    d178:			; <UNDEFINED> instruction: 0x46224611
    d17c:	strls	r4, [r2], #-1564	; 0xfffff9e4
    d180:	cfldrsmi	mvf4, [r0], {252}	; 0xfc
    d184:	movwls	r2, #768	; 0x300
    d188:			; <UNDEFINED> instruction: 0xf85cab02
    d18c:	stmdavs	r4!, {r2, lr}
    d190:			; <UNDEFINED> instruction: 0xf04f9403
    d194:	cfstrsls	mvf0, [r6], {-0}
    d198:	b	10cb174 <__bss_end__@@Base+0xfe6888>
    d19c:	stmdals	r2, {r4, r6, r8, fp, ip, sp, pc}
    d1a0:	blmi	21f9cc <__bss_end__@@Base+0x13b0e0>
    d1a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d1a8:	blls	e7218 <__bss_end__@@Base+0x292c>
    d1ac:	qaddle	r4, sl, r5
    d1b0:	ldclt	0, cr11, [r0, #-16]
    d1b4:			; <UNDEFINED> instruction: 0xf04f6020
    d1b8:	udf	#4879	; 0x130f
    d1bc:	b	fe54b198 <__bss_end__@@Base+0xfe4668ac>
    d1c0:	andeq	r6, r1, r4, ror #23
    d1c4:	andeq	r0, r0, r0, lsl #4
    d1c8:	andeq	r6, r1, r0, asr #23
    d1cc:	mvnsmi	lr, #737280	; 0xb4000
    d1d0:	stcmi	6, cr4, [r6], #-20	; 0xffffffec
    d1d4:			; <UNDEFINED> instruction: 0xf8df4616
    d1d8:			; <UNDEFINED> instruction: 0xf04fc098
    d1dc:	ldrbtmi	r0, [ip], #-3596	; 0xfffff1f4
    d1e0:	ldrbtmi	r4, [ip], #2596	; 0xa24
    d1e4:	stmdavs	r0!, {r0, r1, r2, r7, ip, sp, pc}
    d1e8:	blmi	8dea60 <__bss_end__@@Base+0x7fa174>
    d1ec:			; <UNDEFINED> instruction: 0x460f447a
    d1f0:	blx	39ea7e <__bss_end__@@Base+0x2ba192>
    d1f4:	ldmpl	r3, {sl, fp, lr, pc}^
    d1f8:			; <UNDEFINED> instruction: 0xf8dd4630
    d1fc:	ldmdavs	fp, {r2, r3, r4, r5, pc}
    d200:			; <UNDEFINED> instruction: 0xf04f9305
    d204:	stmdavs	fp!, {r8, r9}
    d208:	movwls	r9, #1028	; 0x404
    d20c:	movweq	lr, #60173	; 0xeb0d
    d210:			; <UNDEFINED> instruction: 0xf8dc686a
    d214:	strbmi	r9, [r8, r8]
    d218:	stmdbls	r3, {r8, r9, fp, ip, sp, pc}
    d21c:	addsmi	r9, r9, #14336	; 0x3800
    d220:	bmi	5c3650 <__bss_end__@@Base+0x4ded64>
    d224:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    d228:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d22c:	subsmi	r9, sl, r5, lsl #22
    d230:	andlt	sp, r7, r9, lsl r1
    d234:	mvnshi	lr, #12386304	; 0xbd0000
    d238:	blge	131240 <__bss_end__@@Base+0x4c954>
    d23c:	ldrtmi	r6, [r2], -r8, ror #16
    d240:	bl	18cb21c <__bss_end__@@Base+0x17e6930>
    d244:	blls	13b78c <__bss_end__@@Base+0x56ea0>
    d248:			; <UNDEFINED> instruction: 0xd107429c
    d24c:	ldrtmi	r9, [r8], -r3, lsl #24
    d250:	strtmi	r6, [r2], -r9, ror #16
    d254:	b	64b230 <__bss_end__@@Base+0x566944>
    d258:	strb	r4, [r2, r0, lsr #12]!
    d25c:	andeq	pc, r0, r8, asr #17
    d260:	rscscc	pc, pc, pc, asr #32
    d264:			; <UNDEFINED> instruction: 0xf7f5e7dd
    d268:	svclt	0x0000ea40
    d26c:	andeq	r7, r1, r2, lsl r2
    d270:	andeq	r6, r1, r2, lsl #20
    d274:	andeq	r6, r1, r8, ror fp
    d278:	andeq	r0, r0, r0, lsl #4
    d27c:	andeq	r6, r1, lr, lsr fp
    d280:			; <UNDEFINED> instruction: 0x4606b570
    d284:	strmi	r2, [ip], -r8
    d288:	b	ff94b264 <__bss_end__@@Base+0xff866978>
    d28c:	teqlt	r0, #48	; 0x30
    d290:	tstcs	ip, r4, lsl sl
    d294:			; <UNDEFINED> instruction: 0x46054b14
    d298:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    d29c:	blx	672ee <directory_table_hash@@Base+0x2a62>
    d2a0:	ldmdavs	r8, {r1, r8, r9, ip, sp}^
    d2a4:	b	ff5cb280 <__bss_end__@@Base+0xff4e6994>
    d2a8:	eorvs	r4, r8, r6, lsl #12
    d2ac:			; <UNDEFINED> instruction: 0xf104b188
    d2b0:	b	40d2f4 <__bss_end__@@Base+0x328a08>
    d2b4:	svclt	0x00380024
    d2b8:	bl	11eb40 <__bss_end__@@Base+0x3a254>
    d2bc:	subcc	r1, r3, r0, lsr #32
    d2c0:	b	ff24b29c <__bss_end__@@Base+0xff1669b0>
    d2c4:	tstlt	r8, r8, rrx
    d2c8:	ldcllt	0, cr2, [r0, #-0]
    d2cc:			; <UNDEFINED> instruction: 0xf7f54630
    d2d0:			; <UNDEFINED> instruction: 0x4628e9b6
    d2d4:	ldmib	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2d8:	rscscc	pc, pc, pc, asr #32
    d2dc:			; <UNDEFINED> instruction: 0xf04fbd70
    d2e0:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    d2e4:	andeq	r7, r1, r8, asr r1
    d2e8:	andeq	r6, r1, sl, asr #18
    d2ec:	cfstr32mi	mvfx11, [r2], #-64	; 0xffffffc0
    d2f0:	bcs	1e4e8 <_IO_stdin_used@@Base+0xf944>
    d2f4:	bcs	2013cc <__bss_end__@@Base+0x11cae0>
    d2f8:	stmdavs	fp, {r1, r3, r4, r5, r8, fp, ip, lr, pc}
    d2fc:	vstrle	d2, [sp, #-12]
    d300:	tstle	sp, r4, lsl #22
    d304:	cdpne	8, 5, cr6, cr1, cr10, {2}
    d308:	ldmdale	pc, {r3, r8, fp, sp}	; <UNPREDICTABLE>
    d30c:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    d310:	bmi	6e5440 <__bss_end__@@Base+0x600b54>
    d314:	ldrbtmi	r2, [sl], #-0
    d318:	ldclt	0, cr6, [r0, #-76]	; 0xffffffb4
    d31c:	ble	497f24 <__bss_end__@@Base+0x3b3638>
    d320:	eorscs	r4, r4, #24, 22	; 0x6000
    d324:	tstcs	r1, r8, lsl r8
    d328:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    d32c:			; <UNDEFINED> instruction: 0xf7f56823
    d330:	ldmdami	r6, {r5, r9, fp, sp, lr, pc}
    d334:	stmdavs	r3!, {r1, r2, r3, r4, r5, r9, sp}
    d338:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d33c:	b	64b318 <__bss_end__@@Base+0x566a2c>
    d340:	rscscc	pc, pc, pc, asr #32
    d344:	stmdavs	sl, {r4, r8, sl, fp, ip, sp, pc}^
    d348:	rscle	r2, r2, r0, lsl #20
    d34c:	eorscs	r4, ip, #13312	; 0x3400
    d350:	tstcs	r1, pc, lsl #16
    d354:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    d358:			; <UNDEFINED> instruction: 0xf7f56823
    d35c:	strb	lr, [r8, sl, lsl #20]!
    d360:	ldrmi	r4, [r0], -ip, lsl #22
    d364:	andcs	r2, r8, #4, 2
    d368:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d36c:	lfmlt	f1, 4, [r0, #-0]
    d370:	stmiapl	r4!, {r2, r8, r9, fp, lr}^
    d374:	svclt	0x0000e7dd
    d378:	andeq	r6, r1, r4, ror sl
    d37c:	andeq	r7, r1, r2, ror #1
    d380:	ldrdeq	r7, [r1], -sl
    d384:	andeq	r0, r0, r0, lsr r2
    d388:	ldrdeq	r5, [r0], -sl
    d38c:	andeq	r5, r0, r2, lsl #4
    d390:	andeq	r5, r0, sl, asr #2
    d394:	andeq	r7, r1, r8, lsl #1
    d398:	andcs	r4, r8, #458752	; 0x70000
    d39c:	ldrbtmi	fp, [r8], #-1040	; 0xfffffbf0
    d3a0:	stmvs	r3, {r0, sl, sp}
    d3a4:	blcc	253bc <pathname@@Base+0xc28>
    d3a8:	blmi	14b524 <__bss_end__@@Base+0x66c38>
    d3ac:	movwcs	fp, #7960	; 0x1f18
    d3b0:	andvs	r6, sl, r3, asr #32
    d3b4:	svclt	0x00004770
    d3b8:	andeq	r7, r1, sl, lsl r4
    d3bc:	andcs	r4, r8, #10240	; 0x2800
    d3c0:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    d3c4:	tstcs	r1, r9, lsl #24
    d3c8:	ldmdbpl	ip, {r0, r3, fp, lr}
    d3cc:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    d3d0:	stmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3d4:	stmdavs	r3!, {r0, r1, r2, fp, lr}
    d3d8:	pop	{r1, r2, r5, r9, sp}
    d3dc:	ldrbtmi	r4, [r8], #-16
    d3e0:			; <UNDEFINED> instruction: 0xf7f52101
    d3e4:	svclt	0x0000b9c3
    d3e8:	andeq	r6, r1, r2, lsr #19
    d3ec:	andeq	r0, r0, r0, lsr r2
    d3f0:	andeq	r5, r0, r0, lsr r3
    d3f4:	andeq	r5, r0, sl, lsr #6
    d3f8:	strlt	r4, [r8, #-2311]	; 0xfffff6f9
    d3fc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    d400:	ldm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d404:	blmi	17b88c <__bss_end__@@Base+0x96fa0>
    d408:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    d40c:	stclt	0, cr6, [r8, #-616]	; 0xfffffd98
    d410:	rscscc	pc, pc, pc, asr #32
    d414:	svclt	0x0000bd08
    d418:	andeq	r5, r0, r4, lsr r3
    d41c:	andeq	r7, r1, lr, lsr #7
    d420:			; <UNDEFINED> instruction: 0x4604b510
    d424:	strtmi	r4, [r1], -r8, lsl #12
    d428:	b	fed4b404 <__bss_end__@@Base+0xfec66b18>
    d42c:	svclt	0x00be2800
    d430:	andsvs	r9, r8, r2, lsl #22
    d434:	rscscc	pc, pc, pc, asr #32
    d438:	svclt	0x0000bd10
    d43c:			; <UNDEFINED> instruction: 0x4610b510
    d440:	ldrmi	r4, [sl], -fp, lsl #24
    d444:	ldrbtmi	fp, [ip], #-130	; 0xffffff7e
    d448:	cmnlt	fp, r3, lsr #17
    d44c:	blls	116484 <__bss_end__@@Base+0x31b98>
    d450:			; <UNDEFINED> instruction: 0xf7f59400
    d454:	stmdacs	r0, {r1, r3, r7, fp, sp, lr, pc}
    d458:	svclt	0x00bed004
    d45c:	andsvs	r9, r8, r5, lsl #22
    d460:	rscscc	pc, pc, pc, asr #32
    d464:	ldclt	0, cr11, [r0, #-8]
    d468:			; <UNDEFINED> instruction: 0xf7f59b04
    d46c:	udf	#11946	; 0x2eaa
    d470:	andeq	r7, r1, r2, ror r3
    d474:	bcs	1e00dc <__bss_end__@@Base+0xfb7f0>
    d478:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    d47c:	stmdavs	sl, {r0, r1, r2, r3, r4, r8, fp, ip, lr, pc}
    d480:	tstle	pc, r1, lsl #20
    d484:	stmdacs	r1, {r3, r6, fp, sp, lr}
    d488:	stmdblt	r8!, {r0, ip, lr, pc}
    d48c:	blmi	4fc8d4 <__bss_end__@@Base+0x417fe8>
    d490:	addsvs	r4, r8, fp, ror r4
    d494:	ldclt	0, cr2, [r0, #-0]
    d498:			; <UNDEFINED> instruction: 0x46114c11
    d49c:	andscs	r4, r7, #1114112	; 0x110000
    d4a0:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
    d4a4:			; <UNDEFINED> instruction: 0xf7f56823
    d4a8:	stmdami	pc, {r2, r5, r6, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    d4ac:	stmdavs	r3!, {r1, r2, r3, r4, r5, r9, sp}
    d4b0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d4b4:	ldmdb	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d4b8:	rscscc	pc, pc, pc, asr #32
    d4bc:	bmi	23c904 <__bss_end__@@Base+0x158018>
    d4c0:			; <UNDEFINED> instruction: 0xe7f2589c
    d4c4:	andscs	r4, r9, #1536	; 0x600
    d4c8:	tstcs	r1, r8, lsl #16
    d4cc:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
    d4d0:			; <UNDEFINED> instruction: 0xf7f56823
    d4d4:	strb	lr, [r8, lr, asr #18]!
    d4d8:	andeq	r6, r1, sl, ror #17
    d4dc:	andeq	r7, r1, r8, lsr #6
    d4e0:	andeq	r0, r0, r0, lsr r2
    d4e4:			; <UNDEFINED> instruction: 0x000052b2
    d4e8:			; <UNDEFINED> instruction: 0x000052ba
    d4ec:	andeq	r5, r0, sl, ror #4
    d4f0:	stmdbcs	r7, {r3, r4, r8, r9, fp, lr}
    d4f4:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    d4f8:	stmdavs	r1, {r1, r3, r4, r8, fp, ip, lr, pc}
    d4fc:	tstle	r5, r1, lsl #18
    d500:			; <UNDEFINED> instruction: 0xf0326842
    d504:	tstle	ip, r1
    d508:	vldrlt.16	s22, [r0, #-340]	; 0xfffffeac	; <UNPREDICTABLE>
    d50c:	andscs	r4, r9, #4608	; 0x1200
    d510:	tstcs	r1, r2, lsl r8
    d514:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
    d518:			; <UNDEFINED> instruction: 0xf7f56823
    d51c:	ldmdami	r0, {r1, r3, r5, r8, fp, sp, lr, pc}
    d520:	stmdavs	r3!, {r1, r2, r3, r4, r5, r9, sp}
    d524:	pop	{r0, r8, sp}
    d528:	ldrbtmi	r4, [r8], #-16
    d52c:	ldmdblt	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d530:	ldmpl	ip, {r0, r3, r9, fp, lr}
    d534:	stmdami	fp, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d538:			; <UNDEFINED> instruction: 0x4010e8bd
    d53c:			; <UNDEFINED> instruction: 0xf7f54478
    d540:			; <UNDEFINED> instruction: 0x4c05b981
    d544:	stmdami	r8, {r0, r1, r2, r4, r9, sp}
    d548:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
    d54c:			; <UNDEFINED> instruction: 0xf7f56823
    d550:			; <UNDEFINED> instruction: 0xe7e4e910
    d554:	andeq	r6, r1, lr, ror #16
    d558:	andeq	r0, r0, r0, lsr r2
    d55c:	andeq	r5, r0, r2, lsr #4
    d560:	andeq	r5, r0, r2, asr #4
    d564:	andeq	r5, r0, r0, ror r2
    d568:	andeq	r5, r0, sl, lsl #4
    d56c:	bcs	1e01b4 <__bss_end__@@Base+0xfb8c8>
    d570:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    d574:	stmdavs	sl, {r3, r4, r8, fp, ip, lr, pc}
    d578:	svclt	0x00082a01
    d57c:	mrsle	r2, (UNDEF: 0)
    d580:	stcmi	13, cr11, [ip], {16}
    d584:	stmdami	ip, {r0, r3, r4, r9, sp}
    d588:	ldmdbpl	ip, {r0, r8, sp}
    d58c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    d590:	stmia	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d594:	eorscs	r4, lr, #589824	; 0x90000
    d598:	tstcs	r1, r3, lsr #16
    d59c:			; <UNDEFINED> instruction: 0xf7f54478
    d5a0:			; <UNDEFINED> instruction: 0xf04fe8e8
    d5a4:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    d5a8:	ldmpl	ip, {r1, r9, fp, lr}
    d5ac:	svclt	0x0000e7f2
    d5b0:	strdeq	r6, [r1], -r2
    d5b4:	andeq	r0, r0, r0, lsr r2
    d5b8:	andeq	r5, r0, ip, lsr #3
    d5bc:	ldrdeq	r5, [r0], -r0
    d5c0:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    d5c4:	blcs	3e7638 <__bss_end__@@Base+0x302d4c>
    d5c8:	stmdami	r5, {r0, r2, ip, lr, pc}
    d5cc:	ldrbtmi	r2, [r8], #-516	; 0xfffffdfc
    d5d0:	andvs	r6, sl, r3
    d5d4:	andcs	r4, r0, r0, ror r7
    d5d8:	svclt	0x00004770
    d5dc:	andeq	r6, r1, r2, lsr #29
    d5e0:	strdeq	r7, [r1], -r6
    d5e4:	eorcs	r4, fp, #13312	; 0x3400
    d5e8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    d5ec:	addlt	r4, r2, ip, lsl #24
    d5f0:	tstcs	r1, ip, lsl #16
    d5f4:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
    d5f8:			; <UNDEFINED> instruction: 0xf7f56823
    d5fc:	stmdavs	r4!, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    d600:	b	1c4b5dc <__bss_end__@@Base+0x1b66cf0>
    d604:	andls	r2, r0, #-268435456	; 0xf0000000
    d608:	bmi	1d5a14 <__bss_end__@@Base+0xf1128>
    d60c:			; <UNDEFINED> instruction: 0x4603447a
    d610:			; <UNDEFINED> instruction: 0xf7f54620
    d614:	andlt	lr, r2, r6, asr #19
    d618:	svclt	0x0000bd10
    d61c:	andeq	r6, r1, sl, ror r7
    d620:	andeq	r0, r0, r0, lsr r2
    d624:	andeq	r4, r0, r2, asr r3
    d628:	ldrdeq	r5, [r0], -r0
    d62c:			; <UNDEFINED> instruction: 0x4617b5f0
    d630:	addlt	r4, r3, ip, lsl r6
    d634:	ldrtmi	r4, [fp], -sl, lsl #12
    d638:	stcmi	6, cr4, [pc, #-132]	; d5bc <ZSTD_maxCLevel@plt+0xaad8>
    d63c:	ldmda	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d640:			; <UNDEFINED> instruction: 0x4606447d
    d644:	svc	0x00e6f7f4
    d648:			; <UNDEFINED> instruction: 0x4630b910
    d64c:	ldcllt	0, cr11, [r0, #12]!
    d650:	strtmi	r4, [r3], -sl, lsl #16
    d654:	tstcs	r1, sl, lsl #20
    d658:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    d65c:	stmdavs	r0, {r8, r9, sl, ip, pc}
    d660:	ldmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d664:			; <UNDEFINED> instruction: 0xf7f54630
    d668:	bls	247ec0 <__bss_end__@@Base+0x1635d4>
    d66c:			; <UNDEFINED> instruction: 0xf04f4603
    d670:	ldrshvs	r3, [r3], -pc	; <UNPREDICTABLE>
    d674:	svclt	0x0000e7ea
    d678:	andeq	r6, r1, r4, lsr #14
    d67c:	andeq	r0, r0, r0, lsr r2
    d680:			; <UNDEFINED> instruction: 0x000051ba
    d684:	addlt	fp, r3, r0, lsr r5
    d688:	ldrmi	r4, [sp], -r9, lsl #24
    d68c:	ldrmi	r9, [r3], -r0, lsl #10
    d690:	bls	19e888 <__bss_end__@@Base+0xb9f9c>
    d694:	strls	r6, [r1], #-2084	; 0xfffff7dc
    d698:	stmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d69c:			; <UNDEFINED> instruction: 0xf7f44604
    d6a0:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d6a4:	strtmi	fp, [r0], -ip, lsl #30
    d6a8:	andlt	r2, r3, r0
    d6ac:	svclt	0x0000bd30
    d6b0:	ldrdeq	r6, [r1], -r4
    d6b4:	stmdbcs	r3, {r4, r5, r6, r8, sl, ip, sp, pc}
    d6b8:	ldrbtmi	r4, [sp], #-3347	; 0xfffff2ed
    d6bc:	stmdavs	r6, {r0, r5, r8, fp, ip, lr, pc}
    d6c0:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx4
    d6c4:			; <UNDEFINED> instruction: 0xf7f5dd0b
    d6c8:	addmi	lr, r6, #57344	; 0xe000
    d6cc:	stmdbmi	pc, {r0, r1, r2, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
    d6d0:	stmdavs	r2!, {r0, sp}
    d6d4:	pop	{r0, r3, r4, r5, r6, sl, lr}
    d6d8:			; <UNDEFINED> instruction: 0xf7f54070
    d6dc:	blmi	33bc00 <__bss_end__@@Base+0x257314>
    d6e0:	stmdami	ip, {r0, r2, r3, r4, r5, r9, sp}
    d6e4:	stmiapl	ip!, {r0, r8, sp}^
    d6e8:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    d6ec:	stmda	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d6f0:	eorscs	r4, pc, #589824	; 0x90000
    d6f4:	tstcs	r1, r3, lsr #16
    d6f8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d6fc:			; <UNDEFINED> instruction: 0xf7f54478
    d700:	blmi	fb7dc <__bss_end__@@Base+0x16ef0>
    d704:	ldrb	r5, [r3, ip, ror #17]!
    d708:	andeq	r6, r1, sl, lsr #13
    d70c:	andeq	r4, r0, ip, lsl #13
    d710:	andeq	r0, r0, r0, lsr r2
    d714:	andeq	r5, r0, r4, lsr r1
    d718:	andeq	r5, r0, r0, ror #2
    d71c:	cfldr32mi	mvfx11, [r7, #-448]	; 0xfffffe40
    d720:	cmnlt	sl, sp, ror r4
    d724:	stmdble	r6!, {r0, r1, r9, fp, sp}
    d728:	strmi	r6, [ip], -lr, lsl #16
    d72c:	stcle	14, cr2, [pc, #-0]	; d734 <ZSTD_maxCLevel@plt+0xac50>
    d730:	ldmib	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d734:	sfmle	f4, 4, [fp], {134}	; 0x86
    d738:	andcs	r4, r0, r1, lsl fp
    d73c:	ldrbtmi	r6, [fp], #-2082	; 0xfffff7de
    d740:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
    d744:	ldrmi	r4, [r0], -pc, lsl #22
    d748:	ldrbtmi	r2, [fp], #-527	; 0xfffffdf1
    d74c:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
    d750:	eorscs	r4, sp, #13312	; 0x3400
    d754:	tstcs	r1, sp, lsl #16
    d758:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
    d75c:			; <UNDEFINED> instruction: 0xf7f56823
    d760:	stmdami	fp, {r3, fp, sp, lr, pc}
    d764:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r9, sp}
    d768:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d76c:	stmda	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d770:	rscscc	pc, pc, pc, asr #32
    d774:	blmi	13cd3c <__bss_end__@@Base+0x58450>
    d778:	ldrb	r5, [r2, ip, ror #17]!
    d77c:	andeq	r6, r1, r4, asr #12
    d780:	andeq	r6, r1, r6, lsr #26
    d784:	andeq	r6, r1, sl, lsl sp
    d788:	andeq	r0, r0, r0, lsr r2
    d78c:	andeq	r5, r0, r2, asr #1
    d790:	strdeq	r5, [r0], -r2
    d794:			; <UNDEFINED> instruction: 0x460db570
    d798:	strmi	r4, [r4], -r1, lsr #18
    d79c:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    d7a0:			; <UNDEFINED> instruction: 0xf7f44e20
    d7a4:	ldrbtmi	lr, [lr], #-3840	; 0xfffff100
    d7a8:	vstrcs	d11, [r1, #-32]	; 0xffffffe0
    d7ac:	strmi	sp, [r1], -r2, lsr #26
    d7b0:	stmdavs	r0!, {r1, r3, r9, sp}^
    d7b4:	svc	0x0008f7f4
    d7b8:	ldrbtmi	r4, [sp], #-3355	; 0xfffff2e5
    d7bc:	eorvs	r2, r8, r0, lsl #16
    d7c0:			; <UNDEFINED> instruction: 0xf7f5dd06
    d7c4:	stmdavs	fp!, {r4, r7, r8, fp, sp, lr, pc}
    d7c8:	blle	5e230 <pathname@@Base+0x39a9c>
    d7cc:	ldcllt	0, cr2, [r0, #-4]!
    d7d0:	ldmpl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
    d7d4:			; <UNDEFINED> instruction: 0xf7f5681c
    d7d8:	bmi	587df8 <__bss_end__@@Base+0x4a350c>
    d7dc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d7e0:	strtmi	r4, [r0], -r3, lsl #12
    d7e4:	ldm	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d7e8:	andeq	pc, r1, pc, rrx
    d7ec:			; <UNDEFINED> instruction: 0xf04fbd70
    d7f0:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    d7f4:	eorscs	r4, r4, #13312	; 0x3400
    d7f8:	tstcs	r1, lr, lsl #16
    d7fc:	ldrbtmi	r5, [r8], #-2292	; 0xfffff70c
    d800:			; <UNDEFINED> instruction: 0xf7f46823
    d804:	stmdavs	r4!, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d808:	stmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d80c:	tstcs	r1, sl, lsl #20
    d810:			; <UNDEFINED> instruction: 0x4603447a
    d814:			; <UNDEFINED> instruction: 0xf7f54620
    d818:			; <UNDEFINED> instruction: 0xf06fe8c4
    d81c:	ldcllt	0, cr0, [r0, #-4]!
    d820:	andeq	r4, r0, lr, asr #6
    d824:			; <UNDEFINED> instruction: 0x000165be
    d828:	andeq	r6, r1, sl, lsr #25
    d82c:	andeq	r0, r0, r0, lsr r2
    d830:	andeq	r5, r0, lr, lsr #2
    d834:	muleq	r0, lr, r0
    d838:	andeq	r5, r0, r4, asr #1
    d83c:			; <UNDEFINED> instruction: 0x4604b538
    d840:	ldrbtmi	r4, [sp], #-3338	; 0xfffff2f6
    d844:	svc	0x00a0f7f4
    d848:			; <UNDEFINED> instruction: 0x4603b118
    d84c:	eorvs	r2, r3, r0
    d850:	blmi	1fcd38 <__bss_end__@@Base+0x11844c>
    d854:	stmdami	r7, {r1, r2, r3, r5, r9, sp}
    d858:	stmiapl	fp!, {r0, r8, sp}^
    d85c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d860:	svc	0x0086f7f4
    d864:	rscscc	pc, pc, pc, asr #32
    d868:	svclt	0x0000bd38
    d86c:	andeq	r6, r1, r2, lsr #10
    d870:	andeq	r0, r0, r0, lsr r2
    d874:	strdeq	r5, [r0], -r0
    d878:	svcmi	0x00f0e92d
    d87c:	bmi	feb1f0d4 <__bss_end__@@Base+0xfea3a7e8>
    d880:	ldmib	r1, {r0, r1, r2, r3, r4, r9, sl, lr}^
    d884:	addslt	sl, r3, lr, lsl #22
    d888:	ldrbtmi	r4, [sl], #-2986	; 0xfffff456
    d88c:	svccc	0x00fff1bb
    d890:			; <UNDEFINED> instruction: 0xf1babf08
    d894:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
    d898:	tstls	r1, #1769472	; 0x1b0000
    d89c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d8a0:	msrhi	CPSR_fc, r0
    d8a4:	ldrbmi	r4, [r2], -r8, lsl #13
    d8a8:	ldrbmi	sl, [fp], -ip, lsl #18
    d8ac:	tstcs	r0, r1, lsl #2
    d8b0:	strmi	r9, [r6], -r0, lsl #2
    d8b4:	mrc2	7, 3, pc, cr14, cr6, {7}
    d8b8:	subsle	r2, r7, r0, lsl #16
    d8bc:			; <UNDEFINED> instruction: 0xf8d89b0e
    d8c0:			; <UNDEFINED> instruction: 0xf8d80038
    d8c4:	ldrmi	r1, [sl], -r8, lsr #32
    d8c8:	cfstr32vc	mvfx15, [r0], {18}
    d8cc:			; <UNDEFINED> instruction: 0xf04f9308
    d8d0:	cmpmi	fp, r0, lsl #6
    d8d4:	bne	348218 <__bss_end__@@Base+0x26392c>
    d8d8:	ldrbcc	pc, [pc, #282]!	; d9fa <ZSTD_maxCLevel@plt+0xaf16>	; <UNPREDICTABLE>
    d8dc:	ldrdcs	pc, [ip], -r8	; <UNPREDICTABLE>
    d8e0:	movwne	lr, #14927	; 0x3a4f
    d8e4:	tstvc	ip, #274432	; 0x43000
    d8e8:	ldrbcc	lr, [r5, #-2639]	; 0xfffff5b1
    d8ec:	mvnscc	pc, #-1073741808	; 0xc0000010
    d8f0:	ldmib	sp, {r4, ip, sp}^
    d8f4:	b	117c92c <__bss_end__@@Base+0x1098040>
    d8f8:			; <UNDEFINED> instruction: 0xf8d845c3
    d8fc:			; <UNDEFINED> instruction: 0xf143303c
    d900:	bne	24e508 <__bss_end__@@Base+0x169c1c>
    d904:	bl	18b1d1c <__bss_end__@@Base+0x17cd430>
    d908:	stmibmi	fp, {r0, r1, r8, r9}
    d90c:	stmibeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    d910:	movwcs	r9, #773	; 0x305
    d914:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    d918:	stmib	r1, {r1, r2, sl, fp, ip, sp, pc}^
    d91c:	ldmib	sp, {sl, fp, ip, sp, pc}^
    d920:	addmi	r0, fp, #4, 2
    d924:	strmi	fp, [r1, #3848]	; 0xf08
    d928:	tstlt	pc, ip, lsr #2
    d92c:	movwcs	lr, #27101	; 0x69dd
    d930:	movwcs	lr, #2503	; 0x9c7
    d934:			; <UNDEFINED> instruction: 0xf0402c00
    d938:			; <UNDEFINED> instruction: 0x464880ba
    d93c:	svc	0x008af7f4
    d940:	stmdacs	r0, {r0, r3, ip, pc}
    d944:	sbcshi	pc, ip, r0
    d948:	ldrsbtcs	pc, [r8], -r8	; <UNPREDICTABLE>
    d94c:	stmdbls	r9, {r4, r5, r9, sl, lr}
    d950:	ldrsbtcc	pc, [ip], -r8	; <UNPREDICTABLE>
    d954:			; <UNDEFINED> instruction: 0xf1433210
    d958:	stmib	sp, {r8, r9}^
    d95c:			; <UNDEFINED> instruction: 0xf7f69100
    d960:	stmiblt	r8!, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    d964:			; <UNDEFINED> instruction: 0xf7f49809
    d968:	andcs	lr, r0, sl, ror #28
    d96c:	blmi	1c60340 <__bss_end__@@Base+0x1b7ba54>
    d970:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d974:	blls	4679e4 <__bss_end__@@Base+0x3830f8>
    d978:			; <UNDEFINED> instruction: 0xf040405a
    d97c:	ldrhlt	r8, [r3], -pc	; <UNPREDICTABLE>
    d980:	svchi	0x00f0e8bd
    d984:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
    d988:	blx	12cb96a <__bss_end__@@Base+0x11e707e>
    d98c:	strb	r2, [sp, r0]!
    d990:			; <UNDEFINED> instruction: 0x5700f5ba
    d994:			; <UNDEFINED> instruction: 0xf7f44638
    d998:	blmi	1ac9718 <__bss_end__@@Base+0x19e4e2c>
    d99c:	addsvs	r4, r8, fp, ror r4
    d9a0:			; <UNDEFINED> instruction: 0xf0002800
    d9a4:			; <UNDEFINED> instruction: 0xf8df80ad
    d9a8:	vaddw.u8	<illegal reg q12.5>, <illegal reg q11.5>, d16
    d9ac:			; <UNDEFINED> instruction: 0xf8dd070c
    d9b0:	ldrbtmi	fp, [r9], #36	; 0x24
    d9b4:			; <UNDEFINED> instruction: 0xf104e01d
    d9b8:			; <UNDEFINED> instruction: 0xf8d90801
    d9bc:	strmi	r3, [r8, #8]!
    d9c0:	b	13df530 <__bss_end__@@Base+0x12fac44>
    d9c4:	ldrtmi	r3, [r0], -r8, asr #4
    d9c8:	andpl	pc, r0, #679477248	; 0x28800000
    d9cc:	ldrtmi	fp, [r9], -r8, lsl #30
    d9d0:	svclt	0x00184413
    d9d4:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    d9d8:	mrsls	r2, R9_usr
    d9dc:			; <UNDEFINED> instruction: 0xf10b9302
    d9e0:	andls	r0, r0, #8, 22	; 0x2000
    d9e4:	movwcs	lr, #2522	; 0x9da
    d9e8:	mrc2	7, 3, pc, cr0, cr6, {7}
    d9ec:	rsble	r2, r0, r0, lsl #16
    d9f0:	adcmi	r4, ip, #68, 12	; 0x4400000
    d9f4:	bls	284978 <__bss_end__@@Base+0x1a008c>
    d9f8:	bleq	49b3c <pathname@@Base+0x253a8>
    d9fc:			; <UNDEFINED> instruction: 0xf8df4b53
    da00:	ldmib	r2, {r4, r6, r8, sp, pc}^
    da04:	ldrbtmi	r1, [fp], #-512	; 0xfffffe00
    da08:	ldrdhi	pc, [r8, #-143]	; 0xffffff71
    da0c:	stmib	sp, {r1, r3, r4, r5, r6, r7, sl, lr}^
    da10:	ldrbtmi	r1, [r8], #516	; 0x204
    da14:	movwcs	lr, #2515	; 0x9d3
    da18:	movwcs	lr, #43469	; 0xa9cd
    da1c:			; <UNDEFINED> instruction: 0xf10be03f
    da20:			; <UNDEFINED> instruction: 0xf8da0701
    da24:	cmneq	sp, #12
    da28:			; <UNDEFINED> instruction: 0xf7f44629
    da2c:			; <UNDEFINED> instruction: 0x4604ee7c
    da30:	andeq	pc, ip, sl, asr #17
    da34:	rsble	r2, r3, r0, lsl #16
    da38:	andscs	r9, r0, fp, lsl #22
    da3c:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    da40:			; <UNDEFINED> instruction: 0xf7f49306
    da44:	blls	1c966c <__bss_end__@@Base+0xe4d80>
    da48:	stc2	10, cr15, [r9], {31}	; <UNPREDICTABLE>
    da4c:	rsble	r2, r2, r0, lsl #16
    da50:	eorne	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    da54:	strpl	pc, [r0, #-1445]	; 0xfffffa5b
    da58:	andls	pc, r0, r0, asr #17
    da5c:	addvs	r4, r5, ip, lsr #8
    da60:	sbcvs	r4, r1, sl, asr #12
    da64:	subvs	r2, r3, r0, lsl #2
    da68:	eoreq	pc, ip, r8, asr #16
    da6c:	tstls	r1, r0, lsr r6
    da70:	strls	sl, [r2], #-2314	; 0xfffff6f6
    da74:			; <UNDEFINED> instruction: 0xf7f69100
    da78:	movtlt	pc, #3625	; 0xe29	; <UNPREDICTABLE>
    da7c:	movwcs	lr, #43485	; 0xa9dd
    da80:	strmi	lr, [r4, #-2525]	; 0xfffff623
    da84:	svclt	0x000a42ab
    da88:	smlatbcs	r1, r2, r2, r4
    da8c:			; <UNDEFINED> instruction: 0xf5b02100
    da90:	svclt	0x000c5f00
    da94:			; <UNDEFINED> instruction: 0xf0012100
    da98:	bllt	64dea4 <__bss_end__@@Base+0x5695b8>
    da9c:	ldmib	sp, {r0, r1, r3, r4, r5, r7, r9, sl, lr}^
    daa0:	addmi	r0, r2, #4, 2
    daa4:	blle	fee9e0d8 <__bss_end__@@Base+0xfedb97ec>
    daa8:			; <UNDEFINED> instruction: 0xf7f49809
    daac:	stmdals	r8, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    dab0:	andls	lr, r0, ip, asr r7
    dab4:	stmdami	r8!, {r0, r5, r9, sl, lr}
    dab8:	movwcs	lr, #2522	; 0x9da
    dabc:			; <UNDEFINED> instruction: 0xf7f64478
    dac0:	blmi	9cc584 <__bss_end__@@Base+0x8e7c98>
    dac4:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    dac8:	ldc	7, cr15, [r8, #976]!	; 0x3d0
    dacc:	stmdami	r4!, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    dad0:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    dad4:	blx	fe94bab4 <__bss_end__@@Base+0xfe8671c8>
    dad8:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    dadc:			; <UNDEFINED> instruction: 0xf7f468d8
    dae0:	strb	lr, [lr, lr, lsr #27]!
    dae4:	stmdami	r0!, {r0, r1, r9, sl, lr}
    dae8:	vst1.16	{d20-d22}, [pc :64], r9
    daec:	ldrbtmi	r5, [r8], #-512	; 0xfffffe00
    daf0:	blx	fe5cbad0 <__bss_end__@@Base+0xfe4e71e4>
    daf4:			; <UNDEFINED> instruction: 0xf04fe7f0
    daf8:			; <UNDEFINED> instruction: 0xe73730ff
    dafc:	ldcl	7, cr15, [r4, #976]!	; 0x3d0
    db00:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
    db04:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    db08:	blx	fe2cbae8 <__bss_end__@@Base+0xfe1e71fc>
    db0c:			; <UNDEFINED> instruction: 0xffbaf7f5
    db10:			; <UNDEFINED> instruction: 0xf7f42001
    db14:	ldmdbmi	r7, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    db18:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    db1c:	tstcc	r8, r8, ror r4
    db20:	blx	1fcbb00 <__bss_end__@@Base+0x1ee7214>
    db24:			; <UNDEFINED> instruction: 0xffaef7f5
    db28:			; <UNDEFINED> instruction: 0xf7f42001
    db2c:	svclt	0x0000eed0
    db30:	ldrdeq	r6, [r1], -sl
    db34:	andeq	r0, r0, r0, lsl #4
    db38:			; <UNDEFINED> instruction: 0x00016eb8
    db3c:	strdeq	r6, [r1], -r4
    db40:	strdeq	r4, [r0], -lr
    db44:	andeq	r6, r1, r0, lsr lr
    db48:	andeq	r6, r1, sl, lsl lr
    db4c:	andeq	r6, r1, r6, asr #27
    db50:	andeq	r6, r1, r0, asr #27
    db54:	andeq	r6, r1, sl, asr #27
    db58:	andeq	r4, r0, r8, lsr #30
    db5c:	andeq	r6, r1, r8, lsl #26
    db60:	andeq	r4, r0, r2, asr pc
    db64:	strdeq	r6, [r1], -r2
    db68:	andeq	r4, r0, r6, asr pc
    db6c:	andeq	r5, r0, r8
    db70:			; <UNDEFINED> instruction: 0x00004eba
    db74:	strdeq	r4, [r0], -r2
    db78:	andeq	r4, r0, r4, lsr #29
    db7c:	ldrblt	r2, [r0, #-2304]!	; 0xfffff700
    db80:	stcle	6, cr4, [r9, #-24]	; 0xffffffe8
    db84:	strmi	r2, [r4], -r8, lsr #10
    db88:	streq	pc, [r1, #-2821]	; 0xfffff4fb
    db8c:	strtcc	r6, [r8], #-2144	; 0xfffff7a0
    db90:	ldcl	7, cr15, [r4, #-976]	; 0xfffffc30
    db94:	mvnsle	r4, ip, lsr #5
    db98:	pop	{r4, r5, r9, sl, lr}
    db9c:			; <UNDEFINED> instruction: 0xf7f44070
    dba0:	svclt	0x0000bd4b
    dba4:			; <UNDEFINED> instruction: 0x01004b96
    dba8:	svcmi	0x00f0e92d
    dbac:	addslt	r4, r1, fp, ror r4
    dbb0:			; <UNDEFINED> instruction: 0x910b4e94
    dbb4:	ldmvs	r9, {r1, r2, r3, r4, r5, r6, sl, lr}
    dbb8:	bmi	fe4f23e8 <__bss_end__@@Base+0xfe40dafc>
    dbbc:	stmdane	r8, {r0, r2, ip, pc}
    dbc0:	stmvs	r6, {r1, r4, r5, r7, fp, ip, lr}
    dbc4:	andls	r6, pc, #1179648	; 0x120000
    dbc8:	andeq	pc, r0, #79	; 0x4f
    dbcc:			; <UNDEFINED> instruction: 0xf0002e00
    dbd0:	bls	16df88 <__bss_end__@@Base+0x8969c>
    dbd4:	stmpl	r9, {r8, r9, sl, sp}
    dbd8:	stceq	8, cr6, [lr], {66}	; 0x42
    dbdc:	b	11ba608 <__bss_end__@@Base+0x10d5d1c>
    dbe0:	ldmdavs	sl, {r1, r9, sl, lr}^
    dbe4:	ldmdavs	sl, {r0, r9, ip, pc}
    dbe8:	bls	293ec0 <__bss_end__@@Base+0x1af5d4>
    dbec:			; <UNDEFINED> instruction: 0x601768de
    dbf0:	bl	11f43fc <__bss_end__@@Base+0x110fb10>
    dbf4:	bmi	fe14f004 <__bss_end__@@Base+0xfe06a718>
    dbf8:	ldrbtmi	fp, [sl], #-679	; 0xfffffd59
    dbfc:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    dc00:	sbc	fp, pc, r7, lsr #18
    dc04:	svccs	0x000068ff
    dc08:	sbchi	pc, ip, r0
    dc0c:	movwcs	lr, #2519	; 0x9d7
    dc10:	svclt	0x0008429d
    dc14:			; <UNDEFINED> instruction: 0xd1f54294
    dc18:	stmvs	r3, {r1, r3, r4, r5, r7, fp, sp, lr}
    dc1c:	strmi	r4, [lr], #-1041	; 0xfffffbef
    dc20:			; <UNDEFINED> instruction: 0xf0002b00
    dc24:	blmi	1eadf6c <__bss_end__@@Base+0x1dc9680>
    dc28:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dc2c:	andcs	r4, r1, #200, 12	; 0xc800000
    dc30:	movwls	r4, #29819	; 0x747b
    dc34:			; <UNDEFINED> instruction: 0x46ca4b77
    dc38:	movwls	r4, #25723	; 0x647b
    dc3c:			; <UNDEFINED> instruction: 0x2128b14a
    dc40:	blx	29f54a <__bss_end__@@Base+0x1bac5e>
    dc44:			; <UNDEFINED> instruction: 0xf7f41101
    dc48:	strmi	lr, [r0], lr, ror #26
    dc4c:			; <UNDEFINED> instruction: 0xf0002800
    dc50:	blls	1edf78 <__bss_end__@@Base+0x10968c>
    dc54:			; <UNDEFINED> instruction: 0xf8562428
    dc58:	blx	12c872 <__bss_end__@@Base+0x47f86>
    dc5c:	ldmdavs	sl, {r1, r3, sl, pc}^
    dc60:	blx	fe20c5e6 <__bss_end__@@Base+0xfe127cfa>
    dc64:	lfmne	f3, 3, [r5], {187}	; 0xbb
    dc68:	subsle	r9, r7, r2, lsl #6
    dc6c:	and	r2, r6, r0, lsl #2
    dc70:	tstcc	r1, r6, lsl #22
    dc74:	biceq	lr, r1, #3072	; 0xc00
    dc78:	mrrcne	8, 5, r6, r0, cr10
    dc7c:	ldrmi	sp, [r3, #78]	; 0x4e
    dc80:	bmi	1982460 <__bss_end__@@Base+0x189db74>
    dc84:	ldrbtmi	r0, [sl], #-3135	; 0xfffff3c1
    dc88:	eorsne	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    dc8c:	tstls	r4, r8, lsl #12
    dc90:	mcr	7, 1, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    dc94:	andls	r1, r1, r3, asr #19
    dc98:	movwls	r1, #15448	; 0x3c58
    dc9c:	ldcl	7, cr15, [sl, #976]	; 0x3d0
    dca0:	stmdbls	r4, {r0, r9, fp, ip, pc}
    dca4:	rsbvs	r4, r0, r5, lsl #12
    dca8:			; <UNDEFINED> instruction: 0xf0002800
    dcac:	stmiane	fp!, {r1, r2, r3, r7, pc}
    dcb0:			; <UNDEFINED> instruction: 0xf7f49301
    dcb4:	ldrtmi	lr, [r1], -sl, ror #25
    dcb8:	stmdals	r1, {r1, r3, r4, r5, r9, sl, lr}
    dcbc:	stcl	7, cr15, [r4], #976	; 0x3d0
    dcc0:	andcs	r9, r0, #1024	; 0x400
    dcc4:	cfldrsne	mvf4, [r1, #-248]!	; 0xffffff08
    dcc8:	eorvs	r6, r3, r7, lsr #1
    dccc:			; <UNDEFINED> instruction: 0xf8c49b03
    dcd0:	strbtpl	fp, [sl], #20
    dcd4:	ldrbeq	r9, [fp, #2818]	; 0xb02
    dcd8:	ldmdavs	r3!, {r0, r1, r2, r3, r5, sl, ip, lr, pc}
    dcdc:	ldfnes	f6, [pc, #-132]	; dc60 <ZSTD_maxCLevel@plt+0xb17c>
    dce0:			; <UNDEFINED> instruction: 0xf10a443e
    dce4:	andcs	r0, r1, #4096	; 0x1000
    dce8:	blmi	132607c <__bss_end__@@Base+0x1241790>
    dcec:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    dcf0:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
    dcf4:	strmi	r6, [fp], #-2203	; 0xfffff765
    dcf8:	strbmi	r6, [fp, #-2203]	; 0xfffff765
    dcfc:			; <UNDEFINED> instruction: 0x4653d89e
    dd00:	andsvs	r9, r3, fp, lsl #20
    dd04:	blmi	1020624 <__bss_end__@@Base+0xf3bd38>
    dd08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    dd0c:	blls	3e7d7c <__bss_end__@@Base+0x303490>
    dd10:	cmnle	r2, sl, asr r0
    dd14:	andslt	r4, r1, r0, asr #12
    dd18:	svchi	0x00f0e8bd
    dd1c:	bl	19fe28 <__bss_end__@@Base+0xbb53c>
    dd20:			; <UNDEFINED> instruction: 0x46594617
    dd24:			; <UNDEFINED> instruction: 0xf7f64478
    dd28:	ldmdavs	r3!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    dd2c:	tstcs	r1, sl, lsl #16
    dd30:	andcs	r3, r0, #4, 6	; 0x10000000
    dd34:	andvs	r4, r1, lr, lsl r4
    dd38:	stmdavs	r8, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    dd3c:	stmdavs	r9, {r2, r3, r8, r9, sl, fp, sp, pc}^
    dd40:	ldcmi	6, cr4, [r9, #-76]!	; 0xffffffb4
    dd44:	bmi	e5b57c <__bss_end__@@Base+0xd76c90>
    dd48:	strmi	ip, [r1], -r3, lsl #14
    dd4c:	ldrbtmi	r9, [sp], #-2061	; 0xfffff7f3
    dd50:	blx	7d0d94 <__bss_end__@@Base+0x6ec4a8>
    dd54:	ldrbtmi	pc, [sl], #-3201	; 0xfffff37f	; <UNPREDICTABLE>
    dd58:	andmi	lr, r0, r7, asr #20
    dd5c:			; <UNDEFINED> instruction: 0x1700e9d5
    dd60:	tstls	r8, r1, asr #16
    dd64:	movwls	r4, #37243	; 0x917b
    dd68:	strhtcc	pc, [r0], -sp	; <UNPREDICTABLE>
    dd6c:			; <UNDEFINED> instruction: 0xf85268e9
    dd70:			; <UNDEFINED> instruction: 0xb3280023
    dd74:	ldmib	sp, {r0, r1, r2, r5, r9, sl, lr}^
    dd78:	and	r4, r1, r8, lsl #10
    dd7c:	cmnlt	r8, r0, asr #17
    dd80:	movwcs	lr, #2512	; 0x9d0
    dd84:	svclt	0x0008429d
    dd88:			; <UNDEFINED> instruction: 0xd1f74294
    dd8c:	ldrtmi	r6, [ip], -r3, lsl #17
    dd90:	strbtmi	r4, [r1], #-1180	; 0xfffffb64
    dd94:	blcc	14bee0 <__bss_end__@@Base+0x675f4>
    dd98:	str	r6, [r2, r1, lsr #2]!
    dd9c:			; <UNDEFINED> instruction: 0xf04f463c
    dda0:	udf	#21311	; 0x533f
    dda4:	rscscc	pc, pc, #79	; 0x4f
    dda8:	stmdami	r1!, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    ddac:	ldrbtmi	r4, [r8], #-1712	; 0xfffff950
    ddb0:			; <UNDEFINED> instruction: 0xf936f7f6
    ddb4:	movwcs	r9, #6666	; 0x1a0a
    ddb8:	blls	2e5e0c <__bss_end__@@Base+0x201520>
    ddbc:			; <UNDEFINED> instruction: 0xe7a1601e
    ddc0:	mvnscc	pc, #79	; 0x4f
    ddc4:	ldrmi	lr, [r8], r4, ror #15
    ddc8:	ldmdbmi	sl, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    ddcc:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    ddd0:	teqcc	r8, r8, ror r4
    ddd4:			; <UNDEFINED> instruction: 0xf924f7f6
    ddd8:	mrc2	7, 2, pc, cr4, cr5, {7}
    dddc:			; <UNDEFINED> instruction: 0xf7f42001
    dde0:	ldmdbmi	r6, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    dde4:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    dde8:			; <UNDEFINED> instruction: 0x312c4478
    ddec:			; <UNDEFINED> instruction: 0xf918f7f6
    ddf0:	mcr2	7, 2, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    ddf4:			; <UNDEFINED> instruction: 0xf7f42001
    ddf8:			; <UNDEFINED> instruction: 0xf7f4ed6a
    ddfc:	svclt	0x0000ec76
    de00:	andeq	r6, r1, r0, lsr #24
    de04:			; <UNDEFINED> instruction: 0x000161b0
    de08:	andeq	r0, r0, r0, lsl #4
    de0c:	andeq	r6, r1, r2, ror #23
    de10:	andeq	r6, r1, ip, ror #16
    de14:	andeq	r6, r1, r4, ror #16
    de18:	andeq	r6, r1, r6, lsl r8
    de1c:	ldrdeq	r6, [r1], -sl
    de20:	andeq	r6, r1, ip, asr r0
    de24:	muleq	r0, r8, sp
    de28:	andeq	r6, r1, lr, ror sl
    de2c:	andeq	r6, r1, r6, lsl #21
    de30:	ldrdeq	r4, [r0], -r6
    de34:	andeq	r4, r0, lr, lsr sp
    de38:	strdeq	r4, [r0], -r0
    de3c:	andeq	r4, r0, r6, lsr #26
    de40:	ldrdeq	r4, [r0], -r8
    de44:			; <UNDEFINED> instruction: 0xf1a14a8d
    de48:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    de4c:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    de50:	blx	fece1484 <__bss_end__@@Base+0xfebfcb98>
    de54:	stcmi	3, cr15, [fp], {131}	; 0x83
    de58:	ldrbtmi	fp, [sp], #-137	; 0xffffff77
    de5c:	ldmdbeq	fp, {r1, r4, fp, sp, lr}^
    de60:	stmdbpl	ip!, {r0, r3, r7, r9, sl, fp, lr}
    de64:	svclt	0x00182a00
    de68:	ldrbtmi	r2, [lr], #-769	; 0xfffffcff
    de6c:	strls	r6, [r7], #-2084	; 0xfffff7dc
    de70:	streq	pc, [r0], #-79	; 0xffffffb1
    de74:	cmnle	sp, r0, lsl #22
    de78:	ldmpl	r3!, {r2, r7, r8, r9, fp, lr}^
    de7c:	movwcs	lr, #59859	; 0xe9d3
    de80:	svclt	0x00083301
    de84:	svccc	0x00fff1b2
    de88:	bge	1c2020 <__bss_end__@@Base+0xdd734>
    de8c:	strmi	r4, [r8], -r0, lsl #13
    de90:			; <UNDEFINED> instruction: 0xf7ffa905
    de94:	blls	1cd8b8 <__bss_end__@@Base+0xe8fcc>
    de98:	blcs	1f8a8 <_IO_stdin_used@@Base+0x10d04>
    de9c:	adchi	pc, sl, r0, asr #32
    dea0:	stmdbcs	r0, {r0, r2, r8, fp, ip, pc}
    dea4:	svcmi	0x007ad04e
    dea8:			; <UNDEFINED> instruction: 0xf8df4654
    deac:	strcs	fp, [r0, #-488]	; 0xfffffe18
    deb0:	ldrdls	pc, [r4, #143]!	; 0x8f
    deb4:	ldrbtmi	r4, [fp], #1151	; 0x47f
    deb8:			; <UNDEFINED> instruction: 0xe01144f9
    debc:	stmiavs	r3!, {r0, r1, r5, r6, r8, fp, ip, sp, pc}^
    dec0:	stceq	0, cr15, [r0], {79}	; 0x4f
    dec4:	strbmi	r6, [r0], -r2, lsr #18
    dec8:			; <UNDEFINED> instruction: 0xf8cd6861
    decc:			; <UNDEFINED> instruction: 0xf7f4c000
    ded0:	andcc	lr, r1, lr, lsr #23
    ded4:	stmdbls	r5, {r1, r3, r6, ip, lr, pc}
    ded8:	strtcc	r3, [r8], #-1281	; 0xfffffaff
    dedc:	ldmdble	r1!, {r0, r3, r5, r7, r9, lr}
    dee0:	blcs	27fd4 <pathname@@Base+0x3840>
    dee4:	bmi	1b826cc <__bss_end__@@Base+0x1a9dde0>
    dee8:	ldmpl	r2!, {r0, r1, r5, r8, sl, fp, ip, sp, lr}
    deec:	bcs	27f3c <pathname@@Base+0x37a8>
    def0:	bmi	1b02688 <__bss_end__@@Base+0x1a1dd9c>
    def4:			; <UNDEFINED> instruction: 0xf383fab3
    def8:	ldmpl	r2!, {r0, r1, r3, r4, r6, r8, fp}
    defc:	bcs	27f4c <pathname@@Base+0x37b8>
    df00:	movwcs	fp, #7960	; 0x1f18
    df04:	bicsle	r2, sl, r0, lsl #22
    df08:	blcs	281fc <pathname@@Base+0x3a68>
    df0c:	stmdami	r5!, {r2, r5, r6, r7, r8, ip, lr, pc}^
    df10:	stmdavs	r1!, {r1, r6, r9, sl, lr}^
    df14:			; <UNDEFINED> instruction: 0xf7f64478
    df18:	blmi	190c12c <__bss_end__@@Base+0x1827840>
    df1c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    df20:	cmnle	pc, r0, lsl #22
    df24:	strcc	r4, [r1, #-2145]	; 0xfffff79f
    df28:	ldrbtmi	r3, [r8], #-1064	; 0xfffffbd8
    df2c:			; <UNDEFINED> instruction: 0xf878f7f6
    df30:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    df34:			; <UNDEFINED> instruction: 0xf874f7f6
    df38:	movwcs	r9, #6405	; 0x1905
    df3c:	adcmi	r6, r9, #187	; 0xbb
    df40:	stmiale	sp, {r1, r2, r8, r9, ip, pc}^
    df44:			; <UNDEFINED> instruction: 0xf7ff4650
    df48:	stmdals	r6, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    df4c:			; <UNDEFINED> instruction: 0xf080fab0
    df50:	and	r0, r0, r0, asr #18
    df54:	bmi	15d5f60 <__bss_end__@@Base+0x14f1674>
    df58:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
    df5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    df60:	subsmi	r9, sl, r7, lsl #22
    df64:	andlt	sp, r9, r9, ror r1
    df68:	svchi	0x00f0e8bd
    df6c:	ldcl	7, cr15, [r2], {244}	; 0xf4
    df70:	stmdavs	r0, {r0, r5, r6, fp, sp, lr}
    df74:	eorle	r2, r7, pc, asr r8
    df78:	ldmdacs	sl!, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
    df7c:	ldmdacs	ip, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    df80:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    df84:			; <UNDEFINED> instruction: 0xf8d9d114
    df88:	bcs	255fa0 <__bss_end__@@Base+0x1716b4>
    df8c:			; <UNDEFINED> instruction: 0x4642dc10
    df90:	subsle	r2, r0, r0, lsl #22
    df94:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    df98:			; <UNDEFINED> instruction: 0xf842f7f6
    df9c:	ldrdne	pc, [r4], -r9
    dfa0:			; <UNDEFINED> instruction: 0xf8c93101
    dfa4:	stmdbcs	sl, {r2, ip}
    dfa8:	movwcs	sp, #4142	; 0x102e
    dfac:	ldr	r9, [r2, r6, lsl #6]
    dfb0:	blcs	323c4 <pathname@@Base+0xdc30>
    dfb4:			; <UNDEFINED> instruction: 0xf7f4d053
    dfb8:	stmdbls	r3, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    dfbc:	strmi	r4, [r3], -r2, asr #12
    dfc0:			; <UNDEFINED> instruction: 0xf7f64658
    dfc4:	ldrb	pc, [r0, sp, lsr #16]!	; <UNPREDICTABLE>
    dfc8:			; <UNDEFINED> instruction: 0x4642483d
    dfcc:			; <UNDEFINED> instruction: 0xf7f64478
    dfd0:	ldmdami	ip!, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
    dfd4:			; <UNDEFINED> instruction: 0xf7f64478
    dfd8:	blmi	d0c06c <__bss_end__@@Base+0xc27780>
    dfdc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    dfe0:	ldmdami	r9!, {r0, r1, r4, r7, r8, r9, fp, ip, sp, pc}
    dfe4:			; <UNDEFINED> instruction: 0xf7f64478
    dfe8:	blmi	e4c05c <__bss_end__@@Base+0xd67770>
    dfec:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    dff0:	bfi	r6, sl, #0, #27
    dff4:	strbmi	r4, [r1], -ip, lsr #22
    dff8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    dffc:	ldmdami	r4!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    e000:			; <UNDEFINED> instruction: 0xf7f64478
    e004:	strb	pc, [fp, -sp, lsl #16]	; <UNPREDICTABLE>
    e008:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    e00c:			; <UNDEFINED> instruction: 0xf808f7f6
    e010:	ldmdami	r1!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    e014:			; <UNDEFINED> instruction: 0xf7f64478
    e018:			; <UNDEFINED> instruction: 0xf7f5f803
    e01c:	andcs	pc, r1, r3, lsr sp	; <UNPREDICTABLE>
    e020:	mrrc	7, 15, pc, r4, cr4	; <UNPREDICTABLE>
    e024:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    e028:			; <UNDEFINED> instruction: 0xfffaf7f5
    e02c:	stc2	7, cr15, [sl, #-980]!	; 0xfffffc2c
    e030:			; <UNDEFINED> instruction: 0xf7f42001
    e034:	stmdami	sl!, {r2, r3, r6, sl, fp, sp, lr, pc}
    e038:			; <UNDEFINED> instruction: 0xf7f54478
    e03c:			; <UNDEFINED> instruction: 0xf7f5fff1
    e040:	andcs	pc, r1, r1, lsr #26
    e044:	mcrr	7, 15, pc, r2, cr4	; <UNPREDICTABLE>
    e048:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    e04c:			; <UNDEFINED> instruction: 0xffe8f7f5
    e050:	ldc2	7, cr15, [r8, #-980]	; 0xfffffc2c
    e054:			; <UNDEFINED> instruction: 0xf7f42001
    e058:			; <UNDEFINED> instruction: 0xf7f4ec3a
    e05c:			; <UNDEFINED> instruction: 0xf7f4eb46
    e060:	stmdbls	r3, {r1, r4, sl, fp, sp, lr, pc}
    e064:	strmi	r4, [r3], -r2, asr #12
    e068:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    e06c:			; <UNDEFINED> instruction: 0xffd8f7f5
    e070:	stc2	7, cr15, [r8, #-980]	; 0xfffffc2c
    e074:			; <UNDEFINED> instruction: 0xf7f42001
    e078:	svclt	0x0000ec2a
    e07c:	andeq	r6, r5, lr, lsl #19
    e080:	andeq	r5, r1, sl, lsl #30
    e084:	andeq	r0, r0, r0, lsl #4
    e088:	strdeq	r5, [r1], -sl
    e08c:	andeq	r0, r0, r4, lsl #4
    e090:	andeq	r6, r5, r8, lsr #18
    e094:			; <UNDEFINED> instruction: 0x00004eb2
    e098:	andeq	r6, r5, r4, lsr #18
    e09c:	andeq	r0, r0, ip, lsr #4
    e0a0:	andeq	r0, r0, r8, ror #4
    e0a4:	muleq	r0, r4, lr
    e0a8:	muleq	r0, r0, r2
    e0ac:	andeq	r4, r0, r6, lsl pc
    e0b0:	andeq	r4, r0, sl, asr #29
    e0b4:	andeq	r5, r1, sl, lsl #28
    e0b8:	andeq	r0, r0, r4, asr #4
    e0bc:	strdeq	r4, [r0], -r2
    e0c0:	ldrdeq	r4, [r0], -r0
    e0c4:	andeq	r4, r0, r8, asr #24
    e0c8:	andeq	r4, r0, r4, ror #24
    e0cc:	andeq	r6, r5, lr, ror #15
    e0d0:	andeq	r4, r0, r4, ror #22
    e0d4:	strdeq	r4, [r0], -lr
    e0d8:	andeq	r4, r0, r4, asr #22
    e0dc:	andeq	r4, r0, lr, lsl #28
    e0e0:	andeq	r4, r0, r4, asr #24
    e0e4:	strdeq	r4, [r0], -r2
    e0e8:	strdeq	r4, [r0], -r2
    e0ec:	andeq	r0, r0, r0
    e0f0:	svclt	0x00081e4a
    e0f4:			; <UNDEFINED> instruction: 0xf0c04770
    e0f8:	addmi	r8, r8, #36, 2
    e0fc:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    e100:			; <UNDEFINED> instruction: 0xf0004211
    e104:	blx	fec2e568 <__bss_end__@@Base+0xfeb49c7c>
    e108:	blx	fec8af10 <__bss_end__@@Base+0xfeba6624>
    e10c:	bl	fe8cab18 <__bss_end__@@Base+0xfe7e622c>
    e110:			; <UNDEFINED> instruction: 0xf1c30303
    e114:	andge	r0, r4, #2080374784	; 0x7c000000
    e118:	movwne	lr, #15106	; 0x3b02
    e11c:	andeq	pc, r0, #79	; 0x4f
    e120:	svclt	0x0000469f
    e124:	andhi	pc, r0, pc, lsr #7
    e128:	svcvc	0x00c1ebb0
    e12c:	bl	10bdd34 <__bss_end__@@Base+0xfd9448>
    e130:	svclt	0x00280202
    e134:	sbcvc	lr, r1, r0, lsr #23
    e138:	svcvc	0x0081ebb0
    e13c:	bl	10bdd44 <__bss_end__@@Base+0xfd9458>
    e140:	svclt	0x00280202
    e144:	addvc	lr, r1, r0, lsr #23
    e148:	svcvc	0x0041ebb0
    e14c:	bl	10bdd54 <__bss_end__@@Base+0xfd9468>
    e150:	svclt	0x00280202
    e154:	subvc	lr, r1, r0, lsr #23
    e158:	svcvc	0x0001ebb0
    e15c:	bl	10bdd64 <__bss_end__@@Base+0xfd9478>
    e160:	svclt	0x00280202
    e164:	andvc	lr, r1, r0, lsr #23
    e168:	svcvs	0x00c1ebb0
    e16c:	bl	10bdd74 <__bss_end__@@Base+0xfd9488>
    e170:	svclt	0x00280202
    e174:	sbcvs	lr, r1, r0, lsr #23
    e178:	svcvs	0x0081ebb0
    e17c:	bl	10bdd84 <__bss_end__@@Base+0xfd9498>
    e180:	svclt	0x00280202
    e184:	addvs	lr, r1, r0, lsr #23
    e188:	svcvs	0x0041ebb0
    e18c:	bl	10bdd94 <__bss_end__@@Base+0xfd94a8>
    e190:	svclt	0x00280202
    e194:	subvs	lr, r1, r0, lsr #23
    e198:	svcvs	0x0001ebb0
    e19c:	bl	10bdda4 <__bss_end__@@Base+0xfd94b8>
    e1a0:	svclt	0x00280202
    e1a4:	andvs	lr, r1, r0, lsr #23
    e1a8:	svcpl	0x00c1ebb0
    e1ac:	bl	10bddb4 <__bss_end__@@Base+0xfd94c8>
    e1b0:	svclt	0x00280202
    e1b4:	sbcpl	lr, r1, r0, lsr #23
    e1b8:	svcpl	0x0081ebb0
    e1bc:	bl	10bddc4 <__bss_end__@@Base+0xfd94d8>
    e1c0:	svclt	0x00280202
    e1c4:	addpl	lr, r1, r0, lsr #23
    e1c8:	svcpl	0x0041ebb0
    e1cc:	bl	10bddd4 <__bss_end__@@Base+0xfd94e8>
    e1d0:	svclt	0x00280202
    e1d4:	subpl	lr, r1, r0, lsr #23
    e1d8:	svcpl	0x0001ebb0
    e1dc:	bl	10bdde4 <__bss_end__@@Base+0xfd94f8>
    e1e0:	svclt	0x00280202
    e1e4:	andpl	lr, r1, r0, lsr #23
    e1e8:	svcmi	0x00c1ebb0
    e1ec:	bl	10bddf4 <__bss_end__@@Base+0xfd9508>
    e1f0:	svclt	0x00280202
    e1f4:	sbcmi	lr, r1, r0, lsr #23
    e1f8:	svcmi	0x0081ebb0
    e1fc:	bl	10bde04 <__bss_end__@@Base+0xfd9518>
    e200:	svclt	0x00280202
    e204:	addmi	lr, r1, r0, lsr #23
    e208:	svcmi	0x0041ebb0
    e20c:	bl	10bde14 <__bss_end__@@Base+0xfd9528>
    e210:	svclt	0x00280202
    e214:	submi	lr, r1, r0, lsr #23
    e218:	svcmi	0x0001ebb0
    e21c:	bl	10bde24 <__bss_end__@@Base+0xfd9538>
    e220:	svclt	0x00280202
    e224:	andmi	lr, r1, r0, lsr #23
    e228:	svccc	0x00c1ebb0
    e22c:	bl	10bde34 <__bss_end__@@Base+0xfd9548>
    e230:	svclt	0x00280202
    e234:	sbccc	lr, r1, r0, lsr #23
    e238:	svccc	0x0081ebb0
    e23c:	bl	10bde44 <__bss_end__@@Base+0xfd9558>
    e240:	svclt	0x00280202
    e244:	addcc	lr, r1, r0, lsr #23
    e248:	svccc	0x0041ebb0
    e24c:	bl	10bde54 <__bss_end__@@Base+0xfd9568>
    e250:	svclt	0x00280202
    e254:	subcc	lr, r1, r0, lsr #23
    e258:	svccc	0x0001ebb0
    e25c:	bl	10bde64 <__bss_end__@@Base+0xfd9578>
    e260:	svclt	0x00280202
    e264:	andcc	lr, r1, r0, lsr #23
    e268:	svccs	0x00c1ebb0
    e26c:	bl	10bde74 <__bss_end__@@Base+0xfd9588>
    e270:	svclt	0x00280202
    e274:	sbccs	lr, r1, r0, lsr #23
    e278:	svccs	0x0081ebb0
    e27c:	bl	10bde84 <__bss_end__@@Base+0xfd9598>
    e280:	svclt	0x00280202
    e284:	addcs	lr, r1, r0, lsr #23
    e288:	svccs	0x0041ebb0
    e28c:	bl	10bde94 <__bss_end__@@Base+0xfd95a8>
    e290:	svclt	0x00280202
    e294:	subcs	lr, r1, r0, lsr #23
    e298:	svccs	0x0001ebb0
    e29c:	bl	10bdea4 <__bss_end__@@Base+0xfd95b8>
    e2a0:	svclt	0x00280202
    e2a4:	andcs	lr, r1, r0, lsr #23
    e2a8:	svcne	0x00c1ebb0
    e2ac:	bl	10bdeb4 <__bss_end__@@Base+0xfd95c8>
    e2b0:	svclt	0x00280202
    e2b4:	sbcne	lr, r1, r0, lsr #23
    e2b8:	svcne	0x0081ebb0
    e2bc:	bl	10bdec4 <__bss_end__@@Base+0xfd95d8>
    e2c0:	svclt	0x00280202
    e2c4:	addne	lr, r1, r0, lsr #23
    e2c8:	svcne	0x0041ebb0
    e2cc:	bl	10bded4 <__bss_end__@@Base+0xfd95e8>
    e2d0:	svclt	0x00280202
    e2d4:	subne	lr, r1, r0, lsr #23
    e2d8:	svcne	0x0001ebb0
    e2dc:	bl	10bdee4 <__bss_end__@@Base+0xfd95f8>
    e2e0:	svclt	0x00280202
    e2e4:	andne	lr, r1, r0, lsr #23
    e2e8:	svceq	0x00c1ebb0
    e2ec:	bl	10bdef4 <__bss_end__@@Base+0xfd9608>
    e2f0:	svclt	0x00280202
    e2f4:	sbceq	lr, r1, r0, lsr #23
    e2f8:	svceq	0x0081ebb0
    e2fc:	bl	10bdf04 <__bss_end__@@Base+0xfd9618>
    e300:	svclt	0x00280202
    e304:	addeq	lr, r1, r0, lsr #23
    e308:	svceq	0x0041ebb0
    e30c:	bl	10bdf14 <__bss_end__@@Base+0xfd9628>
    e310:	svclt	0x00280202
    e314:	subeq	lr, r1, r0, lsr #23
    e318:	svceq	0x0001ebb0
    e31c:	bl	10bdf24 <__bss_end__@@Base+0xfd9638>
    e320:	svclt	0x00280202
    e324:	andeq	lr, r1, r0, lsr #23
    e328:			; <UNDEFINED> instruction: 0x47704610
    e32c:	andcs	fp, r1, ip, lsl #30
    e330:	ldrbmi	r2, [r0, -r0]!
    e334:			; <UNDEFINED> instruction: 0xf281fab1
    e338:	andseq	pc, pc, #-2147483600	; 0x80000030
    e33c:			; <UNDEFINED> instruction: 0xf002fa20
    e340:	tstlt	r8, r0, ror r7
    e344:	rscscc	pc, pc, pc, asr #32
    e348:	bllt	1cca350 <__bss_end__@@Base+0x1be5a64>
    e34c:	rscsle	r2, r8, r0, lsl #18
    e350:	andmi	lr, r3, sp, lsr #18
    e354:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    e358:			; <UNDEFINED> instruction: 0x4006e8bd
    e35c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    e360:	smlatbeq	r3, r1, fp, lr
    e364:	svclt	0x00004770
    e368:			; <UNDEFINED> instruction: 0xf0002900
    e36c:	b	fe02e86c <__bss_end__@@Base+0xfdf49f80>
    e370:	svclt	0x00480c01
    e374:	cdpne	2, 4, cr4, cr10, cr9, {2}
    e378:	tsthi	pc, r0	; <UNPREDICTABLE>
    e37c:	svclt	0x00480003
    e380:	addmi	r4, fp, #805306372	; 0x30000004
    e384:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    e388:			; <UNDEFINED> instruction: 0xf0004211
    e38c:	blx	fecee820 <__bss_end__@@Base+0xfec09f34>
    e390:	blx	fec8ada4 <__bss_end__@@Base+0xfeba64b8>
    e394:	bl	fe84a5a0 <__bss_end__@@Base+0xfe765cb4>
    e398:			; <UNDEFINED> instruction: 0xf1c20202
    e39c:	andge	r0, r4, pc, lsl r2
    e3a0:	andne	lr, r2, #0, 22
    e3a4:	andeq	pc, r0, pc, asr #32
    e3a8:	svclt	0x00004697
    e3ac:	andhi	pc, r0, pc, lsr #7
    e3b0:	svcvc	0x00c1ebb3
    e3b4:	bl	103dfbc <__bss_end__@@Base+0xf596d0>
    e3b8:	svclt	0x00280000
    e3bc:	bicvc	lr, r1, #166912	; 0x28c00
    e3c0:	svcvc	0x0081ebb3
    e3c4:	bl	103dfcc <__bss_end__@@Base+0xf596e0>
    e3c8:	svclt	0x00280000
    e3cc:	orrvc	lr, r1, #166912	; 0x28c00
    e3d0:	svcvc	0x0041ebb3
    e3d4:	bl	103dfdc <__bss_end__@@Base+0xf596f0>
    e3d8:	svclt	0x00280000
    e3dc:	movtvc	lr, #7075	; 0x1ba3
    e3e0:	svcvc	0x0001ebb3
    e3e4:	bl	103dfec <__bss_end__@@Base+0xf59700>
    e3e8:	svclt	0x00280000
    e3ec:	movwvc	lr, #7075	; 0x1ba3
    e3f0:	svcvs	0x00c1ebb3
    e3f4:	bl	103dffc <__bss_end__@@Base+0xf59710>
    e3f8:	svclt	0x00280000
    e3fc:	bicvs	lr, r1, #166912	; 0x28c00
    e400:	svcvs	0x0081ebb3
    e404:	bl	103e00c <__bss_end__@@Base+0xf59720>
    e408:	svclt	0x00280000
    e40c:	orrvs	lr, r1, #166912	; 0x28c00
    e410:	svcvs	0x0041ebb3
    e414:	bl	103e01c <__bss_end__@@Base+0xf59730>
    e418:	svclt	0x00280000
    e41c:	movtvs	lr, #7075	; 0x1ba3
    e420:	svcvs	0x0001ebb3
    e424:	bl	103e02c <__bss_end__@@Base+0xf59740>
    e428:	svclt	0x00280000
    e42c:	movwvs	lr, #7075	; 0x1ba3
    e430:	svcpl	0x00c1ebb3
    e434:	bl	103e03c <__bss_end__@@Base+0xf59750>
    e438:	svclt	0x00280000
    e43c:	bicpl	lr, r1, #166912	; 0x28c00
    e440:	svcpl	0x0081ebb3
    e444:	bl	103e04c <__bss_end__@@Base+0xf59760>
    e448:	svclt	0x00280000
    e44c:	orrpl	lr, r1, #166912	; 0x28c00
    e450:	svcpl	0x0041ebb3
    e454:	bl	103e05c <__bss_end__@@Base+0xf59770>
    e458:	svclt	0x00280000
    e45c:	movtpl	lr, #7075	; 0x1ba3
    e460:	svcpl	0x0001ebb3
    e464:	bl	103e06c <__bss_end__@@Base+0xf59780>
    e468:	svclt	0x00280000
    e46c:	movwpl	lr, #7075	; 0x1ba3
    e470:	svcmi	0x00c1ebb3
    e474:	bl	103e07c <__bss_end__@@Base+0xf59790>
    e478:	svclt	0x00280000
    e47c:	bicmi	lr, r1, #166912	; 0x28c00
    e480:	svcmi	0x0081ebb3
    e484:	bl	103e08c <__bss_end__@@Base+0xf597a0>
    e488:	svclt	0x00280000
    e48c:	orrmi	lr, r1, #166912	; 0x28c00
    e490:	svcmi	0x0041ebb3
    e494:	bl	103e09c <__bss_end__@@Base+0xf597b0>
    e498:	svclt	0x00280000
    e49c:	movtmi	lr, #7075	; 0x1ba3
    e4a0:	svcmi	0x0001ebb3
    e4a4:	bl	103e0ac <__bss_end__@@Base+0xf597c0>
    e4a8:	svclt	0x00280000
    e4ac:	movwmi	lr, #7075	; 0x1ba3
    e4b0:	svccc	0x00c1ebb3
    e4b4:	bl	103e0bc <__bss_end__@@Base+0xf597d0>
    e4b8:	svclt	0x00280000
    e4bc:	biccc	lr, r1, #166912	; 0x28c00
    e4c0:	svccc	0x0081ebb3
    e4c4:	bl	103e0cc <__bss_end__@@Base+0xf597e0>
    e4c8:	svclt	0x00280000
    e4cc:	orrcc	lr, r1, #166912	; 0x28c00
    e4d0:	svccc	0x0041ebb3
    e4d4:	bl	103e0dc <__bss_end__@@Base+0xf597f0>
    e4d8:	svclt	0x00280000
    e4dc:	movtcc	lr, #7075	; 0x1ba3
    e4e0:	svccc	0x0001ebb3
    e4e4:	bl	103e0ec <__bss_end__@@Base+0xf59800>
    e4e8:	svclt	0x00280000
    e4ec:	movwcc	lr, #7075	; 0x1ba3
    e4f0:	svccs	0x00c1ebb3
    e4f4:	bl	103e0fc <__bss_end__@@Base+0xf59810>
    e4f8:	svclt	0x00280000
    e4fc:	biccs	lr, r1, #166912	; 0x28c00
    e500:	svccs	0x0081ebb3
    e504:	bl	103e10c <__bss_end__@@Base+0xf59820>
    e508:	svclt	0x00280000
    e50c:	orrcs	lr, r1, #166912	; 0x28c00
    e510:	svccs	0x0041ebb3
    e514:	bl	103e11c <__bss_end__@@Base+0xf59830>
    e518:	svclt	0x00280000
    e51c:	movtcs	lr, #7075	; 0x1ba3
    e520:	svccs	0x0001ebb3
    e524:	bl	103e12c <__bss_end__@@Base+0xf59840>
    e528:	svclt	0x00280000
    e52c:	movwcs	lr, #7075	; 0x1ba3
    e530:	svcne	0x00c1ebb3
    e534:	bl	103e13c <__bss_end__@@Base+0xf59850>
    e538:	svclt	0x00280000
    e53c:	bicne	lr, r1, #166912	; 0x28c00
    e540:	svcne	0x0081ebb3
    e544:	bl	103e14c <__bss_end__@@Base+0xf59860>
    e548:	svclt	0x00280000
    e54c:	orrne	lr, r1, #166912	; 0x28c00
    e550:	svcne	0x0041ebb3
    e554:	bl	103e15c <__bss_end__@@Base+0xf59870>
    e558:	svclt	0x00280000
    e55c:	movtne	lr, #7075	; 0x1ba3
    e560:	svcne	0x0001ebb3
    e564:	bl	103e16c <__bss_end__@@Base+0xf59880>
    e568:	svclt	0x00280000
    e56c:	movwne	lr, #7075	; 0x1ba3
    e570:	svceq	0x00c1ebb3
    e574:	bl	103e17c <__bss_end__@@Base+0xf59890>
    e578:	svclt	0x00280000
    e57c:	biceq	lr, r1, #166912	; 0x28c00
    e580:	svceq	0x0081ebb3
    e584:	bl	103e18c <__bss_end__@@Base+0xf598a0>
    e588:	svclt	0x00280000
    e58c:	orreq	lr, r1, #166912	; 0x28c00
    e590:	svceq	0x0041ebb3
    e594:	bl	103e19c <__bss_end__@@Base+0xf598b0>
    e598:	svclt	0x00280000
    e59c:	movteq	lr, #7075	; 0x1ba3
    e5a0:	svceq	0x0001ebb3
    e5a4:	bl	103e1ac <__bss_end__@@Base+0xf598c0>
    e5a8:	svclt	0x00280000
    e5ac:	movweq	lr, #7075	; 0x1ba3
    e5b0:	svceq	0x0000f1bc
    e5b4:	submi	fp, r0, #72, 30	; 0x120
    e5b8:	b	fe720380 <__bss_end__@@Base+0xfe63ba94>
    e5bc:	svclt	0x00480f00
    e5c0:	ldrbmi	r4, [r0, -r0, asr #4]!
    e5c4:	andcs	fp, r0, r8, lsr pc
    e5c8:	b	13fe1e0 <__bss_end__@@Base+0x13198f4>
    e5cc:			; <UNDEFINED> instruction: 0xf04070ec
    e5d0:	ldrbmi	r0, [r0, -r1]!
    e5d4:			; <UNDEFINED> instruction: 0xf281fab1
    e5d8:	andseq	pc, pc, #-2147483600	; 0x80000030
    e5dc:	svceq	0x0000f1bc
    e5e0:			; <UNDEFINED> instruction: 0xf002fa23
    e5e4:	submi	fp, r0, #72, 30	; 0x120
    e5e8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    e5ec:			; <UNDEFINED> instruction: 0xf06fbfc8
    e5f0:	svclt	0x00b84000
    e5f4:	andmi	pc, r0, pc, asr #32
    e5f8:	blt	6ca600 <__bss_end__@@Base+0x5e5d14>
    e5fc:	rscsle	r2, r4, r0, lsl #18
    e600:	andmi	lr, r3, sp, lsr #18
    e604:	mrc2	7, 5, pc, cr3, cr15, {7}
    e608:			; <UNDEFINED> instruction: 0x4006e8bd
    e60c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    e610:	smlatbeq	r3, r1, fp, lr
    e614:	svclt	0x00004770
    e618:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    e61c:	svclt	0x0000e002
    e620:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    e624:	b	13fbaec <__bss_end__@@Base+0x1317200>
    e628:	b	13cf734 <__bss_end__@@Base+0x12eae48>
    e62c:	b	fe50fb40 <__bss_end__@@Base+0xfe42b254>
    e630:	svclt	0x00080f05
    e634:	svceq	0x0002ea90
    e638:	b	153e2bc <__bss_end__@@Base+0x14599d0>
    e63c:	b	1551644 <__bss_end__@@Base+0x146cd58>
    e640:	b	1fd1650 <__bss_end__@@Base+0x1eecd64>
    e644:	b	1fe57dc <__bss_end__@@Base+0x1f00ef0>
    e648:			; <UNDEFINED> instruction: 0xf0005c65
    e64c:	b	13ee9dc <__bss_end__@@Base+0x130a0f0>
    e650:	bl	ff5237a8 <__bss_end__@@Base+0xff43eebc>
    e654:	svclt	0x00b85555
    e658:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    e65c:	b	fe01f714 <__bss_end__@@Base+0xfdf3ae28>
    e660:	b	fe04ee70 <__bss_end__@@Base+0xfdf6a584>
    e664:	b	fe08f278 <__bss_end__@@Base+0xfdfaa98c>
    e668:	b	fe0ce670 <__bss_end__@@Base+0xfdfe9d84>
    e66c:	b	fe00ea78 <__bss_end__@@Base+0xfdf2a18c>
    e670:	b	fe04ee80 <__bss_end__@@Base+0xfdf6a594>
    e674:	ldccs	3, cr0, [r6, #-12]!
    e678:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    e67c:	svcmi	0x0000f011
    e680:	tstcc	r1, pc, asr #20
    e684:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    e688:	tstcc	r1, ip, asr #20
    e68c:	submi	sp, r0, #2
    e690:	cmpeq	r1, r1, ror #22
    e694:	svcmi	0x0000f013
    e698:	movwcc	lr, #14927	; 0x3a4f
    e69c:	tstcc	r3, #76, 20	; 0x4c000
    e6a0:	subsmi	sp, r2, #2
    e6a4:	movteq	lr, #15203	; 0x3b63
    e6a8:	svceq	0x0005ea94
    e6ac:	adchi	pc, r7, r0
    e6b0:	streq	pc, [r1], #-420	; 0xfffffe5c
    e6b4:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    e6b8:	blx	c52f4 <inode_table_hash@@Base+0x20a3c>
    e6bc:	blx	8cd6fc <__bss_end__@@Base+0x7e8e10>
    e6c0:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    e6c4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    e6c8:	vpmax.s8	d15, d14, d3
    e6cc:	blx	10d48d4 <__bss_end__@@Base+0xfeffe8>
    e6d0:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    e6d4:			; <UNDEFINED> instruction: 0xf1a5e00e
    e6d8:			; <UNDEFINED> instruction: 0xf10e0520
    e6dc:	bcs	51f64 <pathname@@Base+0x2d7d0>
    e6e0:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    e6e4:			; <UNDEFINED> instruction: 0xf04cbf28
    e6e8:	blx	10d16f8 <__bss_end__@@Base+0xfece0c>
    e6ec:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    e6f0:	mvnvc	lr, r1, asr fp
    e6f4:	strmi	pc, [r0, #-1]
    e6f8:			; <UNDEFINED> instruction: 0xf04fd507
    e6fc:			; <UNDEFINED> instruction: 0xf1dc0e00
    e700:	bl	1f91708 <__bss_end__@@Base+0x1eace1c>
    e704:	bl	1b8e70c <__bss_end__@@Base+0x1aa9e20>
    e708:			; <UNDEFINED> instruction: 0xf5b10101
    e70c:	tstle	fp, #128, 30	; 0x200
    e710:	svcne	0x0000f5b1
    e714:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    e718:	eorseq	lr, r0, pc, asr sl
    e71c:			; <UNDEFINED> instruction: 0x0c3cea4f
    e720:	streq	pc, [r1], #-260	; 0xfffffefc
    e724:	subpl	lr, r4, #323584	; 0x4f000
    e728:	svceq	0x0080f512
    e72c:	addshi	pc, sl, r0, lsl #1
    e730:	svcmi	0x0000f1bc
    e734:	b	17fe35c <__bss_end__@@Base+0x1719a70>
    e738:			; <UNDEFINED> instruction: 0xf1500c50
    e73c:	bl	104e744 <__bss_end__@@Base+0xf69e58>
    e740:	b	1062b58 <__bss_end__@@Base+0xf7e26c>
    e744:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    e748:	mcrreq	10, 5, lr, ip, cr15
    e74c:	bl	105ec54 <__bss_end__@@Base+0xf7a368>
    e750:	stfccs	f0, [r1], {1}
    e754:			; <UNDEFINED> instruction: 0xf5b1bf28
    e758:	rscle	r1, r9, #128, 30	; 0x200
    e75c:	svceq	0x0000f091
    e760:	strmi	fp, [r1], -r4, lsl #30
    e764:	blx	fec5676c <__bss_end__@@Base+0xfeb71e80>
    e768:	svclt	0x0008f381
    e76c:			; <UNDEFINED> instruction: 0xf1a33320
    e770:			; <UNDEFINED> instruction: 0xf1b3030b
    e774:	ble	30effc <__bss_end__@@Base+0x22a710>
    e778:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    e77c:	ldfeqd	f7, [r4], {2}
    e780:	andeq	pc, ip, #-2147483600	; 0x80000030
    e784:			; <UNDEFINED> instruction: 0xf00cfa01
    e788:			; <UNDEFINED> instruction: 0xf102fa21
    e78c:			; <UNDEFINED> instruction: 0xf102e00c
    e790:	svclt	0x00d80214
    e794:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    e798:			; <UNDEFINED> instruction: 0xf102fa01
    e79c:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    e7a0:	b	107e718 <__bss_end__@@Base+0xf99e2c>
    e7a4:	addsmi	r0, r0, ip, lsl #2
    e7a8:	svclt	0x00a21ae4
    e7ac:	tstpl	r4, r1, lsl #22
    e7b0:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    e7b4:	streq	lr, [r4], #-2671	; 0xfffff591
    e7b8:	ble	71d83c <__bss_end__@@Base+0x638f50>
    e7bc:	cfstrsle	mvf3, [lr], {12}
    e7c0:	ldreq	pc, [r4], #-260	; 0xfffffefc
    e7c4:	eoreq	pc, r0, #196, 2	; 0x31
    e7c8:			; <UNDEFINED> instruction: 0xf004fa20
    e7cc:	vpmax.u8	d15, d2, d1
    e7d0:	andeq	lr, r3, r0, asr #20
    e7d4:	vpmax.u8	d15, d4, d17
    e7d8:	tsteq	r3, r5, asr #20
    e7dc:			; <UNDEFINED> instruction: 0xf1c4bd30
    e7e0:			; <UNDEFINED> instruction: 0xf1c4040c
    e7e4:	blx	80f06c <__bss_end__@@Base+0x72a780>
    e7e8:	blx	8a7f8 <directory_table_hash@@Base+0x25f6c>
    e7ec:	b	104b404 <__bss_end__@@Base+0xf66b18>
    e7f0:	strtmi	r0, [r9], -r3
    e7f4:	blx	87dcbc <__bss_end__@@Base+0x7993d0>
    e7f8:	strtmi	pc, [r9], -r4
    e7fc:			; <UNDEFINED> instruction: 0xf094bd30
    e800:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    e804:	svclt	0x00061380
    e808:	orrne	pc, r0, r1, lsl #9
    e80c:	cfstrscc	mvf3, [r1, #-4]
    e810:	b	2008550 <__bss_end__@@Base+0x1f23c64>
    e814:	svclt	0x00185c64
    e818:			; <UNDEFINED> instruction: 0x5c65ea7f
    e81c:	b	fe5428c8 <__bss_end__@@Base+0xfe45dfdc>
    e820:	svclt	0x00080f05
    e824:	svceq	0x0002ea90
    e828:	b	1542844 <__bss_end__@@Base+0x145df58>
    e82c:	svclt	0x00040c00
    e830:			; <UNDEFINED> instruction: 0x46104619
    e834:	b	fe47dcfc <__bss_end__@@Base+0xfe399410>
    e838:	svclt	0x001e0f03
    e83c:	andcs	r2, r0, r0, lsl #2
    e840:	b	17fdd08 <__bss_end__@@Base+0x171941c>
    e844:	tstle	r5, r4, asr ip
    e848:	cmpmi	r9, r0, asr #32
    e84c:			; <UNDEFINED> instruction: 0xf041bf28
    e850:	ldflts	f4, [r0, #-0]
    e854:	streq	pc, [r0], #1300	; 0x514
    e858:			; <UNDEFINED> instruction: 0xf501bf3c
    e85c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    e860:	strmi	pc, [r0, #-1]
    e864:	mvnsmi	pc, r5, asr #32
    e868:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    e86c:	andeq	pc, r0, pc, asr #32
    e870:	b	1ffdd38 <__bss_end__@@Base+0x1f1944c>
    e874:	svclt	0x001a5c64
    e878:			; <UNDEFINED> instruction: 0x46104619
    e87c:			; <UNDEFINED> instruction: 0x5c65ea7f
    e880:			; <UNDEFINED> instruction: 0x460bbf1c
    e884:	b	1420094 <__bss_end__@@Base+0x133b7a8>
    e888:	svclt	0x00063401
    e88c:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    e890:	svceq	0x0003ea91
    e894:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    e898:	svclt	0x0000bd30
    e89c:	svceq	0x0000f090
    e8a0:	tstcs	r0, r4, lsl #30
    e8a4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    e8a8:	strvs	pc, [r0], #1103	; 0x44f
    e8ac:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    e8b0:	streq	pc, [r0, #-79]	; 0xffffffb1
    e8b4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e8b8:	svclt	0x0000e750
    e8bc:	svceq	0x0000f090
    e8c0:	tstcs	r0, r4, lsl #30
    e8c4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    e8c8:	strvs	pc, [r0], #1103	; 0x44f
    e8cc:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    e8d0:	strmi	pc, [r0, #-16]
    e8d4:	submi	fp, r0, #72, 30	; 0x120
    e8d8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e8dc:	svclt	0x0000e73e
    e8e0:	b	13ce9f0 <__bss_end__@@Base+0x12ea104>
    e8e4:	b	13cf074 <__bss_end__@@Base+0x12ea788>
    e8e8:	b	13cedb4 <__bss_end__@@Base+0x12ea4c8>
    e8ec:	svclt	0x001f7002
    e8f0:	cmnmi	pc, #18	; <UNPREDICTABLE>
    e8f4:	svcmi	0x007ff093
    e8f8:	msrpl	SPSR_, r1, lsl #1
    e8fc:			; <UNDEFINED> instruction: 0xf0324770
    e900:	svclt	0x0008427f
    e904:			; <UNDEFINED> instruction: 0xf0934770
    e908:	svclt	0x00044f7f
    e90c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    e910:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    e914:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    e918:	strmi	pc, [r0, #-1]
    e91c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    e920:	svclt	0x0000e71c
    e924:	andeq	lr, r1, #80, 20	; 0x50000
    e928:	ldrbmi	fp, [r0, -r8, lsl #30]!
    e92c:			; <UNDEFINED> instruction: 0xf04fb530
    e930:	and	r0, sl, r0, lsl #10
    e934:	andeq	lr, r1, #80, 20	; 0x50000
    e938:	ldrbmi	fp, [r0, -r8, lsl #30]!
    e93c:			; <UNDEFINED> instruction: 0xf011b530
    e940:	strle	r4, [r2, #-1280]	; 0xfffffb00
    e944:	bl	185f24c <__bss_end__@@Base+0x177a960>
    e948:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    e94c:			; <UNDEFINED> instruction: 0xf1046480
    e950:	b	17cfa20 <__bss_end__@@Base+0x16eb134>
    e954:			; <UNDEFINED> instruction: 0xf43f5c91
    e958:			; <UNDEFINED> instruction: 0xf04faed8
    e95c:	b	17cf170 <__bss_end__@@Base+0x16ea884>
    e960:	svclt	0x00180cdc
    e964:	b	17db178 <__bss_end__@@Base+0x16f688c>
    e968:	svclt	0x00180cdc
    e96c:	bl	9b180 <directory_table_hash@@Base+0x368f4>
    e970:			; <UNDEFINED> instruction: 0xf1c202dc
    e974:	blx	f5fc <_IO_stdin_used@@Base+0xa58>
    e978:	blx	84d98c <__bss_end__@@Base+0x7690a0>
    e97c:	blx	8a98c <directory_table_hash@@Base+0x26100>
    e980:	b	104e194 <__bss_end__@@Base+0xf698a8>
    e984:	blx	84e9c4 <__bss_end__@@Base+0x76a0d8>
    e988:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    e98c:	svclt	0x0000e6bd
    e990:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    e994:	svclt	0x00be2900
    e998:			; <UNDEFINED> instruction: 0xf04f2000
    e99c:	and	r4, r6, r0, lsl #2
    e9a0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    e9a4:			; <UNDEFINED> instruction: 0xf06fbf1c
    e9a8:			; <UNDEFINED> instruction: 0xf04f4100
    e9ac:			; <UNDEFINED> instruction: 0xf00030ff
    e9b0:			; <UNDEFINED> instruction: 0xf1adb83f
    e9b4:	stmdb	sp!, {r3, sl, fp}^
    e9b8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    e9bc:	blcs	455e8 <pathname@@Base+0x20e54>
    e9c0:			; <UNDEFINED> instruction: 0xf000db1a
    e9c4:			; <UNDEFINED> instruction: 0xf8ddf83b
    e9c8:	ldmib	sp, {r2, sp, lr, pc}^
    e9cc:	andlt	r2, r4, r2, lsl #6
    e9d0:	submi	r4, r0, #112, 14	; 0x1c00000
    e9d4:	cmpeq	r1, r1, ror #22
    e9d8:	blle	6d95e0 <__bss_end__@@Base+0x5f4cf4>
    e9dc:			; <UNDEFINED> instruction: 0xf82ef000
    e9e0:	ldrd	pc, [r4], -sp
    e9e4:	movwcs	lr, #10717	; 0x29dd
    e9e8:	submi	fp, r0, #4
    e9ec:	cmpeq	r1, r1, ror #22
    e9f0:	bl	18df340 <__bss_end__@@Base+0x17faa54>
    e9f4:	ldrbmi	r0, [r0, -r3, asr #6]!
    e9f8:	bl	18df348 <__bss_end__@@Base+0x17faa5c>
    e9fc:			; <UNDEFINED> instruction: 0xf0000343
    ea00:			; <UNDEFINED> instruction: 0xf8ddf81d
    ea04:	ldmib	sp, {r2, sp, lr, pc}^
    ea08:	andlt	r2, r4, r2, lsl #6
    ea0c:	bl	185f314 <__bss_end__@@Base+0x177aa28>
    ea10:	ldrbmi	r0, [r0, -r1, asr #2]!
    ea14:	bl	18df364 <__bss_end__@@Base+0x17faa78>
    ea18:			; <UNDEFINED> instruction: 0xf0000343
    ea1c:			; <UNDEFINED> instruction: 0xf8ddf80f
    ea20:	ldmib	sp, {r2, sp, lr, pc}^
    ea24:	andlt	r2, r4, r2, lsl #6
    ea28:	bl	18df378 <__bss_end__@@Base+0x17faa8c>
    ea2c:	ldrbmi	r0, [r0, -r3, asr #6]!
    ea30:			; <UNDEFINED> instruction: 0xf04fb502
    ea34:			; <UNDEFINED> instruction: 0xf7f30008
    ea38:	stclt	13, cr14, [r2, #-632]	; 0xfffffd88
    ea3c:	svclt	0x00084299
    ea40:	push	{r4, r7, r9, lr}
    ea44:			; <UNDEFINED> instruction: 0x46044ff0
    ea48:	andcs	fp, r0, r8, lsr pc
    ea4c:			; <UNDEFINED> instruction: 0xf8dd460d
    ea50:	svclt	0x0038c024
    ea54:	cmnle	fp, #1048576	; 0x100000
    ea58:			; <UNDEFINED> instruction: 0x46994690
    ea5c:			; <UNDEFINED> instruction: 0xf283fab3
    ea60:	rsbsle	r2, r0, r0, lsl #22
    ea64:			; <UNDEFINED> instruction: 0xf385fab5
    ea68:	rsble	r2, r8, r0, lsl #26
    ea6c:			; <UNDEFINED> instruction: 0xf1a21ad2
    ea70:	blx	2522f8 <__bss_end__@@Base+0x16da0c>
    ea74:	blx	24d684 <__bss_end__@@Base+0x168d98>
    ea78:			; <UNDEFINED> instruction: 0xf1c2f30e
    ea7c:	b	12d0704 <__bss_end__@@Base+0x11ebe18>
    ea80:	blx	a11694 <__bss_end__@@Base+0x92cda8>
    ea84:	b	130b6a8 <__bss_end__@@Base+0x1226dbc>
    ea88:	blx	21169c <__bss_end__@@Base+0x12cdb0>
    ea8c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    ea90:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    ea94:	andcs	fp, r0, ip, lsr pc
    ea98:	movwle	r4, #42497	; 0xa601
    ea9c:	bl	fed16aa8 <__bss_end__@@Base+0xfec321bc>
    eaa0:	blx	fad0 <_IO_stdin_used@@Base+0xf2c>
    eaa4:	blx	84aee4 <__bss_end__@@Base+0x7665f8>
    eaa8:	bl	198b6cc <__bss_end__@@Base+0x18a6de0>
    eaac:	tstmi	r9, #46137344	; 0x2c00000
    eab0:	bcs	1ecf8 <_IO_stdin_used@@Base+0x10154>
    eab4:	b	1402bac <__bss_end__@@Base+0x131e2c0>
    eab8:	b	13d0c28 <__bss_end__@@Base+0x12ec33c>
    eabc:	b	1211030 <__bss_end__@@Base+0x112c744>
    eac0:	ldrmi	r7, [r6], -fp, asr #17
    eac4:	bl	fed46af8 <__bss_end__@@Base+0xfec6220c>
    eac8:	bl	194f6f0 <__bss_end__@@Base+0x186ae04>
    eacc:	ldmne	fp, {r0, r3, r9, fp}^
    ead0:	beq	2c9800 <__bss_end__@@Base+0x1e4f14>
    ead4:			; <UNDEFINED> instruction: 0xf14a1c5c
    ead8:	cfsh32cc	mvfx0, mvfx1, #0
    eadc:	strbmi	sp, [sp, #-7]
    eae0:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    eae4:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    eae8:	adfccsz	f4, f1, #5.0
    eaec:	blx	1832d0 <__bss_end__@@Base+0x9e9e4>
    eaf0:	blx	94c714 <__bss_end__@@Base+0x867e28>
    eaf4:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    eaf8:	vseleq.f32	s30, s28, s11
    eafc:	blx	954f04 <__bss_end__@@Base+0x870618>
    eb00:	b	110cb10 <__bss_end__@@Base+0x1028224>
    eb04:			; <UNDEFINED> instruction: 0xf1a2040e
    eb08:			; <UNDEFINED> instruction: 0xf1c20720
    eb0c:	blx	210394 <__bss_end__@@Base+0x12baa8>
    eb10:	blx	14b720 <__bss_end__@@Base+0x66e34>
    eb14:	blx	14c738 <__bss_end__@@Base+0x67e4c>
    eb18:	b	110b328 <__bss_end__@@Base+0x1026a3c>
    eb1c:	blx	90f740 <__bss_end__@@Base+0x82ae54>
    eb20:	bl	118c340 <__bss_end__@@Base+0x10a7a54>
    eb24:	teqmi	r3, #1073741824	; 0x40000000
    eb28:	strbmi	r1, [r5], -r0, lsl #21
    eb2c:	tsteq	r3, r1, ror #22
    eb30:	svceq	0x0000f1bc
    eb34:	stmib	ip, {r0, ip, lr, pc}^
    eb38:	pop	{r8, sl, lr}
    eb3c:	blx	fed32b04 <__bss_end__@@Base+0xfec4e218>
    eb40:	msrcc	CPSR_, #132, 6	; 0x10000002
    eb44:	blx	fee48994 <__bss_end__@@Base+0xfed640a8>
    eb48:	blx	fed8b570 <__bss_end__@@Base+0xfeca6c84>
    eb4c:	eorcc	pc, r0, #335544322	; 0x14000002
    eb50:	orrle	r2, fp, r0, lsl #26
    eb54:	svclt	0x0000e7f3
    eb58:	mvnsmi	lr, #737280	; 0xb4000
    eb5c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    eb60:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    eb64:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    eb68:	stcl	7, cr15, [r0], #972	; 0x3cc
    eb6c:	blne	1d9fd68 <__bss_end__@@Base+0x1cbb47c>
    eb70:	strhle	r1, [sl], -r6
    eb74:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    eb78:	svccc	0x0004f855
    eb7c:	strbmi	r3, [sl], -r1, lsl #8
    eb80:	ldrtmi	r4, [r8], -r1, asr #12
    eb84:	adcmi	r4, r6, #152, 14	; 0x2600000
    eb88:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    eb8c:	svclt	0x000083f8
    eb90:	andeq	r5, r1, sl, ror r0
    eb94:	andeq	r5, r1, r0, ror r0
    eb98:	svclt	0x00004770

Disassembly of section .fini:

0000eb9c <.fini>:
    eb9c:	push	{r3, lr}
    eba0:	pop	{r3, pc}
