Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Oct 21 01:08:59 2017
| Host         : Shana-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             162 |          110 |
| No           | No                    | Yes                    |              35 |           25 |
| No           | Yes                   | No                     |              22 |            9 |
| Yes          | No                    | No                     |              28 |            9 |
| Yes          | No                    | Yes                    |             992 |          585 |
| Yes          | Yes                   | No                     |              29 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------------+----------------------------------+------------------+----------------+
|           Clock Signal           |               Enable Signal              |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------------+------------------------------------------+----------------------------------+------------------+----------------+
|  SCPU/RegDst_reg_i_2_n_0         |                                          |                                  |                1 |              1 |
|  SCPU/ALUSrc_B_reg_i_2_n_0       |                                          |                                  |                1 |              1 |
|  SCPU/sign_reg_i_2_n_0           |                                          |                                  |                1 |              1 |
|  SCPU/DatatoReg_reg[1]_i_2_n_0   |                                          |                                  |                1 |              2 |
|  SCPU/ALU_Control_reg[2]_i_2_n_0 |                                          |                                  |                2 |              3 |
|  clk200m                         |                                          | M2/rst                           |                1 |              3 |
|  clk_div/out_BUFG[0]             | M2/_n0243_inv1_cepot_cepot               |                                  |                2 |              5 |
|  M2/clk1_BUFG                    | M2/_n0225_inv1_cepot                     |                                  |                2 |              6 |
|  M2/clk1_BUFG                    |                                          |                                  |                4 |              6 |
|  SCPU/mem_w_reg_i_2_n_0          |                                          |                                  |                2 |              6 |
|  disp_clk_BUFG                   | VGA_DEBUG/col_addr[2]_PWR_1_o_equal_18_o |                                  |                2 |              7 |
|  clk_div/out_BUFG[0]             | M2/counter1[31]_GND_1_o_LessThan_102_o   | M2/RSTN_temp_sw_temp[15]_OR_54_o |                3 |              8 |
|  disp_clk_BUFG                   |                                          | VGA/h_count[9]_i_1_n_0           |                4 |             10 |
|  disp_clk_BUFG                   | VGA/v_count                              |                                  |                3 |             10 |
|  disp_clk_BUFG                   |                                          | VGA/rdn                          |                5 |             12 |
|  M2/clk1_BUFG                    | M2/counter[31]_GND_1_o_LessThan_5_o      | M2/btn_temp[3]_scan_AND_1_o      |                6 |             21 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[27][31]_i_1_n_0       | M2/rst                           |               18 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[29][31]_i_1_n_0       | M2/rst                           |               17 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[30][31]_i_1_n_0       | M2/rst                           |               19 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[31][31]_i_1_n_0       | M2/rst                           |               24 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[3][31]_i_1_n_0        | M2/rst                           |               17 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[4][31]_i_1_n_0        | M2/rst                           |               19 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[7][31]_i_1_n_0        | M2/rst                           |               27 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[9][31]_i_1_n_0        | M2/rst                           |               28 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[10][31]_i_1_n_0       | M2/rst                           |               15 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[11][31]_i_1_n_0       | M2/rst                           |               14 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[24][31]_i_1_n_0       | M2/rst                           |               14 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[25][31]_i_1_n_0       | M2/rst                           |               18 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register                       | M2/rst                           |               23 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[20][31]_i_1_n_0       | M2/rst                           |               18 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[21][31]_i_1_n_0       | M2/rst                           |               16 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[22][31]_i_1_n_0       | M2/rst                           |               20 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[28][31]_i_1_n_0       | M2/rst                           |               19 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[2][31]_i_1_n_0        | M2/rst                           |               18 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[5][31]_i_1_n_0        | M2/rst                           |               16 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[6][31]_i_1_n_0        | M2/rst                           |               20 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[8][31]_i_1_n_0        | M2/rst                           |               25 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[12][31]_i_1_n_0       | M2/rst                           |               16 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[13][31]_i_1_n_0       | M2/rst                           |               12 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[15][31]_i_1_n_0       | M2/rst                           |               22 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[16][31]_i_1_n_0       | M2/rst                           |               15 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[17][31]_i_1_n_0       | M2/rst                           |               15 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[18][31]_i_1_n_0       | M2/rst                           |               19 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[19][31]_i_1_n_0       | M2/rst                           |               20 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[14][31]_i_1_n_0       | M2/rst                           |               23 |             32 |
|  Clk_CPU_BUFG                    |                                          |                                  |               32 |             32 |
|  Clk_CPU_BUFG                    |                                          | M2/rst                           |               24 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[23][31]_i_1_n_0       | M2/rst                           |               20 |             32 |
|  Clk_CPU_BUFG                    | SCPU/Regs/register[26][31]_i_1_n_0       | M2/rst                           |               18 |             32 |
|  disp_clk_BUFG                   | VGA_DEBUG/should_latch_debug_data        |                                  |                6 |             44 |
|  disp_clk_BUFG                   |                                          |                                  |               27 |             48 |
|  clk_div/out_BUFG[0]             |                                          |                                  |               39 |             62 |
+----------------------------------+------------------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 3      |                     2 |
| 5      |                     1 |
| 6      |                     3 |
| 7      |                     1 |
| 8      |                     1 |
| 10     |                     2 |
| 12     |                     1 |
| 16+    |                    37 |
+--------+-----------------------+


