$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 $ clk $end
  $var wire 1 % we $end
  $var wire 32 & addr [31:0] $end
  $var wire 32 ' write_data [31:0] $end
  $var wire 32 ( read_data [31:0] $end
  $scope module memory $end
   $var wire 1 $ clk $end
   $var wire 1 % we $end
   $var wire 32 & addr [31:0] $end
   $var wire 32 ' write_data [31:0] $end
   $var wire 32 ( read_data [31:0] $end
   $var wire 32 # i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000010000000000 #
0$
1%
b00000000000000000000000000000100 &
b00010010001101000101011001111000 '
b00000000000000000000000000000000 (
#1
1$
b00010010001101000101011001111000 (
#2
0$
b00000000000000000000000000001000 &
b10101011110011011110000000000001 '
b00000000000000000000000000000000 (
#3
1$
b10101011110011011110000000000001 (
