// Seed: 2957453878
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_8;
  always @(posedge -1 or ~1)
    if (-1) begin : LABEL_0
      assert (-1);
    end else begin : LABEL_1
      id_9(id_3, -1'b0 == -1 >= id_8);
    end
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_1,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_5,
      id_10,
      id_5,
      id_5,
      id_3
  );
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_14;
  ;
endmodule
