# MEMORY_TILE_MODULE / STREAM_SWITCH/MISC
# 11 register(s)
#
# Format: NAME @ OFFSET [WIDTH TYPE reset=VALUE] "DESCRIPTION"
#   BITS    FIELD_NAME                   TYPE  "DESCRIPTION"

Stream_Switch_Master_Config_Tile_Ctrl @ 0x00000B0018 [32 rw] "Stream Switch Master Configuration AI Engine Tile Ctrl"
  31      Master_Enable                rw  "1=enable the master port"
  30      Packet_Enable                rw  "0=circuit; 1=packet switching mode for master port"
  7       Drop_Header                  rw  "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
  6:0     Configuration                rw  "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"

Stream_Switch_Slave_Config_Tile_Ctrl @ 0x00000B0118 [32 rw] "Stream Switch Slave Configuration Tile Ctrl"
  31      Slave_Enable                 rw  "1=enable the slave port"
  30      Packet_Enable                rw  "0=circuit; 1=packet switching mode for slave port"

Stream_Switch_Slave_Config_Trace @ 0x00000B0144 [32 rw] "Stream Switch Slave Configuration Trace"
  31      Slave_Enable                 rw  "1=enable the slave port"
  30      Packet_Enable                rw  "0=circuit; 1=packet switching mode for slave port"

Stream_Switch_Deterministic_Merge_arb0_ctrl @ 0x00000B0808 [32 rw] "Stream Switch Deterministic Merge Arbiter:0 Control"
  0       Enable                       rw  "Enable deterministic merge"

Stream_Switch_Deterministic_Merge_arb1_ctrl @ 0x00000B0818 [32 rw] "Stream Switch Deterministic Merge Arbiter:1 Control"
  0       Enable                       rw  "Enable deterministic merge"

Stream_Switch_Event_Port_Selection_0 @ 0x00000B0F00 [32 rw] "Select Stream Switch Ports for event generation"
  29      Port_3_Master_Slave          rw  "Select master or slave for port 3 event generation, 1=master"
  28:24   Port_3_ID                    rw  "Select port ID for port 3 event generation"
  21      Port_2_Master_Slave          rw  "Select master or slave for port 2 event generation, 1=master"
  20:16   Port_2_ID                    rw  "Select port ID for port 2 event generation"
  13      Port_1_Master_Slave          rw  "Select master or slave for port 1 event generation, 1=master"
  12:8    Port_1_ID                    rw  "Select port ID for port 1 event generation"
  5       Port_0_Master_Slave          rw  "Select master or slave for port 0 event generation, 1=master"
  4:0     Port_0_ID                    rw  "Select port ID for port 0 event generation"

Stream_Switch_Event_Port_Selection_1 @ 0x00000B0F04 [32 rw] "Select Stream Switch Ports for event generation"
  29      Port_7_Master_Slave          rw  "Select master or slave for port 7 event generation, 1=master"
  28:24   Port_7_ID                    rw  "Select port ID for port 7 event generation"
  21      Port_6_Master_Slave          rw  "Select master or slave for port 6 event generation, 1=master"
  20:16   Port_6_ID                    rw  "Select port ID for port 6 event generation"
  13      Port_5_Master_Slave          rw  "Select master or slave for port 5 event generation, 1=master"
  12:8    Port_5_ID                    rw  "Select port ID for port 5 event generation"
  5       Port_4_Master_Slave          rw  "Select master or slave for port 4 event generation, 1=master"
  4:0     Port_4_ID                    rw  "Select port ID for port 4 event generation"

Stream_Switch_Parity_Status @ 0x00000B0F10 [32 wtc] "Status bits for Parity errors on stream switch ports"
  6       Tile_Control                 wtc  "Latching status bit for parity error on port"
  5       DMA_5                        wtc  "Latching status bit for parity error on port"
  4       DMA_4                        wtc  "Latching status bit for parity error on port"
  3       DMA_3                        wtc  "Latching status bit for parity error on port"
  2       DMA_2                        wtc  "Latching status bit for parity error on port"
  1       DMA_1                        wtc  "Latching status bit for parity error on port"
  0       DMA_0                        wtc  "Latching status bit for parity error on port"

Stream_Switch_Parity_Injection @ 0x00000B0F20 [32 rw] "Injection of Parity errors on stream switch ports"
  7       Mem_trace                    rw  "Enable parity error injection"
  6       Tile_Control                 rw  "Enable parity error injection"
  5       DMA_5                        rw  "Enable parity error injection"
  4       DMA_4                        rw  "Enable parity error injection"
  3       DMA_3                        rw  "Enable parity error injection"
  2       DMA_2                        rw  "Enable parity error injection"
  1       DMA_1                        rw  "Enable parity error injection"
  0       DMA_0                        rw  "Enable parity error injection"

Stream_Switch_Adaptive_Clock_Gate_Status @ 0x00000B0F34 [32 ro] "Status of Stream Switch Adaptive Clock Gate"
  0       Active                       ro  "1=adaptive clock gating is active, feature enabled and switch idle for time-out, switch data path is not being clocked; 0=adaptive clock gating is not active (feature may be enabled or disabled). (Non-latching status register)"

Stream_Switch_Adaptive_Clock_Gate_Abort_Period @ 0x00000B0F38 [32 rw reset=0x00000007] "Status of Stream Switch Adaptive Clock Gate Abort Period"
  3:0     Abort_Period                 rw  "Abort Period for adaptive clock gate, defined as 2^N. Supported range for field: [3-12]. Giving periods: [8,16,32,.,4096] cycles. Default period: 128 cycles. If Stream_Switch_Adaptive_Clock_Gate is disabled, this field has no effect.Currently, only officially supported period is 128 cycles."
