Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 28 13:40:02 2024
| Host         : binh-GF63 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing -max_paths 100 -file reports/impl_timing.rpt
| Design       : pulpemu_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.233ns  (logic 0.642ns (15.167%)  route 3.591ns (84.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.256    47.225    ps7_wrapper_i_n_83
    SLICE_X36Y92         FDCE                                         f  LD_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X36Y92         FDCE                                         r  LD_q_reg[4]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.361    49.650    LD_q_reg[4]
  -------------------------------------------------------------------
                         required time                         49.650    
                         arrival time                         -47.225    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.233ns  (logic 0.642ns (15.167%)  route 3.591ns (84.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.256    47.225    ps7_wrapper_i_n_83
    SLICE_X36Y92         FDCE                                         f  LD_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X36Y92         FDCE                                         r  LD_q_reg[5]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.361    49.650    LD_q_reg[5]
  -------------------------------------------------------------------
                         required time                         49.650    
                         arrival time                         -47.225    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.233ns  (logic 0.642ns (15.167%)  route 3.591ns (84.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.256    47.225    ps7_wrapper_i_n_83
    SLICE_X36Y92         FDCE                                         f  LD_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X36Y92         FDCE                                         r  LD_q_reg[6]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.361    49.650    LD_q_reg[6]
  -------------------------------------------------------------------
                         required time                         49.650    
                         arrival time                         -47.225    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.233ns  (logic 0.642ns (15.167%)  route 3.591ns (84.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.256    47.225    ps7_wrapper_i_n_83
    SLICE_X36Y92         FDCE                                         f  LD_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X36Y92         FDCE                                         r  LD_q_reg[7]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.361    49.650    LD_q_reg[7]
  -------------------------------------------------------------------
                         required time                         49.650    
                         arrival time                         -47.225    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.233ns  (logic 0.642ns (15.167%)  route 3.591ns (84.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.256    47.225    ps7_wrapper_i_n_83
    SLICE_X36Y92         FDCE                                         f  LD_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X36Y92         FDCE                                         r  LD_q_reg[0]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.319    49.692    LD_q_reg[0]
  -------------------------------------------------------------------
                         required time                         49.692    
                         arrival time                         -47.225    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.233ns  (logic 0.642ns (15.167%)  route 3.591ns (84.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.256    47.225    ps7_wrapper_i_n_83
    SLICE_X36Y92         FDCE                                         f  LD_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X36Y92         FDCE                                         r  LD_q_reg[1]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.319    49.692    LD_q_reg[1]
  -------------------------------------------------------------------
                         required time                         49.692    
                         arrival time                         -47.225    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.233ns  (logic 0.642ns (15.167%)  route 3.591ns (84.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.256    47.225    ps7_wrapper_i_n_83
    SLICE_X36Y92         FDCE                                         f  LD_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X36Y92         FDCE                                         r  LD_q_reg[2]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.319    49.692    LD_q_reg[2]
  -------------------------------------------------------------------
                         required time                         49.692    
                         arrival time                         -47.225    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.233ns  (logic 0.642ns (15.167%)  route 3.591ns (84.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.256    47.225    ps7_wrapper_i_n_83
    SLICE_X36Y92         FDCE                                         f  LD_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X36Y92         FDCE                                         r  LD_q_reg[3]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X36Y92         FDCE (Recov_fdce_C_CLR)     -0.319    49.692    LD_q_reg[3]
  -------------------------------------------------------------------
                         required time                         49.692    
                         arrival time                         -47.225    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.262ns  (logic 0.419ns (9.832%)  route 3.843ns (90.168%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 51.529 - 50.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 42.994 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    42.994    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.419    43.413 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           3.843    47.256    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[27]
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.529    51.529    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/C
                         clock pessimism              0.000    51.529    
                         clock uncertainty           -1.470    50.059    
    SLICE_X31Y99         FDCE (Setup_fdce_C_D)       -0.268    49.791    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]
  -------------------------------------------------------------------
                         required time                         49.791    
                         arrival time                         -47.256    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.531ns  (logic 0.456ns (10.065%)  route 4.075ns (89.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 42.994 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    42.994    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456    43.450 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           4.075    47.525    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[28]
    SLICE_X33Y100        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X33Y100        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X33Y100        FDCE (Setup_fdce_C_D)       -0.061    50.126    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]
  -------------------------------------------------------------------
                         required time                         50.126    
                         arrival time                         -47.525    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.220ns  (logic 0.419ns (9.928%)  route 3.801ns (90.072%))
  Logic Levels:           0  
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 51.529 - 50.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 42.946 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.652    42.946    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y95         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419    43.365 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           3.801    47.166    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[24]
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.529    51.529    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]/C
                         clock pessimism              0.000    51.529    
                         clock uncertainty           -1.470    50.059    
    SLICE_X31Y99         FDCE (Setup_fdce_C_D)       -0.268    49.791    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]
  -------------------------------------------------------------------
                         required time                         49.791    
                         arrival time                         -47.166    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.535ns  (logic 0.456ns (10.055%)  route 4.079ns (89.945%))
  Logic Levels:           0  
  Clock Path Skew:        -1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 42.946 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.652    42.946    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y95         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    43.402 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           4.079    47.481    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[30]
    SLICE_X36Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X36Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X36Y101        FDCE (Setup_fdce_C_D)       -0.045    50.142    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]
  -------------------------------------------------------------------
                         required time                         50.142    
                         arrival time                         -47.481    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.411ns  (logic 0.456ns (10.337%)  route 3.955ns (89.663%))
  Logic Levels:           0  
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 42.994 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    42.994    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456    43.450 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           3.955    47.405    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[21]
    SLICE_X33Y100        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X33Y100        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X33Y100        FDCE (Setup_fdce_C_D)       -0.095    50.092    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]
  -------------------------------------------------------------------
                         required time                         50.092    
                         arrival time                         -47.405    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.269ns  (logic 0.456ns (10.681%)  route 3.813ns (89.319%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 51.529 - 50.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 42.994 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    42.994    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456    43.450 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           3.813    47.263    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[31]
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.529    51.529    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/C
                         clock pessimism              0.000    51.529    
                         clock uncertainty           -1.470    50.059    
    SLICE_X31Y99         FDCE (Setup_fdce_C_D)       -0.092    49.967    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]
  -------------------------------------------------------------------
                         required time                         49.967    
                         arrival time                         -47.263    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.251ns  (logic 0.419ns (9.855%)  route 3.832ns (90.145%))
  Logic Levels:           0  
  Clock Path Skew:        -1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 42.946 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.652    42.946    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y95         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419    43.365 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           3.832    47.197    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[26]
    SLICE_X33Y100        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X33Y100        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X33Y100        FDCE (Setup_fdce_C_D)       -0.265    49.922    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]
  -------------------------------------------------------------------
                         required time                         49.922    
                         arrival time                         -47.197    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.888ns  (logic 0.642ns (16.514%)  route 3.246ns (83.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 51.528 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.357    44.867    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.991 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           1.889    46.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X31Y93         FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.528    51.528    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
                         clock pessimism              0.000    51.528    
                         clock uncertainty           -1.470    50.058    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.405    49.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg
  -------------------------------------------------------------------
                         required time                         49.653    
                         arrival time                         -46.880    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.888ns  (logic 0.642ns (16.514%)  route 3.246ns (83.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 51.528 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.357    44.867    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.991 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           1.889    46.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X31Y93         FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.528    51.528    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/C
                         clock pessimism              0.000    51.528    
                         clock uncertainty           -1.470    50.058    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.405    49.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg
  -------------------------------------------------------------------
                         required time                         49.653    
                         arrival time                         -46.880    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.888ns  (logic 0.642ns (16.514%)  route 3.246ns (83.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 51.528 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.357    44.867    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.991 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           1.889    46.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X31Y93         FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.528    51.528    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/C
                         clock pessimism              0.000    51.528    
                         clock uncertainty           -1.470    50.058    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.405    49.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg
  -------------------------------------------------------------------
                         required time                         49.653    
                         arrival time                         -46.880    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.888ns  (logic 0.642ns (16.514%)  route 3.246ns (83.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 51.528 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.357    44.867    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.991 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           1.889    46.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X31Y93         FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.528    51.528    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/C
                         clock pessimism              0.000    51.528    
                         clock uncertainty           -1.470    50.058    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.405    49.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg
  -------------------------------------------------------------------
                         required time                         49.653    
                         arrival time                         -46.880    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.888ns  (logic 0.642ns (16.514%)  route 3.246ns (83.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 51.528 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.357    44.867    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.991 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           1.889    46.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X31Y93         FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.528    51.528    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X31Y93         FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                         clock pessimism              0.000    51.528    
                         clock uncertainty           -1.470    50.058    
    SLICE_X31Y93         FDCE (Recov_fdce_C_CLR)     -0.405    49.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
  -------------------------------------------------------------------
                         required time                         49.653    
                         arrival time                         -46.880    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.936ns  (logic 0.419ns (10.645%)  route 3.517ns (89.355%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 51.529 - 50.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 42.994 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    42.994    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.419    43.413 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           3.517    46.930    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[25]
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.529    51.529    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X31Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]/C
                         clock pessimism              0.000    51.529    
                         clock uncertainty           -1.470    50.059    
    SLICE_X31Y99         FDCE (Setup_fdce_C_D)       -0.265    49.794    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]
  -------------------------------------------------------------------
                         required time                         49.794    
                         arrival time                         -46.930    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.127ns  (logic 0.518ns (12.552%)  route 3.609ns (87.448%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 51.483 - 50.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 42.947 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.653    42.947    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.518    43.465 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           3.609    47.074    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[23]
    SLICE_X43Y98         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.483    51.483    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X43Y98         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]/C
                         clock pessimism              0.000    51.483    
                         clock uncertainty           -1.470    50.013    
    SLICE_X43Y98         FDCE (Setup_fdce_C_D)       -0.058    49.955    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]
  -------------------------------------------------------------------
                         required time                         49.955    
                         arrival time                         -47.074    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.202ns  (logic 0.456ns (10.853%)  route 3.746ns (89.147%))
  Logic Levels:           0  
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 51.698 - 50.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 42.994 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    42.994    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y97         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456    43.450 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           3.746    47.196    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[29]
    SLICE_X26Y104        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.698    51.698    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X26Y104        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/C
                         clock pessimism              0.000    51.698    
                         clock uncertainty           -1.470    50.228    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)       -0.028    50.200    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]
  -------------------------------------------------------------------
                         required time                         50.200    
                         arrival time                         -47.196    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_tdo_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.655ns  (logic 0.642ns (17.567%)  route 3.013ns (82.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 51.528 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          1.677    46.647    ps7_wrapper_i_n_83
    SLICE_X28Y94         FDCE                                         f  ext_tdo_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.528    51.528    s_clk_pulpino
    SLICE_X28Y94         FDCE                                         r  ext_tdo_o_q_reg/C
                         clock pessimism              0.000    51.528    
                         clock uncertainty           -1.470    50.058    
    SLICE_X28Y94         FDCE (Recov_fdce_C_CLR)     -0.405    49.653    ext_tdo_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.653    
                         arrival time                         -46.647    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            oled_dc_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.655ns  (logic 0.642ns (17.567%)  route 3.013ns (82.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 51.528 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          1.677    46.647    ps7_wrapper_i_n_83
    SLICE_X28Y94         FDCE                                         f  oled_dc_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.528    51.528    s_clk_pulpino
    SLICE_X28Y94         FDCE                                         r  oled_dc_o_q_reg/C
                         clock pessimism              0.000    51.528    
                         clock uncertainty           -1.470    50.058    
    SLICE_X28Y94         FDCE (Recov_fdce_C_CLR)     -0.405    49.653    oled_dc_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.653    
                         arrival time                         -46.647    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            oled_res_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.655ns  (logic 0.642ns (17.567%)  route 3.013ns (82.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 51.528 - 50.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 42.992 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.698    42.992    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y91         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518    43.510 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.335    44.845    ps7_wrapper_i/fetch_enable[1]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.124    44.969 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          1.677    46.647    ps7_wrapper_i_n_83
    SLICE_X28Y94         FDCE                                         f  oled_res_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.528    51.528    s_clk_pulpino
    SLICE_X28Y94         FDCE                                         r  oled_res_o_q_reg/C
                         clock pessimism              0.000    51.528    
                         clock uncertainty           -1.470    50.058    
    SLICE_X28Y94         FDCE (Recov_fdce_C_CLR)     -0.405    49.653    oled_res_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.653    
                         arrival time                         -46.647    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 fetch_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.838ns  (logic 0.456ns (11.881%)  route 3.382ns (88.119%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 51.482 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 42.945 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.651    42.945    ref_clk_i
    SLICE_X37Y92         FDCE                                         r  fetch_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.456    43.401 r  fetch_en_r_reg/Q
                         net (fo=1, routed)           3.382    46.783    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_i
    SLICE_X46Y97         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.482    51.482    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/clk_IBUF_BUFG
    SLICE_X46Y97         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/C
                         clock pessimism              0.000    51.482    
                         clock uncertainty           -1.470    50.012    
    SLICE_X46Y97         FDCE (Setup_fdce_C_D)       -0.045    49.967    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg
  -------------------------------------------------------------------
                         required time                         49.967    
                         arrival time                         -46.783    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.818ns  (logic 0.518ns (13.568%)  route 3.300ns (86.432%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 51.483 - 50.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 42.946 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.652    42.946    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y96         FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518    43.464 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           3.300    46.764    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[22]
    SLICE_X36Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8387, routed)        1.483    51.483    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/C
                         clock pessimism              0.000    51.483    
                         clock uncertainty           -1.470    50.013    
    SLICE_X36Y99         FDCE (Setup_fdce_C_D)       -0.045    49.968    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]
  -------------------------------------------------------------------
                         required time                         49.968    
                         arrival time                         -46.764    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 0.580ns (5.608%)  route 9.763ns (94.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.710    13.333    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.538    22.717    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][0]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X60Y60         FDRE (Setup_fdre_C_R)       -0.429    22.115    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][0]
  -------------------------------------------------------------------
                         required time                         22.115    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 0.580ns (5.608%)  route 9.763ns (94.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.710    13.333    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.538    22.717    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][4]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X60Y60         FDRE (Setup_fdre_C_R)       -0.429    22.115    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][4]
  -------------------------------------------------------------------
                         required time                         22.115    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.339ns  (logic 0.580ns (5.610%)  route 9.759ns (94.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.706    13.329    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.538    22.717    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][27]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X61Y60         FDRE (Setup_fdre_C_R)       -0.429    22.115    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][27]
  -------------------------------------------------------------------
                         required time                         22.115    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.339ns  (logic 0.580ns (5.610%)  route 9.759ns (94.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.706    13.329    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.538    22.717    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][4]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X61Y60         FDRE (Setup_fdre_C_R)       -0.429    22.115    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][4]
  -------------------------------------------------------------------
                         required time                         22.115    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.339ns  (logic 0.580ns (5.610%)  route 9.759ns (94.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.706    13.329    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.538    22.717    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][6]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X61Y60         FDRE (Setup_fdre_C_R)       -0.429    22.115    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][6]
  -------------------------------------------------------------------
                         required time                         22.115    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 0.580ns (5.612%)  route 9.754ns (94.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.701    13.324    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X59Y59         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y59         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][4]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X59Y59         FDRE (Setup_fdre_C_R)       -0.429    22.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][4]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 0.580ns (5.612%)  route 9.754ns (94.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.701    13.324    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X59Y59         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y59         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X59Y59         FDRE (Setup_fdre_C_R)       -0.429    22.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][6]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 0.580ns (5.670%)  route 9.649ns (94.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.595    13.219    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X46Y56         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.478    22.657    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X46Y56         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][14]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X46Y56         FDRE (Setup_fdre_C_R)       -0.524    22.060    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][14]
  -------------------------------------------------------------------
                         required time                         22.060    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.931ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 0.580ns (5.690%)  route 9.613ns (94.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.559    13.183    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][0]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X60Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][0]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                  8.931    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 0.580ns (5.694%)  route 9.605ns (94.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.552    13.175    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X56Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.532    22.711    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][19]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X56Y64         FDRE (Setup_fdre_C_R)       -0.429    22.109    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][19]
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 0.580ns (5.694%)  route 9.605ns (94.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.552    13.175    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X56Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.532    22.711    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][21]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X56Y64         FDRE (Setup_fdre_C_R)       -0.429    22.109    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][21]
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 0.580ns (5.694%)  route 9.605ns (94.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.552    13.175    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X56Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.532    22.711    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][22]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X56Y64         FDRE (Setup_fdre_C_R)       -0.429    22.109    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][22]
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 0.580ns (5.694%)  route 9.605ns (94.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.552    13.175    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X56Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.532    22.711    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][26]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X56Y64         FDRE (Setup_fdre_C_R)       -0.429    22.109    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][26]
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.935ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.188ns  (logic 0.580ns (5.693%)  route 9.608ns (94.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.555    13.178    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][0]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X61Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][0]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                  8.935    

Slack (MET) :             8.935ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.188ns  (logic 0.580ns (5.693%)  route 9.608ns (94.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.555    13.178    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][19]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X61Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][19]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                  8.935    

Slack (MET) :             8.935ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.188ns  (logic 0.580ns (5.693%)  route 9.608ns (94.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.555    13.178    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][27]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X61Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][27]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                  8.935    

Slack (MET) :             8.936ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 0.580ns (5.670%)  route 9.649ns (94.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.595    13.219    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X47Y56         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.478    22.657    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X47Y56         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][14]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X47Y56         FDRE (Setup_fdre_C_R)       -0.429    22.155    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][14]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                  8.936    

Slack (MET) :             8.937ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 0.580ns (5.697%)  route 9.601ns (94.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.548    13.171    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X57Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.532    22.711    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X57Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][2]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X57Y64         FDRE (Setup_fdre_C_R)       -0.429    22.109    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][2]
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  8.937    

Slack (MET) :             8.937ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 0.580ns (5.697%)  route 9.601ns (94.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.548    13.171    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X57Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.532    22.711    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X57Y64         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][7]/C
                         clock pessimism              0.129    22.840    
                         clock uncertainty           -0.302    22.538    
    SLICE_X57Y64         FDRE (Setup_fdre_C_R)       -0.429    22.109    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][7]
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                  8.937    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.676ns  (logic 2.059ns (19.287%)  route 8.617ns (80.713%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648     2.942    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=25, routed)          1.428     4.789    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[9]
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.299     5.088 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2/O
                         net (fo=10, routed)          0.685     5.773    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_20_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     6.441 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          4.737    11.178    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X60Y59         LUT5 (Prop_lut5_I0_O)        0.301    11.479 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_26/O
                         net (fo=1, routed)           0.674    12.153    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_43
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.277 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_12/O
                         net (fo=2, routed)           0.459    12.736    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_45
    SLICE_X57Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.860 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_27/O
                         net (fo=2, routed)           0.634    13.494    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_49
    SLICE_X57Y58         LUT3 (Prop_lut3_I2_O)        0.124    13.618 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_19/O
                         net (fo=1, routed)           0.000    13.618    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[2]
    SLICE_X57Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X57Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.029    22.571    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]
  -------------------------------------------------------------------
                         required time                         22.571    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.957ns  (logic 0.580ns (5.825%)  route 9.377ns (94.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.323    12.947    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][27]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X62Y62         FDRE (Setup_fdre_C_R)       -0.524    22.018    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][27]
  -------------------------------------------------------------------
                         required time                         22.018    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.077ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 0.580ns (5.775%)  route 9.462ns (94.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.409    13.032    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X56Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.533    22.712    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][6]/C
                         clock pessimism              0.129    22.841    
                         clock uncertainty           -0.302    22.539    
    SLICE_X56Y62         FDRE (Setup_fdre_C_R)       -0.429    22.110    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][6]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  9.077    

Slack (MET) :             9.077ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 0.580ns (5.775%)  route 9.462ns (94.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.409    13.032    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X56Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.533    22.712    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][7]/C
                         clock pessimism              0.129    22.841    
                         clock uncertainty           -0.302    22.539    
    SLICE_X56Y62         FDRE (Setup_fdre_C_R)       -0.429    22.110    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][7]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  9.077    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 0.580ns (5.778%)  route 9.458ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.405    13.028    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X57Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.533    22.712    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][5]/C
                         clock pessimism              0.129    22.841    
                         clock uncertainty           -0.302    22.539    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    22.110    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][5]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 0.580ns (5.778%)  route 9.458ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.405    13.028    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X57Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.533    22.712    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X57Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]/C
                         clock pessimism              0.129    22.841    
                         clock uncertainty           -0.302    22.539    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429    22.110    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.580ns (5.800%)  route 9.420ns (94.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.367    12.990    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][0]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][0]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.580ns (5.800%)  route 9.420ns (94.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.367    12.990    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][19]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][19]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.580ns (5.800%)  route 9.420ns (94.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.367    12.990    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][22]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][22]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.580ns (5.800%)  route 9.420ns (94.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.367    12.990    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][27]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][27]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.580ns (5.800%)  route 9.420ns (94.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.367    12.990    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][5]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][5]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.580ns (5.800%)  route 9.420ns (94.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.367    12.990    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][7]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][7]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.548ns  (logic 1.272ns (12.059%)  route 9.276ns (87.941%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.645     2.939    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y65         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.518     3.457 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=275, routed)         6.618    10.075    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.199 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[4]_i_8/O
                         net (fo=1, routed)           0.000    10.199    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[4]_i_8_n_0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    10.408 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[4]_i_4/O
                         net (fo=1, routed)           0.941    11.349    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[4]_i_4_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.297    11.646 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_rdata_i[4]_i_3/O
                         net (fo=1, routed)           1.717    13.363    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[4]
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.124    13.487 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_4/O
                         net (fo=1, routed)           0.000    13.487    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[27]
    SLICE_X37Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.475    22.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.029    22.610    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         22.610    
                         arrival time                         -13.487    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 0.580ns (5.802%)  route 9.416ns (94.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.362    12.986    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][0]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][0]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 0.580ns (5.802%)  route 9.416ns (94.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.362    12.986    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][19]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][19]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 0.580ns (5.802%)  route 9.416ns (94.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.362    12.986    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][22]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][22]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 0.580ns (5.802%)  route 9.416ns (94.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.362    12.986    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][27]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][27]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 0.580ns (5.802%)  route 9.416ns (94.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.362    12.986    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][5]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][5]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 0.580ns (5.802%)  route 9.416ns (94.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.362    12.986    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][7]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][7]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.166ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.957ns  (logic 0.580ns (5.825%)  route 9.377ns (94.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.323    12.947    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][19]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X63Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][19]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  9.166    

Slack (MET) :             9.166ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.957ns  (logic 0.580ns (5.825%)  route 9.377ns (94.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.323    12.947    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y62         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][27]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X63Y62         FDRE (Setup_fdre_C_R)       -0.429    22.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][27]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  9.166    

Slack (MET) :             9.218ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.177    12.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X62Y61         FDRE (Setup_fdre_C_R)       -0.524    22.019    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]
  -------------------------------------------------------------------
                         required time                         22.019    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.218    

Slack (MET) :             9.218ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.177    12.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][19]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X62Y61         FDRE (Setup_fdre_C_R)       -0.524    22.019    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][19]
  -------------------------------------------------------------------
                         required time                         22.019    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.218    

Slack (MET) :             9.225ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 2.059ns (19.790%)  route 8.345ns (80.210%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648     2.942    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=25, routed)          1.428     4.789    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[9]
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.299     5.088 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2/O
                         net (fo=10, routed)          0.685     5.773    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_20_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     6.441 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          4.737    11.178    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X60Y59         LUT5 (Prop_lut5_I0_O)        0.301    11.479 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_26/O
                         net (fo=1, routed)           0.674    12.153    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_43
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.124    12.277 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_12/O
                         net (fo=2, routed)           0.459    12.736    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_45
    SLICE_X57Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.860 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_27/O
                         net (fo=2, routed)           0.362    13.222    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_49
    SLICE_X56Y58         LUT3 (Prop_lut3_I1_O)        0.124    13.346 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_34/O
                         net (fo=1, routed)           0.000    13.346    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[10]
    SLICE_X56Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X56Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][10]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X56Y58         FDRE (Setup_fdre_C_D)        0.029    22.571    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][10]
  -------------------------------------------------------------------
                         required time                         22.571    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 0.580ns (5.863%)  route 9.312ns (94.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 22.713 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.259    12.882    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X57Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.534    22.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X57Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][0]/C
                         clock pessimism              0.129    22.842    
                         clock uncertainty           -0.302    22.540    
    SLICE_X57Y61         FDRE (Setup_fdre_C_R)       -0.429    22.111    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][0]
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.249ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 0.580ns (5.850%)  route 9.334ns (94.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.280    12.904    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X49Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.476    22.655    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][2]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X49Y58         FDRE (Setup_fdre_C_R)       -0.429    22.153    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][2]
  -------------------------------------------------------------------
                         required time                         22.153    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  9.249    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 0.580ns (5.931%)  route 9.198ns (94.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.145    12.768    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X51Y57         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.465    22.644    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y57         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][1]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X51Y57         FDRE (Setup_fdre_C_R)       -0.429    22.042    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][1]
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 0.580ns (5.931%)  route 9.198ns (94.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.145    12.768    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X51Y57         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.465    22.644    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y57         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][2]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X51Y57         FDRE (Setup_fdre_C_R)       -0.429    22.042    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][2]
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.177    12.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][0]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][0]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.177    12.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][19]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][19]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.177    12.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][22]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][22]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.177    12.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][27]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][27]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.177    12.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][5]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][5]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.177    12.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][7]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    22.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][7]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.351ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 0.580ns (5.994%)  route 9.096ns (94.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.043    12.666    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X58Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X58Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][0]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X58Y60         FDRE (Setup_fdre_C_R)       -0.524    22.017    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][0]
  -------------------------------------------------------------------
                         required time                         22.017    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  9.351    

Slack (MET) :             9.352ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 0.580ns (5.937%)  route 9.190ns (94.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.137    12.760    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y63         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y63         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][22]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.429    22.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][22]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                  9.352    

Slack (MET) :             9.356ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 0.580ns (5.939%)  route 9.186ns (94.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.132    12.756    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y63         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y63         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][19]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X61Y63         FDRE (Setup_fdre_C_R)       -0.429    22.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][19]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  9.356    

Slack (MET) :             9.356ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 0.580ns (5.939%)  route 9.186ns (94.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.132    12.756    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y63         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y63         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][22]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X61Y63         FDRE (Setup_fdre_C_R)       -0.429    22.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][22]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  9.356    

Slack (MET) :             9.356ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 0.580ns (5.939%)  route 9.186ns (94.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.132    12.756    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X61Y63         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X61Y63         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][27]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X61Y63         FDRE (Setup_fdre_C_R)       -0.429    22.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][27]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  9.356    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.293ns  (logic 1.935ns (18.799%)  route 8.358ns (81.201%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648     2.942    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=25, routed)          1.428     4.789    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[9]
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.299     5.088 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2/O
                         net (fo=10, routed)          0.685     5.773    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_20_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     6.441 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          4.940    11.381    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.301    11.682 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_30/O
                         net (fo=2, routed)           0.810    12.492    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_46
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.616 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_113/O
                         net (fo=2, routed)           0.495    13.111    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_152
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.124    13.235 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_56/O
                         net (fo=1, routed)           0.000    13.235    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[4]
    SLICE_X58Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)        0.077    22.619    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][4]
  -------------------------------------------------------------------
                         required time                         22.619    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.389ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 0.580ns (6.019%)  route 9.056ns (93.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 22.713 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.003    12.626    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X66Y66         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.534    22.713    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X66Y66         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][5]/C
                         clock pessimism              0.129    22.842    
                         clock uncertainty           -0.302    22.540    
    SLICE_X66Y66         FDRE (Setup_fdre_C_R)       -0.524    22.016    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][5]
  -------------------------------------------------------------------
                         required time                         22.016    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  9.389    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 0.580ns (6.016%)  route 9.061ns (93.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.007    12.631    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.539    22.718    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][27]/C
                         clock pessimism              0.129    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.524    22.021    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][27]
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 0.580ns (6.016%)  route 9.061ns (93.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.007    12.631    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.539    22.718    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][6]/C
                         clock pessimism              0.129    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.524    22.021    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][6]
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.393ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.729ns  (logic 0.580ns (5.962%)  route 9.149ns (94.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.095    12.719    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X56Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][5]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X56Y60         FDRE (Setup_fdre_C_R)       -0.429    22.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][5]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  9.393    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 0.580ns (5.965%)  route 9.144ns (94.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.091    12.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X57Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X57Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][0]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X57Y60         FDRE (Setup_fdre_C_R)       -0.429    22.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][0]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.413ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.216ns  (logic 1.935ns (18.940%)  route 8.281ns (81.060%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648     2.942    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=25, routed)          1.428     4.789    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[9]
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.299     5.088 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2/O
                         net (fo=10, routed)          0.685     5.773    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_20_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     6.441 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          4.779    11.220    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.301    11.521 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_81/O
                         net (fo=1, routed)           0.433    11.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_109
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.078 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_32/O
                         net (fo=2, routed)           0.956    13.034    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_112
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.158 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_33/O
                         net (fo=1, routed)           0.000    13.158    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[0]
    SLICE_X59Y56         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X59Y56         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][0]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X59Y56         FDRE (Setup_fdre_C_D)        0.029    22.572    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][0]
  -------------------------------------------------------------------
                         required time                         22.572    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  9.413    

Slack (MET) :             9.419ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 2.059ns (20.066%)  route 8.202ns (79.934%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 22.716 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648     2.942    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=25, routed)          1.428     4.789    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[9]
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.299     5.088 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2/O
                         net (fo=10, routed)          0.685     5.773    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_20_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     6.441 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          4.779    11.220    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.301    11.521 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_81/O
                         net (fo=1, routed)           0.433    11.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_109
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124    12.078 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_32/O
                         net (fo=2, routed)           0.433    12.511    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_112
    SLICE_X58Y57         LUT5 (Prop_lut5_I4_O)        0.124    12.635 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_45/O
                         net (fo=2, routed)           0.444    13.079    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_158
    SLICE_X58Y56         LUT3 (Prop_lut3_I2_O)        0.124    13.203 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_58/O
                         net (fo=1, routed)           0.000    13.203    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[6]
    SLICE_X58Y56         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.537    22.716    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y56         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]/C
                         clock pessimism              0.129    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X58Y56         FDRE (Setup_fdre_C_D)        0.079    22.622    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         22.622    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  9.419    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 0.580ns (6.025%)  route 9.046ns (93.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        7.993    12.616    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X53Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.465    22.644    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X53Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][3]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X53Y58         FDRE (Setup_fdre_C_R)       -0.429    22.042    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][3]
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 0.580ns (6.025%)  route 9.046ns (93.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        7.993    12.616    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X53Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.465    22.644    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X53Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][6]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X53Y58         FDRE (Setup_fdre_C_R)       -0.429    22.042    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][6]
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 0.580ns (5.994%)  route 9.096ns (94.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.043    12.666    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X59Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.535    22.714    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y60         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][0]/C
                         clock pessimism              0.129    22.843    
                         clock uncertainty           -0.302    22.541    
    SLICE_X59Y60         FDRE (Setup_fdre_C_R)       -0.429    22.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][0]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.461ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 1.935ns (19.026%)  route 8.235ns (80.974%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648     2.942    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][9]/Q
                         net (fo=25, routed)          1.428     4.789    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[9]
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.299     5.088 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2/O
                         net (fo=10, routed)          0.685     5.773    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_20_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     6.441 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[2]
                         net (fo=96, routed)          4.773    11.214    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_5
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.301    11.515 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_31/O
                         net (fo=3, routed)           0.682    12.197    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_47
    SLICE_X56Y58         LUT3 (Prop_lut3_I1_O)        0.124    12.321 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_52/O
                         net (fo=1, routed)           0.667    12.988    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_168
    SLICE_X56Y58         LUT5 (Prop_lut5_I4_O)        0.124    13.112 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_49/O
                         net (fo=1, routed)           0.000    13.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[13]
    SLICE_X56Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.536    22.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X56Y58         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][13]/C
                         clock pessimism              0.129    22.844    
                         clock uncertainty           -0.302    22.542    
    SLICE_X56Y58         FDRE (Setup_fdre_C_D)        0.031    22.573    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][13]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  9.461    

Slack (MET) :             9.483ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 0.580ns (6.016%)  route 9.061ns (93.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.008    12.631    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y59         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.538    22.717    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y59         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][19]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X60Y59         FDRE (Setup_fdre_C_R)       -0.429    22.115    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][19]
  -------------------------------------------------------------------
                         required time                         22.115    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.483ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 0.580ns (6.016%)  route 9.061ns (93.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696     2.990    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.053     4.499    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     4.623 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        8.008    12.631    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X60Y59         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.538    22.717    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X60Y59         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][21]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X60Y59         FDRE (Setup_fdre_C_R)       -0.429    22.115    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[15][21]
  -------------------------------------------------------------------
                         required time                         22.115    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  9.483    




