Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Arnold\Desktop\Yikes\2021W\CPEN391\module2\l2b-15-something\quartus\spycat_computer.qsys --block-symbol-file --output-directory=C:\Users\Arnold\Desktop\Yikes\2021W\CPEN391\module2\l2b-15-something\quartus\spycat_computer --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/spycat_computer.qsys
Progress: Reading input file
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding hps_0 [altera_hps 19.1]
Progress: Parameterizing module hps_0
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spycat_computer.System_PLL: Refclk Freq: 50.0
Info: spycat_computer.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: spycat_computer.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: spycat_computer.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spycat_computer.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spycat_computer.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Arnold\Desktop\Yikes\2021W\CPEN391\module2\l2b-15-something\quartus\spycat_computer.qsys --synthesis=VERILOG --output-directory=C:\Users\Arnold\Desktop\Yikes\2021W\CPEN391\module2\l2b-15-something\quartus\spycat_computer\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/spycat_computer.qsys
Progress: Reading input file
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding hps_0 [altera_hps 19.1]
Progress: Parameterizing module hps_0
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spycat_computer.System_PLL: Refclk Freq: 50.0
Info: spycat_computer.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: spycat_computer.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: spycat_computer.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spycat_computer.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spycat_computer.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: spycat_computer: Generating spycat_computer "spycat_computer" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave to_external_bus_bridge_0.avalon_slave because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: System_PLL: "spycat_computer" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: "spycat_computer" instantiated altera_hps "hps_0"
Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge
Info: to_external_bus_bridge_0: "spycat_computer" instantiated altera_up_avalon_to_external_bus_bridge "to_external_bus_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "spycat_computer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "spycat_computer" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "spycat_computer" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "spycat_computer" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: to_external_bus_bridge_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "to_external_bus_bridge_0_avalon_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: to_external_bus_bridge_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "to_external_bus_bridge_0_avalon_slave_agent"
Info: to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: to_external_bus_bridge_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "to_external_bus_bridge_0_avalon_slave_burst_adapter"
Info: Reusing file C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: to_external_bus_bridge_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "to_external_bus_bridge_0_avalon_slave_rsp_width_adapter"
Info: Reusing file C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: FATAL: Cannot generate IP in a Windows evironment!
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: An error occurred
Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error: border: Execution of script generate_hps_sdram.tcl failed
Error: border: ERROR: FATAL: Cannot generate IP in a Windows evironment!
Error: border: 2022.03.08.19:31:24 Info:
Error: border: ********************************************************************************************************************
Error: border: 
Error: border: Use qsys-generate for a simpler command-line interface for generating IP.
Error: border: 
Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: border: 
Error: border: ********************************************************************************************************************
Error: border: 2022.03.08.19:31:26 Warning: Ignored parameter assignment device=5CSEMA5F31C6
Error: border: 2022.03.08.19:31:26 Warning: Ignored parameter assignment extended_family_support=true
Error: border: 2022.03.08.19:31:28 Warning: hps_sdram: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Error: border: 2022.03.08.19:31:28 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: border: 2022.03.08.19:31:28 Warning: hps_sdram.seq: This module has no ports or interfaces
Error: border: 2022.03.08.19:31:28 Warning: hps_sdram.c0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Error: border: 2022.03.08.19:31:28 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Error: border: 2022.03.08.19:31:28 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Error: border: 2022.03.08.19:31:28 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Error: border: 2022.03.08.19:31:28 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Error: border: 2022.03.08.19:31:28 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Error: border: 2022.03.08.19:31:28 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
Error: border: 2022.03.08.19:31:30 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: border: 2022.03.08.19:31:30 Info: p0: Generating clock pair generator
Error: border: 2022.03.08.19:31:31 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: border: 2022.03.08.19:31:35 Info: p0:
Error: border: 2022.03.08.19:31:35 Info: p0: *****************************
Error: border: 2022.03.08.19:31:35 Info: p0:
Error: border: 2022.03.08.19:31:35 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Error: border: 2022.03.08.19:31:35 Info: p0: script after running Synthesis and before Fitting.
Error: border: 2022.03.08.19:31:35 Info: p0:
Error: border: 2022.03.08.19:31:35 Info: p0: *****************************
Error: border: 2022.03.08.19:31:35 Info: p0:
Error: border: 2022.03.08.19:31:35 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: border: 2022.03.08.19:31:35 Error: seq: FATAL: Cannot generate IP in a Windows evironment!
Error: border: 2022.03.08.19:31:35 Error: seq: An error occurred
Error: border: while executing
Error: border: "error "An error occurred""
Error: border: (procedure "_error" line 8)
Error: border: invoked from within
Error: border: "_error "FATAL: Cannot generate IP in a Windows evironment!""
Error: border: ("if" then script line 2)
Error: border: invoked from within
Error: border: "if { $OS_WIN == 1} {
Error: border: _error "FATAL: Cannot generate IP in a Windows evironment!"
Error: border: return ""
Error: border: }"
Error: border: (procedure "alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer_sw" line 22)
Error: border: invoked from within
Error: border: "alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer_sw $prefix $protocol $tmpdir $fileset {} $rdimm $lrdimm $mem_size $mem_size  "${prefix}_sequencer..."
Error: border: invoked from within
Error: border: "set return_files_sw [alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer_sw $prefix $protocol $tmpdir $fileset {} $rdimm $lrdimm $mem_size $mem_size ..."
Error: border: (procedure "generate_sw" line 16)
Error: border: invoked from within
Error: border: "generate_sw $name $fileset"
Error: border: ("if" then script line 4)
Error: border: invoked from within
Error: border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
Error: border: 		set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
Error: border: 		add_fileset_file $top_level_fi..."
Error: border: (procedure "generate_files" line 4)
Error: border: invoked from within
Error: border: "generate_files $name QUARTUS_SYNTH"
Error: border: (procedure "generate_synth" line 3)
Error: border: invoked from within
Error: border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
Error: border: 2022.03.08.19:31:35 Info: seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error: border: 2022.03.08.19:31:35 Error: Generation stopped, 3 or more modules remaining
Error: border: 2022.03.08.19:31:35 Info: hps_sdram: Done "hps_sdram" with 7 modules, 24 files
Info: border: "hps_io" instantiated altera_interface_generator "border"
Error: Generation stopped, 1 or more modules remaining
Info: spycat_computer: Done "spycat_computer" with 27 modules, 66 files
Error: qsys-generate failed with exit code 1: 73 Errors, 10 Warnings
Info: Finished: Create HDL design files for synthesis
