// Seed: 2147217718
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output logic id_3
);
  logic id_4;
  assign id_3 = id_0 - id_2;
  assign id_1 = 1;
  logic id_5;
  logic id_6;
endmodule
