#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jul 17 16:08:59 2019
# Process ID: 2952
# Current directory: C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8980 C:\Users\berkaythefair\Downloads\Reza\Burak\VC707\VC707\VC707BaseSystemExtended.xpr
# Log file: C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/vivado.log
# Journal file: C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.xpr
ipx::edit_ip_in_project -upgrade true -name AXI4-Stream_PWM_Generator_v1_0_v1_0_project -directory C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.tmp/AXI4-Stream_PWM_Generator_v1_0_v1_0_project c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.ip_repo/axis_pwm_generator_1.0/component.xml
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_pwm_generator:1.0 [get_ips  design_1_axis_pwm_generator_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axis_pwm_generator_0_2] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.ip_user_files -ipstatic_source_dir C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.cache/compile_simlib/modelsim} {questa=C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.cache/compile_simlib/questa} {riviera=C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.cache/compile_simlib/riviera} {activehdl=C:/Users/berkaythefair/Downloads/Reza/Burak/VC707/VC707/VC707BaseSystemExtended.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
