Board: ZCU104
Serial Number: 0000-0000
Mac Address: 01:02:03:04:05:06


Info: ZCU104 SETUP test started...

Info: The test will take 0 hours, 04 minutes, and 14 seconds. 0:04:14

Entering step: 0


Info: This step started at: 2018-02-01 16:01:49

Entering step: 1


Info: This step started at: 2018-02-01 16:01:49

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-01 16:01:53

catch { disconnect }


connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -file {C:/zcu104_bit/tests/ZCU104/../bitstream/sc.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  5%    1MB   2.1MB/s  ??:?? ETA 10%    1MB   1.9MB/s  ??:?? ETA 15%    2MB   1.8MB/s  ??:?? ETA 19%    3MB   1.8MB/s  ??:?? ETA 24%    4MB   1.8MB/s  ??:?? ETA 28%    5MB   1.7MB/s  00:07 ETA 33%    6MB   1.7MB/s  00:07 ETA 37%    6MB   1.7MB/s  00:06 ETA 42%    7MB   1.7MB/s  00:06 ETA 46%    8MB   1.7MB/s  00:05 ETA 51%    9MB   1.7MB/s  00:05 ETA 55%   10MB   1.7MB/s  00:04 ETA 60%   11MB   1.7MB/s  00:04 ETA 65%   12MB   1.7MB/s  00:03 ETA 69%   12MB   1.7MB/s  00:03 ETA 74%   13MB   1.7MB/s  00:02 ETA 78%   14MB   1.7MB/s  00:02 ETA 83%   15MB   1.7MB/s  00:01 ETA 88%   16MB   1.7MB/s  00:01 ETA 92%   17MB   1.7MB/s  00:00 ETA 97%   17MB   1.7MB/s  00:00 ETA100%   18MB   1.7MB/s  00:11    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/sc_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/SC.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/SC.elf
	section, .text: 0x00000000 - 0x0000556b
	section, .init: 0x00005580 - 0x000055b3
	section, .fini: 0x000055c0 - 0x000055f3
	section, .note.gnu.build-id: 0x000055f4 - 0x00005617
	section, .rodata: 0x00005618 - 0x00005927
	section, .rodata1: 0x00005928 - 0x0000593f
	section, .sdata2: 0x00005940 - 0x0000593f
	section, .sbss2: 0x00005940 - 0x0000593f
	section, .data: 0x00005940 - 0x00006a67
	section, .data1: 0x00006a68 - 0x00006a7f
	section, .ctors: 0x00006a80 - 0x00006a7f
	section, .dtors: 0x00006a80 - 0x00006a7f
	section, .eh_frame: 0x00006a80 - 0x00006a83
	section, .mmu_tbl0: 0x00007000 - 0x0000700f
	section, .mmu_tbl1: 0x00008000 - 0x00009fff
	section, .mmu_tbl2: 0x0000a000 - 0x0000dfff
	section, .preinit_array: 0x0000e000 - 0x0000dfff
	section, .init_array: 0x0000e000 - 0x0000e007
	section, .fini_array: 0x0000e008 - 0x0000e047
	section, .sdata: 0x0000e048 - 0x0000e07f
	section, .sbss: 0x0000e080 - 0x0000e07f
	section, .tdata: 0x0000e080 - 0x0000e07f
	section, .tbss: 0x0000e080 - 0x0000e07f
	section, .bss: 0x0000e080 - 0x0000e17f
	section, .heap: 0x0000e180 - 0x0001017f
	section, .stack: 0x00010180 - 0x0001317f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/SC.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

Starting System Controller...

System Controller Initialization Finished...

disconnect

step finished 

Entering step: 3


Info: This step started at: 2018-02-01 16:02:23
Writing: '\x1b'
Writing: '\x08'
[('', 'IW0\r74\r04', '', ''), ('', 'IW0\r44\r0003', '', ''), ('', 'IW0\r44\r2014', '', ''), ('', 'IW0\r44\r24FFFF', '', ''), ('', 'IW0\r44\r0140', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r44\r21cd1c', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r44\r0180', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r74\r00', '', '')]:RWriting: '\t'
:RWriting: 'IW0\r74\r04\r\t'
IW07404:PWriting: 'IW0\r44\r0003\r\t'
IW0440003:PWriting: 'IW0\r44\r2014\r\t'
IW0442014:PWriting: 'IW0\r44\r24FFFF\r\t'
IW04424FFFF:PWriting: 'IW0\r44\r0140\r\t'
IW0440140:PWriting: 'DLY\rC350\r\t'
DLYC350!:RWriting: 'IW0\r44\r21cd1c\r\t'
IW04421cd1c:PWriting: 'DLY\rC350\r\t'
DLYC350!:RWriting: 'IW0\r44\r0180\r\t'
IW0440180:PWriting: 'DLY\rC350\r\t'
DLYC350!:RWriting: 'IW0\r74\r00\r\t'
'\r\nStarting System Controller...\r\n\r\nSystem Controller Initialization Finished...\r\n\x1b:R\r:R\rIW0\r74\r04\r:P\rIW0\r44\r0003\r:P\rIW0\r44\r2014\r:P\rIW0\r44\r24FFFF\r:P\rIW0\r44\r0140\r:P\rDLY\rC350!\r:R\rIW0\r44\r21cd1c\r:P\rDLY\rC350!\r:R\rIW0\r44\r0180\r:P\rDLY\rC350!\r:R\r'IW07400:P
Entering step: 4


Info: This step started at: 2018-02-01 16:02:43
Writing: '\x1b'
Writing: '\x08'
[('', 'VRN', '', '')]:RWriting: '\t'
:RWriting: 'VRN\r\t'
'\r\nStarting System Controller...\r\n\r\nSystem Controller Initialization Finished...\r\n\x1b:R\r:R\rIW0\r74\r04\r:P\rIW0\r44\r0003\r:P\rIW0\r44\r2014\r:P\rIW0\r44\r24FFFF\r:P\rIW0\r44\r0140\r:P\rDLY\rC350!\r:R\rIW0\r44\r21cd1c\r:P\rDLY\rC350!\r:R\rIW0\r44\r0180\r:P\rDLY\rC350!\r:R\rIW0\r74\r00\r:P\r\x1b:R\r:R\r'VRN:PZynq v2.30
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass

Info: The test took 0 hours, 01 minutes, and 00 seconds. 0:01:00

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 08 seconds. 0:01:08

Entering step: 0


Info: This step started at: 2018-02-02 10:51:50

Entering step: 1


Info: This step started at: 2018-02-02 10:51:50

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu104_bit/tests/ZCU104/../bitstream/zcu104_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  5%    1MB   2.2MB/s  ??:?? ETA 10%    1MB   1.9MB/s  ??:?? ETA 15%    2MB   1.8MB/s  ??:?? ETA 19%    3MB   1.8MB/s  ??:?? ETA 24%    4MB   1.8MB/s  ??:?? ETA 28%    5MB   1.8MB/s  00:07 ETA 33%    6MB   1.7MB/s  00:07 ETA 37%    6MB   1.7MB/s  00:06 ETA 42%    7MB   1.7MB/s  00:06 ETA 46%    8MB   1.7MB/s  00:05 ETA 51%    9MB   1.7MB/s  00:05 ETA 56%   10MB   1.7MB/s  00:04 ETA 60%   11MB   1.7MB/s  00:04 ETA 64%   11MB   1.7MB/s  00:03 ETA 69%   12MB   1.7MB/s  00:03 ETA 74%   13MB   1.7MB/s  00:02 ETA 78%   14MB   1.7MB/s  00:02 ETA 83%   15MB   1.7MB/s  00:01 ETA 87%   16MB   1.7MB/s  00:01 ETA 92%   17MB   1.7MB/s  00:00 ETA 97%   17MB   1.7MB/s  00:00 ETA100%   18MB   1.7MB/s  00:10    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu104_bit/tests/ZCU104/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu104_bit/tests/ZCU104/../elf/ipi_app.elf}
Downloading Program -- C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf
	section, .text: 0xfffc0000 - 0xfffdeacb
	section, .init: 0xfffdeb00 - 0xfffdeb33
	section, .fini: 0xfffdeb40 - 0xfffdeb73
	section, .note.gnu.build-id: 0xfffdeb74 - 0xfffdeb97
	section, .rodata: 0xfffdeb98 - 0xfffe2c37
	section, .rodata1: 0xfffe2c38 - 0xfffe2c3f
	section, .sdata2: 0xfffe2c40 - 0xfffe2c3f
	section, .sbss2: 0xfffe2c40 - 0xfffe2c3f
	section, .data: 0xfffe2c40 - 0xfffe4df7
	section, .data1: 0xfffe4df8 - 0xfffe4dff
	section, .ctors: 0xfffe4e00 - 0xfffe4dff
	section, .dtors: 0xfffe4e00 - 0xfffe4dff
	section, .eh_frame: 0xfffe4e00 - 0xfffe4e03
	section, .mmu_tbl0: 0xfffe5000 - 0xfffe500f
	section, .mmu_tbl1: 0xfffe6000 - 0xfffe7fff
	section, .mmu_tbl2: 0xfffe8000 - 0xfffebfff
	section, .preinit_array: 0xfffec000 - 0xfffebfff
	section, .init_array: 0xfffec000 - 0xfffec007
	section, .fini_array: 0xfffec008 - 0xfffec047
	section, .sdata: 0xfffec048 - 0xfffec07f
	section, .sbss: 0xfffec080 - 0xfffec07f
	section, .tdata: 0xfffec080 - 0xfffec07f
	section, .tbss: 0xfffec080 - 0xfffec07f
	section, .bss: 0xfffec080 - 0xffff173f
	section, .heap: 0xffff1740 - 0xffff373f
	section, .stack: 0xffff3740 - 0xffff673f
  0%    0MB   0.0MB/s  ??:?? ETA 63%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu104_bit/tests/ZCU104/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
** Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit IPI Test **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-02-02 10:52:25
Writing: '33'
3

*************************************************************
** ZCU104 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU104 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU104 FMC_LPC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMC_LPC

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x01
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x08
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0xF6
ReadBuffer[08] = 0x01
ReadBuffer[09] = 0x07
ReadBuffer[10] = 0x19
ReadBuffer[11] = 0x80
ReadBuffer[12] = 0xE1
ReadBuffer[13] = 0x7F
ReadBuffer[14] = 0xCA
ReadBuffer[15] = 0x57


ZCU104 FMC_LPC IIC EEPROM Test PASSED

*************************************************************
** ZCU104 DDR4_SODIMM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from DDR4_SODIMM

ReadBuffer[00] = 0x0F
ReadBuffer[01] = 0x11
ReadBuffer[02] = 0x03
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU104 DDR4_SODIMM IIC EEPROM Test PASSED
All Tests Complete: IIC PASSED
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 3


Info: This step started at: 2018-02-02 10:52:30
Writing: '99'
9

********************************************************
********************************************************
**                ZCU104 - PL DDR4 TEST               **
********************************************************
********************************************************


Zynq UltraScale+ MPSoC MIG Memory Test
Testing address range 0x500000000-0x500800000.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
Entering step: 4


Info: This step started at: 2018-02-02 10:52:45

	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Zynq UltraScale+ MPSoC MIG Memory Test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL DDR4 Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'AA'
A

********************************************************
********************************************************
**                ZCU104 - PL BRAM TEST               **
********************************************************
********************************************************


PL BRAM Memory Test
Testing address range 0xB0000000-0xB00FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

PL BRAM test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL BRAM Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 5


Info: This step started at: 2018-02-02 10:52:50
Writing: 'CC'

Entering step: 6


Info: This step started at: 2018-02-02 10:52:51
C

********************************************************
********************************************************
**             ZCU104 - Clock Frequencies             **
********************************************************
********************************************************

CLK_125                 =  125.006 
FMC_LPC_CLK0            =  156.264 
FMC_LPC_CLK1            =  156.264 
FMC_LPC_GBTCLK0         =  156.264 
HDMI_DRU_CLOCK          =  156.264 


Clocking Test Passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'DD'
D

********************************************************
********************************************************
**     ZCU104 - PMOD Loopback Write and Read Tests    **
********************************************************
********************************************************

Testing PMOD 
PMOD: Writing and Reading all 0's            - PASSED
PMOD: Writing and Reading all 1's            - PASSED
PMOD: Writing and Reading 0x55555555 pattern - PASSED
PMOD: Writing and Reading 0xAAAAAAAA pattern - PASSED

Completed PMOD Loopback Write and Read Tests

PMOD Test passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 7


Info: This step started at: 2018-02-02 10:52:56
Writing: 'GG'
G

********************************************************
********************************************************
**            ZCU104 - System Monitor Test            **
********************************************************
********************************************************
Starting System Monitor Example

The Current Temperature is 37.164 Centigrades.
The Maximum Temperature is 37.164 Centigrades. 
The Minimum Temperature is 36.957 Centigrades. 

The Current VCCINT is 0.848 Volts. 
The Maximum VCCINT is 0.848 Volts. 
The Minimum VCCINT is 0.847 Volts. 

The Current VCCAUX is 1.797 Volts. 
The Maximum VCCAUX is 1.798 Volts. 
The Minimum VCCAUX is 1.797 Volts. 


The Current VPVN   is 0.004 Volts.
The Current VREFP  is 1.250 Volts.
The Current VREFN  is 0.000 Volts.

System Monitor Example passed!

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
6: CAN Bus Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass

Info: The test took 0 hours, 01 minutes, and 13 seconds. 0:01:13

Info: FMC Loopback test started...

Info: The test will take 0 hours, 00 minutes, and 42 seconds. 0:00:42

Entering step: 0


Info: This step started at: 2018-02-02 10:53:18

Entering step: 1


Info: This step started at: 2018-02-02 10:53:18

C:\zcu104_bit\tests\ZCU104>cd bat\ 

C:\zcu104_bit\tests\ZCU104\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-02 10:53:27

User has confirmed: "Set VADJ to 1.8 V with Infineon Power GUI"

step finished 

Entering step: 3


Info: This step started at: 2018-02-02 10:53:32
