// Seed: 747769374
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri id_3,
    input wor id_4,
    output wand id_5,
    output supply0 id_6,
    output wor id_7,
    output uwire id_8,
    output supply0 id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input uwire id_13,
    output supply1 id_14
);
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  supply1 id_4;
  assign id_2 = id_4;
  module_0(
      id_4, id_0, id_4, id_2, id_4, id_4, id_2, id_4, id_2, id_2, id_1, id_4, id_1, id_4, id_4
  );
endmodule
