#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 21 16:39:50 2019
# Process ID: 6884
# Current directory: C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.runs/synth_1
# Command line: vivado.exe -log Demo1_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Demo1_Top.tcl
# Log file: C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.runs/synth_1/Demo1_Top.vds
# Journal file: C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Demo1_Top.tcl -notrace
Command: synth_design -top Demo1_Top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 356.797 ; gain = 99.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Demo1_Top' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/Demo1_Top.vhd:42]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at 'C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:87' bound to instance 'processor' of component 'kcpsm6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/Demo1_Top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:685]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:696]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:711]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:722]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:744]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:764]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:861]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:877]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:920]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:931]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:943]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:954]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:966]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:977]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1011]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1021]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1051]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1072]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1088]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1093]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1103]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1108]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1126]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1143]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1159]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1176]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1192]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1198]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1371]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:1411]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (1#1) [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/kcpsm6.vhd:111]
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 2 - type: integer 
	Parameter C_JTAG_LOADER_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'program_rom' of component 'myProgram' [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/Demo1_Top.vhd:181]
INFO: [Synth 8-226] default block is never used [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/Demo1_Top.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'Demo1_Top' (2#1) [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/sources_1/imports/Exercice1/Demo1_Top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 412.926 ; gain = 155.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 412.926 ; gain = 155.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 412.926 ; gain = 155.793
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/constrs_1/imports/Exercice1/Demo1_constraints.xdc]
Finished Parsing XDC File [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/constrs_1/imports/Exercice1/Demo1_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/constrs_1/imports/Exercice1/Demo1_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Demo1_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.srcs/constrs_1/imports/Exercice1/Demo1_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Demo1_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Demo1_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 743.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 743.531 ; gain = 486.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 743.531 ; gain = 486.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 743.531 ; gain = 486.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 743.531 ; gain = 486.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Demo1_Top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/sync_sleep_flop )
WARNING: [Synth 8-3332] Sequential element (processor/sync_sleep_flop) is unused and will be removed from module Demo1_Top.
WARNING: [Synth 8-3332] Sequential element (processor/k_write_strobe_flop) is unused and will be removed from module Demo1_Top.
WARNING: [Synth 8-3332] Sequential element (processor/read_strobe_flop) is unused and will be removed from module Demo1_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 743.531 ; gain = 486.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 743.531 ; gain = 486.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 743.531 ; gain = 486.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 744.699 ; gain = 487.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 744.699 ; gain = 487.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 744.699 ; gain = 487.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 744.699 ; gain = 487.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 744.699 ; gain = 487.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 744.699 ; gain = 487.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 744.699 ; gain = 487.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |myProgram     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |myProgram_bbox_0 |     1|
|2     |BUFG             |     1|
|3     |LUT2             |     2|
|4     |LUT3             |     4|
|5     |LUT6             |    29|
|6     |LUT6_2           |    50|
|7     |MUXCY            |    29|
|8     |RAM32M           |     4|
|9     |RAM64M           |     2|
|10    |XORCY            |    27|
|11    |FD               |    47|
|12    |FDR              |    18|
|13    |FDRE             |    30|
|14    |IBUF             |     9|
|15    |OBUF             |    12|
+------+-----------------+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       |   283|
|2     |  processor |kcpsm6 |   226|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 744.699 ; gain = 487.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 744.699 ; gain = 156.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 744.699 ; gain = 487.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 47 instances
  FDR => FDRE: 18 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 760.336 ; gain = 515.766
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ArcticWalrus/Documents/GitHub/Projet-S4/assembleur_ergonomie/Exercice1/Exercice1.runs/synth_1/Demo1_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Demo1_Top_utilization_synth.rpt -pb Demo1_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 760.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 16:40:45 2019...
