{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 15:36:15 2013 " "Info: Processing started: Sun Dec 15 15:36:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inclock " "Info: Assuming node \"inclock\" is an undefined clock" {  } { { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/RAM.vhd" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "inclock " "Info: No valid register-to-register data paths exist for clock \"inclock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_in data\[7\] inclock 18.100 ns memory " "Info: tsu for memory \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_in\" (data pin = \"data\[7\]\", clock pin = \"inclock\") is 18.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.300 ns + Longest pin memory " "Info: + Longest pin to memory delay is 23.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns data\[7\] 1 PIN PIN_119 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 1; PIN Node = 'data\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/RAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(6.000 ns) 23.300 ns lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_in 2 MEM EC8_D 1 " "Info: 2: + IC(7.000 ns) + CELL(6.000 ns) = 23.300 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { data[7] lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 69.96 % ) " "Info: Total cell delay = 16.300 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 30.04 % ) " "Info: Total interconnect delay = 7.000 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.300 ns" { data[7] lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.300 ns" { data[7] {} data[7]~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 7.000 ns - Shortest memory " "Info: - Shortest clock path from clock \"inclock\" to destination memory is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns inclock 1 CLK PIN_91 152 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 152; CLK Node = 'inclock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/RAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_in 2 MEM EC8_D 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { inclock lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { inclock lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { inclock {} inclock~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.300 ns" { data[7] lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.300 ns" { data[7] {} data[7]~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { inclock lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { inclock {} inclock~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_in {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "inclock q\[7\] lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra0 31.800 ns memory " "Info: tco from clock \"inclock\" to destination pin \"q\[7\]\" through memory \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra0\" is 31.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 7.000 ns + Longest memory " "Info: + Longest clock path from clock \"inclock\" to source memory is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns inclock 1 CLK PIN_91 152 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 152; CLK Node = 'inclock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/RAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra0 2 MEM EC8_D 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { inclock lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { inclock lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { inclock {} inclock~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.200 ns + Longest memory pin " "Info: + Longest memory to pin delay is 24.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra0 1 MEM EC8_D 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 10.700 ns lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~mem_cell_ra0 2 MEM EC8_D 1 " "Info: 2: + IC(0.000 ns) + CELL(10.700 ns) = 10.700 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~mem_cell_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 13.200 ns lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\] 3 MEM EC8_D 1 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 13.200 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~mem_cell_ra0 lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7] } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(5.000 ns) 24.200 ns q\[7\] 4 PIN PIN_9 0 " "Info: 4: + IC(6.000 ns) + CELL(5.000 ns) = 24.200 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7] q[7] } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/RAM.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.200 ns ( 75.21 % ) " "Info: Total cell delay = 18.200 ns ( 75.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 24.79 % ) " "Info: Total interconnect delay = 6.000 ns ( 24.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~mem_cell_ra0 lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7] q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~mem_cell_ra0 {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7] {} q[7] {} } { 0.000ns 0.000ns 0.000ns 6.000ns } { 0.000ns 10.700ns 2.500ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { inclock lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { inclock {} inclock~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~mem_cell_ra0 lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7] q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra0 {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~mem_cell_ra0 {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7] {} q[7] {} } { 0.000ns 0.000ns 0.000ns 6.000ns } { 0.000ns 10.700ns 2.500ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra2 address\[2\] inclock -0.800 ns memory " "Info: th for memory \"lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra2\" (data pin = \"address\[2\]\", clock pin = \"inclock\") is -0.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 7.000 ns + Longest memory " "Info: + Longest clock path from clock \"inclock\" to destination memory is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns inclock 1 CLK PIN_91 152 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 152; CLK Node = 'inclock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/RAM.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra2 2 MEM EC2_D 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = EC2_D; Fanout = 1; MEM Node = 'lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { inclock lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { inclock lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { inclock {} inclock~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "2.500 ns + " "Info: + Micro hold delay of destination is 2.500 ns" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.300 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns address\[2\] 1 PIN PIN_92 16 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 16; PIN Node = 'address\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/RAM.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(0.000 ns) 10.300 ns lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra2 2 MEM EC2_D 1 " "Info: 2: + IC(7.400 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = EC2_D; Fanout = 1; MEM Node = 'lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { address[2] lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 28.16 % ) " "Info: Total cell delay = 2.900 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 71.84 % ) " "Info: Total interconnect delay = 7.400 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { address[2] lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { address[2] {} address[2]~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 {} } { 0.000ns 0.000ns 7.400ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { inclock lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { inclock {} inclock~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { address[2] lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { address[2] {} address[2]~out {} lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra2 {} } { 0.000ns 0.000ns 7.400ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 15:36:16 2013 " "Info: Processing ended: Sun Dec 15 15:36:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
