//
// Generated (version 2022.1<build 99559>) at Mon Nov 11 22:45:48 2024
//

module pll_
(
    input clkin1,
    output clkout0
);
    wire clkout0_2pad;
    wire clkout1;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;
    wire pll_lock;

    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(2), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(3), 
            .STATIC_RATIO1(16), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(30), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(3), 
            .STATIC_DUTY1(16), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../ipcore/pll_/pll_.v:230


endmodule


module Key_Debounce_1
(
    input N17,
    input key_in,
    input sys_clk,
    output key_flag
);
    wire [19:0] N8;
    wire N26;
    wire N28;
    wire [19:0] N31;
    wire _N513;
    wire _N514;
    wire _N515;
    wire _N516;
    wire _N517;
    wire _N518;
    wire _N519;
    wire _N520;
    wire _N521;
    wire _N522;
    wire _N523;
    wire _N524;
    wire _N525;
    wire _N526;
    wire _N527;
    wire _N528;
    wire _N529;
    wire _N530;
    wire _N1518;
    wire _N1525;
    wire _N1529;
    wire _N1533;
    wire _N1536;
    wire [19:0] cnt_20ms;

    GTP_LUT5CARRY /* N8_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_1 (
            .COUT (_N513),
            .Z (N8[1]),
            .CIN (),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_2 (
            .COUT (_N514),
            .Z (N8[2]),
            .CIN (_N513),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (cnt_20ms[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_3 (
            .COUT (_N515),
            .Z (N8[3]),
            .CIN (_N514),
            .I0 (),
            .I1 (cnt_20ms[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_4 (
            .COUT (_N516),
            .Z (N8[4]),
            .CIN (_N515),
            .I0 (),
            .I1 (cnt_20ms[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_5 (
            .COUT (_N517),
            .Z (N8[5]),
            .CIN (_N516),
            .I0 (),
            .I1 (cnt_20ms[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_6 (
            .COUT (_N518),
            .Z (_N1518),
            .CIN (_N517),
            .I0 (),
            .I1 (cnt_20ms[6]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_7 (
            .COUT (_N519),
            .Z (N31[7]),
            .CIN (_N518),
            .I0 (),
            .I1 (cnt_20ms[7]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_8 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_8 (
            .COUT (_N520),
            .Z (N31[8]),
            .CIN (_N519),
            .I0 (),
            .I1 (cnt_20ms[8]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_9 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_9 (
            .COUT (_N521),
            .Z (N31[9]),
            .CIN (_N520),
            .I0 (),
            .I1 (cnt_20ms[9]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_10 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_10 (
            .COUT (_N522),
            .Z (N31[10]),
            .CIN (_N521),
            .I0 (),
            .I1 (cnt_20ms[10]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_11 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_11 (
            .COUT (_N523),
            .Z (N31[11]),
            .CIN (_N522),
            .I0 (),
            .I1 (cnt_20ms[11]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_12 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_12 (
            .COUT (_N524),
            .Z (N31[12]),
            .CIN (_N523),
            .I0 (),
            .I1 (cnt_20ms[12]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_13 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_13 (
            .COUT (_N525),
            .Z (N31[13]),
            .CIN (_N524),
            .I0 (),
            .I1 (cnt_20ms[13]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_14 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_14 (
            .COUT (_N526),
            .Z (N31[14]),
            .CIN (_N525),
            .I0 (),
            .I1 (cnt_20ms[14]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_15 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_15 (
            .COUT (_N527),
            .Z (N31[15]),
            .CIN (_N526),
            .I0 (),
            .I1 (cnt_20ms[15]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_16 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_16 (
            .COUT (_N528),
            .Z (N31[16]),
            .CIN (_N527),
            .I0 (),
            .I1 (cnt_20ms[16]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_17 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_17 (
            .COUT (_N529),
            .Z (N31[17]),
            .CIN (_N528),
            .I0 (),
            .I1 (cnt_20ms[17]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_18 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_18 (
            .COUT (_N530),
            .Z (N31[18]),
            .CIN (_N529),
            .I0 (),
            .I1 (cnt_20ms[18]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_19 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_19 (
            .COUT (),
            .Z (N31[19]),
            .CIN (_N530),
            .I0 (),
            .I1 (cnt_20ms[19]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT4 /* N26 */ #(
            .INIT(16'b1000000000000000))
        N26_vname (
            .Z (N26),
            .I0 (cnt_20ms[0]),
            .I1 (_N1525),
            .I2 (_N1529),
            .I3 (_N1536));
    // defparam N26_vname.orig_name = N26;
	// LUT = I0&I1&I2&I3 ;
	// ../../crtl_1.08/source/Key_Debounce.v:19

    GTP_LUT5 /* N26_24 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N26_24 (
            .Z (_N1525),
            .I0 (cnt_20ms[13]),
            .I1 (cnt_20ms[12]),
            .I2 (cnt_20ms[11]),
            .I3 (cnt_20ms[10]),
            .I4 (cnt_20ms[15]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N26_28 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N26_28 (
            .Z (_N1529),
            .I0 (cnt_20ms[4]),
            .I1 (cnt_20ms[3]),
            .I2 (cnt_20ms[2]),
            .I3 (cnt_20ms[1]),
            .I4 (cnt_20ms[5]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N26_32 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N26_32 (
            .Z (_N1533),
            .I0 (cnt_20ms[17]),
            .I1 (cnt_20ms[16]),
            .I2 (cnt_20ms[14]),
            .I3 (cnt_20ms[9]),
            .I4 (cnt_20ms[18]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N26_35 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N26_35 (
            .Z (_N1536),
            .I0 (cnt_20ms[19]),
            .I1 (cnt_20ms[8]),
            .I2 (cnt_20ms[7]),
            .I3 (cnt_20ms[6]),
            .I4 (_N1533));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N28 */ #(
            .INIT(16'b0100000000000000))
        N28_vname (
            .Z (N28),
            .I0 (cnt_20ms[0]),
            .I1 (_N1525),
            .I2 (_N1529),
            .I3 (_N1536));
    // defparam N28_vname.orig_name = N28;
	// LUT = ~I0&I1&I2&I3 ;
	// ../../crtl_1.08/source/Key_Debounce.v:27

    GTP_LUT3 /* \N31[0]_1  */ #(
            .INIT(8'b00110001))
        \N31[0]_1  (
            .Z (N31[0]),
            .I0 (cnt_20ms[0]),
            .I1 (key_in),
            .I2 (N26));
	// LUT = (~I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N31[1]_1  */ #(
            .INIT(8'b00110010))
        \N31[1]_1  (
            .Z (N31[1]),
            .I0 (N8[1]),
            .I1 (key_in),
            .I2 (N26));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N31[2]_1  */ #(
            .INIT(8'b00110010))
        \N31[2]_1  (
            .Z (N31[2]),
            .I0 (N8[2]),
            .I1 (key_in),
            .I2 (N26));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N31[3]_1  */ #(
            .INIT(8'b00110010))
        \N31[3]_1  (
            .Z (N31[3]),
            .I0 (N8[3]),
            .I1 (key_in),
            .I2 (N26));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N31[4]_1  */ #(
            .INIT(8'b00110010))
        \N31[4]_1  (
            .Z (N31[4]),
            .I0 (N8[4]),
            .I1 (key_in),
            .I2 (N26));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N31[5]_1  */ #(
            .INIT(8'b00110010))
        \N31[5]_1  (
            .Z (N31[5]),
            .I0 (N8[5]),
            .I1 (key_in),
            .I2 (N26));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT2 /* \N31[6]_6  */ #(
            .INIT(4'b0010))
        \N31[6]_6  (
            .Z (N31[6]),
            .I0 (_N1518),
            .I1 (N26));
	// LUT = I0&~I1 ;

    GTP_DFF_C /* \cnt_20ms[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[0]  (
            .Q (cnt_20ms[0]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[0]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[1]  (
            .Q (cnt_20ms[1]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[1]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[2]  (
            .Q (cnt_20ms[2]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[2]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[3]  (
            .Q (cnt_20ms[3]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[3]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[4]  (
            .Q (cnt_20ms[4]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[4]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[5]  (
            .Q (cnt_20ms[5]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[5]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[6]  (
            .Q (cnt_20ms[6]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[6]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[7]  (
            .Q (cnt_20ms[7]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[7]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[8]  (
            .Q (cnt_20ms[8]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[8]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[9]  (
            .Q (cnt_20ms[9]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[9]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[10]  (
            .Q (cnt_20ms[10]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[10]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[11]  (
            .Q (cnt_20ms[11]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[11]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[12]  (
            .Q (cnt_20ms[12]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[12]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[13]  (
            .Q (cnt_20ms[13]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[13]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[14]  (
            .Q (cnt_20ms[14]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[14]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[15]  (
            .Q (cnt_20ms[15]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[15]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[16]  (
            .Q (cnt_20ms[16]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[16]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[17]  (
            .Q (cnt_20ms[17]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[17]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[18]  (
            .Q (cnt_20ms[18]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[18]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[19]  (
            .Q (cnt_20ms[19]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[19]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* key_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_flag_vname (
            .Q (key_flag),
            .C (N17),
            .CLK (sys_clk),
            .D (N28));
    // defparam key_flag_vname.orig_name = key_flag;
	// ../../crtl_1.08/source/Key_Debounce.v:24


endmodule


module Key_Debounce_1_unq4
(
    input N17,
    input key_in,
    input sys_clk,
    output key_flag
);
    wire [19:0] N8;
    wire N28;
    wire [19:0] N31;
    wire _N71;
    wire _N72;
    wire _N73;
    wire _N74;
    wire _N75;
    wire _N76;
    wire _N77;
    wire _N78;
    wire _N79;
    wire _N80;
    wire _N81;
    wire _N82;
    wire _N83;
    wire _N84;
    wire _N85;
    wire _N86;
    wire _N87;
    wire _N88;
    wire _N1538;
    wire _N1545;
    wire _N1549;
    wire _N1553;
    wire _N1555;
    wire _N1556;
    wire [19:0] cnt_20ms;

    GTP_LUT5CARRY /* N8_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_1 (
            .COUT (_N71),
            .Z (N8[1]),
            .CIN (),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_2 (
            .COUT (_N72),
            .Z (N8[2]),
            .CIN (_N71),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (cnt_20ms[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_3 (
            .COUT (_N73),
            .Z (N8[3]),
            .CIN (_N72),
            .I0 (),
            .I1 (cnt_20ms[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_4 (
            .COUT (_N74),
            .Z (N8[4]),
            .CIN (_N73),
            .I0 (),
            .I1 (cnt_20ms[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_5 (
            .COUT (_N75),
            .Z (N8[5]),
            .CIN (_N74),
            .I0 (),
            .I1 (cnt_20ms[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_6 (
            .COUT (_N76),
            .Z (_N1538),
            .CIN (_N75),
            .I0 (),
            .I1 (cnt_20ms[6]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_7 (
            .COUT (_N77),
            .Z (N31[7]),
            .CIN (_N76),
            .I0 (),
            .I1 (cnt_20ms[7]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_8 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_8 (
            .COUT (_N78),
            .Z (N31[8]),
            .CIN (_N77),
            .I0 (),
            .I1 (cnt_20ms[8]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_9 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_9 (
            .COUT (_N79),
            .Z (N31[9]),
            .CIN (_N78),
            .I0 (),
            .I1 (cnt_20ms[9]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_10 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_10 (
            .COUT (_N80),
            .Z (N31[10]),
            .CIN (_N79),
            .I0 (),
            .I1 (cnt_20ms[10]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_11 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_11 (
            .COUT (_N81),
            .Z (N31[11]),
            .CIN (_N80),
            .I0 (),
            .I1 (cnt_20ms[11]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_12 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_12 (
            .COUT (_N82),
            .Z (N31[12]),
            .CIN (_N81),
            .I0 (),
            .I1 (cnt_20ms[12]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_13 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_13 (
            .COUT (_N83),
            .Z (N31[13]),
            .CIN (_N82),
            .I0 (),
            .I1 (cnt_20ms[13]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_14 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_14 (
            .COUT (_N84),
            .Z (N31[14]),
            .CIN (_N83),
            .I0 (),
            .I1 (cnt_20ms[14]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_15 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_15 (
            .COUT (_N85),
            .Z (N31[15]),
            .CIN (_N84),
            .I0 (),
            .I1 (cnt_20ms[15]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_16 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_16 (
            .COUT (_N86),
            .Z (N31[16]),
            .CIN (_N85),
            .I0 (),
            .I1 (cnt_20ms[16]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_17 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_17 (
            .COUT (_N87),
            .Z (N31[17]),
            .CIN (_N86),
            .I0 (),
            .I1 (cnt_20ms[17]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_18 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_18 (
            .COUT (_N88),
            .Z (N31[18]),
            .CIN (_N87),
            .I0 (),
            .I1 (cnt_20ms[18]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N8_1_19 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_19 (
            .COUT (),
            .Z (N31[19]),
            .CIN (_N88),
            .I0 (),
            .I1 (cnt_20ms[19]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5 /* N26_24 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N26_24 (
            .Z (_N1545),
            .I0 (cnt_20ms[11]),
            .I1 (cnt_20ms[12]),
            .I2 (cnt_20ms[13]),
            .I3 (cnt_20ms[15]),
            .I4 (cnt_20ms[10]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N26_28 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N26_28 (
            .Z (_N1549),
            .I0 (cnt_20ms[2]),
            .I1 (cnt_20ms[3]),
            .I2 (cnt_20ms[4]),
            .I3 (cnt_20ms[5]),
            .I4 (cnt_20ms[1]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N26_32 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N26_32 (
            .Z (_N1553),
            .I0 (cnt_20ms[14]),
            .I1 (cnt_20ms[16]),
            .I2 (cnt_20ms[17]),
            .I3 (cnt_20ms[18]),
            .I4 (cnt_20ms[9]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT2 /* N26_34 */ #(
            .INIT(4'b1000))
        N26_34 (
            .Z (_N1555),
            .I0 (_N1545),
            .I1 (_N1549));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N26_35 */ #(
            .INIT(32'b00000001000000000000000000000000))
        N26_35 (
            .Z (_N1556),
            .I0 (cnt_20ms[6]),
            .I1 (cnt_20ms[7]),
            .I2 (cnt_20ms[8]),
            .I3 (cnt_20ms[19]),
            .I4 (_N1553));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT3 /* N28 */ #(
            .INIT(8'b00100000))
        N28_vname (
            .Z (N28),
            .I0 (_N1556),
            .I1 (cnt_20ms[0]),
            .I2 (_N1555));
    // defparam N28_vname.orig_name = N28;
	// LUT = I0&~I1&I2 ;
	// ../../crtl_1.08/source/Key_Debounce.v:27

    GTP_LUT4 /* \N31[0]_1  */ #(
            .INIT(16'b0101000100010001))
        \N31[0]_1  (
            .Z (N31[0]),
            .I0 (key_in),
            .I1 (cnt_20ms[0]),
            .I2 (_N1555),
            .I3 (_N1556));
	// LUT = (~I0&~I1)|(~I0&I2&I3) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N31[1]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N31[1]_1  (
            .Z (N31[1]),
            .I0 (key_in),
            .I1 (N8[1]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1555),
            .I4 (_N1556));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N31[2]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N31[2]_1  (
            .Z (N31[2]),
            .I0 (key_in),
            .I1 (N8[2]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1555),
            .I4 (_N1556));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N31[3]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N31[3]_1  (
            .Z (N31[3]),
            .I0 (key_in),
            .I1 (N8[3]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1555),
            .I4 (_N1556));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N31[4]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N31[4]_1  (
            .Z (N31[4]),
            .I0 (key_in),
            .I1 (N8[4]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1555),
            .I4 (_N1556));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N31[5]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N31[5]_1  (
            .Z (N31[5]),
            .I0 (key_in),
            .I1 (N8[5]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1555),
            .I4 (_N1556));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT4 /* \N31[6]_6  */ #(
            .INIT(16'b0100110011001100))
        \N31[6]_6  (
            .Z (N31[6]),
            .I0 (cnt_20ms[0]),
            .I1 (_N1538),
            .I2 (_N1555),
            .I3 (_N1556));
	// LUT = (I1&~I3)|(I1&~I2)|(~I0&I1) ;

    GTP_DFF_C /* \cnt_20ms[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[0]  (
            .Q (cnt_20ms[0]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[0]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[1]  (
            .Q (cnt_20ms[1]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[1]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[2]  (
            .Q (cnt_20ms[2]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[2]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[3]  (
            .Q (cnt_20ms[3]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[3]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[4]  (
            .Q (cnt_20ms[4]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[4]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[5]  (
            .Q (cnt_20ms[5]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[5]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[6]  (
            .Q (cnt_20ms[6]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[6]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[7]  (
            .Q (cnt_20ms[7]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[7]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[8]  (
            .Q (cnt_20ms[8]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[8]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[9]  (
            .Q (cnt_20ms[9]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[9]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[10]  (
            .Q (cnt_20ms[10]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[10]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[11]  (
            .Q (cnt_20ms[11]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[11]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[12]  (
            .Q (cnt_20ms[12]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[12]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[13]  (
            .Q (cnt_20ms[13]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[13]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[14]  (
            .Q (cnt_20ms[14]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[14]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[15]  (
            .Q (cnt_20ms[15]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[15]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[16]  (
            .Q (cnt_20ms[16]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[16]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[17]  (
            .Q (cnt_20ms[17]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[17]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[18]  (
            .Q (cnt_20ms[18]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[18]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[19]  (
            .Q (cnt_20ms[19]),
            .C (N17),
            .CLK (sys_clk),
            .D (N31[19]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* key_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_flag_vname (
            .Q (key_flag),
            .C (N17),
            .CLK (sys_clk),
            .D (N28));
    // defparam key_flag_vname.orig_name = key_flag;
	// ../../crtl_1.08/source/Key_Debounce.v:24


endmodule


module ad_clock_125m
(
    input clkin1,
    output clkout0,
    output pll_lock
);
    wire clkout0_2pad;
    wire clkout1;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;

    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(2), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(5), 
            .STATIC_RATIO1(16), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(25), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(5), 
            .STATIC_DUTY1(16), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../source/ad_clock_125m/ad_clock_125m.v:230
	// SDC constraint : (object CLKOUT0) (id 1008) (clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0) (inferred)


endmodule


module ipml_spram_v1_5_rom_sawtooth_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);
    wire [17:0] QA_bus;
    wire [17:0] QB_bus;

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(8), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("ROM"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b011110000011110000011110001011110001011110010011110010011110011011110011011110100011110100011110101011110101011110110011110110011110111011110111011111000011111000011111001011111001011111010011111010011111011011111011011111100011111100011111101011111101011111110011111110011111111011111111), 
            .INIT_01(288'b011100000011100000011100001011100001011100010011100010011100011011100011011100100011100100011100101011100101011100110011100110011100111011100111011101000011101000011101001011101001011101010011101010011101011011101011011101100011101100011101101011101101011101110011101110011101111011101111), 
            .INIT_02(288'b011010000011010000011010001011010001011010010011010010011010011011010011011010100011010100011010101011010101011010110011010110011010111011010111011011000011011000011011001011011001011011010011011010011011011011011011011011100011011100011011101011011101011011110011011110011011111011011111), 
            .INIT_03(288'b011000000011000000011000001011000001011000010011000010011000011011000011011000100011000100011000101011000101011000110011000110011000111011000111011001000011001000011001001011001001011001010011001010011001011011001011011001100011001100011001101011001101011001110011001110011001111011001111), 
            .INIT_04(288'b010110000010110000010110001010110001010110010010110010010110011010110011010110100010110100010110101010110101010110110010110110010110111010110111010111000010111000010111001010111001010111010010111010010111011010111011010111100010111100010111101010111101010111110010111110010111111010111111), 
            .INIT_05(288'b010100000010100000010100001010100001010100010010100010010100011010100011010100100010100100010100101010100101010100110010100110010100111010100111010101000010101000010101001010101001010101010010101010010101011010101011010101100010101100010101101010101101010101110010101110010101111010101111), 
            .INIT_06(288'b010010000010010000010010001010010001010010010010010010010010011010010011010010100010010100010010101010010101010010110010010110010010111010010111010011000010011000010011001010011001010011010010011010010011011010011011010011100010011100010011101010011101010011110010011110010011111010011111), 
            .INIT_07(288'b010000000010000000010000001010000001010000010010000010010000011010000011010000100010000100010000101010000101010000110010000110010000111010000111010001000010001000010001001010001001010001010010001010010001011010001011010001100010001100010001101010001101010001110010001110010001111010001111), 
            .INIT_08(288'b001110000001110000001110001001110001001110010001110010001110011001110011001110100001110100001110101001110101001110110001110110001110111001110111001111000001111000001111001001111001001111010001111010001111011001111011001111100001111100001111101001111101001111110001111110001111111001111111), 
            .INIT_09(288'b001100000001100000001100001001100001001100010001100010001100011001100011001100100001100100001100101001100101001100110001100110001100111001100111001101000001101000001101001001101001001101010001101010001101011001101011001101100001101100001101101001101101001101110001101110001101111001101111), 
            .INIT_0A(288'b001010000001010000001010001001010001001010010001010010001010011001010011001010100001010100001010101001010101001010110001010110001010111001010111001011000001011000001011001001011001001011010001011010001011011001011011001011100001011100001011101001011101001011110001011110001011111001011111), 
            .INIT_0B(288'b001000000001000000001000001001000001001000010001000010001000011001000011001000100001000100001000101001000101001000110001000110001000111001000111001001000001001000001001001001001001001001010001001010001001011001001011001001100001001100001001101001001101001001110001001110001001111001001111), 
            .INIT_0C(288'b000110000000110000000110001000110001000110010000110010000110011000110011000110100000110100000110101000110101000110110000110110000110111000110111000111000000111000000111001000111001000111010000111010000111011000111011000111100000111100000111101000111101000111110000111110000111111000111111), 
            .INIT_0D(288'b000100000000100000000100001000100001000100010000100010000100011000100011000100100000100100000100101000100101000100110000100110000100111000100111000101000000101000000101001000101001000101010000101010000101011000101011000101100000101100000101101000101101000101110000101110000101111000101111), 
            .INIT_0E(288'b000010000000010000000010001000010001000010010000010010000010011000010011000010100000010100000010101000010101000010110000010110000010111000010111000011000000011000000011001000011001000011010000011010000011011000011011000011100000011100000011101000011101000011110000011110000011111000011111), 
            .INIT_0F(288'b000000000000000000000000001000000001000000010000000010000000011000000011000000100000000100000000101000000101000000110000000110000000111000000111000001000000001000000001001000001001000001010000001010000001011000001011000001100000001100000001101000001101000001110000001110000001111000001111), 
            .INIT_10(288'b011110000011110000011110001011110001011110010011110010011110011011110011011110100011110100011110101011110101011110110011110110011110111011110111011111000011111000011111001011111001011111010011111010011111011011111011011111100011111100011111101011111101011111110011111110011111111011111111), 
            .INIT_11(288'b011100000011100000011100001011100001011100010011100010011100011011100011011100100011100100011100101011100101011100110011100110011100111011100111011101000011101000011101001011101001011101010011101010011101011011101011011101100011101100011101101011101101011101110011101110011101111011101111), 
            .INIT_12(288'b011010000011010000011010001011010001011010010011010010011010011011010011011010100011010100011010101011010101011010110011010110011010111011010111011011000011011000011011001011011001011011010011011010011011011011011011011011100011011100011011101011011101011011110011011110011011111011011111), 
            .INIT_13(288'b011000000011000000011000001011000001011000010011000010011000011011000011011000100011000100011000101011000101011000110011000110011000111011000111011001000011001000011001001011001001011001010011001010011001011011001011011001100011001100011001101011001101011001110011001110011001111011001111), 
            .INIT_14(288'b010110000010110000010110001010110001010110010010110010010110011010110011010110100010110100010110101010110101010110110010110110010110111010110111010111000010111000010111001010111001010111010010111010010111011010111011010111100010111100010111101010111101010111110010111110010111111010111111), 
            .INIT_15(288'b010100000010100000010100001010100001010100010010100010010100011010100011010100100010100100010100101010100101010100110010100110010100111010100111010101000010101000010101001010101001010101010010101010010101011010101011010101100010101100010101101010101101010101110010101110010101111010101111), 
            .INIT_16(288'b010010000010010000010010001010010001010010010010010010010010011010010011010010100010010100010010101010010101010010110010010110010010111010010111010011000010011000010011001010011001010011010010011010010011011010011011010011100010011100010011101010011101010011110010011110010011111010011111), 
            .INIT_17(288'b010000000010000000010000001010000001010000010010000010010000011010000011010000100010000100010000101010000101010000110010000110010000111010000111010001000010001000010001001010001001010001010010001010010001011010001011010001100010001100010001101010001101010001110010001110010001111010001111), 
            .INIT_18(288'b001110000001110000001110001001110001001110010001110010001110011001110011001110100001110100001110101001110101001110110001110110001110111001110111001111000001111000001111001001111001001111010001111010001111011001111011001111100001111100001111101001111101001111110001111110001111111001111111), 
            .INIT_19(288'b001100000001100000001100001001100001001100010001100010001100011001100011001100100001100100001100101001100101001100110001100110001100111001100111001101000001101000001101001001101001001101010001101010001101011001101011001101100001101100001101101001101101001101110001101110001101111001101111), 
            .INIT_1A(288'b001010000001010000001010001001010001001010010001010010001010011001010011001010100001010100001010101001010101001010110001010110001010111001010111001011000001011000001011001001011001001011010001011010001011011001011011001011100001011100001011101001011101001011110001011110001011111001011111), 
            .INIT_1B(288'b001000000001000000001000001001000001001000010001000010001000011001000011001000100001000100001000101001000101001000110001000110001000111001000111001001000001001000001001001001001001001001010001001010001001011001001011001001100001001100001001101001001101001001110001001110001001111001001111), 
            .INIT_1C(288'b000110000000110000000110001000110001000110010000110010000110011000110011000110100000110100000110101000110101000110110000110110000110111000110111000111000000111000000111001000111001000111010000111010000111011000111011000111100000111100000111101000111101000111110000111110000111111000111111), 
            .INIT_1D(288'b000100000000100000000100001000100001000100010000100010000100011000100011000100100000100100000100101000100101000100110000100110000100111000100111000101000000101000000101001000101001000101010000101010000101011000101011000101100000101100000101101000101101000101110000101110000101111000101111), 
            .INIT_1E(288'b000010000000010000000010001000010001000010010000010010000010011000010011000010100000010100000010101000010101000010110000010110000010111000010111000011000000011000000011001000011001000011010000011010000011011000011011000011100000011100000011101000011101000011110000011110000011111000011111), 
            .INIT_1F(288'b000000000000000000000000001000000001000000010000000010000000011000000011000000100000000100000000101000000101000000110000000110000000111000000111000001000000001000000001001000001001000001010000001010000001011000001011000001100000001100000001101000001101000001110000001110000001111000001111), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(8), 
            .RAM_ADDR_WIDTH(10), 
            .INIT_FORMAT("HEX"))
        \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  (
            .DOA ({QA_bus[17], QA_bus[16], QA_bus[15], QA_bus[14], QA_bus[13], QA_bus[12], QA_bus[11], QA_bus[10], QA_bus[9], QA_bus[8], rd_data[7], rd_data[6], rd_data[5], rd_data[4], rd_data[3], rd_data[2], rd_data[1], rd_data[0]}),
            .DOB (QB_bus),
            .ADDRA ({addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], 1'b0, 1'b0, 1'b0}),
            .ADDRB ({addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], 1'b0, 1'b0, 1'b0}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b0),
            .CLKA (clk),
            .CLKB (clk),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (1'b0),
            .RSTB (1'b0),
            .WEA (1'b0),
            .WEB (1'b0));
	// ../source/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v:547


endmodule


module ipml_rom_v1_5_rom_sawtooth_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);

    ipml_spram_v1_5_rom_sawtooth_wave U_ipml_spram_rom_sawtooth_wave (
            .rd_data (rd_data),
            .addr (addr),
            .clk (clk));
	// ../source/rom_sawtooth_wave/rtl/ipml_rom_v1_5_rom_sawtooth_wave.v:71


endmodule


module rom_sawtooth_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);

    ipml_rom_v1_5_rom_sawtooth_wave U_ipml_rom_rom_sawtooth_wave (
            .rd_data (rd_data),
            .addr (addr),
            .clk (clk));
	// ../source/rom_sawtooth_wave/rom_sawtooth_wave.v:104


endmodule


module ipml_spram_v1_5_rom_sin_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);
    wire [17:0] QA_bus;
    wire [17:0] QB_bus;

    GTP_DRM18K /* \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K  */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(16), 
            .DATA_WIDTH_B(16), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("ROM"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000010001011000000000010001010000000000010001010000000000010001001000000000010001000000000000010000111000000000010000111000000000010000110000000000010000101000000000010000100000000000010000011000000000010000011000000000010000010000000000010000001000000000010000000000000000010000000), 
            .INIT_01(288'b000000000010011000000000000010010111000000000010010110000000000010010101000000000010010101000000000010010100000000000010010011000000000010010010000000000010010010000000000010010001000000000010010000000000000010001111000000000010001110000000000010001110000000000010001101000000000010001100), 
            .INIT_02(288'b000000000010100100000000000010100011000000000010100010000000000010100010000000000010100001000000000010100000000000000010011111000000000010011111000000000010011110000000000010011101000000000010011100000000000010011100000000000010011011000000000010011010000000000010011001000000000010011000), 
            .INIT_03(288'b000000000010110000000000000010101111000000000010101110000000000010101110000000000010101101000000000010101100000000000010101011000000000010101011000000000010101010000000000010101001000000000010101000000000000010101000000000000010100111000000000010100110000000000010100101000000000010100101), 
            .INIT_04(288'b000000000010111011000000000010111010000000000010111010000000000010111001000000000010111000000000000010111000000000000010110111000000000010110110000000000010110110000000000010110101000000000010110100000000000010110011000000000010110011000000000010110010000000000010110001000000000010110000), 
            .INIT_05(288'b000000000011000110000000000011000101000000000011000101000000000011000100000000000011000011000000000011000011000000000011000010000000000011000001000000000011000001000000000011000000000000000010111111000000000010111111000000000010111110000000000010111101000000000010111101000000000010111100), 
            .INIT_06(288'b000000000011010000000000000011001111000000000011001111000000000011001110000000000011001110000000000011001101000000000011001100000000000011001100000000000011001011000000000011001010000000000011001010000000000011001001000000000011001001000000000011001000000000000011000111000000000011000111), 
            .INIT_07(288'b000000000011011001000000000011011001000000000011011000000000000011011000000000000011010111000000000011010111000000000011010110000000000011010101000000000011010101000000000011010100000000000011010100000000000011010011000000000011010011000000000011010010000000000011010001000000000011010001), 
            .INIT_08(288'b000000000011100010000000000011100001000000000011100001000000000011100000000000000011100000000000000011011111000000000011011111000000000011011110000000000011011110000000000011011101000000000011011101000000000011011100000000000011011100000000000011011011000000000011011011000000000011011010), 
            .INIT_09(288'b000000000011101001000000000011101001000000000011101001000000000011101000000000000011101000000000000011100111000000000011100111000000000011100110000000000011100110000000000011100101000000000011100101000000000011100100000000000011100100000000000011100011000000000011100011000000000011100010), 
            .INIT_0A(288'b000000000011110000000000000011110000000000000011101111000000000011101111000000000011101110000000000011101110000000000011101110000000000011101101000000000011101101000000000011101100000000000011101100000000000011101100000000000011101011000000000011101011000000000011101010000000000011101010), 
            .INIT_0B(288'b000000000011110101000000000011110101000000000011110101000000000011110101000000000011110100000000000011110100000000000011110100000000000011110011000000000011110011000000000011110011000000000011110010000000000011110010000000000011110001000000000011110001000000000011110001000000000011110000), 
            .INIT_0C(288'b000000000011111010000000000011111010000000000011111001000000000011111001000000000011111001000000000011111001000000000011111000000000000011111000000000000011111000000000000011110111000000000011110111000000000011110111000000000011110111000000000011110110000000000011110110000000000011110110), 
            .INIT_0D(288'b000000000011111101000000000011111101000000000011111101000000000011111100000000000011111100000000000011111100000000000011111100000000000011111100000000000011111011000000000011111011000000000011111011000000000011111011000000000011111011000000000011111010000000000011111010000000000011111010), 
            .INIT_0E(288'b000000000011111111000000000011111111000000000011111111000000000011111111000000000011111110000000000011111110000000000011111110000000000011111110000000000011111110000000000011111110000000000011111110000000000011111110000000000011111101000000000011111101000000000011111101000000000011111101), 
            .INIT_0F(288'b000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111), 
            .INIT_10(288'b000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111), 
            .INIT_11(288'b000000000011111101000000000011111101000000000011111101000000000011111110000000000011111110000000000011111110000000000011111110000000000011111110000000000011111110000000000011111110000000000011111110000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111), 
            .INIT_12(288'b000000000011111010000000000011111010000000000011111011000000000011111011000000000011111011000000000011111011000000000011111011000000000011111100000000000011111100000000000011111100000000000011111100000000000011111100000000000011111101000000000011111101000000000011111101000000000011111101), 
            .INIT_13(288'b000000000011110110000000000011110110000000000011110111000000000011110111000000000011110111000000000011110111000000000011111000000000000011111000000000000011111000000000000011111001000000000011111001000000000011111001000000000011111001000000000011111010000000000011111010000000000011111010), 
            .INIT_14(288'b000000000011110001000000000011110001000000000011110001000000000011110010000000000011110010000000000011110011000000000011110011000000000011110011000000000011110100000000000011110100000000000011110100000000000011110101000000000011110101000000000011110101000000000011110101000000000011110110), 
            .INIT_15(288'b000000000011101010000000000011101011000000000011101011000000000011101100000000000011101100000000000011101100000000000011101101000000000011101101000000000011101110000000000011101110000000000011101110000000000011101111000000000011101111000000000011110000000000000011110000000000000011110000), 
            .INIT_16(288'b000000000011100011000000000011100011000000000011100100000000000011100100000000000011100101000000000011100101000000000011100110000000000011100110000000000011100111000000000011100111000000000011101000000000000011101000000000000011101001000000000011101001000000000011101001000000000011101010), 
            .INIT_17(288'b000000000011011011000000000011011011000000000011011100000000000011011100000000000011011101000000000011011101000000000011011110000000000011011110000000000011011111000000000011011111000000000011100000000000000011100000000000000011100001000000000011100001000000000011100010000000000011100010), 
            .INIT_18(288'b000000000011010001000000000011010010000000000011010011000000000011010011000000000011010100000000000011010100000000000011010101000000000011010101000000000011010110000000000011010111000000000011010111000000000011011000000000000011011000000000000011011001000000000011011001000000000011011010), 
            .INIT_19(288'b000000000011000111000000000011001000000000000011001001000000000011001001000000000011001010000000000011001010000000000011001011000000000011001100000000000011001100000000000011001101000000000011001110000000000011001110000000000011001111000000000011001111000000000011010000000000000011010001), 
            .INIT_1A(288'b000000000010111101000000000010111101000000000010111110000000000010111111000000000010111111000000000011000000000000000011000001000000000011000001000000000011000010000000000011000011000000000011000011000000000011000100000000000011000101000000000011000101000000000011000110000000000011000111), 
            .INIT_1B(288'b000000000010110001000000000010110010000000000010110011000000000010110011000000000010110100000000000010110101000000000010110110000000000010110110000000000010110111000000000010111000000000000010111000000000000010111001000000000010111010000000000010111010000000000010111011000000000010111100), 
            .INIT_1C(288'b000000000010100101000000000010100110000000000010100111000000000010101000000000000010101000000000000010101001000000000010101010000000000010101011000000000010101011000000000010101100000000000010101101000000000010101110000000000010101110000000000010101111000000000010110000000000000010110000), 
            .INIT_1D(288'b000000000010011001000000000010011010000000000010011011000000000010011100000000000010011100000000000010011101000000000010011110000000000010011111000000000010011111000000000010100000000000000010100001000000000010100010000000000010100010000000000010100011000000000010100100000000000010100101), 
            .INIT_1E(288'b000000000010001101000000000010001110000000000010001110000000000010001111000000000010010000000000000010010001000000000010010010000000000010010010000000000010010011000000000010010100000000000010010101000000000010010101000000000010010110000000000010010111000000000010011000000000000010011000), 
            .INIT_1F(288'b000000000010000000000000000010000001000000000010000010000000000010000011000000000010000011000000000010000100000000000010000101000000000010000110000000000010000111000000000010000111000000000010001000000000000010001001000000000010001010000000000010001010000000000010001011000000000010001100), 
            .INIT_20(288'b000000000001110100000000000001110101000000000001110101000000000001110110000000000001110111000000000001111000000000000001111000000000000001111001000000000001111010000000000001111011000000000001111100000000000001111100000000000001111101000000000001111110000000000001111111000000000010000000), 
            .INIT_21(288'b000000000001100111000000000001101000000000000001101001000000000001101010000000000001101010000000000001101011000000000001101100000000000001101101000000000001101101000000000001101110000000000001101111000000000001110000000000000001110001000000000001110001000000000001110010000000000001110011), 
            .INIT_22(288'b000000000001011011000000000001011100000000000001011101000000000001011101000000000001011110000000000001011111000000000001100000000000000001100000000000000001100001000000000001100010000000000001100011000000000001100011000000000001100100000000000001100101000000000001100110000000000001100111), 
            .INIT_23(288'b000000000001001111000000000001010000000000000001010001000000000001010001000000000001010010000000000001010011000000000001010100000000000001010100000000000001010101000000000001010110000000000001010111000000000001010111000000000001011000000000000001011001000000000001011010000000000001011010), 
            .INIT_24(288'b000000000001000100000000000001000101000000000001000101000000000001000110000000000001000111000000000001000111000000000001001000000000000001001001000000000001001001000000000001001010000000000001001011000000000001001100000000000001001100000000000001001101000000000001001110000000000001001111), 
            .INIT_25(288'b000000000000111001000000000000111010000000000000111010000000000000111011000000000000111100000000000000111100000000000000111101000000000000111110000000000000111110000000000000111111000000000001000000000000000001000000000000000001000001000000000001000010000000000001000010000000000001000011), 
            .INIT_26(288'b000000000000101111000000000000110000000000000000110000000000000000110001000000000000110001000000000000110010000000000000110011000000000000110011000000000000110100000000000000110101000000000000110101000000000000110110000000000000110110000000000000110111000000000000111000000000000000111000), 
            .INIT_27(288'b000000000000100110000000000000100110000000000000100111000000000000100111000000000000101000000000000000101000000000000000101001000000000000101010000000000000101010000000000000101011000000000000101011000000000000101100000000000000101100000000000000101101000000000000101110000000000000101110), 
            .INIT_28(288'b000000000000011101000000000000011110000000000000011110000000000000011111000000000000011111000000000000100000000000000000100000000000000000100001000000000000100001000000000000100010000000000000100010000000000000100011000000000000100011000000000000100100000000000000100100000000000000100101), 
            .INIT_29(288'b000000000000010110000000000000010110000000000000010110000000000000010111000000000000010111000000000000011000000000000000011000000000000000011001000000000000011001000000000000011010000000000000011010000000000000011011000000000000011011000000000000011100000000000000011100000000000000011101), 
            .INIT_2A(288'b000000000000001111000000000000001111000000000000010000000000000000010000000000000000010001000000000000010001000000000000010001000000000000010010000000000000010010000000000000010011000000000000010011000000000000010011000000000000010100000000000000010100000000000000010101000000000000010101), 
            .INIT_2B(288'b000000000000001010000000000000001010000000000000001010000000000000001010000000000000001011000000000000001011000000000000001011000000000000001100000000000000001100000000000000001100000000000000001101000000000000001101000000000000001110000000000000001110000000000000001110000000000000001111), 
            .INIT_2C(288'b000000000000000101000000000000000101000000000000000110000000000000000110000000000000000110000000000000000110000000000000000111000000000000000111000000000000000111000000000000001000000000000000001000000000000000001000000000000000001000000000000000001001000000000000001001000000000000001001), 
            .INIT_2D(288'b000000000000000010000000000000000010000000000000000010000000000000000011000000000000000011000000000000000011000000000000000011000000000000000011000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000101000000000000000101000000000000000101), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000010000000000000000010000000000000000010000000000000000010), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000010000000000000000010000000000000000010000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000101000000000000000101000000000000000100000000000000000100000000000000000100000000000000000100000000000000000100000000000000000011000000000000000011000000000000000011000000000000000011000000000000000011000000000000000010000000000000000010000000000000000010000000000000000010), 
            .INIT_33(288'b000000000000001001000000000000001001000000000000001000000000000000001000000000000000001000000000000000001000000000000000000111000000000000000111000000000000000111000000000000000110000000000000000110000000000000000110000000000000000110000000000000000101000000000000000101000000000000000101), 
            .INIT_34(288'b000000000000001110000000000000001110000000000000001110000000000000001101000000000000001101000000000000001100000000000000001100000000000000001100000000000000001011000000000000001011000000000000001011000000000000001010000000000000001010000000000000001010000000000000001010000000000000001001), 
            .INIT_35(288'b000000000000010101000000000000010100000000000000010100000000000000010011000000000000010011000000000000010011000000000000010010000000000000010010000000000000010001000000000000010001000000000000010001000000000000010000000000000000010000000000000000001111000000000000001111000000000000001111), 
            .INIT_36(288'b000000000000011100000000000000011100000000000000011011000000000000011011000000000000011010000000000000011010000000000000011001000000000000011001000000000000011000000000000000011000000000000000010111000000000000010111000000000000010110000000000000010110000000000000010110000000000000010101), 
            .INIT_37(288'b000000000000100100000000000000100100000000000000100011000000000000100011000000000000100010000000000000100010000000000000100001000000000000100001000000000000100000000000000000100000000000000000011111000000000000011111000000000000011110000000000000011110000000000000011101000000000000011101), 
            .INIT_38(288'b000000000000101110000000000000101101000000000000101100000000000000101100000000000000101011000000000000101011000000000000101010000000000000101010000000000000101001000000000000101000000000000000101000000000000000100111000000000000100111000000000000100110000000000000100110000000000000100101), 
            .INIT_39(288'b000000000000111000000000000000110111000000000000110110000000000000110110000000000000110101000000000000110101000000000000110100000000000000110011000000000000110011000000000000110010000000000000110001000000000000110001000000000000110000000000000000110000000000000000101111000000000000101110), 
            .INIT_3A(288'b000000000001000010000000000001000010000000000001000001000000000001000000000000000001000000000000000000111111000000000000111110000000000000111110000000000000111101000000000000111100000000000000111100000000000000111011000000000000111010000000000000111010000000000000111001000000000000111000), 
            .INIT_3B(288'b000000000001001110000000000001001101000000000001001100000000000001001100000000000001001011000000000001001010000000000001001001000000000001001001000000000001001000000000000001000111000000000001000111000000000001000110000000000001000101000000000001000101000000000001000100000000000001000011), 
            .INIT_3C(288'b000000000001011010000000000001011001000000000001011000000000000001010111000000000001010111000000000001010110000000000001010101000000000001010100000000000001010100000000000001010011000000000001010010000000000001010001000000000001010001000000000001010000000000000001001111000000000001001111), 
            .INIT_3D(288'b000000000001100110000000000001100101000000000001100100000000000001100011000000000001100011000000000001100010000000000001100001000000000001100000000000000001100000000000000001011111000000000001011110000000000001011101000000000001011101000000000001011100000000000001011011000000000001011010), 
            .INIT_3E(288'b000000000001110010000000000001110001000000000001110001000000000001110000000000000001101111000000000001101110000000000001101101000000000001101101000000000001101100000000000001101011000000000001101010000000000001101010000000000001101001000000000001101000000000000001100111000000000001100111), 
            .INIT_3F(288'b000000000001111111000000000001111110000000000001111101000000000001111100000000000001111100000000000001111011000000000001111010000000000001111001000000000001111000000000000001111000000000000001110111000000000001110110000000000001110101000000000001110101000000000001110100000000000001110011), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(16), 
            .RAM_ADDR_WIDTH(10), 
            .INIT_FORMAT("HEX"))
        \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K  (
            .DOA ({QA_bus[17], QA_bus[16], QA_bus[15], QA_bus[14], QA_bus[13], QA_bus[12], QA_bus[11], QA_bus[10], QA_bus[9], QA_bus[8], rd_data[7], rd_data[6], rd_data[5], rd_data[4], rd_data[3], rd_data[2], rd_data[1], rd_data[0]}),
            .DOB (QB_bus),
            .ADDRA ({addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], 1'b0, 1'b0, 1'b1, 1'b1}),
            .ADDRB ({addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], 1'bz, 1'bz, 1'bz, 1'bz}),
            .CSA ({1'b0, 1'b0, 1'b0}),
            .CSB ({1'b0, 1'b0, 1'b0}),
            .DIA (),
            .DIB (),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b0),
            .CLKA (clk),
            .CLKB (clk),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (1'b0),
            .RSTB (1'b0),
            .WEA (1'b0),
            .WEB (1'b0));
	// ../source/rom_sin_wave/rtl/ipml_spram_v1_5_rom_sin_wave.v:570


endmodule


module ipml_rom_v1_5_rom_sin_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);

    ipml_spram_v1_5_rom_sin_wave U_ipml_spram_rom_sin_wave (
            .rd_data (rd_data),
            .addr (addr),
            .clk (clk));
	// ../source/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:71


endmodule


module rom_sin_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);

    ipml_rom_v1_5_rom_sin_wave U_ipml_rom_rom_sin_wave (
            .rd_data (rd_data),
            .addr (addr),
            .clk (clk));
	// ../source/rom_sin_wave/rom_sin_wave.v:104


endmodule


module ipml_spram_v1_5_rom_square_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);
    wire [17:0] QA_bus;
    wire [17:0] QB_bus;

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(8), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("ROM"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_01(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_02(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_03(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_04(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_05(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_06(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_07(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_08(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_09(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_0A(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_0B(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_0C(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_0D(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_0E(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_0F(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(8), 
            .RAM_ADDR_WIDTH(10), 
            .INIT_FORMAT("HEX"))
        \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  (
            .DOA ({QA_bus[17], QA_bus[16], QA_bus[15], QA_bus[14], QA_bus[13], QA_bus[12], QA_bus[11], QA_bus[10], QA_bus[9], QA_bus[8], rd_data[7], rd_data[6], rd_data[5], rd_data[4], rd_data[3], rd_data[2], rd_data[1], rd_data[0]}),
            .DOB (QB_bus),
            .ADDRA ({addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], 1'b0, 1'b0, 1'b0}),
            .ADDRB ({addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], 1'b0, 1'b0, 1'b0}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b0),
            .CLKA (clk),
            .CLKB (clk),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (1'b0),
            .RSTB (1'b0),
            .WEA (1'b0),
            .WEB (1'b0));
	// ../source/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v:547


endmodule


module ipml_rom_v1_5_rom_square_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);

    ipml_spram_v1_5_rom_square_wave U_ipml_spram_rom_square_wave (
            .rd_data (rd_data),
            .addr (addr),
            .clk (clk));
	// ../source/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v:71


endmodule


module rom_square_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);

    ipml_rom_v1_5_rom_square_wave U_ipml_rom_rom_square_wave (
            .rd_data (rd_data),
            .addr (addr),
            .clk (clk));
	// ../source/rom_square_wave/rom_square_wave.v:104


endmodule


module ipml_spram_v1_5_rom_triangular_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);
    wire [17:0] QA_bus;
    wire [17:0] QB_bus;

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(8), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("ROM"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b011110000011110000011110001011110001011110010011110010011110011011110011011110100011110100011110101011110101011110110011110110011110111011110111011111000011111000011111001011111001011111010011111010011111011011111011011111100011111100011111101011111101011111110011111110011111111011111111), 
            .INIT_01(288'b011100000011100000011100001011100001011100010011100010011100011011100011011100100011100100011100101011100101011100110011100110011100111011100111011101000011101000011101001011101001011101010011101010011101011011101011011101100011101100011101101011101101011101110011101110011101111011101111), 
            .INIT_02(288'b011010000011010000011010001011010001011010010011010010011010011011010011011010100011010100011010101011010101011010110011010110011010111011010111011011000011011000011011001011011001011011010011011010011011011011011011011011100011011100011011101011011101011011110011011110011011111011011111), 
            .INIT_03(288'b011000000011000000011000001011000001011000010011000010011000011011000011011000100011000100011000101011000101011000110011000110011000111011000111011001000011001000011001001011001001011001010011001010011001011011001011011001100011001100011001101011001101011001110011001110011001111011001111), 
            .INIT_04(288'b010110000010110000010110001010110001010110010010110010010110011010110011010110100010110100010110101010110101010110110010110110010110111010110111010111000010111000010111001010111001010111010010111010010111011010111011010111100010111100010111101010111101010111110010111110010111111010111111), 
            .INIT_05(288'b010100000010100000010100001010100001010100010010100010010100011010100011010100100010100100010100101010100101010100110010100110010100111010100111010101000010101000010101001010101001010101010010101010010101011010101011010101100010101100010101101010101101010101110010101110010101111010101111), 
            .INIT_06(288'b010010000010010000010010001010010001010010010010010010010010011010010011010010100010010100010010101010010101010010110010010110010010111010010111010011000010011000010011001010011001010011010010011010010011011010011011010011100010011100010011101010011101010011110010011110010011111010011111), 
            .INIT_07(288'b010000000010000000010000001010000001010000010010000010010000011010000011010000100010000100010000101010000101010000110010000110010000111010000111010001000010001000010001001010001001010001010010001010010001011010001011010001100010001100010001101010001101010001110010001110010001111010001111), 
            .INIT_08(288'b001110000001110000001110001001110001001110010001110010001110011001110011001110100001110100001110101001110101001110110001110110001110111001110111001111000001111000001111001001111001001111010001111010001111011001111011001111100001111100001111101001111101001111110001111110001111111001111111), 
            .INIT_09(288'b001100000001100000001100001001100001001100010001100010001100011001100011001100100001100100001100101001100101001100110001100110001100111001100111001101000001101000001101001001101001001101010001101010001101011001101011001101100001101100001101101001101101001101110001101110001101111001101111), 
            .INIT_0A(288'b001010000001010000001010001001010001001010010001010010001010011001010011001010100001010100001010101001010101001010110001010110001010111001010111001011000001011000001011001001011001001011010001011010001011011001011011001011100001011100001011101001011101001011110001011110001011111001011111), 
            .INIT_0B(288'b001000000001000000001000001001000001001000010001000010001000011001000011001000100001000100001000101001000101001000110001000110001000111001000111001001000001001000001001001001001001001001010001001010001001011001001011001001100001001100001001101001001101001001110001001110001001111001001111), 
            .INIT_0C(288'b000110000000110000000110001000110001000110010000110010000110011000110011000110100000110100000110101000110101000110110000110110000110111000110111000111000000111000000111001000111001000111010000111010000111011000111011000111100000111100000111101000111101000111110000111110000111111000111111), 
            .INIT_0D(288'b000100000000100000000100001000100001000100010000100010000100011000100011000100100000100100000100101000100101000100110000100110000100111000100111000101000000101000000101001000101001000101010000101010000101011000101011000101100000101100000101101000101101000101110000101110000101111000101111), 
            .INIT_0E(288'b000010000000010000000010001000010001000010010000010010000010011000010011000010100000010100000010101000010101000010110000010110000010111000010111000011000000011000000011001000011001000011010000011010000011011000011011000011100000011100000011101000011101000011110000011110000011111000011111), 
            .INIT_0F(288'b000000000000000000000000001000000001000000010000000010000000011000000011000000100000000100000000101000000101000000110000000110000000111000000111000001000000001000000001001000001001000001010000001010000001011000001011000001100000001100000001101000001101000001110000001110000001111000001111), 
            .INIT_10(288'b000001111000001111000001110000001110000001101000001101000001100000001100000001011000001011000001010000001010000001001000001001000001000000001000000000111000000111000000110000000110000000101000000101000000100000000100000000011000000011000000010000000010000000001000000001000000000000000000), 
            .INIT_11(288'b000011111000011111000011110000011110000011101000011101000011100000011100000011011000011011000011010000011010000011001000011001000011000000011000000010111000010111000010110000010110000010101000010101000010100000010100000010011000010011000010010000010010000010001000010001000010000000010000), 
            .INIT_12(288'b000101111000101111000101110000101110000101101000101101000101100000101100000101011000101011000101010000101010000101001000101001000101000000101000000100111000100111000100110000100110000100101000100101000100100000100100000100011000100011000100010000100010000100001000100001000100000000100000), 
            .INIT_13(288'b000111111000111111000111110000111110000111101000111101000111100000111100000111011000111011000111010000111010000111001000111001000111000000111000000110111000110111000110110000110110000110101000110101000110100000110100000110011000110011000110010000110010000110001000110001000110000000110000), 
            .INIT_14(288'b001001111001001111001001110001001110001001101001001101001001100001001100001001011001001011001001010001001010001001001001001001001001000001001000001000111001000111001000110001000110001000101001000101001000100001000100001000011001000011001000010001000010001000001001000001001000000001000000), 
            .INIT_15(288'b001011111001011111001011110001011110001011101001011101001011100001011100001011011001011011001011010001011010001011001001011001001011000001011000001010111001010111001010110001010110001010101001010101001010100001010100001010011001010011001010010001010010001010001001010001001010000001010000), 
            .INIT_16(288'b001101111001101111001101110001101110001101101001101101001101100001101100001101011001101011001101010001101010001101001001101001001101000001101000001100111001100111001100110001100110001100101001100101001100100001100100001100011001100011001100010001100010001100001001100001001100000001100000), 
            .INIT_17(288'b001111111001111111001111110001111110001111101001111101001111100001111100001111011001111011001111010001111010001111001001111001001111000001111000001110111001110111001110110001110110001110101001110101001110100001110100001110011001110011001110010001110010001110001001110001001110000001110000), 
            .INIT_18(288'b010001111010001111010001110010001110010001101010001101010001100010001100010001011010001011010001010010001010010001001010001001010001000010001000010000111010000111010000110010000110010000101010000101010000100010000100010000011010000011010000010010000010010000001010000001010000000010000000), 
            .INIT_19(288'b010011111010011111010011110010011110010011101010011101010011100010011100010011011010011011010011010010011010010011001010011001010011000010011000010010111010010111010010110010010110010010101010010101010010100010010100010010011010010011010010010010010010010010001010010001010010000010010000), 
            .INIT_1A(288'b010101111010101111010101110010101110010101101010101101010101100010101100010101011010101011010101010010101010010101001010101001010101000010101000010100111010100111010100110010100110010100101010100101010100100010100100010100011010100011010100010010100010010100001010100001010100000010100000), 
            .INIT_1B(288'b010111111010111111010111110010111110010111101010111101010111100010111100010111011010111011010111010010111010010111001010111001010111000010111000010110111010110111010110110010110110010110101010110101010110100010110100010110011010110011010110010010110010010110001010110001010110000010110000), 
            .INIT_1C(288'b011001111011001111011001110011001110011001101011001101011001100011001100011001011011001011011001010011001010011001001011001001011001000011001000011000111011000111011000110011000110011000101011000101011000100011000100011000011011000011011000010011000010011000001011000001011000000011000000), 
            .INIT_1D(288'b011011111011011111011011110011011110011011101011011101011011100011011100011011011011011011011011010011011010011011001011011001011011000011011000011010111011010111011010110011010110011010101011010101011010100011010100011010011011010011011010010011010010011010001011010001011010000011010000), 
            .INIT_1E(288'b011101111011101111011101110011101110011101101011101101011101100011101100011101011011101011011101010011101010011101001011101001011101000011101000011100111011100111011100110011100110011100101011100101011100100011100100011100011011100011011100010011100010011100001011100001011100000011100000), 
            .INIT_1F(288'b011111111011111111011111110011111110011111101011111101011111100011111100011111011011111011011111010011111010011111001011111001011111000011111000011110111011110111011110110011110110011110101011110101011110100011110100011110011011110011011110010011110010011110001011110001011110000011110000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(8), 
            .RAM_ADDR_WIDTH(10), 
            .INIT_FORMAT("HEX"))
        \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  (
            .DOA ({QA_bus[17], QA_bus[16], QA_bus[15], QA_bus[14], QA_bus[13], QA_bus[12], QA_bus[11], QA_bus[10], QA_bus[9], QA_bus[8], rd_data[7], rd_data[6], rd_data[5], rd_data[4], rd_data[3], rd_data[2], rd_data[1], rd_data[0]}),
            .DOB (QB_bus),
            .ADDRA ({addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], 1'b0, 1'b0, 1'b0}),
            .ADDRB ({addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], addr[3], addr[2], addr[1], addr[0], 1'b0, 1'b0, 1'b0}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b0),
            .CLKA (clk),
            .CLKB (clk),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (1'b0),
            .RSTB (1'b0),
            .WEA (1'b0),
            .WEB (1'b0));
	// ../source/rom_triangular_wave/rtl/ipml_spram_v1_5_rom_triangular_wave.v:547


endmodule


module ipml_rom_v1_5_rom_triangular_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);

    ipml_spram_v1_5_rom_triangular_wave U_ipml_spram_rom_triangular_wave (
            .rd_data (rd_data),
            .addr (addr),
            .clk (clk));
	// ../source/rom_triangular_wave/rtl/ipml_rom_v1_5_rom_triangular_wave.v:71


endmodule


module rom_triangular_wave
(
    input [9:0] addr,
    input clk,
    output [7:0] rd_data
);

    ipml_rom_v1_5_rom_triangular_wave U_ipml_rom_rom_triangular_wave (
            .rd_data (rd_data),
            .addr (addr),
            .clk (clk));
	// ../source/rom_triangular_wave/rom_triangular_wave.v:104


endmodule


module Signal_generators
(
    input clk_50M,
    input key_4,
    input key_5,
    output [7:0] da_data
);
    wire N0;
    wire N3;
    wire [1:0] N18;
    wire [1:0] N30;
    wire [7:0] N42;
    wire N74;
    wire N75;
    wire N76;
    wire [11:0] N77;
    wire N78;
    wire N82;
    wire N91;
    wire _N57;
    wire _N58;
    wire _N59;
    wire _N60;
    wire _N61;
    wire _N62;
    wire _N63;
    wire _N64;
    wire _N65;
    wire _N66;
    wire _N67;
    wire _N68;
    wire _N1563;
    wire _N1564;
    wire _N1565;
    wire da_clk;
(* PAP_MARK_DEBUG="true" *)    wire key_4_en;
(* PAP_MARK_DEBUG="true" *)    wire key_5_en;
    wire [1:0] mode_f;
    wire [1:0] mode_wave;
    wire [11:0] rom_addr;
    wire [7:0] rom_data_out_saw;
    wire [7:0] rom_data_out_sin;
    wire [7:0] rom_data_out_squ;
    wire [7:0] rom_data_out_tri;
    wire rst_n;
    wire [11:0] u_rom_addr;

    GTP_INV N0_vname (
            .Z (N0),
            .I (rst_n));
    // defparam N0_vname.orig_name = N0;

    GTP_LUT3 /* N3_mux10_7 */ #(
            .INIT(8'b01111111))
        N3_mux10_7 (
            .Z (_N1563),
            .I0 (rom_addr[3]),
            .I1 (rom_addr[10]),
            .I2 (rom_addr[2]));
	// LUT = (~I2)|(~I1)|(~I0) ;

    GTP_LUT4 /* N3_mux10_8 */ #(
            .INIT(16'b0111111111111111))
        N3_mux10_8 (
            .Z (_N1564),
            .I0 (rom_addr[6]),
            .I1 (rom_addr[5]),
            .I2 (rom_addr[4]),
            .I3 (rom_addr[7]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT4 /* N3_mux10_9 */ #(
            .INIT(16'b0111111111111111))
        N3_mux10_9 (
            .Z (_N1565),
            .I0 (rom_addr[0]),
            .I1 (rom_addr[9]),
            .I2 (rom_addr[8]),
            .I3 (rom_addr[1]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT4 /* N3_mux11 */ #(
            .INIT(16'b0000111100001110))
        N3_mux11 (
            .Z (N3),
            .I0 (_N1564),
            .I1 (_N1563),
            .I2 (rom_addr[11]),
            .I3 (_N1565));
	// LUT = (I0&~I2)|(I1&~I2)|(~I2&I3) ;

    GTP_LUT5CARRY /* N6_0 */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N6_0 (
            .COUT (_N57),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = (1'b0) ? CIN : (1'b0) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_1 */ #(
            .INIT(32'b10010110000000000011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1 (
            .COUT (_N58),
            .Z (N77[0]),
            .CIN (_N57),
            .I0 (),
            .I1 (u_rom_addr[0]),
            .I2 (rom_addr[0]),
            .I3 (N3),
            .I4 (rom_addr[0]),
            .ID ());
	// LUT = (CIN&~I1&~I2&I3)|(~CIN&I1&~I2&I3)|(~CIN&~I1&I2&I3)|(CIN&I1&I2&I3) ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_2 */ #(
            .INIT(32'b10010110000000000011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_2 (
            .COUT (_N59),
            .Z (N77[1]),
            .CIN (_N58),
            .I0 (),
            .I1 (u_rom_addr[1]),
            .I2 (rom_addr[1]),
            .I3 (N3),
            .I4 (rom_addr[1]),
            .ID ());
	// LUT = (CIN&~I1&~I2&I3)|(~CIN&I1&~I2&I3)|(~CIN&~I1&I2&I3)|(CIN&I1&I2&I3) ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_3 */ #(
            .INIT(32'b10010110000000000011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_3 (
            .COUT (_N60),
            .Z (N77[2]),
            .CIN (_N59),
            .I0 (),
            .I1 (u_rom_addr[2]),
            .I2 (rom_addr[2]),
            .I3 (N3),
            .I4 (rom_addr[2]),
            .ID ());
	// LUT = (CIN&~I1&~I2&I3)|(~CIN&I1&~I2&I3)|(~CIN&~I1&I2&I3)|(CIN&I1&I2&I3) ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_4 (
            .COUT (_N61),
            .Z (N77[3]),
            .CIN (_N60),
            .I0 (),
            .I1 (rom_addr[3]),
            .I2 (N3),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_5 (
            .COUT (_N62),
            .Z (N77[4]),
            .CIN (_N61),
            .I0 (),
            .I1 (rom_addr[4]),
            .I2 (N3),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_6 (
            .COUT (_N63),
            .Z (N77[5]),
            .CIN (_N62),
            .I0 (),
            .I1 (rom_addr[5]),
            .I2 (N3),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_7 (
            .COUT (_N64),
            .Z (N77[6]),
            .CIN (_N63),
            .I0 (),
            .I1 (rom_addr[6]),
            .I2 (N3),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_8 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_8 (
            .COUT (_N65),
            .Z (N77[7]),
            .CIN (_N64),
            .I0 (),
            .I1 (rom_addr[7]),
            .I2 (N3),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_9 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_9 (
            .COUT (_N66),
            .Z (N77[8]),
            .CIN (_N65),
            .I0 (),
            .I1 (rom_addr[8]),
            .I2 (N3),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_10 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_10 (
            .COUT (_N67),
            .Z (N77[9]),
            .CIN (_N66),
            .I0 (),
            .I1 (rom_addr[9]),
            .I2 (N3),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_11 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_11 (
            .COUT (_N68),
            .Z (N77[10]),
            .CIN (_N67),
            .I0 (),
            .I1 (rom_addr[10]),
            .I2 (N3),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT5CARRY /* N6_12 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_12 (
            .COUT (),
            .Z (N77[11]),
            .CIN (_N68),
            .I0 (),
            .I1 (rom_addr[11]),
            .I2 (N3),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/Signal_generators.v:31

    GTP_LUT2 /* N18_sum1 */ #(
            .INIT(4'b0110))
        N18_sum1 (
            .Z (N18[1]),
            .I0 (mode_wave[0]),
            .I1 (mode_wave[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT2 /* N30_sum1 */ #(
            .INIT(4'b0110))
        N30_sum1 (
            .Z (N30[1]),
            .I0 (mode_f[0]),
            .I1 (mode_f[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT5M /* \N42_3[0]  */ #(
            .INIT(32'b11100010111000101011101110001000))
        \N42_3[0]  (
            .Z (N42[0]),
            .I0 (rom_data_out_saw[0]),
            .I1 (mode_wave[0]),
            .I2 (rom_data_out_tri[0]),
            .I3 (rom_data_out_squ[0]),
            .I4 (mode_wave[1]),
            .ID (rom_data_out_sin[0]));
	// LUT = (~I1&I3&~I4)|(ID&I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N42_3[1]  */ #(
            .INIT(32'b11100010111000101011101110001000))
        \N42_3[1]  (
            .Z (N42[1]),
            .I0 (rom_data_out_saw[1]),
            .I1 (mode_wave[0]),
            .I2 (rom_data_out_tri[1]),
            .I3 (rom_data_out_squ[1]),
            .I4 (mode_wave[1]),
            .ID (rom_data_out_sin[1]));
	// LUT = (~I1&I3&~I4)|(ID&I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N42_3[2]  */ #(
            .INIT(32'b11100010111000101011101110001000))
        \N42_3[2]  (
            .Z (N42[2]),
            .I0 (rom_data_out_saw[2]),
            .I1 (mode_wave[0]),
            .I2 (rom_data_out_tri[2]),
            .I3 (rom_data_out_squ[2]),
            .I4 (mode_wave[1]),
            .ID (rom_data_out_sin[2]));
	// LUT = (~I1&I3&~I4)|(ID&I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N42_3[3]  */ #(
            .INIT(32'b11100010111000101011101110001000))
        \N42_3[3]  (
            .Z (N42[3]),
            .I0 (rom_data_out_saw[3]),
            .I1 (mode_wave[0]),
            .I2 (rom_data_out_tri[3]),
            .I3 (rom_data_out_squ[3]),
            .I4 (mode_wave[1]),
            .ID (rom_data_out_sin[3]));
	// LUT = (~I1&I3&~I4)|(ID&I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N42_3[4]  */ #(
            .INIT(32'b11100010111000101011101110001000))
        \N42_3[4]  (
            .Z (N42[4]),
            .I0 (rom_data_out_saw[4]),
            .I1 (mode_wave[0]),
            .I2 (rom_data_out_tri[4]),
            .I3 (rom_data_out_squ[4]),
            .I4 (mode_wave[1]),
            .ID (rom_data_out_sin[4]));
	// LUT = (~I1&I3&~I4)|(ID&I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N42_3[5]  */ #(
            .INIT(32'b11100010111000101011101110001000))
        \N42_3[5]  (
            .Z (N42[5]),
            .I0 (rom_data_out_saw[5]),
            .I1 (mode_wave[0]),
            .I2 (rom_data_out_tri[5]),
            .I3 (rom_data_out_squ[5]),
            .I4 (mode_wave[1]),
            .ID (rom_data_out_sin[5]));
	// LUT = (~I1&I3&~I4)|(ID&I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N42_3[6]  */ #(
            .INIT(32'b11100010111000101011101110001000))
        \N42_3[6]  (
            .Z (N42[6]),
            .I0 (rom_data_out_saw[6]),
            .I1 (mode_wave[0]),
            .I2 (rom_data_out_tri[6]),
            .I3 (rom_data_out_squ[6]),
            .I4 (mode_wave[1]),
            .ID (rom_data_out_sin[6]));
	// LUT = (~I1&I3&~I4)|(ID&I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N42_3[7]  */ #(
            .INIT(32'b11100010111000101011101110001000))
        \N42_3[7]  (
            .Z (N42[7]),
            .I0 (rom_data_out_saw[7]),
            .I1 (mode_wave[0]),
            .I2 (rom_data_out_tri[7]),
            .I3 (rom_data_out_squ[7]),
            .I4 (mode_wave[1]),
            .ID (rom_data_out_sin[7]));
	// LUT = (~I1&I3&~I4)|(ID&I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT2 /* N53_inv */ #(
            .INIT(4'b1001))
        N53_inv (
            .Z (N91),
            .I0 (mode_f[0]),
            .I1 (mode_f[1]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT1 /* N64 */ #(
            .INIT(2'b01))
        N64 (
            .Z (N18[0]),
            .I0 (mode_wave[0]));
	// LUT = ~I0 ;

    GTP_LUT1 /* N71 */ #(
            .INIT(2'b01))
        N71 (
            .Z (N30[0]),
            .I0 (mode_f[0]));
	// LUT = ~I0 ;

    GTP_LUT2 /* N74 */ #(
            .INIT(4'b0010))
        N74_vname (
            .Z (N74),
            .I0 (mode_f[0]),
            .I1 (mode_f[1]));
    // defparam N74_vname.orig_name = N74;
	// LUT = I0&~I1 ;
	// ../source/Signal_generators.v:83

    GTP_LUT2 /* N75 */ #(
            .INIT(4'b0100))
        N75_vname (
            .Z (N75),
            .I0 (mode_f[0]),
            .I1 (mode_f[1]));
    // defparam N75_vname.orig_name = N75;
	// LUT = ~I0&I1 ;
	// ../source/Signal_generators.v:84

    GTP_INV N76_vname (
            .Z (N76),
            .I (da_clk));
    // defparam N76_vname.orig_name = N76;

    GTP_INV N78_vname (
            .Z (N78),
            .I (clk_50M));
    // defparam N78_vname.orig_name = N78;

    GTP_LUT3 /* N82 */ #(
            .INIT(8'b11101100))
        N82_vname (
            .Z (N82),
            .I0 (mode_f[0]),
            .I1 (key_5_en),
            .I2 (mode_f[1]));
    // defparam N82_vname.orig_name = N82;
	// LUT = (I1)|(I0&I2) ;
	// ../source/Signal_generators.v:47

    GTP_DFF_CE /* \mode_f[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mode_f[0]  (
            .Q (mode_f[0]),
            .C (N0),
            .CE (N82),
            .CLK (N78),
            .D (N30[0]));
	// ../source/Signal_generators.v:47

    GTP_DFF_CE /* \mode_f[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mode_f[1]  (
            .Q (mode_f[1]),
            .C (N0),
            .CE (N82),
            .CLK (N78),
            .D (N30[1]));
	// ../source/Signal_generators.v:47

    GTP_DFF_CE /* \mode_wave[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mode_wave[0]  (
            .Q (mode_wave[0]),
            .C (N0),
            .CE (key_4_en),
            .CLK (N78),
            .D (N18[0]));
	// ../source/Signal_generators.v:37

    GTP_DFF_CE /* \mode_wave[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mode_wave[1]  (
            .Q (mode_wave[1]),
            .C (N0),
            .CE (key_4_en),
            .CLK (N78),
            .D (N18[1]));
	// ../source/Signal_generators.v:37

    GTP_DFF_C /* \rom_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[0]  (
            .Q (rom_addr[0]),
            .C (N0),
            .CLK (N76),
            .D (N77[0]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[1]  (
            .Q (rom_addr[1]),
            .C (N0),
            .CLK (N76),
            .D (N77[1]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[2]  (
            .Q (rom_addr[2]),
            .C (N0),
            .CLK (N76),
            .D (N77[2]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[3]  (
            .Q (rom_addr[3]),
            .C (N0),
            .CLK (N76),
            .D (N77[3]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[4]  (
            .Q (rom_addr[4]),
            .C (N0),
            .CLK (N76),
            .D (N77[4]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[5]  (
            .Q (rom_addr[5]),
            .C (N0),
            .CLK (N76),
            .D (N77[5]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[6]  (
            .Q (rom_addr[6]),
            .C (N0),
            .CLK (N76),
            .D (N77[6]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[7]  (
            .Q (rom_addr[7]),
            .C (N0),
            .CLK (N76),
            .D (N77[7]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[8]  (
            .Q (rom_addr[8]),
            .C (N0),
            .CLK (N76),
            .D (N77[8]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[9]  (
            .Q (rom_addr[9]),
            .C (N0),
            .CLK (N76),
            .D (N77[9]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[10]  (
            .Q (rom_addr[10]),
            .C (N0),
            .CLK (N76),
            .D (N77[10]));
	// ../source/Signal_generators.v:25

    GTP_DFF_C /* \rom_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_addr[11]  (
            .Q (rom_addr[11]),
            .C (N0),
            .CLK (N76),
            .D (N77[11]));
	// ../source/Signal_generators.v:25

    GTP_DFF /* \rom_data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_data_out[0]  (
            .Q (da_data[0]),
            .CLK (da_clk),
            .D (N42[0]));
	// ../source/Signal_generators.v:70

    GTP_DFF /* \rom_data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_data_out[1]  (
            .Q (da_data[1]),
            .CLK (da_clk),
            .D (N42[1]));
	// ../source/Signal_generators.v:70

    GTP_DFF /* \rom_data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_data_out[2]  (
            .Q (da_data[2]),
            .CLK (da_clk),
            .D (N42[2]));
	// ../source/Signal_generators.v:70

    GTP_DFF /* \rom_data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_data_out[3]  (
            .Q (da_data[3]),
            .CLK (da_clk),
            .D (N42[3]));
	// ../source/Signal_generators.v:70

    GTP_DFF /* \rom_data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_data_out[4]  (
            .Q (da_data[4]),
            .CLK (da_clk),
            .D (N42[4]));
	// ../source/Signal_generators.v:70

    GTP_DFF /* \rom_data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_data_out[5]  (
            .Q (da_data[5]),
            .CLK (da_clk),
            .D (N42[5]));
	// ../source/Signal_generators.v:70

    GTP_DFF /* \rom_data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_data_out[6]  (
            .Q (da_data[6]),
            .CLK (da_clk),
            .D (N42[6]));
	// ../source/Signal_generators.v:70

    GTP_DFF /* \rom_data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rom_data_out[7]  (
            .Q (da_data[7]),
            .CLK (da_clk),
            .D (N42[7]));
	// ../source/Signal_generators.v:70

    Key_Debounce_1 u_key_4 (
            .key_flag (key_4_en),
            .N17 (N0),
            .key_in (key_4),
            .sys_clk (clk_50M));
	// ../source/Signal_generators.v:129

    Key_Debounce_1_unq4 u_key_5 (
            .key_flag (key_5_en),
            .N17 (N0),
            .key_in (key_5),
            .sys_clk (clk_50M));
	// ../source/Signal_generators.v:141

    ad_clock_125m u_pll (
            .clkout0 (da_clk),
            .pll_lock (rst_n),
            .clkin1 (clk_50M));
	// ../source/Signal_generators.v:89

    GTP_DFF /* \u_rom_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \u_rom_addr[0]  (
            .Q (u_rom_addr[0]),
            .CLK (da_clk),
            .D (N91));
	// ../source/Signal_generators.v:80

    GTP_DFF /* \u_rom_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \u_rom_addr[1]  (
            .Q (u_rom_addr[1]),
            .CLK (da_clk),
            .D (N74));
	// ../source/Signal_generators.v:80

    GTP_DFF /* \u_rom_addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \u_rom_addr[2]  (
            .Q (u_rom_addr[2]),
            .CLK (da_clk),
            .D (N75));
	// ../source/Signal_generators.v:80

    rom_sawtooth_wave u_rom_saw (
            .rd_data (rom_data_out_saw),
            .addr ({rom_addr[9], rom_addr[8], rom_addr[7], rom_addr[6], rom_addr[5], rom_addr[4], rom_addr[3], rom_addr[2], rom_addr[1], rom_addr[0]}),
            .clk (da_clk));
	// ../source/Signal_generators.v:118

    rom_sin_wave u_rom_sin (
            .rd_data (rom_data_out_sin),
            .addr ({rom_addr[9], rom_addr[8], rom_addr[7], rom_addr[6], rom_addr[5], rom_addr[4], rom_addr[3], rom_addr[2], rom_addr[1], rom_addr[0]}),
            .clk (da_clk));
	// ../source/Signal_generators.v:96

    rom_square_wave u_rom_squ (
            .rd_data (rom_data_out_squ),
            .addr ({rom_addr[9], rom_addr[8], rom_addr[7], rom_addr[6], rom_addr[5], rom_addr[4], rom_addr[3], rom_addr[2], rom_addr[1], rom_addr[0]}),
            .clk (da_clk));
	// ../source/Signal_generators.v:103

    rom_triangular_wave u_rom_tri (
            .rd_data (rom_data_out_tri),
            .addr ({rom_addr[9], rom_addr[8], rom_addr[7], rom_addr[6], rom_addr[5], rom_addr[4], rom_addr[3], rom_addr[2], rom_addr[1], rom_addr[0]}),
            .clk (da_clk));
	// ../source/Signal_generators.v:111


endmodule


module ipm_distributed_sdpram_v1_2_RAM_0
(
    input [9:0] rd_addr,
    input [9:0] wr_addr,
    input [7:0] wr_data,
    input _N1226,
    input _N1227,
    input _N1228,
    input _N1229,
    input rd_clk,
    input rst,
    input wr_en,
    output [7:0] rd_data
);
    wire _N225;
    wire _N226;
    wire _N227;
    wire _N228;
    wire _N229;
    wire _N230;
    wire _N231;
    wire _N232;
    wire _N234;
    wire _N235;
    wire _N236;
    wire _N237;
    wire _N238;
    wire _N239;
    wire _N240;
    wire _N241;
    wire _N243;
    wire _N244;
    wire _N245;
    wire _N246;
    wire _N247;
    wire _N248;
    wire _N249;
    wire _N250;
    wire _N252;
    wire _N253;
    wire _N254;
    wire _N255;
    wire _N256;
    wire _N257;
    wire _N258;
    wire _N259;
    wire _N261;
    wire _N262;
    wire _N263;
    wire _N264;
    wire _N265;
    wire _N266;
    wire _N267;
    wire _N268;
    wire _N270;
    wire _N271;
    wire _N272;
    wire _N273;
    wire _N274;
    wire _N275;
    wire _N276;
    wire _N277;
    wire _N279;
    wire _N280;
    wire _N281;
    wire _N282;
    wire _N283;
    wire _N284;
    wire _N285;
    wire _N286;
    wire _N288;
    wire _N289;
    wire _N290;
    wire _N291;
    wire _N292;
    wire _N293;
    wire _N294;
    wire _N295;
    wire _N297;
    wire _N298;
    wire _N299;
    wire _N300;
    wire _N301;
    wire _N302;
    wire _N303;
    wire _N304;
    wire _N306;
    wire _N307;
    wire _N308;
    wire _N309;
    wire _N310;
    wire _N311;
    wire _N312;
    wire _N313;
    wire _N315;
    wire _N316;
    wire _N317;
    wire _N318;
    wire _N319;
    wire _N320;
    wire _N321;
    wire _N322;
    wire _N324;
    wire _N325;
    wire _N326;
    wire _N327;
    wire _N328;
    wire _N329;
    wire _N330;
    wire _N331;
    wire _N333;
    wire _N334;
    wire _N335;
    wire _N336;
    wire _N337;
    wire _N338;
    wire _N339;
    wire _N340;
    wire _N342;
    wire _N343;
    wire _N344;
    wire _N345;
    wire _N346;
    wire _N347;
    wire _N348;
    wire _N349;
    wire _N351;
    wire _N352;
    wire _N353;
    wire _N354;
    wire _N355;
    wire _N356;
    wire _N357;
    wire _N358;
    wire _N360;
    wire _N361;
    wire _N362;
    wire _N363;
    wire _N364;
    wire _N365;
    wire _N366;
    wire _N367;
    wire _N369;
    wire _N370;
    wire _N371;
    wire _N372;
    wire _N373;
    wire _N374;
    wire _N375;
    wire _N376;
    wire _N378;
    wire _N379;
    wire _N380;
    wire _N381;
    wire _N382;
    wire _N383;
    wire _N384;
    wire _N385;
    wire _N387;
    wire _N388;
    wire _N389;
    wire _N390;
    wire _N391;
    wire _N392;
    wire _N393;
    wire _N394;
    wire _N396;
    wire _N397;
    wire _N398;
    wire _N399;
    wire _N400;
    wire _N401;
    wire _N402;
    wire _N403;
    wire _N405;
    wire _N406;
    wire _N407;
    wire _N408;
    wire _N409;
    wire _N410;
    wire _N411;
    wire _N412;
    wire _N414;
    wire _N415;
    wire _N416;
    wire _N417;
    wire _N418;
    wire _N419;
    wire _N420;
    wire _N421;
    wire _N423;
    wire _N424;
    wire _N425;
    wire _N426;
    wire _N427;
    wire _N428;
    wire _N429;
    wire _N430;
    wire _N432;
    wire _N433;
    wire _N434;
    wire _N435;
    wire _N436;
    wire _N437;
    wire _N438;
    wire _N439;
    wire _N441;
    wire _N442;
    wire _N443;
    wire _N444;
    wire _N445;
    wire _N446;
    wire _N447;
    wire _N448;
    wire _N450;
    wire _N451;
    wire _N452;
    wire _N453;
    wire _N454;
    wire _N455;
    wire _N456;
    wire _N457;
    wire _N459;
    wire _N460;
    wire _N461;
    wire _N462;
    wire _N463;
    wire _N464;
    wire _N465;
    wire _N466;
    wire _N468;
    wire _N469;
    wire _N470;
    wire _N471;
    wire _N472;
    wire _N473;
    wire _N474;
    wire _N475;
    wire _N477;
    wire _N478;
    wire _N479;
    wire _N480;
    wire _N481;
    wire _N482;
    wire _N483;
    wire _N484;
    wire _N486;
    wire _N487;
    wire _N488;
    wire _N489;
    wire _N490;
    wire _N491;
    wire _N492;
    wire _N493;
    wire _N495;
    wire _N496;
    wire _N497;
    wire _N498;
    wire _N499;
    wire _N500;
    wire _N501;
    wire _N502;
    wire _N504;
    wire _N505;
    wire _N506;
    wire _N507;
    wire _N508;
    wire _N509;
    wire _N510;
    wire _N511;
    wire _N542;
    wire _N550;
    wire _N558;
    wire _N566;
    wire _N574;
    wire _N582;
    wire _N590;
    wire _N598;
    wire _N606;
    wire _N614;
    wire _N622;
    wire _N630;
    wire _N638;
    wire _N646;
    wire _N654;
    wire _N662;
    wire _N670;
    wire _N678;
    wire _N686;
    wire _N694;
    wire _N702;
    wire _N710;
    wire _N718;
    wire _N726;
    wire _N734;
    wire _N742;
    wire _N750;
    wire _N758;
    wire _N766;
    wire _N774;
    wire _N782;
    wire _N790;
    wire _N862;
    wire _N863;
    wire _N864;
    wire _N865;
    wire _N866;
    wire _N867;
    wire _N868;
    wire _N869;
    wire _N886;
    wire _N887;
    wire _N888;
    wire _N889;
    wire _N890;
    wire _N891;
    wire _N892;
    wire _N893;
    wire _N894;
    wire _N895;
    wire _N896;
    wire _N897;
    wire _N898;
    wire _N899;
    wire _N900;
    wire _N901;
    wire _N918;
    wire _N919;
    wire _N920;
    wire _N921;
    wire _N922;
    wire _N923;
    wire _N924;
    wire _N925;
    wire _N942;
    wire _N943;
    wire _N944;
    wire _N945;
    wire _N946;
    wire _N947;
    wire _N948;
    wire _N949;
    wire _N950;
    wire _N951;
    wire _N952;
    wire _N953;
    wire _N954;
    wire _N955;
    wire _N956;
    wire _N957;
    wire _N958;
    wire _N959;
    wire _N960;
    wire _N961;
    wire _N962;
    wire _N963;
    wire _N964;
    wire _N965;
    wire _N982;
    wire _N983;
    wire _N984;
    wire _N985;
    wire _N986;
    wire _N987;
    wire _N988;
    wire _N989;
    wire _N1006;
    wire _N1007;
    wire _N1008;
    wire _N1009;
    wire _N1010;
    wire _N1011;
    wire _N1012;
    wire _N1013;
    wire _N1014;
    wire _N1015;
    wire _N1016;
    wire _N1017;
    wire _N1018;
    wire _N1019;
    wire _N1020;
    wire _N1021;
    wire _N1038;
    wire _N1039;
    wire _N1040;
    wire _N1041;
    wire _N1042;
    wire _N1043;
    wire _N1044;
    wire _N1045;
    wire _N1062;
    wire _N1063;
    wire _N1064;
    wire _N1065;
    wire _N1066;
    wire _N1067;
    wire _N1068;
    wire _N1069;
    wire _N1070;
    wire _N1071;
    wire _N1072;
    wire _N1073;
    wire _N1074;
    wire _N1075;
    wire _N1076;
    wire _N1077;
    wire _N1078;
    wire _N1079;
    wire _N1080;
    wire _N1081;
    wire _N1082;
    wire _N1083;
    wire _N1084;
    wire _N1085;
    wire _N1086;
    wire _N1087;
    wire _N1088;
    wire _N1089;
    wire _N1090;
    wire _N1091;
    wire _N1092;
    wire _N1093;

    GTP_RAM32X1DP /* mem_0_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N225),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N542));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_0_0_we */ #(
            .INIT(32'b00000001000000000000000000000000))
        mem_0_0_we (
            .Z (_N542),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1229));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_0_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N226),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N542));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_0_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N227),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N542));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_0_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N228),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N542));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_0_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N229),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N542));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_0_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N230),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N542));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_0_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N231),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N542));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_0_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N232),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N542));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_1_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N234),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N550));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_1_0_we */ #(
            .INIT(32'b00010000000000000000000000000000))
        mem_1_0_we (
            .Z (_N550),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1229));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_1_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N235),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N550));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_1_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N236),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N550));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_1_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N237),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N550));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_1_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N238),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N550));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_1_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N239),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N550));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_1_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N240),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N550));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_1_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N241),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N550));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_2_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N243),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N558));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_2_0_we */ #(
            .INIT(32'b00000100000000000000000000000000))
        mem_2_0_we (
            .Z (_N558),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1229));
	// LUT = ~I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_2_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N244),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N558));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_2_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N245),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N558));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_2_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N246),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N558));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_2_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N247),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N558));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_2_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N248),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N558));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_2_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N249),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N558));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_2_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N250),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N558));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_3_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N252),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N566));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_3_0_we */ #(
            .INIT(32'b01000000000000000000000000000000))
        mem_3_0_we (
            .Z (_N566),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1229));
	// LUT = ~I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_3_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N253),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N566));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_3_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N254),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N566));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_3_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N255),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N566));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_3_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N256),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N566));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_3_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N257),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N566));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_3_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N258),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N566));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_3_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N259),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N566));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_4_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N261),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N574));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_4_0_we */ #(
            .INIT(32'b00000010000000000000000000000000))
        mem_4_0_we (
            .Z (_N574),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1229));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_4_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N262),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N574));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_4_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N263),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N574));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_4_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N264),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N574));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_4_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N265),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N574));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_4_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N266),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N574));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_4_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N267),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N574));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_4_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N268),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N574));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_5_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N270),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N582));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_5_0_we */ #(
            .INIT(32'b00100000000000000000000000000000))
        mem_5_0_we (
            .Z (_N582),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1229));
	// LUT = I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_5_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N271),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N582));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_5_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N272),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N582));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_5_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N273),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N582));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_5_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N274),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N582));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_5_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N275),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N582));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_5_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N276),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N582));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_5_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N277),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N582));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_6_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N279),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N590));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_6_0_we */ #(
            .INIT(32'b00001000000000000000000000000000))
        mem_6_0_we (
            .Z (_N590),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1229));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_6_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N280),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N590));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_6_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N281),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N590));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_6_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N282),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N590));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_6_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N283),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N590));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_6_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N284),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N590));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_6_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N285),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N590));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_6_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N286),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N590));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_7_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N288),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N598));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_7_0_we */ #(
            .INIT(32'b10000000000000000000000000000000))
        mem_7_0_we (
            .Z (_N598),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1229));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_7_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N289),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N598));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_7_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N290),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N598));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_7_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N291),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N598));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_7_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N292),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N598));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_7_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N293),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N598));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_7_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N294),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N598));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_7_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N295),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N598));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_8_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N297),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N606));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_8_0_we */ #(
            .INIT(32'b00000001000000000000000000000000))
        mem_8_0_we (
            .Z (_N606),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1228));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_8_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N298),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N606));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_8_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N299),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N606));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_8_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N300),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N606));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_8_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N301),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N606));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_8_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N302),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N606));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_8_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N303),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N606));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_8_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N304),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N606));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_9_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N306),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N614));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_9_0_we */ #(
            .INIT(32'b00010000000000000000000000000000))
        mem_9_0_we (
            .Z (_N614),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1228));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_9_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N307),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N614));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_9_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N308),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N614));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_9_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N309),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N614));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_9_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N310),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N614));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_9_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N311),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N614));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_9_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N312),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N614));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_9_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N313),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N614));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_10_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N315),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N622));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_10_0_we */ #(
            .INIT(32'b00000100000000000000000000000000))
        mem_10_0_we (
            .Z (_N622),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1228));
	// LUT = ~I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_10_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N316),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N622));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_10_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N317),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N622));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_10_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N318),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N622));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_10_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N319),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N622));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_10_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N320),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N622));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_10_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N321),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N622));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_10_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N322),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N622));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_11_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N324),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N630));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_11_0_we */ #(
            .INIT(32'b01000000000000000000000000000000))
        mem_11_0_we (
            .Z (_N630),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1228));
	// LUT = ~I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_11_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N325),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N630));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_11_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N326),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N630));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_11_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N327),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N630));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_11_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N328),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N630));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_11_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N329),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N630));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_11_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N330),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N630));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_11_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N331),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N630));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_12_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N333),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N638));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_12_0_we */ #(
            .INIT(32'b00000010000000000000000000000000))
        mem_12_0_we (
            .Z (_N638),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1228));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_12_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N334),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N638));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_12_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N335),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N638));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_12_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N336),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N638));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_12_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N337),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N638));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_12_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N338),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N638));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_12_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N339),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N638));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_12_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N340),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N638));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_13_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N342),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N646));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_13_0_we */ #(
            .INIT(32'b00100000000000000000000000000000))
        mem_13_0_we (
            .Z (_N646),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1228));
	// LUT = I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_13_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N343),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N646));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_13_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N344),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N646));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_13_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N345),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N646));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_13_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N346),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N646));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_13_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N347),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N646));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_13_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N348),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N646));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_13_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N349),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N646));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_14_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N351),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N654));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_14_0_we */ #(
            .INIT(32'b00001000000000000000000000000000))
        mem_14_0_we (
            .Z (_N654),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1228));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_14_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N352),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N654));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_14_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N353),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N654));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_14_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N354),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N654));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_14_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N355),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N654));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_14_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N356),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N654));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_14_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N357),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N654));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_14_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N358),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N654));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_15_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N360),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N662));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_15_0_we */ #(
            .INIT(32'b10000000000000000000000000000000))
        mem_15_0_we (
            .Z (_N662),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1228));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_15_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N361),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N662));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_15_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N362),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N662));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_15_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N363),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N662));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_15_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N364),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N662));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_15_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N365),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N662));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_15_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N366),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N662));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_15_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N367),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N662));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_16_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_16_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N369),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N670));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_16_0_we */ #(
            .INIT(32'b00000001000000000000000000000000))
        mem_16_0_we (
            .Z (_N670),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1227));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_16_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_16_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N370),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N670));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_16_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_16_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N371),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N670));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_16_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_16_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N372),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N670));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_16_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_16_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N373),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N670));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_16_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_16_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N374),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N670));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_16_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_16_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N375),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N670));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_16_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_16_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N376),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N670));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_17_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_17_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N378),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N678));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_17_0_we */ #(
            .INIT(32'b00010000000000000000000000000000))
        mem_17_0_we (
            .Z (_N678),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1227));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_17_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_17_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N379),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N678));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_17_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_17_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N380),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N678));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_17_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_17_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N381),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N678));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_17_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_17_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N382),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N678));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_17_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_17_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N383),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N678));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_17_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_17_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N384),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N678));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_17_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_17_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N385),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N678));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_18_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_18_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N387),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N686));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_18_0_we */ #(
            .INIT(32'b00000100000000000000000000000000))
        mem_18_0_we (
            .Z (_N686),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1227));
	// LUT = ~I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_18_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_18_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N388),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N686));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_18_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_18_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N389),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N686));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_18_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_18_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N390),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N686));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_18_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_18_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N391),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N686));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_18_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_18_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N392),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N686));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_18_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_18_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N393),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N686));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_18_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_18_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N394),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N686));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_19_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_19_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N396),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N694));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_19_0_we */ #(
            .INIT(32'b01000000000000000000000000000000))
        mem_19_0_we (
            .Z (_N694),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1227));
	// LUT = ~I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_19_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_19_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N397),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N694));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_19_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_19_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N398),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N694));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_19_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_19_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N399),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N694));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_19_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_19_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N400),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N694));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_19_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_19_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N401),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N694));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_19_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_19_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N402),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N694));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_19_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_19_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N403),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N694));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_20_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_20_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N405),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N702));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_20_0_we */ #(
            .INIT(32'b00000010000000000000000000000000))
        mem_20_0_we (
            .Z (_N702),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1227));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_20_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_20_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N406),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N702));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_20_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_20_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N407),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N702));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_20_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_20_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N408),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N702));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_20_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_20_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N409),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N702));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_20_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_20_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N410),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N702));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_20_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_20_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N411),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N702));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_20_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_20_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N412),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N702));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_21_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_21_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N414),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N710));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_21_0_we */ #(
            .INIT(32'b00100000000000000000000000000000))
        mem_21_0_we (
            .Z (_N710),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1227));
	// LUT = I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_21_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_21_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N415),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N710));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_21_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_21_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N416),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N710));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_21_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_21_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N417),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N710));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_21_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_21_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N418),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N710));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_21_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_21_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N419),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N710));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_21_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_21_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N420),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N710));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_21_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_21_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N421),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N710));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_22_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_22_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N423),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N718));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_22_0_we */ #(
            .INIT(32'b00001000000000000000000000000000))
        mem_22_0_we (
            .Z (_N718),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1227));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_22_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_22_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N424),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N718));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_22_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_22_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N425),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N718));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_22_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_22_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N426),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N718));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_22_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_22_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N427),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N718));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_22_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_22_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N428),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N718));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_22_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_22_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N429),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N718));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_22_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_22_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N430),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N718));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_23_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_23_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N432),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N726));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_23_0_we */ #(
            .INIT(32'b10000000000000000000000000000000))
        mem_23_0_we (
            .Z (_N726),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1227));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_23_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_23_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N433),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N726));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_23_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_23_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N434),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N726));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_23_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_23_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N435),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N726));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_23_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_23_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N436),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N726));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_23_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_23_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N437),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N726));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_23_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_23_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N438),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N726));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_23_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_23_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N439),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N726));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_24_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_24_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N441),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N734));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_24_0_we */ #(
            .INIT(32'b00000001000000000000000000000000))
        mem_24_0_we (
            .Z (_N734),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1226));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_24_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_24_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N442),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N734));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_24_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_24_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N443),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N734));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_24_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_24_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N444),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N734));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_24_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_24_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N445),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N734));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_24_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_24_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N446),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N734));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_24_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_24_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N447),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N734));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_24_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_24_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N448),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N734));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_25_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_25_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N450),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N742));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_25_0_we */ #(
            .INIT(32'b00010000000000000000000000000000))
        mem_25_0_we (
            .Z (_N742),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1226));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_25_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_25_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N451),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N742));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_25_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_25_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N452),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N742));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_25_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_25_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N453),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N742));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_25_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_25_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N454),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N742));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_25_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_25_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N455),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N742));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_25_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_25_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N456),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N742));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_25_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_25_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N457),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N742));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_26_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_26_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N459),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N750));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_26_0_we */ #(
            .INIT(32'b00000100000000000000000000000000))
        mem_26_0_we (
            .Z (_N750),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1226));
	// LUT = ~I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_26_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_26_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N460),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N750));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_26_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_26_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N461),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N750));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_26_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_26_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N462),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N750));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_26_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_26_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N463),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N750));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_26_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_26_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N464),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N750));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_26_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_26_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N465),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N750));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_26_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_26_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N466),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N750));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_27_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_27_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N468),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N758));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_27_0_we */ #(
            .INIT(32'b01000000000000000000000000000000))
        mem_27_0_we (
            .Z (_N758),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1226));
	// LUT = ~I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_27_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_27_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N469),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N758));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_27_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_27_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N470),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N758));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_27_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_27_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N471),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N758));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_27_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_27_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N472),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N758));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_27_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_27_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N473),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N758));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_27_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_27_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N474),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N758));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_27_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_27_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N475),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N758));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_28_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_28_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N477),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N766));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_28_0_we */ #(
            .INIT(32'b00000010000000000000000000000000))
        mem_28_0_we (
            .Z (_N766),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1226));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_28_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_28_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N478),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N766));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_28_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_28_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N479),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N766));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_28_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_28_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N480),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N766));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_28_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_28_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N481),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N766));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_28_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_28_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N482),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N766));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_28_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_28_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N483),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N766));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_28_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_28_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N484),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N766));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_29_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_29_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N486),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N774));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_29_0_we */ #(
            .INIT(32'b00100000000000000000000000000000))
        mem_29_0_we (
            .Z (_N774),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1226));
	// LUT = I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_29_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_29_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N487),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N774));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_29_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_29_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N488),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N774));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_29_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_29_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N489),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N774));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_29_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_29_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N490),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N774));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_29_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_29_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N491),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N774));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_29_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_29_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N492),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N774));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_29_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_29_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N493),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N774));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_30_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_30_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N495),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N782));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_30_0_we */ #(
            .INIT(32'b00001000000000000000000000000000))
        mem_30_0_we (
            .Z (_N782),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1226));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_30_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_30_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N496),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N782));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_30_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_30_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N497),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N782));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_30_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_30_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N498),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N782));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_30_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_30_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N499),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N782));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_30_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_30_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N500),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N782));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_30_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_30_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N501),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N782));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_30_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_30_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N502),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N782));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_31_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_31_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N504),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (_N790));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_LUT5 /* mem_31_0_we */ #(
            .INIT(32'b10000000000000000000000000000000))
        mem_31_0_we (
            .Z (_N790),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_en),
            .I4 (_N1226));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_31_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_31_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N505),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (_N790));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_31_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_31_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N506),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (_N790));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_31_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_31_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N507),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (_N790));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_31_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_31_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N508),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (_N790));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_31_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_31_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N509),
            .DI (wr_data[5]),
            .WCLK (rd_clk),
            .WE (_N790));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_31_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_31_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N510),
            .DI (wr_data[6]),
            .WCLK (rd_clk),
            .WE (_N790));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_RAM32X1DP /* mem_31_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_31_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N511),
            .DI (wr_data[7]),
            .WCLK (rd_clk),
            .WE (_N790));
	// ../ipcore/RAM_0/rtl/ipm_distributed_sdpram_v1_2_RAM_0.v:82

    GTP_DFF_C /* \mem_doreg[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[0]  (
            .Q (rd_data[0]),
            .C (rst),
            .CLK (rd_clk),
            .D (_N1086));

    GTP_DFF_C /* \mem_doreg[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[1]  (
            .Q (rd_data[1]),
            .C (rst),
            .CLK (rd_clk),
            .D (_N1087));

    GTP_DFF_C /* \mem_doreg[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[2]  (
            .Q (rd_data[2]),
            .C (rst),
            .CLK (rd_clk),
            .D (_N1088));

    GTP_DFF_C /* \mem_doreg[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[3]  (
            .Q (rd_data[3]),
            .C (rst),
            .CLK (rd_clk),
            .D (_N1089));

    GTP_DFF_C /* \mem_doreg[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[4]  (
            .Q (rd_data[4]),
            .C (rst),
            .CLK (rd_clk),
            .D (_N1090));

    GTP_DFF_C /* \mem_doreg[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[5]  (
            .Q (rd_data[5]),
            .C (rst),
            .CLK (rd_clk),
            .D (_N1091));

    GTP_DFF_C /* \mem_doreg[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[6]  (
            .Q (rd_data[6]),
            .C (rst),
            .CLK (rd_clk),
            .D (_N1092));

    GTP_DFF_C /* \mem_doreg[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[7]  (
            .Q (rd_data[7]),
            .C (rst),
            .CLK (rd_clk),
            .D (_N1093));

    GTP_LUT5M /* \mem_mux_b_3[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[0]  (
            .Z (_N862),
            .I0 (_N360),
            .I1 (_N504),
            .I2 (_N432),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N288));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_3[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[1]  (
            .Z (_N863),
            .I0 (_N361),
            .I1 (_N505),
            .I2 (_N433),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N289));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_3[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[2]  (
            .Z (_N864),
            .I0 (_N362),
            .I1 (_N506),
            .I2 (_N434),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N290));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_3[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[3]  (
            .Z (_N865),
            .I0 (_N363),
            .I1 (_N507),
            .I2 (_N435),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N291));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_3[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[4]  (
            .Z (_N866),
            .I0 (_N364),
            .I1 (_N508),
            .I2 (_N436),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N292));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_3[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[5]  (
            .Z (_N867),
            .I0 (_N365),
            .I1 (_N509),
            .I2 (_N437),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N293));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_3[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[6]  (
            .Z (_N868),
            .I0 (_N366),
            .I1 (_N510),
            .I2 (_N438),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N294));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_3[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[7]  (
            .Z (_N869),
            .I0 (_N367),
            .I1 (_N511),
            .I2 (_N439),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N295));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_6[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[0]  (
            .Z (_N886),
            .I0 (_N324),
            .I1 (_N468),
            .I2 (_N396),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N252));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_6[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[1]  (
            .Z (_N887),
            .I0 (_N325),
            .I1 (_N469),
            .I2 (_N397),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N253));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_6[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[2]  (
            .Z (_N888),
            .I0 (_N326),
            .I1 (_N470),
            .I2 (_N398),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N254));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_6[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[3]  (
            .Z (_N889),
            .I0 (_N327),
            .I1 (_N471),
            .I2 (_N399),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N255));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_6[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[4]  (
            .Z (_N890),
            .I0 (_N328),
            .I1 (_N472),
            .I2 (_N400),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N256));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_6[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[5]  (
            .Z (_N891),
            .I0 (_N329),
            .I1 (_N473),
            .I2 (_N401),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N257));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_6[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[6]  (
            .Z (_N892),
            .I0 (_N330),
            .I1 (_N474),
            .I2 (_N402),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N258));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_6[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[7]  (
            .Z (_N893),
            .I0 (_N331),
            .I1 (_N475),
            .I2 (_N403),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N259));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_MUX2LUT6 \mem_mux_b_7[0]  (
            .Z (_N894),
            .I0 (_N886),
            .I1 (_N862),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_7[1]  (
            .Z (_N895),
            .I0 (_N887),
            .I1 (_N863),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_7[2]  (
            .Z (_N896),
            .I0 (_N888),
            .I1 (_N864),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_7[3]  (
            .Z (_N897),
            .I0 (_N889),
            .I1 (_N865),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_7[4]  (
            .Z (_N898),
            .I0 (_N890),
            .I1 (_N866),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_7[5]  (
            .Z (_N899),
            .I0 (_N891),
            .I1 (_N867),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_7[6]  (
            .Z (_N900),
            .I0 (_N892),
            .I1 (_N868),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_7[7]  (
            .Z (_N901),
            .I0 (_N893),
            .I1 (_N869),
            .S (rd_addr[7]));

    GTP_LUT5M /* \mem_mux_b_10[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[0]  (
            .Z (_N918),
            .I0 (_N342),
            .I1 (_N486),
            .I2 (_N414),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N270));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_10[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[1]  (
            .Z (_N919),
            .I0 (_N343),
            .I1 (_N487),
            .I2 (_N415),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N271));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_10[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[2]  (
            .Z (_N920),
            .I0 (_N344),
            .I1 (_N488),
            .I2 (_N416),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N272));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_10[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[3]  (
            .Z (_N921),
            .I0 (_N345),
            .I1 (_N489),
            .I2 (_N417),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N273));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_10[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[4]  (
            .Z (_N922),
            .I0 (_N346),
            .I1 (_N490),
            .I2 (_N418),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N274));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_10[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[5]  (
            .Z (_N923),
            .I0 (_N347),
            .I1 (_N491),
            .I2 (_N419),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N275));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_10[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[6]  (
            .Z (_N924),
            .I0 (_N348),
            .I1 (_N492),
            .I2 (_N420),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N276));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_10[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[7]  (
            .Z (_N925),
            .I0 (_N349),
            .I1 (_N493),
            .I2 (_N421),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N277));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_13[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[0]  (
            .Z (_N942),
            .I0 (_N306),
            .I1 (_N450),
            .I2 (_N378),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N234));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_13[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[1]  (
            .Z (_N943),
            .I0 (_N307),
            .I1 (_N451),
            .I2 (_N379),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N235));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_13[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[2]  (
            .Z (_N944),
            .I0 (_N308),
            .I1 (_N452),
            .I2 (_N380),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N236));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_13[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[3]  (
            .Z (_N945),
            .I0 (_N309),
            .I1 (_N453),
            .I2 (_N381),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N237));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_13[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[4]  (
            .Z (_N946),
            .I0 (_N310),
            .I1 (_N454),
            .I2 (_N382),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N238));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_13[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[5]  (
            .Z (_N947),
            .I0 (_N311),
            .I1 (_N455),
            .I2 (_N383),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N239));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_13[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[6]  (
            .Z (_N948),
            .I0 (_N312),
            .I1 (_N456),
            .I2 (_N384),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N240));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_13[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[7]  (
            .Z (_N949),
            .I0 (_N313),
            .I1 (_N457),
            .I2 (_N385),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N241));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_MUX2LUT6 \mem_mux_b_14[0]  (
            .Z (_N950),
            .I0 (_N942),
            .I1 (_N918),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_14[1]  (
            .Z (_N951),
            .I0 (_N943),
            .I1 (_N919),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_14[2]  (
            .Z (_N952),
            .I0 (_N944),
            .I1 (_N920),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_14[3]  (
            .Z (_N953),
            .I0 (_N945),
            .I1 (_N921),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_14[4]  (
            .Z (_N954),
            .I0 (_N946),
            .I1 (_N922),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_14[5]  (
            .Z (_N955),
            .I0 (_N947),
            .I1 (_N923),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_14[6]  (
            .Z (_N956),
            .I0 (_N948),
            .I1 (_N924),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_14[7]  (
            .Z (_N957),
            .I0 (_N949),
            .I1 (_N925),
            .S (rd_addr[7]));

    GTP_MUX2LUT7 \mem_mux_b_15[0]  (
            .Z (_N958),
            .I0 (_N950),
            .I1 (_N894),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_15[1]  (
            .Z (_N959),
            .I0 (_N951),
            .I1 (_N895),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_15[2]  (
            .Z (_N960),
            .I0 (_N952),
            .I1 (_N896),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_15[3]  (
            .Z (_N961),
            .I0 (_N953),
            .I1 (_N897),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_15[4]  (
            .Z (_N962),
            .I0 (_N954),
            .I1 (_N898),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_15[5]  (
            .Z (_N963),
            .I0 (_N955),
            .I1 (_N899),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_15[6]  (
            .Z (_N964),
            .I0 (_N956),
            .I1 (_N900),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_15[7]  (
            .Z (_N965),
            .I0 (_N957),
            .I1 (_N901),
            .S (rd_addr[6]));

    GTP_LUT5M /* \mem_mux_b_18[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_18[0]  (
            .Z (_N982),
            .I0 (_N351),
            .I1 (_N495),
            .I2 (_N423),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N279));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_18[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_18[1]  (
            .Z (_N983),
            .I0 (_N352),
            .I1 (_N496),
            .I2 (_N424),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N280));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_18[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_18[2]  (
            .Z (_N984),
            .I0 (_N353),
            .I1 (_N497),
            .I2 (_N425),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N281));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_18[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_18[3]  (
            .Z (_N985),
            .I0 (_N354),
            .I1 (_N498),
            .I2 (_N426),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N282));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_18[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_18[4]  (
            .Z (_N986),
            .I0 (_N355),
            .I1 (_N499),
            .I2 (_N427),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N283));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_18[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_18[5]  (
            .Z (_N987),
            .I0 (_N356),
            .I1 (_N500),
            .I2 (_N428),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N284));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_18[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_18[6]  (
            .Z (_N988),
            .I0 (_N357),
            .I1 (_N501),
            .I2 (_N429),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N285));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_18[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_18[7]  (
            .Z (_N989),
            .I0 (_N358),
            .I1 (_N502),
            .I2 (_N430),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N286));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_21[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_21[0]  (
            .Z (_N1006),
            .I0 (_N315),
            .I1 (_N459),
            .I2 (_N387),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N243));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_21[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_21[1]  (
            .Z (_N1007),
            .I0 (_N316),
            .I1 (_N460),
            .I2 (_N388),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N244));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_21[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_21[2]  (
            .Z (_N1008),
            .I0 (_N317),
            .I1 (_N461),
            .I2 (_N389),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N245));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_21[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_21[3]  (
            .Z (_N1009),
            .I0 (_N318),
            .I1 (_N462),
            .I2 (_N390),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N246));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_21[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_21[4]  (
            .Z (_N1010),
            .I0 (_N319),
            .I1 (_N463),
            .I2 (_N391),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N247));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_21[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_21[5]  (
            .Z (_N1011),
            .I0 (_N320),
            .I1 (_N464),
            .I2 (_N392),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N248));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_21[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_21[6]  (
            .Z (_N1012),
            .I0 (_N321),
            .I1 (_N465),
            .I2 (_N393),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N249));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_21[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_21[7]  (
            .Z (_N1013),
            .I0 (_N322),
            .I1 (_N466),
            .I2 (_N394),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N250));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_MUX2LUT6 \mem_mux_b_22[0]  (
            .Z (_N1014),
            .I0 (_N1006),
            .I1 (_N982),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_22[1]  (
            .Z (_N1015),
            .I0 (_N1007),
            .I1 (_N983),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_22[2]  (
            .Z (_N1016),
            .I0 (_N1008),
            .I1 (_N984),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_22[3]  (
            .Z (_N1017),
            .I0 (_N1009),
            .I1 (_N985),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_22[4]  (
            .Z (_N1018),
            .I0 (_N1010),
            .I1 (_N986),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_22[5]  (
            .Z (_N1019),
            .I0 (_N1011),
            .I1 (_N987),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_22[6]  (
            .Z (_N1020),
            .I0 (_N1012),
            .I1 (_N988),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_22[7]  (
            .Z (_N1021),
            .I0 (_N1013),
            .I1 (_N989),
            .S (rd_addr[7]));

    GTP_LUT5M /* \mem_mux_b_25[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_25[0]  (
            .Z (_N1038),
            .I0 (_N333),
            .I1 (_N477),
            .I2 (_N405),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N261));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_25[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_25[1]  (
            .Z (_N1039),
            .I0 (_N334),
            .I1 (_N478),
            .I2 (_N406),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N262));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_25[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_25[2]  (
            .Z (_N1040),
            .I0 (_N335),
            .I1 (_N479),
            .I2 (_N407),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N263));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_25[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_25[3]  (
            .Z (_N1041),
            .I0 (_N336),
            .I1 (_N480),
            .I2 (_N408),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N264));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_25[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_25[4]  (
            .Z (_N1042),
            .I0 (_N337),
            .I1 (_N481),
            .I2 (_N409),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N265));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_25[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_25[5]  (
            .Z (_N1043),
            .I0 (_N338),
            .I1 (_N482),
            .I2 (_N410),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N266));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_25[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_25[6]  (
            .Z (_N1044),
            .I0 (_N339),
            .I1 (_N483),
            .I2 (_N411),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N267));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_25[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_25[7]  (
            .Z (_N1045),
            .I0 (_N340),
            .I1 (_N484),
            .I2 (_N412),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N268));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_28[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_28[0]  (
            .Z (_N1062),
            .I0 (_N297),
            .I1 (_N441),
            .I2 (_N369),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N225));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_28[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_28[1]  (
            .Z (_N1063),
            .I0 (_N298),
            .I1 (_N442),
            .I2 (_N370),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N226));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_28[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_28[2]  (
            .Z (_N1064),
            .I0 (_N299),
            .I1 (_N443),
            .I2 (_N371),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N227));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_28[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_28[3]  (
            .Z (_N1065),
            .I0 (_N300),
            .I1 (_N444),
            .I2 (_N372),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N228));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_28[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_28[4]  (
            .Z (_N1066),
            .I0 (_N301),
            .I1 (_N445),
            .I2 (_N373),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N229));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_28[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_28[5]  (
            .Z (_N1067),
            .I0 (_N302),
            .I1 (_N446),
            .I2 (_N374),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N230));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_28[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_28[6]  (
            .Z (_N1068),
            .I0 (_N303),
            .I1 (_N447),
            .I2 (_N375),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N231));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_LUT5M /* \mem_mux_b_28[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_28[7]  (
            .Z (_N1069),
            .I0 (_N304),
            .I1 (_N448),
            .I2 (_N376),
            .I3 (rd_addr[9]),
            .I4 (rd_addr[8]),
            .ID (_N232));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I0&~I3&I4)|(I1&I3&I4) ;

    GTP_MUX2LUT6 \mem_mux_b_29[0]  (
            .Z (_N1070),
            .I0 (_N1062),
            .I1 (_N1038),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_29[1]  (
            .Z (_N1071),
            .I0 (_N1063),
            .I1 (_N1039),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_29[2]  (
            .Z (_N1072),
            .I0 (_N1064),
            .I1 (_N1040),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_29[3]  (
            .Z (_N1073),
            .I0 (_N1065),
            .I1 (_N1041),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_29[4]  (
            .Z (_N1074),
            .I0 (_N1066),
            .I1 (_N1042),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_29[5]  (
            .Z (_N1075),
            .I0 (_N1067),
            .I1 (_N1043),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_29[6]  (
            .Z (_N1076),
            .I0 (_N1068),
            .I1 (_N1044),
            .S (rd_addr[7]));

    GTP_MUX2LUT6 \mem_mux_b_29[7]  (
            .Z (_N1077),
            .I0 (_N1069),
            .I1 (_N1045),
            .S (rd_addr[7]));

    GTP_MUX2LUT7 \mem_mux_b_30[0]  (
            .Z (_N1078),
            .I0 (_N1070),
            .I1 (_N1014),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_30[1]  (
            .Z (_N1079),
            .I0 (_N1071),
            .I1 (_N1015),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_30[2]  (
            .Z (_N1080),
            .I0 (_N1072),
            .I1 (_N1016),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_30[3]  (
            .Z (_N1081),
            .I0 (_N1073),
            .I1 (_N1017),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_30[4]  (
            .Z (_N1082),
            .I0 (_N1074),
            .I1 (_N1018),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_30[5]  (
            .Z (_N1083),
            .I0 (_N1075),
            .I1 (_N1019),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_30[6]  (
            .Z (_N1084),
            .I0 (_N1076),
            .I1 (_N1020),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_30[7]  (
            .Z (_N1085),
            .I0 (_N1077),
            .I1 (_N1021),
            .S (rd_addr[6]));

    GTP_MUX2LUT8 \mem_mux_b_31[0]  (
            .Z (_N1086),
            .I0 (_N1078),
            .I1 (_N958),
            .S (rd_addr[5]));

    GTP_MUX2LUT8 \mem_mux_b_31[1]  (
            .Z (_N1087),
            .I0 (_N1079),
            .I1 (_N959),
            .S (rd_addr[5]));

    GTP_MUX2LUT8 \mem_mux_b_31[2]  (
            .Z (_N1088),
            .I0 (_N1080),
            .I1 (_N960),
            .S (rd_addr[5]));

    GTP_MUX2LUT8 \mem_mux_b_31[3]  (
            .Z (_N1089),
            .I0 (_N1081),
            .I1 (_N961),
            .S (rd_addr[5]));

    GTP_MUX2LUT8 \mem_mux_b_31[4]  (
            .Z (_N1090),
            .I0 (_N1082),
            .I1 (_N962),
            .S (rd_addr[5]));

    GTP_MUX2LUT8 \mem_mux_b_31[5]  (
            .Z (_N1091),
            .I0 (_N1083),
            .I1 (_N963),
            .S (rd_addr[5]));

    GTP_MUX2LUT8 \mem_mux_b_31[6]  (
            .Z (_N1092),
            .I0 (_N1084),
            .I1 (_N964),
            .S (rd_addr[5]));

    GTP_MUX2LUT8 \mem_mux_b_31[7]  (
            .Z (_N1093),
            .I0 (_N1085),
            .I1 (_N965),
            .S (rd_addr[5]));


endmodule


module RAM_0
(
    input [9:0] rd_addr,
    input [9:0] wr_addr,
    input [7:0] wr_data,
    input _N1226,
    input _N1227,
    input _N1228,
    input _N1229,
    input rd_clk,
    input rst,
    input wr_en,
    output [7:0] rd_data
);

(* PAP_RAM_STYLE="select_ram" *)    ipm_distributed_sdpram_v1_2_RAM_0 u_ipm_distributed_sdpram_RAM_0 (
            .rd_data (rd_data),
            .rd_addr (rd_addr),
            .wr_addr ({1'bz, 1'bz, wr_addr[7], wr_addr[6], wr_addr[5], wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .wr_data (wr_data),
            ._N1226 (_N1226),
            ._N1227 (_N1227),
            ._N1228 (_N1228),
            ._N1229 (_N1229),
            .rd_clk (rd_clk),
            .rst (rst),
            .wr_en (wr_en));
	// ../ipcore/RAM_0/RAM_0.v:65


endmodule


module glitch_free
(
    input [1:0] sel,
    input N20,
    input clk1,
    input clk2,
    input clk3,
    output N48,
    output clk_out
);
    wire N93;
    wire N122;
    wire N151;
    wire ck_sel1;
    wire ck_sel1_neg;
    wire ck_sel1_r1;
    wire ck_sel1_r2;
    wire ck_sel2;
    wire ck_sel2_neg;
    wire ck_sel2_r1;
    wire ck_sel2_r2;
    wire ck_sel3;
    wire ck_sel3_neg;
    wire ck_sel3_r1;
    wire ck_sel3_r2;
    wire clk3_or;

    GTP_LUT4 /* N9 */ #(
            .INIT(16'b0000000000000001))
        N9 (
            .Z (ck_sel1),
            .I0 (sel[0]),
            .I1 (ck_sel3_neg),
            .I2 (ck_sel2_neg),
            .I3 (sel[1]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N12_3 */ #(
            .INIT(16'b0000000000000010))
        N12_3 (
            .Z (ck_sel2),
            .I0 (sel[0]),
            .I1 (ck_sel3_neg),
            .I2 (ck_sel1_neg),
            .I3 (sel[1]));
	// LUT = I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N14_5 */ #(
            .INIT(16'b0000000100000000))
        N14_5 (
            .Z (ck_sel3),
            .I0 (sel[0]),
            .I1 (ck_sel2_neg),
            .I2 (ck_sel1_neg),
            .I3 (sel[1]));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT2 /* N17 */ #(
            .INIT(4'b1000))
        N17 (
            .Z (clk3_or),
            .I0 (clk3),
            .I1 (ck_sel3_neg));
	// LUT = I0&I1 ;
	// ../source/glitch_free.v:31

    GTP_LUT5 /* N19_3 */ #(
            .INIT(32'b11111111111111111110110010100000))
        N19_3 (
            .Z (clk_out),
            .I0 (ck_sel2_neg),
            .I1 (ck_sel1_neg),
            .I2 (clk2),
            .I3 (clk1),
            .I4 (clk3_or));
	// LUT = (I4)|(I0&I2)|(I1&I3) ;

    GTP_LUT1 /* N48 */ #(
            .INIT(2'b01))
        N48_vname (
            .Z (N48),
            .I0 (sel[0]));
    // defparam N48_vname.orig_name = N48;
	// LUT = ~I0 ;

    GTP_INV N93_vname (
            .Z (N93),
            .I (clk1));
    // defparam N93_vname.orig_name = N93;

    GTP_INV N122_vname (
            .Z (N122),
            .I (clk2));
    // defparam N122_vname.orig_name = N122;

    GTP_INV N151_vname (
            .Z (N151),
            .I (clk3));
    // defparam N151_vname.orig_name = N151;

    GTP_DFF_C /* ck_sel1_neg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_sel1_neg_vname (
            .Q (ck_sel1_neg),
            .C (N20),
            .CLK (N93),
            .D (ck_sel1_r2));
    // defparam ck_sel1_neg_vname.orig_name = ck_sel1_neg;
	// ../source/glitch_free.v:42

    GTP_DFF_C /* ck_sel1_r1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_sel1_r1_vname (
            .Q (ck_sel1_r1),
            .C (N20),
            .CLK (clk1),
            .D (ck_sel1));
    // defparam ck_sel1_r1_vname.orig_name = ck_sel1_r1;
	// ../source/glitch_free.v:35

    GTP_DFF_C /* ck_sel1_r2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_sel1_r2_vname (
            .Q (ck_sel1_r2),
            .C (N20),
            .CLK (clk1),
            .D (ck_sel1_r1));
    // defparam ck_sel1_r2_vname.orig_name = ck_sel1_r2;
	// ../source/glitch_free.v:35

    GTP_DFF_C /* ck_sel2_neg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_sel2_neg_vname (
            .Q (ck_sel2_neg),
            .C (N20),
            .CLK (N122),
            .D (ck_sel2_r2));
    // defparam ck_sel2_neg_vname.orig_name = ck_sel2_neg;
	// ../source/glitch_free.v:56

    GTP_DFF_C /* ck_sel2_r1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_sel2_r1_vname (
            .Q (ck_sel2_r1),
            .C (N20),
            .CLK (clk2),
            .D (ck_sel2));
    // defparam ck_sel2_r1_vname.orig_name = ck_sel2_r1;
	// ../source/glitch_free.v:49

    GTP_DFF_C /* ck_sel2_r2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_sel2_r2_vname (
            .Q (ck_sel2_r2),
            .C (N20),
            .CLK (clk2),
            .D (ck_sel2_r1));
    // defparam ck_sel2_r2_vname.orig_name = ck_sel2_r2;
	// ../source/glitch_free.v:49

    GTP_DFF_C /* ck_sel3_neg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_sel3_neg_vname (
            .Q (ck_sel3_neg),
            .C (N20),
            .CLK (N151),
            .D (ck_sel3_r2));
    // defparam ck_sel3_neg_vname.orig_name = ck_sel3_neg;
	// ../source/glitch_free.v:69

    GTP_DFF_C /* ck_sel3_r1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_sel3_r1_vname (
            .Q (ck_sel3_r1),
            .C (N20),
            .CLK (clk3),
            .D (ck_sel3));
    // defparam ck_sel3_r1_vname.orig_name = ck_sel3_r1;
	// ../source/glitch_free.v:62

    GTP_DFF_C /* ck_sel3_r2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_sel3_r2_vname (
            .Q (ck_sel3_r2),
            .C (N20),
            .CLK (clk3),
            .D (ck_sel3_r1));
    // defparam ck_sel3_r2_vname.orig_name = ck_sel3_r2;
	// ../source/glitch_free.v:62


endmodule


module Key_Debounce
(
    input N21,
    input key_in,
    input sys_clk,
    output key_flag
);
    wire [19:0] N10;
    wire N32;
    wire [19:0] N35;
    wire _N91;
    wire _N92;
    wire _N93;
    wire _N94;
    wire _N95;
    wire _N96;
    wire _N97;
    wire _N98;
    wire _N99;
    wire _N100;
    wire _N101;
    wire _N102;
    wire _N103;
    wire _N104;
    wire _N105;
    wire _N106;
    wire _N107;
    wire _N108;
    wire _N1478;
    wire _N1485;
    wire _N1489;
    wire _N1493;
    wire _N1495;
    wire _N1496;
    wire [19:0] cnt_20ms;

    GTP_LUT5CARRY /* N10_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_1 (
            .COUT (_N91),
            .Z (N10[1]),
            .CIN (),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_2 (
            .COUT (_N92),
            .Z (N10[2]),
            .CIN (_N91),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (cnt_20ms[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_3 (
            .COUT (_N93),
            .Z (N10[3]),
            .CIN (_N92),
            .I0 (),
            .I1 (cnt_20ms[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_4 (
            .COUT (_N94),
            .Z (N10[4]),
            .CIN (_N93),
            .I0 (),
            .I1 (cnt_20ms[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_5 (
            .COUT (_N95),
            .Z (N10[5]),
            .CIN (_N94),
            .I0 (),
            .I1 (cnt_20ms[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_6 (
            .COUT (_N96),
            .Z (_N1478),
            .CIN (_N95),
            .I0 (),
            .I1 (cnt_20ms[6]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_7 (
            .COUT (_N97),
            .Z (N35[7]),
            .CIN (_N96),
            .I0 (),
            .I1 (cnt_20ms[7]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_8 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_8 (
            .COUT (_N98),
            .Z (N35[8]),
            .CIN (_N97),
            .I0 (),
            .I1 (cnt_20ms[8]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_9 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_9 (
            .COUT (_N99),
            .Z (N35[9]),
            .CIN (_N98),
            .I0 (),
            .I1 (cnt_20ms[9]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_10 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_10 (
            .COUT (_N100),
            .Z (N35[10]),
            .CIN (_N99),
            .I0 (),
            .I1 (cnt_20ms[10]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_11 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_11 (
            .COUT (_N101),
            .Z (N35[11]),
            .CIN (_N100),
            .I0 (),
            .I1 (cnt_20ms[11]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_12 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_12 (
            .COUT (_N102),
            .Z (N35[12]),
            .CIN (_N101),
            .I0 (),
            .I1 (cnt_20ms[12]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_13 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_13 (
            .COUT (_N103),
            .Z (N35[13]),
            .CIN (_N102),
            .I0 (),
            .I1 (cnt_20ms[13]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_14 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_14 (
            .COUT (_N104),
            .Z (N35[14]),
            .CIN (_N103),
            .I0 (),
            .I1 (cnt_20ms[14]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_15 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_15 (
            .COUT (_N105),
            .Z (N35[15]),
            .CIN (_N104),
            .I0 (),
            .I1 (cnt_20ms[15]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_16 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_16 (
            .COUT (_N106),
            .Z (N35[16]),
            .CIN (_N105),
            .I0 (),
            .I1 (cnt_20ms[16]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_17 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_17 (
            .COUT (_N107),
            .Z (N35[17]),
            .CIN (_N106),
            .I0 (),
            .I1 (cnt_20ms[17]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_18 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_18 (
            .COUT (_N108),
            .Z (N35[18]),
            .CIN (_N107),
            .I0 (),
            .I1 (cnt_20ms[18]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_19 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_19 (
            .COUT (),
            .Z (N35[19]),
            .CIN (_N108),
            .I0 (),
            .I1 (cnt_20ms[19]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5 /* N30_24 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N30_24 (
            .Z (_N1485),
            .I0 (cnt_20ms[13]),
            .I1 (cnt_20ms[12]),
            .I2 (cnt_20ms[11]),
            .I3 (cnt_20ms[10]),
            .I4 (cnt_20ms[15]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N30_28 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N30_28 (
            .Z (_N1489),
            .I0 (cnt_20ms[4]),
            .I1 (cnt_20ms[3]),
            .I2 (cnt_20ms[2]),
            .I3 (cnt_20ms[1]),
            .I4 (cnt_20ms[5]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N30_32 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N30_32 (
            .Z (_N1493),
            .I0 (cnt_20ms[17]),
            .I1 (cnt_20ms[16]),
            .I2 (cnt_20ms[14]),
            .I3 (cnt_20ms[9]),
            .I4 (cnt_20ms[18]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT2 /* N30_34 */ #(
            .INIT(4'b1000))
        N30_34 (
            .Z (_N1495),
            .I0 (_N1485),
            .I1 (_N1489));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N30_35 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N30_35 (
            .Z (_N1496),
            .I0 (cnt_20ms[19]),
            .I1 (cnt_20ms[8]),
            .I2 (cnt_20ms[7]),
            .I3 (cnt_20ms[6]),
            .I4 (_N1493));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT3 /* N32 */ #(
            .INIT(8'b00100000))
        N32_vname (
            .Z (N32),
            .I0 (_N1496),
            .I1 (cnt_20ms[0]),
            .I2 (_N1495));
    // defparam N32_vname.orig_name = N32;
	// LUT = I0&~I1&I2 ;
	// ../../crtl_1.08/source/Key_Debounce.v:27

    GTP_LUT4 /* \N35[0]_1  */ #(
            .INIT(16'b0101000100010001))
        \N35[0]_1  (
            .Z (N35[0]),
            .I0 (key_in),
            .I1 (cnt_20ms[0]),
            .I2 (_N1495),
            .I3 (_N1496));
	// LUT = (~I0&~I1)|(~I0&I2&I3) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[1]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[1]_1  (
            .Z (N35[1]),
            .I0 (key_in),
            .I1 (N10[1]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1495),
            .I4 (_N1496));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[2]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[2]_1  (
            .Z (N35[2]),
            .I0 (key_in),
            .I1 (N10[2]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1495),
            .I4 (_N1496));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[3]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[3]_1  (
            .Z (N35[3]),
            .I0 (key_in),
            .I1 (N10[3]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1495),
            .I4 (_N1496));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[4]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[4]_1  (
            .Z (N35[4]),
            .I0 (key_in),
            .I1 (N10[4]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1495),
            .I4 (_N1496));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[5]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[5]_1  (
            .Z (N35[5]),
            .I0 (key_in),
            .I1 (N10[5]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1495),
            .I4 (_N1496));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT4 /* \N35[6]_6  */ #(
            .INIT(16'b0100110011001100))
        \N35[6]_6  (
            .Z (N35[6]),
            .I0 (cnt_20ms[0]),
            .I1 (_N1478),
            .I2 (_N1495),
            .I3 (_N1496));
	// LUT = (I1&~I3)|(I1&~I2)|(~I0&I1) ;

    GTP_DFF_C /* \cnt_20ms[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[0]  (
            .Q (cnt_20ms[0]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[0]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[1]  (
            .Q (cnt_20ms[1]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[1]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[2]  (
            .Q (cnt_20ms[2]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[2]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[3]  (
            .Q (cnt_20ms[3]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[3]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[4]  (
            .Q (cnt_20ms[4]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[4]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[5]  (
            .Q (cnt_20ms[5]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[5]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[6]  (
            .Q (cnt_20ms[6]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[6]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[7]  (
            .Q (cnt_20ms[7]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[7]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[8]  (
            .Q (cnt_20ms[8]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[8]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[9]  (
            .Q (cnt_20ms[9]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[9]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[10]  (
            .Q (cnt_20ms[10]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[10]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[11]  (
            .Q (cnt_20ms[11]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[11]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[12]  (
            .Q (cnt_20ms[12]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[12]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[13]  (
            .Q (cnt_20ms[13]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[13]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[14]  (
            .Q (cnt_20ms[14]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[14]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[15]  (
            .Q (cnt_20ms[15]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[15]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[16]  (
            .Q (cnt_20ms[16]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[16]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[17]  (
            .Q (cnt_20ms[17]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[17]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[18]  (
            .Q (cnt_20ms[18]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[18]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[19]  (
            .Q (cnt_20ms[19]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[19]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* key_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_flag_vname (
            .Q (key_flag),
            .C (N21),
            .CLK (sys_clk),
            .D (N32));
    // defparam key_flag_vname.orig_name = key_flag;
	// ../../crtl_1.08/source/Key_Debounce.v:24


endmodule


module Key_Debounce_unq6
(
    input N21,
    input key_in,
    input sys_clk,
    output key_flag
);
    wire [19:0] N10;
    wire N32;
    wire [19:0] N35;
    wire _N111;
    wire _N112;
    wire _N113;
    wire _N114;
    wire _N115;
    wire _N116;
    wire _N117;
    wire _N118;
    wire _N119;
    wire _N120;
    wire _N121;
    wire _N122;
    wire _N123;
    wire _N124;
    wire _N125;
    wire _N126;
    wire _N127;
    wire _N128;
    wire _N1581;
    wire _N1588;
    wire _N1592;
    wire _N1596;
    wire _N1598;
    wire _N1599;
    wire [19:0] cnt_20ms;

    GTP_LUT5CARRY /* N10_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_1 (
            .COUT (_N111),
            .Z (N10[1]),
            .CIN (),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_2 (
            .COUT (_N112),
            .Z (N10[2]),
            .CIN (_N111),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (cnt_20ms[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_3 (
            .COUT (_N113),
            .Z (N10[3]),
            .CIN (_N112),
            .I0 (),
            .I1 (cnt_20ms[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_4 (
            .COUT (_N114),
            .Z (N10[4]),
            .CIN (_N113),
            .I0 (),
            .I1 (cnt_20ms[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_5 (
            .COUT (_N115),
            .Z (N10[5]),
            .CIN (_N114),
            .I0 (),
            .I1 (cnt_20ms[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_6 (
            .COUT (_N116),
            .Z (_N1581),
            .CIN (_N115),
            .I0 (),
            .I1 (cnt_20ms[6]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_7 (
            .COUT (_N117),
            .Z (N35[7]),
            .CIN (_N116),
            .I0 (),
            .I1 (cnt_20ms[7]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_8 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_8 (
            .COUT (_N118),
            .Z (N35[8]),
            .CIN (_N117),
            .I0 (),
            .I1 (cnt_20ms[8]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_9 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_9 (
            .COUT (_N119),
            .Z (N35[9]),
            .CIN (_N118),
            .I0 (),
            .I1 (cnt_20ms[9]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_10 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_10 (
            .COUT (_N120),
            .Z (N35[10]),
            .CIN (_N119),
            .I0 (),
            .I1 (cnt_20ms[10]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_11 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_11 (
            .COUT (_N121),
            .Z (N35[11]),
            .CIN (_N120),
            .I0 (),
            .I1 (cnt_20ms[11]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_12 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_12 (
            .COUT (_N122),
            .Z (N35[12]),
            .CIN (_N121),
            .I0 (),
            .I1 (cnt_20ms[12]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_13 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_13 (
            .COUT (_N123),
            .Z (N35[13]),
            .CIN (_N122),
            .I0 (),
            .I1 (cnt_20ms[13]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_14 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_14 (
            .COUT (_N124),
            .Z (N35[14]),
            .CIN (_N123),
            .I0 (),
            .I1 (cnt_20ms[14]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_15 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_15 (
            .COUT (_N125),
            .Z (N35[15]),
            .CIN (_N124),
            .I0 (),
            .I1 (cnt_20ms[15]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_16 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_16 (
            .COUT (_N126),
            .Z (N35[16]),
            .CIN (_N125),
            .I0 (),
            .I1 (cnt_20ms[16]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_17 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_17 (
            .COUT (_N127),
            .Z (N35[17]),
            .CIN (_N126),
            .I0 (),
            .I1 (cnt_20ms[17]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_18 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_18 (
            .COUT (_N128),
            .Z (N35[18]),
            .CIN (_N127),
            .I0 (),
            .I1 (cnt_20ms[18]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_19 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_19 (
            .COUT (),
            .Z (N35[19]),
            .CIN (_N128),
            .I0 (),
            .I1 (cnt_20ms[19]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5 /* N30_24 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N30_24 (
            .Z (_N1588),
            .I0 (cnt_20ms[11]),
            .I1 (cnt_20ms[12]),
            .I2 (cnt_20ms[13]),
            .I3 (cnt_20ms[15]),
            .I4 (cnt_20ms[10]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N30_28 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N30_28 (
            .Z (_N1592),
            .I0 (cnt_20ms[2]),
            .I1 (cnt_20ms[3]),
            .I2 (cnt_20ms[4]),
            .I3 (cnt_20ms[5]),
            .I4 (cnt_20ms[1]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N30_32 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N30_32 (
            .Z (_N1596),
            .I0 (cnt_20ms[14]),
            .I1 (cnt_20ms[16]),
            .I2 (cnt_20ms[17]),
            .I3 (cnt_20ms[18]),
            .I4 (cnt_20ms[9]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT2 /* N30_34 */ #(
            .INIT(4'b1000))
        N30_34 (
            .Z (_N1598),
            .I0 (_N1588),
            .I1 (_N1592));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N30_35 */ #(
            .INIT(32'b00000001000000000000000000000000))
        N30_35 (
            .Z (_N1599),
            .I0 (cnt_20ms[6]),
            .I1 (cnt_20ms[7]),
            .I2 (cnt_20ms[8]),
            .I3 (cnt_20ms[19]),
            .I4 (_N1596));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT3 /* N32 */ #(
            .INIT(8'b00100000))
        N32_vname (
            .Z (N32),
            .I0 (_N1599),
            .I1 (cnt_20ms[0]),
            .I2 (_N1598));
    // defparam N32_vname.orig_name = N32;
	// LUT = I0&~I1&I2 ;
	// ../../crtl_1.08/source/Key_Debounce.v:27

    GTP_LUT4 /* \N35[0]_1  */ #(
            .INIT(16'b0101000100010001))
        \N35[0]_1  (
            .Z (N35[0]),
            .I0 (key_in),
            .I1 (cnt_20ms[0]),
            .I2 (_N1598),
            .I3 (_N1599));
	// LUT = (~I0&~I1)|(~I0&I2&I3) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[1]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[1]_1  (
            .Z (N35[1]),
            .I0 (key_in),
            .I1 (N10[1]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1598),
            .I4 (_N1599));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[2]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[2]_1  (
            .Z (N35[2]),
            .I0 (key_in),
            .I1 (N10[2]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1598),
            .I4 (_N1599));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[3]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[3]_1  (
            .Z (N35[3]),
            .I0 (key_in),
            .I1 (N10[3]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1598),
            .I4 (_N1599));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[4]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[4]_1  (
            .Z (N35[4]),
            .I0 (key_in),
            .I1 (N10[4]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1598),
            .I4 (_N1599));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT5 /* \N35[5]_1  */ #(
            .INIT(32'b01010100010001000100010001000100))
        \N35[5]_1  (
            .Z (N35[5]),
            .I0 (key_in),
            .I1 (N10[5]),
            .I2 (cnt_20ms[0]),
            .I3 (_N1598),
            .I4 (_N1599));
	// LUT = (~I0&I1)|(~I0&I2&I3&I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT4 /* \N35[6]_6  */ #(
            .INIT(16'b0100110011001100))
        \N35[6]_6  (
            .Z (N35[6]),
            .I0 (cnt_20ms[0]),
            .I1 (_N1581),
            .I2 (_N1598),
            .I3 (_N1599));
	// LUT = (I1&~I3)|(I1&~I2)|(~I0&I1) ;

    GTP_DFF_C /* \cnt_20ms[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[0]  (
            .Q (cnt_20ms[0]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[0]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[1]  (
            .Q (cnt_20ms[1]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[1]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[2]  (
            .Q (cnt_20ms[2]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[2]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[3]  (
            .Q (cnt_20ms[3]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[3]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[4]  (
            .Q (cnt_20ms[4]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[4]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[5]  (
            .Q (cnt_20ms[5]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[5]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[6]  (
            .Q (cnt_20ms[6]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[6]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[7]  (
            .Q (cnt_20ms[7]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[7]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[8]  (
            .Q (cnt_20ms[8]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[8]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[9]  (
            .Q (cnt_20ms[9]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[9]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[10]  (
            .Q (cnt_20ms[10]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[10]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[11]  (
            .Q (cnt_20ms[11]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[11]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[12]  (
            .Q (cnt_20ms[12]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[12]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[13]  (
            .Q (cnt_20ms[13]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[13]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[14]  (
            .Q (cnt_20ms[14]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[14]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[15]  (
            .Q (cnt_20ms[15]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[15]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[16]  (
            .Q (cnt_20ms[16]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[16]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[17]  (
            .Q (cnt_20ms[17]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[17]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[18]  (
            .Q (cnt_20ms[18]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[18]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[19]  (
            .Q (cnt_20ms[19]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[19]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* key_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_flag_vname (
            .Q (key_flag),
            .C (N21),
            .CLK (sys_clk),
            .D (N32));
    // defparam key_flag_vname.orig_name = key_flag;
	// ../../crtl_1.08/source/Key_Debounce.v:24


endmodule


module Key_Debounce_unq8
(
    input N21,
    input key_in,
    input sys_clk,
    output key_flag
);
    wire [19:0] N10;
    wire N30;
    wire N32;
    wire [19:0] N35;
    wire _N131;
    wire _N132;
    wire _N133;
    wire _N134;
    wire _N135;
    wire _N136;
    wire _N137;
    wire _N138;
    wire _N139;
    wire _N140;
    wire _N141;
    wire _N142;
    wire _N143;
    wire _N144;
    wire _N145;
    wire _N146;
    wire _N147;
    wire _N148;
    wire _N1498;
    wire _N1505;
    wire _N1509;
    wire _N1513;
    wire _N1516;
    wire [19:0] cnt_20ms;

    GTP_LUT5CARRY /* N10_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_1 (
            .COUT (_N131),
            .Z (N10[1]),
            .CIN (),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_2 (
            .COUT (_N132),
            .Z (N10[2]),
            .CIN (_N131),
            .I0 (cnt_20ms[0]),
            .I1 (cnt_20ms[1]),
            .I2 (cnt_20ms[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_3 (
            .COUT (_N133),
            .Z (N10[3]),
            .CIN (_N132),
            .I0 (),
            .I1 (cnt_20ms[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_4 (
            .COUT (_N134),
            .Z (N10[4]),
            .CIN (_N133),
            .I0 (),
            .I1 (cnt_20ms[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_5 (
            .COUT (_N135),
            .Z (N10[5]),
            .CIN (_N134),
            .I0 (),
            .I1 (cnt_20ms[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_6 (
            .COUT (_N136),
            .Z (_N1498),
            .CIN (_N135),
            .I0 (),
            .I1 (cnt_20ms[6]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_7 (
            .COUT (_N137),
            .Z (N35[7]),
            .CIN (_N136),
            .I0 (),
            .I1 (cnt_20ms[7]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_8 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_8 (
            .COUT (_N138),
            .Z (N35[8]),
            .CIN (_N137),
            .I0 (),
            .I1 (cnt_20ms[8]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_9 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_9 (
            .COUT (_N139),
            .Z (N35[9]),
            .CIN (_N138),
            .I0 (),
            .I1 (cnt_20ms[9]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_10 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_10 (
            .COUT (_N140),
            .Z (N35[10]),
            .CIN (_N139),
            .I0 (),
            .I1 (cnt_20ms[10]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_11 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_11 (
            .COUT (_N141),
            .Z (N35[11]),
            .CIN (_N140),
            .I0 (),
            .I1 (cnt_20ms[11]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_12 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_12 (
            .COUT (_N142),
            .Z (N35[12]),
            .CIN (_N141),
            .I0 (),
            .I1 (cnt_20ms[12]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_13 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_13 (
            .COUT (_N143),
            .Z (N35[13]),
            .CIN (_N142),
            .I0 (),
            .I1 (cnt_20ms[13]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_14 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_14 (
            .COUT (_N144),
            .Z (N35[14]),
            .CIN (_N143),
            .I0 (),
            .I1 (cnt_20ms[14]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_15 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_15 (
            .COUT (_N145),
            .Z (N35[15]),
            .CIN (_N144),
            .I0 (),
            .I1 (cnt_20ms[15]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_16 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_16 (
            .COUT (_N146),
            .Z (N35[16]),
            .CIN (_N145),
            .I0 (),
            .I1 (cnt_20ms[16]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_17 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_17 (
            .COUT (_N147),
            .Z (N35[17]),
            .CIN (_N146),
            .I0 (),
            .I1 (cnt_20ms[17]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_18 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_18 (
            .COUT (_N148),
            .Z (N35[18]),
            .CIN (_N147),
            .I0 (),
            .I1 (cnt_20ms[18]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT5CARRY /* N10_1_19 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1_19 (
            .COUT (),
            .Z (N35[19]),
            .CIN (_N148),
            .I0 (),
            .I1 (cnt_20ms[19]),
            .I2 (key_in),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../crtl_1.08/source/Key_Debounce.v:22

    GTP_LUT4 /* N30 */ #(
            .INIT(16'b1000000000000000))
        N30_vname (
            .Z (N30),
            .I0 (cnt_20ms[0]),
            .I1 (_N1505),
            .I2 (_N1509),
            .I3 (_N1516));
    // defparam N30_vname.orig_name = N30;
	// LUT = I0&I1&I2&I3 ;
	// ../../crtl_1.08/source/Key_Debounce.v:19

    GTP_LUT5 /* N30_24 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N30_24 (
            .Z (_N1505),
            .I0 (cnt_20ms[11]),
            .I1 (cnt_20ms[12]),
            .I2 (cnt_20ms[13]),
            .I3 (cnt_20ms[15]),
            .I4 (cnt_20ms[10]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N30_28 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N30_28 (
            .Z (_N1509),
            .I0 (cnt_20ms[2]),
            .I1 (cnt_20ms[3]),
            .I2 (cnt_20ms[4]),
            .I3 (cnt_20ms[5]),
            .I4 (cnt_20ms[1]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N30_32 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N30_32 (
            .Z (_N1513),
            .I0 (cnt_20ms[14]),
            .I1 (cnt_20ms[16]),
            .I2 (cnt_20ms[17]),
            .I3 (cnt_20ms[18]),
            .I4 (cnt_20ms[9]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N30_35 */ #(
            .INIT(32'b00000001000000000000000000000000))
        N30_35 (
            .Z (_N1516),
            .I0 (cnt_20ms[6]),
            .I1 (cnt_20ms[7]),
            .I2 (cnt_20ms[8]),
            .I3 (cnt_20ms[19]),
            .I4 (_N1513));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT4 /* N32 */ #(
            .INIT(16'b0100000000000000))
        N32_vname (
            .Z (N32),
            .I0 (cnt_20ms[0]),
            .I1 (_N1505),
            .I2 (_N1509),
            .I3 (_N1516));
    // defparam N32_vname.orig_name = N32;
	// LUT = ~I0&I1&I2&I3 ;
	// ../../crtl_1.08/source/Key_Debounce.v:27

    GTP_LUT3 /* \N35[0]_1  */ #(
            .INIT(8'b00110001))
        \N35[0]_1  (
            .Z (N35[0]),
            .I0 (cnt_20ms[0]),
            .I1 (key_in),
            .I2 (N30));
	// LUT = (~I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N35[1]_1  */ #(
            .INIT(8'b00110010))
        \N35[1]_1  (
            .Z (N35[1]),
            .I0 (N10[1]),
            .I1 (key_in),
            .I2 (N30));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N35[2]_1  */ #(
            .INIT(8'b00110010))
        \N35[2]_1  (
            .Z (N35[2]),
            .I0 (N10[2]),
            .I1 (key_in),
            .I2 (N30));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N35[3]_1  */ #(
            .INIT(8'b00110010))
        \N35[3]_1  (
            .Z (N35[3]),
            .I0 (N10[3]),
            .I1 (key_in),
            .I2 (N30));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N35[4]_1  */ #(
            .INIT(8'b00110010))
        \N35[4]_1  (
            .Z (N35[4]),
            .I0 (N10[4]),
            .I1 (key_in),
            .I2 (N30));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT3 /* \N35[5]_1  */ #(
            .INIT(8'b00110010))
        \N35[5]_1  (
            .Z (N35[5]),
            .I0 (N10[5]),
            .I1 (key_in),
            .I2 (N30));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_LUT2 /* \N35[6]_6  */ #(
            .INIT(4'b0010))
        \N35[6]_6  (
            .Z (N35[6]),
            .I0 (_N1498),
            .I1 (N30));
	// LUT = I0&~I1 ;

    GTP_DFF_C /* \cnt_20ms[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[0]  (
            .Q (cnt_20ms[0]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[0]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[1]  (
            .Q (cnt_20ms[1]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[1]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[2]  (
            .Q (cnt_20ms[2]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[2]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[3]  (
            .Q (cnt_20ms[3]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[3]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[4]  (
            .Q (cnt_20ms[4]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[4]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[5]  (
            .Q (cnt_20ms[5]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[5]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[6]  (
            .Q (cnt_20ms[6]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[6]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[7]  (
            .Q (cnt_20ms[7]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[7]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[8]  (
            .Q (cnt_20ms[8]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[8]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[9]  (
            .Q (cnt_20ms[9]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[9]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[10]  (
            .Q (cnt_20ms[10]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[10]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[11]  (
            .Q (cnt_20ms[11]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[11]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[12]  (
            .Q (cnt_20ms[12]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[12]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[13]  (
            .Q (cnt_20ms[13]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[13]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[14]  (
            .Q (cnt_20ms[14]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[14]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[15]  (
            .Q (cnt_20ms[15]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[15]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[16]  (
            .Q (cnt_20ms[16]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[16]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[17]  (
            .Q (cnt_20ms[17]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[17]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[18]  (
            .Q (cnt_20ms[18]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[18]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* \cnt_20ms[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_20ms[19]  (
            .Q (cnt_20ms[19]),
            .C (N21),
            .CLK (sys_clk),
            .D (N35[19]));
	// ../../crtl_1.08/source/Key_Debounce.v:14

    GTP_DFF_C /* key_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_flag_vname (
            .Q (key_flag),
            .C (N21),
            .CLK (sys_clk),
            .D (N32));
    // defparam key_flag_vname.orig_name = key_flag;
	// ../../crtl_1.08/source/Key_Debounce.v:24


endmodule


module PLL_4
(
    input clkin1,
    output clkout1,
    output clkout2,
    output clkout3,
    output pll_lock
);
    wire clkout0;
    wire clkout0_2pad;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;

(* PAP_MARK_DEBUG="true" *)    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(2), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(512), 
            .STATIC_RATIO1(24), 
            .STATIC_RATIO2(12), 
            .STATIC_RATIO3(6), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(24), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(512), 
            .STATIC_DUTY1(24), 
            .STATIC_DUTY2(12), 
            .STATIC_DUTY3(6), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../ipcore/PLL_4/PLL_4.v:236
	// SDC constraint : (object CLKOUT3) (id 1006) (clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3) (inferred)
	// SDC constraint : (object CLKOUT2) (id 1004) (clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2) (inferred)
	// SDC constraint : (object CLKOUT1) (id 1002) (clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1) (inferred)


endmodule


module sampler
(
    input [7:0] INPUT,
    input [1:0] trig_kind,
    input N261,
    input clk,
    input key_start,
    input rst,
    output [7:0] Q,
    output [9:0] addrq,
    output N227,
    output wren
);
    wire [7:0] INPUT_prev;
    wire N184;
    wire N4210;
    wire N4216;
    wire [9:0] N4217;
    wire _N151;
    wire _N152;
    wire _N153;
    wire _N154;
    wire _N155;
    wire _N156;
    wire _N157;
    wire _N158;
    wire _N1466_1;
    wire _N1466_10;
    wire _N1466_12;
    wire _N1466_14;
    wire _N1477;
    wire _N1568;
    wire _N1570;
    wire _N1572;
    wire trigger;

    GTP_DFF_C /* \INPUT_prev[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \INPUT_prev[0]  (
            .Q (INPUT_prev[0]),
            .C (rst),
            .CLK (clk),
            .D (INPUT[0]));
	// ../source/sampler.v:23

    GTP_DFF_C /* \INPUT_prev[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \INPUT_prev[1]  (
            .Q (INPUT_prev[1]),
            .C (rst),
            .CLK (clk),
            .D (INPUT[1]));
	// ../source/sampler.v:23

    GTP_DFF_C /* \INPUT_prev[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \INPUT_prev[2]  (
            .Q (INPUT_prev[2]),
            .C (rst),
            .CLK (clk),
            .D (INPUT[2]));
	// ../source/sampler.v:23

    GTP_DFF_C /* \INPUT_prev[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \INPUT_prev[3]  (
            .Q (INPUT_prev[3]),
            .C (rst),
            .CLK (clk),
            .D (INPUT[3]));
	// ../source/sampler.v:23

    GTP_DFF_C /* \INPUT_prev[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \INPUT_prev[4]  (
            .Q (INPUT_prev[4]),
            .C (rst),
            .CLK (clk),
            .D (INPUT[4]));
	// ../source/sampler.v:23

    GTP_DFF_C /* \INPUT_prev[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \INPUT_prev[5]  (
            .Q (INPUT_prev[5]),
            .C (rst),
            .CLK (clk),
            .D (INPUT[5]));
	// ../source/sampler.v:23

    GTP_DFF_C /* \INPUT_prev[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \INPUT_prev[6]  (
            .Q (INPUT_prev[6]),
            .C (rst),
            .CLK (clk),
            .D (INPUT[6]));
	// ../source/sampler.v:23

    GTP_DFF_C /* \INPUT_prev[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \INPUT_prev[7]  (
            .Q (INPUT_prev[7]),
            .C (rst),
            .CLK (clk),
            .D (INPUT[7]));
	// ../source/sampler.v:23

    GTP_LUT5 /* \N23_3[6]_2  */ #(
            .INIT(32'b11110101001111110000000000000000))
        \N23_3[6]_2  (
            .Z (_N1568),
            .I0 (trig_kind[0]),
            .I1 (trig_kind[1]),
            .I2 (INPUT_prev[0]),
            .I3 (INPUT[0]),
            .I4 (_N1466_10));
	// LUT = (~I2&~I3&I4)|(~I0&~I1&I4)|(~I1&I2&I4)|(~I0&I3&I4)|(I2&I3&I4) ;

    GTP_LUT5 /* \N23_3[6]_5  */ #(
            .INIT(32'b11110101001111110000000000000000))
        \N23_3[6]_5  (
            .Z (_N1570),
            .I0 (trig_kind[0]),
            .I1 (trig_kind[1]),
            .I2 (INPUT_prev[4]),
            .I3 (INPUT[4]),
            .I4 (_N1466_14));
	// LUT = (~I2&~I3&I4)|(~I0&~I1&I4)|(~I1&I2&I4)|(~I0&I3&I4)|(I2&I3&I4) ;

    GTP_LUT5M /* \N23_3[6]_7  */ #(
            .INIT(32'b11000000010000000100000011000000))
        \N23_3[6]_7  (
            .Z (_N1572),
            .I0 (trig_kind[0]),
            .I1 (_N1570),
            .I2 (_N1466_12),
            .I3 (INPUT_prev[2]),
            .I4 (INPUT[2]),
            .ID (trig_kind[1]));
	// LUT = (I1&I2&~I3&~I4)|(I1&I2&I3&I4)|(~I0&I1&I2&~I3)|(~ID&I1&I2&I3) ;

    GTP_LUT4 /* \N23_3[6]_10  */ #(
            .INIT(16'b1100011111110111))
        \N23_3[6]_10  (
            .Z (_N1466_10),
            .I0 (trig_kind[1]),
            .I1 (INPUT_prev[1]),
            .I2 (INPUT[1]),
            .I3 (trig_kind[0]));
	// LUT = (~I0&~I3)|(I2&~I3)|(~I1&~I2)|(~I0&I1)|(I1&I2) ;

    GTP_LUT4 /* \N23_3[6]_12  */ #(
            .INIT(16'b1100011111110111))
        \N23_3[6]_12  (
            .Z (_N1466_12),
            .I0 (trig_kind[1]),
            .I1 (INPUT_prev[3]),
            .I2 (INPUT[3]),
            .I3 (trig_kind[0]));
	// LUT = (~I0&~I3)|(I2&~I3)|(~I1&~I2)|(~I0&I1)|(I1&I2) ;

    GTP_LUT4 /* \N23_3[6]_14  */ #(
            .INIT(16'b1100011111110111))
        \N23_3[6]_14  (
            .Z (_N1466_14),
            .I0 (trig_kind[1]),
            .I1 (INPUT_prev[5]),
            .I2 (INPUT[5]),
            .I3 (trig_kind[0]));
	// LUT = (~I0&~I3)|(I2&~I3)|(~I1&~I2)|(~I0&I1)|(I1&I2) ;

    GTP_LUT5M /* \N23_3[6]_28  */ #(
            .INIT(32'b11000000010000000100000011000000))
        \N23_3[6]_28  (
            .Z (_N1466_1),
            .I0 (trig_kind[0]),
            .I1 (_N1572),
            .I2 (_N1568),
            .I3 (INPUT_prev[6]),
            .I4 (INPUT[6]),
            .ID (trig_kind[1]));
	// LUT = (I1&I2&~I3&~I4)|(I1&I2&I3&I4)|(~I0&I1&I2&~I3)|(~ID&I1&I2&I3) ;

    GTP_LUT5 /* \N23_3[7]  */ #(
            .INIT(32'b00001010110000001110111011101110))
        \N23_3[7]  (
            .Z (N184),
            .I0 (trig_kind[0]),
            .I1 (trig_kind[1]),
            .I2 (INPUT_prev[7]),
            .I3 (INPUT[7]),
            .I4 (_N1466_1));
	// LUT = (I0&~I4)|(I1&~I4)|(I1&I2&~I3)|(I0&~I2&I3) ;

    GTP_LUT5CARRY /* N199_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1_1 (
            .COUT (_N151),
            .Z (N4217[1]),
            .CIN (),
            .I0 (addrq[0]),
            .I1 (addrq[1]),
            .I2 (key_start),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/sampler.v:70

    GTP_LUT5CARRY /* N199_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1_2 (
            .COUT (_N152),
            .Z (N4217[2]),
            .CIN (_N151),
            .I0 (addrq[0]),
            .I1 (addrq[1]),
            .I2 (key_start),
            .I3 (addrq[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../source/sampler.v:70

    GTP_LUT5CARRY /* N199_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1_3 (
            .COUT (_N153),
            .Z (N4217[3]),
            .CIN (_N152),
            .I0 (),
            .I1 (addrq[3]),
            .I2 (key_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sampler.v:70

    GTP_LUT5CARRY /* N199_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1_4 (
            .COUT (_N154),
            .Z (N4217[4]),
            .CIN (_N153),
            .I0 (),
            .I1 (addrq[4]),
            .I2 (key_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sampler.v:70

    GTP_LUT5CARRY /* N199_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1_5 (
            .COUT (_N155),
            .Z (N4217[5]),
            .CIN (_N154),
            .I0 (),
            .I1 (addrq[5]),
            .I2 (key_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sampler.v:70

    GTP_LUT5CARRY /* N199_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1_6 (
            .COUT (_N156),
            .Z (N4217[6]),
            .CIN (_N155),
            .I0 (),
            .I1 (addrq[6]),
            .I2 (key_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sampler.v:70

    GTP_LUT5CARRY /* N199_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1_7 (
            .COUT (_N157),
            .Z (N4217[7]),
            .CIN (_N156),
            .I0 (),
            .I1 (addrq[7]),
            .I2 (key_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sampler.v:70

    GTP_LUT5CARRY /* N199_1_8 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1_8 (
            .COUT (_N158),
            .Z (N4217[8]),
            .CIN (_N157),
            .I0 (),
            .I1 (addrq[8]),
            .I2 (key_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sampler.v:70

    GTP_LUT5CARRY /* N199_1_9 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N199_1_9 (
            .COUT (),
            .Z (N4217[9]),
            .CIN (_N158),
            .I0 (),
            .I1 (addrq[9]),
            .I2 (key_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sampler.v:70

    GTP_LUT1 /* N227 */ #(
            .INIT(2'b01))
        N227_vname (
            .Z (N227),
            .I0 (trig_kind[0]));
    // defparam N227_vname.orig_name = N227;
	// LUT = ~I0 ;

    GTP_LUT2 /* N4210 */ #(
            .INIT(4'b0100))
        N4210_vname (
            .Z (N4210),
            .I0 (key_start),
            .I1 (trigger));
    // defparam N4210_vname.orig_name = N4210;
	// LUT = ~I0&I1 ;
	// ../source/sampler.v:9

    GTP_LUT3 /* N4216 */ #(
            .INIT(8'b10101110))
        N4216_vname (
            .Z (N4216),
            .I0 (key_start),
            .I1 (trigger),
            .I2 (N261));
    // defparam N4216_vname.orig_name = N4216;
	// LUT = (I0)|(I1&~I2) ;
	// ../source/sampler.v:49

    GTP_LUT2 /* \N4217[0]_1  */ #(
            .INIT(4'b0001))
        \N4217[0]_1  (
            .Z (N4217[0]),
            .I0 (key_start),
            .I1 (addrq[0]));
	// LUT = ~I0&~I1 ;
	// ../source/sampler.v:49

    GTP_DFF_CE /* \Q[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \Q[0]  (
            .Q (Q[0]),
            .C (rst),
            .CE (N4210),
            .CLK (clk),
            .D (INPUT_prev[0]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \Q[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \Q[1]  (
            .Q (Q[1]),
            .C (rst),
            .CE (N4210),
            .CLK (clk),
            .D (INPUT_prev[1]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \Q[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \Q[2]  (
            .Q (Q[2]),
            .C (rst),
            .CE (N4210),
            .CLK (clk),
            .D (INPUT_prev[2]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \Q[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \Q[3]  (
            .Q (Q[3]),
            .C (rst),
            .CE (N4210),
            .CLK (clk),
            .D (INPUT_prev[3]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \Q[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \Q[4]  (
            .Q (Q[4]),
            .C (rst),
            .CE (N4210),
            .CLK (clk),
            .D (INPUT_prev[4]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \Q[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \Q[5]  (
            .Q (Q[5]),
            .C (rst),
            .CE (N4210),
            .CLK (clk),
            .D (INPUT_prev[5]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \Q[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \Q[6]  (
            .Q (Q[6]),
            .C (rst),
            .CE (N4210),
            .CLK (clk),
            .D (INPUT_prev[6]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \Q[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \Q[7]  (
            .Q (Q[7]),
            .C (rst),
            .CE (N4210),
            .CLK (clk),
            .D (INPUT_prev[7]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[0]  (
            .Q (addrq[0]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[0]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[1]  (
            .Q (addrq[1]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[1]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[2]  (
            .Q (addrq[2]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[2]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[3]  (
            .Q (addrq[3]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[3]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[4]  (
            .Q (addrq[4]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[4]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[5]  (
            .Q (addrq[5]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[5]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[6]  (
            .Q (addrq[6]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[6]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[7]  (
            .Q (addrq[7]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[7]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[8]  (
            .Q (addrq[8]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[8]));
	// ../source/sampler.v:49

    GTP_DFF_CE /* \addrq[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addrq[9]  (
            .Q (addrq[9]),
            .C (rst),
            .CE (N4216),
            .CLK (clk),
            .D (N4217[9]));
	// ../source/sampler.v:49

    GTP_DFF_C /* trigger_int */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        trigger_int (
            .Q (trigger),
            .C (rst),
            .CLK (clk),
            .D (N184));
	// ../source/sampler.v:23

    GTP_DFF_C /* wren */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wren_vname (
            .Q (wren),
            .C (rst),
            .CLK (clk),
            .D (_N1477));
    // defparam wren_vname.orig_name = wren;
	// ../source/sampler.v:49

    GTP_LUT4 /* wren_ce_mux */ #(
            .INIT(16'b1010000011100100))
        wren_ce_mux (
            .Z (_N1477),
            .I0 (key_start),
            .I1 (trigger),
            .I2 (wren),
            .I3 (N261));
	// LUT = (I0&I2)|(~I0&I1&~I3) ;


endmodule


module logic_analyzer
(
    input [7:0] data_in,
    input clk,
    input key_1,
    input key_2,
    input key_3,
    input rst,
    output [7:0] data_out
);
    wire [1:0] N9;
    wire [1:0] N22;
    wire N40;
    wire N48;
    wire [9:0] N62;
    wire _N533;
    wire _N534;
    wire _N535;
    wire _N536;
    wire _N537;
    wire _N538;
    wire _N539;
    wire _N540;
    wire _N1226;
    wire _N1227;
    wire _N1228;
    wire _N1229;
    wire _N1576;
    wire [9:0] addrq;
    wire begin_read;
    wire clkout_1;
    wire clkout_2;
    wire clkout_3;
    wire clkout_4;
    wire [7:0] data_q;
(* PAP_MARK_DEBUG="true" *)    wire key_en1;
(* PAP_MARK_DEBUG="true" *)    wire key_en2;
(* PAP_MARK_DEBUG="true" *)    wire key_en3;
    wire [1:0] mode_frq;
    wire [1:0] mode_tri;
    wire [9:0] rd_addr;
    wire rst_pll;
(* PAP_MARK_DEBUG="true" *)    wire wren;

    GTP_LUT2 /* N9_sum1 */ #(
            .INIT(4'b0110))
        N9_sum1 (
            .Z (N9[1]),
            .I0 (mode_frq[1]),
            .I1 (mode_frq[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT2 /* N22_sum1 */ #(
            .INIT(4'b0110))
        N22_sum1 (
            .Z (N22[1]),
            .I0 (mode_tri[1]),
            .I1 (mode_tri[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT5CARRY /* N37_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_1 (
            .COUT (_N533),
            .Z (N62[1]),
            .CIN (),
            .I0 (rd_addr[0]),
            .I1 (rd_addr[1]),
            .I2 (begin_read),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/logic_analyzer.v:70

    GTP_LUT5CARRY /* N37_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_2 (
            .COUT (_N534),
            .Z (N62[2]),
            .CIN (_N533),
            .I0 (rd_addr[0]),
            .I1 (rd_addr[1]),
            .I2 (begin_read),
            .I3 (rd_addr[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../source/logic_analyzer.v:70

    GTP_LUT5CARRY /* N37_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_3 (
            .COUT (_N535),
            .Z (N62[3]),
            .CIN (_N534),
            .I0 (),
            .I1 (rd_addr[3]),
            .I2 (begin_read),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/logic_analyzer.v:70

    GTP_LUT5CARRY /* N37_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_4 (
            .COUT (_N536),
            .Z (N62[4]),
            .CIN (_N535),
            .I0 (),
            .I1 (rd_addr[4]),
            .I2 (begin_read),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/logic_analyzer.v:70

    GTP_LUT5CARRY /* N37_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_5 (
            .COUT (_N537),
            .Z (N62[5]),
            .CIN (_N536),
            .I0 (),
            .I1 (rd_addr[5]),
            .I2 (begin_read),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/logic_analyzer.v:70

    GTP_LUT5CARRY /* N37_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_6 (
            .COUT (_N538),
            .Z (N62[6]),
            .CIN (_N537),
            .I0 (),
            .I1 (rd_addr[6]),
            .I2 (begin_read),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/logic_analyzer.v:70

    GTP_LUT5CARRY /* N37_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_7 (
            .COUT (_N539),
            .Z (N62[7]),
            .CIN (_N538),
            .I0 (),
            .I1 (rd_addr[7]),
            .I2 (begin_read),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/logic_analyzer.v:70

    GTP_LUT5CARRY /* N37_1_8 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_8 (
            .COUT (_N540),
            .Z (N62[8]),
            .CIN (_N539),
            .I0 (),
            .I1 (rd_addr[8]),
            .I2 (begin_read),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/logic_analyzer.v:70

    GTP_LUT5CARRY /* N37_1_9 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_9 (
            .COUT (),
            .Z (N62[9]),
            .CIN (_N540),
            .I0 (),
            .I1 (rd_addr[9]),
            .I2 (begin_read),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/logic_analyzer.v:70

    GTP_INV N40_vname (
            .Z (N40),
            .I (rst));
    // defparam N40_vname.orig_name = N40;

    GTP_INV N48_vname (
            .Z (N48),
            .I (rst_pll));
    // defparam N48_vname.orig_name = N48;

    GTP_LUT2 /* N59_3 */ #(
            .INIT(4'b1000))
        N59_3 (
            .Z (_N1226),
            .I0 (addrq[8]),
            .I1 (addrq[9]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N59_4 */ #(
            .INIT(4'b0100))
        N59_4 (
            .Z (_N1227),
            .I0 (addrq[8]),
            .I1 (addrq[9]));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* N59_5 */ #(
            .INIT(4'b0010))
        N59_5 (
            .Z (_N1228),
            .I0 (addrq[8]),
            .I1 (addrq[9]));
	// LUT = I0&~I1 ;

    GTP_LUT2 /* N59_6 */ #(
            .INIT(4'b0001))
        N59_6 (
            .Z (_N1229),
            .I0 (addrq[8]),
            .I1 (addrq[9]));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* N59_17 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N59_17 (
            .Z (_N1576),
            .I0 (_N1226),
            .I1 (addrq[7]),
            .I2 (addrq[6]),
            .I3 (addrq[5]),
            .I4 (addrq[1]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N59_21 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N59_21 (
            .Z (begin_read),
            .I0 (addrq[0]),
            .I1 (addrq[4]),
            .I2 (addrq[3]),
            .I3 (addrq[2]),
            .I4 (_N1576));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT2 /* \N62[0]_1  */ #(
            .INIT(4'b0100))
        \N62[0]_1  (
            .Z (N62[0]),
            .I0 (rd_addr[0]),
            .I1 (begin_read));
	// LUT = ~I0&I1 ;
	// ../source/logic_analyzer.v:63

    GTP_DFF_RE /* \mode_frq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mode_frq[0]  (
            .Q (mode_frq[0]),
            .CE (key_en2),
            .CLK (clk),
            .D (N9[0]),
            .R (N40));
	// ../source/logic_analyzer.v:40

    GTP_DFF_RE /* \mode_frq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mode_frq[1]  (
            .Q (mode_frq[1]),
            .CE (key_en2),
            .CLK (clk),
            .D (N9[1]),
            .R (N40));
	// ../source/logic_analyzer.v:40

    GTP_DFF_RE /* \mode_tri[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mode_tri[0]  (
            .Q (mode_tri[0]),
            .CE (key_en3),
            .CLK (clk),
            .D (N22[0]),
            .R (N40));
	// ../source/logic_analyzer.v:51

    GTP_DFF_RE /* \mode_tri[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mode_tri[1]  (
            .Q (mode_tri[1]),
            .CE (key_en3),
            .CLK (clk),
            .D (N22[1]),
            .R (N40));
	// ../source/logic_analyzer.v:51

    GTP_DFF_C /* \read_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[0]  (
            .Q (rd_addr[0]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[0]));
	// ../source/logic_analyzer.v:63

    GTP_DFF_C /* \read_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[1]  (
            .Q (rd_addr[1]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[1]));
	// ../source/logic_analyzer.v:63

    GTP_DFF_C /* \read_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[2]  (
            .Q (rd_addr[2]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[2]));
	// ../source/logic_analyzer.v:63

    GTP_DFF_C /* \read_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[3]  (
            .Q (rd_addr[3]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[3]));
	// ../source/logic_analyzer.v:63

    GTP_DFF_C /* \read_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[4]  (
            .Q (rd_addr[4]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[4]));
	// ../source/logic_analyzer.v:63

    GTP_DFF_C /* \read_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[5]  (
            .Q (rd_addr[5]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[5]));
	// ../source/logic_analyzer.v:63

    GTP_DFF_C /* \read_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[6]  (
            .Q (rd_addr[6]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[6]));
	// ../source/logic_analyzer.v:63

    GTP_DFF_C /* \read_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[7]  (
            .Q (rd_addr[7]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[7]));
	// ../source/logic_analyzer.v:63

    GTP_DFF_C /* \read_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[8]  (
            .Q (rd_addr[8]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[8]));
	// ../source/logic_analyzer.v:63

    GTP_DFF_C /* \read_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[9]  (
            .Q (rd_addr[9]),
            .C (N48),
            .CLK (clkout_4),
            .D (N62[9]));
	// ../source/logic_analyzer.v:63

    RAM_0 u_RAM (
            .rd_data (data_out),
            .rd_addr (rd_addr),
            .wr_addr ({1'bz, 1'bz, addrq[7], addrq[6], addrq[5], addrq[4], addrq[3], addrq[2], addrq[1], addrq[0]}),
            .wr_data (data_q),
            ._N1226 (_N1226),
            ._N1227 (_N1227),
            ._N1228 (_N1228),
            ._N1229 (_N1229),
            .rd_clk (clkout_4),
            .rst (N40),
            .wr_en (wren));
	// ../source/logic_analyzer.v:78

    glitch_free u_glitch_free (
            .sel (mode_frq),
            .N48 (N9[0]),
            .clk_out (clkout_4),
            .N20 (N40),
            .clk1 (clkout_1),
            .clk2 (clkout_2),
            .clk3 (clkout_3));
	// ../source/logic_analyzer.v:98

    Key_Debounce u_key_1 (
            .key_flag (key_en1),
            .N21 (N40),
            .key_in (key_1),
            .sys_clk (clkout_4));
	// ../source/logic_analyzer.v:128

    Key_Debounce_unq6 u_key_2 (
            .key_flag (key_en2),
            .N21 (N40),
            .key_in (key_2),
            .sys_clk (clk));
	// ../source/logic_analyzer.v:141

    Key_Debounce_unq8 u_key_3 (
            .key_flag (key_en3),
            .N21 (N40),
            .key_in (key_3),
            .sys_clk (clk));
	// ../source/logic_analyzer.v:154

(* PAP_MARK_DEBUG="true" *)    PLL_4 u_pll (
            .clkout1 (clkout_1),
            .clkout2 (clkout_2),
            .clkout3 (clkout_3),
            .pll_lock (rst_pll),
            .clkin1 (clk));
	// ../source/logic_analyzer.v:89

    sampler u_sampler (
            .Q (data_q),
            .addrq (addrq),
            .INPUT (data_in),
            .trig_kind (mode_tri),
            .N227 (N22[0]),
            .wren (wren),
            .N261 (begin_read),
            .clk (clkout_4),
            .key_start (key_en1),
            .rst (N48));
	// ../source/logic_analyzer.v:111


endmodule


module LA_test
(
    input clk,
    input key_1_start,
    input key_2_frq,
    input key_3_tri,
    input key_4_wave,
    input key_5_frq,
    input rst
);
	// SDC constraint : (object clk) (id 1000) (clock LA_test|clk) (inferred)
(* PAP_MARK_DEBUG="true" *)    wire clk_250M;
    wire [7:0] data_out;
    wire [7:0] data_read;
    wire nt_clk;
(* PAP_MARK_DEBUG="true" *)    wire nt_key_1_start;
    wire nt_key_2_frq;
    wire nt_key_3_tri;
    wire nt_key_4_wave;
    wire nt_key_5_frq;
    wire nt_rst;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="P20", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* clk_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        clk_ibuf (
            .O (nt_clk),
            .I (clk));
	// ../source/LA_test.v:2

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="K18", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* key_1_start_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        key_1_start_ibuf (
            .O (nt_key_1_start),
            .I (key_1_start));
	// ../source/LA_test.v:5

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="L15", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* key_2_frq_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        key_2_frq_ibuf (
            .O (nt_key_2_frq),
            .I (key_2_frq));
	// ../source/LA_test.v:6

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="J17", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* key_3_tri_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        key_3_tri_ibuf (
            .O (nt_key_3_tri),
            .I (key_3_tri));
	// ../source/LA_test.v:7

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="K16", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* key_4_wave_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        key_4_wave_ibuf (
            .O (nt_key_4_wave),
            .I (key_4_wave));
	// ../source/LA_test.v:8

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="J16", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* key_5_frq_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        key_5_frq_ibuf (
            .O (nt_key_5_frq),
            .I (key_5_frq));
	// ../source/LA_test.v:9

    pll_ pll_250 (
            .clkout0 (clk_250M),
            .clkin1 (nt_clk));
	// ../source/LA_test.v:35

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="H17", PAP_IO_VCCIO="1.2", PAP_IO_STANDARD="LVCMOS12", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* rst_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        rst_ibuf (
            .O (nt_rst),
            .I (rst));
	// ../source/LA_test.v:3

    Signal_generators u_Signal_generators (
            .da_data (data_out),
            .clk_50M (nt_clk),
            .key_4 (nt_key_4_wave),
            .key_5 (nt_key_5_frq));
	// ../source/LA_test.v:27

    logic_analyzer u_logic_analyzer (
            .data_out (data_read),
            .data_in (data_out),
            .clk (nt_clk),
            .key_1 (nt_key_1_start),
            .key_2 (nt_key_2_frq),
            .key_3 (nt_key_3_tri),
            .rst (nt_rst));
	// ../source/LA_test.v:18


endmodule

