<h4><strong>Step 1:</strong></h4><div class="answer"> <p>The CPL (complementary pass transistor logic) for the expression <img src="images/3657-14-26P-i1.png" /> and <img src="images/3657-14-26P-i2.png" /> as follows:</p> <p> <img src="images/3657-14-26P-i3.png" alt="C:\Users\GRAPES\Desktop\123.jpg" /></p> <p> Figure 1</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>From Figure 1, the expression at node <i>Y</i> is the logical AND operation of <i>A</i> and <i>B</i>. the output <i>Z</i> is the logical AND operation of <i>Y</i> and the input <i>C</i>.</p> <p> <img src="images/3657-14-26P-i4.png" /> </p> <p>In Figure 1, the expression at the node <i>X</i> is,</p> <p> <img src="images/3657-14-26P-i5.png" /> </p> <p>The output <img src="images/3657-14-26P-i6.png" />is,</p> <p> <img src="images/3657-14-26P-i7.png" /> </p> <p>Thus, the CPLâ€™s for the expression <img src="images/3657-14-26P-i8.png" /> and <img src="images/3657-14-26P-i9.png" />is shown in Figure 1.</p></div>