Generated Response:

```verilog
[BEGIN]
module TopModule (
    input  logic clk,
    input  logic reset,
    input  logic [7:0] d,
    output logic [7:0] q
);

    always @(posedge clk) begin
        if (reset) begin
            q <= 8'b00000000;  // Set output to zero on reset
        end else begin
            q <= d;            // Capture input data on clock edge
        end
    end

endmodule
[DONE]
```

Generated Code:

module TopModule (
    input  logic clk,
    input  logic reset,
    input  logic [7:0] d,
    output logic [7:0] q
);

    always @(posedge clk) begin
        if (reset) begin
            q <= 8'b00000000;  // Set output to zero on reset
        end else begin
            q <= d;            // Capture input data on clock edge
        end
    end

endmodule