-I../rtl/vicuna_rtl
+incdir+../rtl
+define+TRACE
//+define+RV32M_ENABLED=1
//+define+RV32E_ENABLED=1
//+define+RV32B_ENABLED=1
//+define+RV32C_ENABLED=1
//+define+MEMSIZE=128
//+define+SINGLE_RAM
../rtl/vicuna_rtl/vproc_pkg.sv
../rtl/vicuna_rtl/vproc_config.sv
../rtl/srv32_top.sv
../rtl/srv32_wrapper.sv
../testbench/testbench.sv
../testbench/memmodel.v

