
*** Running vivado
    with args -log MipsTopLevel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MipsTopLevel.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MipsTopLevel.tcl -notrace
Command: link_design -top MipsTopLevel -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 880.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Julie/OneDrive/Desktop/CA/Constraints/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Julie/OneDrive/Desktop/CA/Constraints/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 182 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 112 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

The system cannot find the path specified.
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 1040.242 ; gain = 25.305

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 146a488dc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1588.637 ; gain = 548.395

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 146a488dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 146a488dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 1 Initialization | Checksum: 146a488dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 146a488dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 146a488dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 146a488dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f432712f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1954.559 ; gain = 0.000
Retarget | Checksum: 1f432712f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 13 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f432712f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1954.559 ; gain = 0.000
Constant propagation | Checksum: 1f432712f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1f6e4eb69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1954.559 ; gain = 0.000
Sweep | Checksum: 1f6e4eb69
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1f6e4eb69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1954.559 ; gain = 0.000
BUFG optimization | Checksum: 1f6e4eb69
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1f6e4eb69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1954.559 ; gain = 0.000
Shift Register Optimization | Checksum: 1f6e4eb69
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f6e4eb69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1954.559 ; gain = 0.000
Post Processing Netlist | Checksum: 1f6e4eb69
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24498ddf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24498ddf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 9 Finalization | Checksum: 24498ddf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1954.559 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              13  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24498ddf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1954.559 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24498ddf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1954.559 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24498ddf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.559 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24498ddf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1954.559 ; gain = 939.621
INFO: [runtcl-4] Executing : report_drc -file MipsTopLevel_drc_opted.rpt -pb MipsTopLevel_drc_opted.pb -rpx MipsTopLevel_drc_opted.rpx
Command: report_drc -file MipsTopLevel_drc_opted.rpt -pb MipsTopLevel_drc_opted.pb -rpx MipsTopLevel_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Julie/OneDrive/Desktop/CA/MIPS/MIPS.runs/impl_1/MipsTopLevel_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1954.559 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1954.559 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.559 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1954.559 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1954.559 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1954.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Julie/OneDrive/Desktop/CA/MIPS/MIPS.runs/impl_1/MipsTopLevel_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c8320cb0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1954.559 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f815ff6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13580073a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13580073a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13580073a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 154d3d841

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f8d11a72

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.818 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f8d11a72

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.821 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d046da3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 13, two critical 3, total 16, new lutff created 5
INFO: [Physopt 32-1138] End 1 Pass. Optimized 19 nets or LUTs. Breaked 16 LUTs, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           16  |              3  |                    19  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           16  |              3  |                    19  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 20e0c6029

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 12dc802b9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12dc802b9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fcdba059

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15e6405ab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c16492b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c09c4802

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b83d378d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 140981eb2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 183c9999e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 181fe3eee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 187bba16f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 187bba16f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cbcf39b1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.935 | TNS=-72.080 |
Phase 1 Physical Synthesis Initialization | Checksum: 119f0689c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1954.559 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 119f0689c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: cbcf39b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.190. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 216becfe5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 216becfe5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 216becfe5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 216becfe5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 216becfe5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e398a1e2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000
Ending Placer Task | Checksum: 11bf7026d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1954.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file MipsTopLevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1954.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MipsTopLevel_utilization_placed.rpt -pb MipsTopLevel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MipsTopLevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1954.559 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1954.559 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1954.559 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1954.559 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.559 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1954.559 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1954.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Julie/OneDrive/Desktop/CA/MIPS/MIPS.runs/impl_1/MipsTopLevel_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1964.953 ; gain = 10.395
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.30s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.953 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.219 | TNS=-43.798 |
Phase 1 Physical Synthesis Initialization | Checksum: 186a61cc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1964.953 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.219 | TNS=-43.798 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 186a61cc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1964.953 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.219 | TNS=-43.798 |
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg_rep[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net INSTR_FETCH/wd[2]. Critical path length was reduced through logic transformation on cell INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_5_comp.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/ReadData[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.184 | TNS=-43.424 |
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/ReadData[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/mem_reg_0_255_0_0_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/wd[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net INSTR_DECODE/reg/pc_reg[2]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.162 | TNS=-42.190 |
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net INSTR_DECODE/reg/pc_reg[2]_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.147 | TNS=-39.575 |
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net INSTR_FETCH/wd[0]. Critical path length was reduced through logic transformation on cell INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_3_comp.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/ReadData[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.122 | TNS=-38.883 |
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_7[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/plusOp_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net INSTR_DECODE/reg/pc_reg[2]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.805 | TNS=-25.405 |
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/pc_reg[2]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net INSTR_FETCH/pc_reg[1]_18. Replicated 1 times.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg[1]_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.780 | TNS=-24.038 |
INFO: [Physopt 32-702] Processed net INSTR_FETCH/mem_reg_0_255_0_0_i_12_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1280_1535_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1280_1535_5_5/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_7[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/data0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net INSTR_DECODE/reg/pc_reg[2]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.754 | TNS=-22.921 |
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/OC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net INSTR_FETCH/pc_reg[1]_18. Replicated 1 times.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg[1]_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.742 | TNS=-22.429 |
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[1]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net INSTR_FETCH/pc_reg[1]_18. Critical path length was reduced through logic transformation on cell INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_10_comp.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg[1]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.734 | TNS=-20.485 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net INSTR_DECODE/reg/pc_reg[2]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.608 | TNS=-14.535 |
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[1]_18_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net INSTR_FETCH/pc_reg[1]_18_repN. Critical path length was reduced through logic transformation on cell INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_10_replica_comp.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg[1]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.545 | TNS=-12.207 |
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/pc_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/OD. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net INSTR_FETCH/pc_reg[1]_18. Critical path length was reduced through logic transformation on cell INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_10_comp_1.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg[2]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-9.724 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net INSTR_DECODE/reg/pc_reg[2]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.439 | TNS=-9.144 |
INFO: [Physopt 32-663] Processed net INSTR_FETCH/pc_reg[0]_1.  Re-placed instance INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_1
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg[0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.365 | TNS=-6.532 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net INSTR_DECODE/reg/pc_reg[2]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.364 | TNS=-5.526 |
INFO: [Physopt 32-663] Processed net INSTR_FETCH/pc_reg_rep[6].  Re-placed instance INSTR_FETCH/pc_reg[6]
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg_rep[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.327 | TNS=-5.501 |
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg_rep[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/pc_reg[15][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net INSTR_FETCH/S[2]. Critical path length was reduced through logic transformation on cell INSTR_FETCH/plusOp_carry_i_2_comp.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/plusOp_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.323 | TNS=-5.469 |
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/pc_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/data0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net INSTR_DECODE/reg/pc_reg[2][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.307 | TNS=-4.420 |
INFO: [Physopt 32-710] Processed net INSTR_FETCH/pc_reg[1]_18. Critical path length was reduced through logic transformation on cell INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_10_comp.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-4.439 |
INFO: [Physopt 32-81] Processed net INSTR_FETCH/pc_reg[0]_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg[0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.303 | TNS=-4.377 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net INSTR_DECODE/reg/pc_reg[2]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.300 | TNS=-4.261 |
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net INSTR_FETCH/pc_reg[0]_1. Critical path length was reduced through logic transformation on cell INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_1_comp.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg[3]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.293 | TNS=-3.513 |
INFO: [Physopt 32-710] Processed net INSTR_FETCH/pc_reg[1]_18_repN. Critical path length was reduced through logic transformation on cell INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_10_replica_comp_1.
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg[2]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-1.453 |
INFO: [Physopt 32-663] Processed net INSTR_FETCH/pc_reg_rep[7].  Re-placed instance INSTR_FETCH/pc_reg[7]
INFO: [Physopt 32-735] Processed net INSTR_FETCH/pc_reg_rep[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.192 | TNS=-1.136 |
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg_rep[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/ReadData[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/mem_reg_0_255_0_0_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/wd[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/pc_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/OD. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-1.148 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2131.914 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 186a61cc9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2131.914 ; gain = 166.961

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-1.148 |
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg_rep[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/ReadData[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/mem_reg_0_255_0_0_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/wd[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/pc_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/OC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg_rep[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/ReadData[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/mem_reg_0_255_0_0_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/wd[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net EXECUTION_UNIT/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/pc_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DATA_MEMORY/mem_reg_1536_1791_5_5/OC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/pc_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-1.148 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2210.090 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 186a61cc9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2210.090 ; gain = 245.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2210.090 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.198 | TNS=-1.148 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.021  |         42.651  |            3  |              0  |                    24  |           0  |           2  |  00:00:11  |
|  Total          |          1.021  |         42.651  |            3  |              0  |                    24  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2210.090 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: e49a09cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2210.090 ; gain = 245.137
INFO: [Common 17-83] Releasing license: Implementation
249 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2210.090 ; gain = 255.531
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2234.918 ; gain = 6.922
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2234.918 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.918 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2234.918 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2234.918 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2234.918 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2234.918 ; gain = 6.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/Julie/OneDrive/Desktop/CA/MIPS/MIPS.runs/impl_1/MipsTopLevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 52a019be ConstDB: 0 ShapeSum: 14fb22f0 RouteDB: 0
Post Restoration Checksum: NetGraph: e80b9d86 | NumContArr: 88503ac1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f5adcd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f5adcd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f5adcd81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2320.516 ; gain = 72.469
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 26c2ae0da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2320.516 ; gain = 72.469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=-0.069 | THS=-0.318 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 562
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 562
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2e3632348

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2e3632348

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 3333af0bd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2320.516 ; gain = 72.469
Phase 3 Initial Routing | Checksum: 3333af0bd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 269
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.209 | TNS=-31.673| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24e792a18

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.140 | TNS=-33.320| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2110d874b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.010 | TNS=-26.992| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12fdb556f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.065 | TNS=-23.527| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 238c0d4d2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469
Phase 4 Rip-up And Reroute | Checksum: 238c0d4d2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2c324a91a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.931 | TNS=-23.513| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 33677210b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 33677210b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469
Phase 5 Delay and Skew Optimization | Checksum: 33677210b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 302366a06

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.915 | TNS=-22.495| WHS=0.160  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 302366a06

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469
Phase 6 Post Hold Fix | Checksum: 302366a06

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.731563 %
  Global Horizontal Routing Utilization  = 0.848516 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 302366a06

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 302366a06

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2b2413d41

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.915 | TNS=-22.495| WHS=0.160  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2b2413d41

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1f0d38d4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469
Ending Routing Task | Checksum: 1f0d38d4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.516 ; gain = 72.469

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2320.516 ; gain = 85.598
INFO: [runtcl-4] Executing : report_drc -file MipsTopLevel_drc_routed.rpt -pb MipsTopLevel_drc_routed.pb -rpx MipsTopLevel_drc_routed.rpx
Command: report_drc -file MipsTopLevel_drc_routed.rpt -pb MipsTopLevel_drc_routed.pb -rpx MipsTopLevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Julie/OneDrive/Desktop/CA/MIPS/MIPS.runs/impl_1/MipsTopLevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MipsTopLevel_methodology_drc_routed.rpt -pb MipsTopLevel_methodology_drc_routed.pb -rpx MipsTopLevel_methodology_drc_routed.rpx
Command: report_methodology -file MipsTopLevel_methodology_drc_routed.rpt -pb MipsTopLevel_methodology_drc_routed.pb -rpx MipsTopLevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Julie/OneDrive/Desktop/CA/MIPS/MIPS.runs/impl_1/MipsTopLevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MipsTopLevel_power_routed.rpt -pb MipsTopLevel_power_summary_routed.pb -rpx MipsTopLevel_power_routed.rpx
Command: report_power -file MipsTopLevel_power_routed.rpt -pb MipsTopLevel_power_summary_routed.pb -rpx MipsTopLevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
279 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MipsTopLevel_route_status.rpt -pb MipsTopLevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file MipsTopLevel_timing_summary_routed.rpt -pb MipsTopLevel_timing_summary_routed.pb -rpx MipsTopLevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file MipsTopLevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MipsTopLevel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MipsTopLevel_bus_skew_routed.rpt -pb MipsTopLevel_bus_skew_routed.pb -rpx MipsTopLevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2320.516 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2320.516 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.516 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2320.516 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2320.516 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2320.516 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2320.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Julie/OneDrive/Desktop/CA/MIPS/MIPS.runs/impl_1/MipsTopLevel_routed.dcp' has been generated.
Command: write_bitstream -force MipsTopLevel.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14081056 bits.
Writing bitstream ./MipsTopLevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2562.430 ; gain = 241.914
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 13:24:52 2024...
