<stg><name>rcReceiver</name>


<trans_list>

<trans id="770" from="1" to="2">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="2" to="3">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="3" to="4">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="4" to="5">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="5" to="6">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="6" to="7">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="7" to="8">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="8" to="9">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="9" to="10">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="10" to="11">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="11" to="12">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="12" to="13">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="13" to="14">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="14" to="15">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="15" to="16">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="16" to="17">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="17" to="18">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="18" to="19">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="19" to="20">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="20" to="21">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="21" to="22">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="22" to="23">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="23" to="24">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="24" to="25">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="25" to="26">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="26" to="27">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="27" to="28">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="28" to="29">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="29" to="30">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="30" to="31">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="31" to="32">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="32" to="33">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="33" to="34">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="34" to="35">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="35" to="36">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="36" to="37">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="37" to="38">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="38" to="39">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="39" to="40">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
:15  %SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
:15  %SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
:17  %SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
:17  %SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
:19  %SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
:19  %SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_4"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
:21  %SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
:21  %SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_5"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="5">
<![CDATA[
:23  %SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="5">
<![CDATA[
:23  %SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_6"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="5">
<![CDATA[
:25  %SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="5">
<![CDATA[
:25  %SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_7"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="5">
<![CDATA[
:27  %SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="5">
<![CDATA[
:27  %SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_8"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="5">
<![CDATA[
:29  %SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="5">
<![CDATA[
:29  %SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_9"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="5">
<![CDATA[
:31  %SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="SBUS_data_addr"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="5">
<![CDATA[
:13  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="5">
<![CDATA[
:31  %SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="70" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="5">
<![CDATA[
:13  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %SBUS_data_addr_24 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_24"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="5">
<![CDATA[
:62  %SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_24"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:63  %tmp = icmp eq i8 %SBUS_data_load, 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_10"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="5">
<![CDATA[
:33  %SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="5">
<![CDATA[
:62  %SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_24"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11">
<![CDATA[
:64  %channels_0_load = load i11* @channels_0, align 2

]]></Node>
<StgValue><ssdm name="channels_0_load"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11">
<![CDATA[
:65  %channels_1_load = load i11* @channels_1, align 2

]]></Node>
<StgValue><ssdm name="channels_1_load"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11">
<![CDATA[
:66  %channels_2_load = load i11* @channels_2, align 2

]]></Node>
<StgValue><ssdm name="channels_2_load"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11">
<![CDATA[
:67  %channels_3_load = load i11* @channels_3, align 2

]]></Node>
<StgValue><ssdm name="channels_3_load"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11">
<![CDATA[
:68  %channels_4_load = load i11* @channels_4, align 2

]]></Node>
<StgValue><ssdm name="channels_4_load"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11">
<![CDATA[
:69  %channels_5_load = load i11* @channels_5, align 2

]]></Node>
<StgValue><ssdm name="channels_5_load"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:70  %tmp_s = icmp eq i8 %SBUS_data_load_24, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:71  %or_cond = and i1 %tmp, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:72  br i1 %or_cond, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="8">
<![CDATA[
:0  %tmp_3 = trunc i8 %SBUS_data_load_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:1  %tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_3, i8 %SBUS_data_load_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  store i11 %tmp_2, i11* @channels_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="8">
<![CDATA[
:4  %tmp_5 = trunc i8 %SBUS_data_load_3 to i6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:5  %tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_5, i5 %tmp_9)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  store i11 %tmp_7, i11* @channels_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="2">
<![CDATA[
:8  %tmp_10 = zext i2 %tmp_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:9  %tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8">
<![CDATA[
:10  %tmp_12 = trunc i8 %SBUS_data_load_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
:11  %tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_10)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %tmp_14 = or i10 %tmp_13, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
:13  %tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_12, i10 %tmp_14)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  store i11 %tmp_15, i11* @channels_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_16 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="8">
<![CDATA[
:16  %tmp_17 = trunc i8 %SBUS_data_load_6 to i4

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:17  %tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_17, i7 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  store i11 %tmp_18, i11* @channels_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="8">
<![CDATA[
:20  %tmp_20 = trunc i8 %SBUS_data_load_7 to i7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:21  %tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_20, i4 %tmp_19)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:22  store i11 %tmp_21, i11* @channels_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:23  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="1">
<![CDATA[
:24  %tmp_23 = zext i1 %tmp_22 to i8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:25  %tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="8">
<![CDATA[
:26  %tmp_25 = trunc i8 %SBUS_data_load_9 to i2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:27  %tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_23)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:28  %tmp_27 = or i9 %tmp_26, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
:29  %tmp_28 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_25, i9 %tmp_27)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:30  store i11 %tmp_28, i11* @channels_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_29 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_9, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge194:0  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:0  %p_Val2_s = phi i11 [ %tmp_2, %._crit_edge194 ], [ %channels_0_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:1  %p_Val2_4 = phi i11 [ %tmp_7, %._crit_edge194 ], [ %channels_1_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:2  %p_Val2_5 = phi i11 [ %tmp_15, %._crit_edge194 ], [ %channels_2_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:3  %p_Val2_6 = phi i11 [ %tmp_18, %._crit_edge194 ], [ %channels_3_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:6  %tmp_65 = icmp ult i11 %p_Val2_s, 200

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7  %tmp_66 = icmp ugt i11 %p_Val2_s, -248

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:8  %p_channels_load_cast = select i1 %tmp_65, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_cast"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %tmp_67 = or i1 %tmp_65, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:10  %tmp_68 = select i1 %tmp_67, i11 %p_channels_load_cast, i11 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:11  %p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:16  %tmp_146_1 = icmp ult i11 %p_Val2_4, 200

]]></Node>
<StgValue><ssdm name="tmp_146_1"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:17  %tmp_147_1 = icmp ugt i11 %p_Val2_4, -248

]]></Node>
<StgValue><ssdm name="tmp_147_1"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:18  %p_channels_load_1_cas = select i1 %tmp_146_1, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_1_cas"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %tmp_69 = or i1 %tmp_146_1, %tmp_147_1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:20  %tmp_148_1 = select i1 %tmp_69, i11 %p_channels_load_1_cas, i11 %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_148_1"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:21  %p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:27  %tmp_146_2 = icmp ult i11 %p_Val2_5, 200

]]></Node>
<StgValue><ssdm name="tmp_146_2"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:28  %tmp_147_2 = icmp ugt i11 %p_Val2_5, -248

]]></Node>
<StgValue><ssdm name="tmp_147_2"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:29  %p_channels_load_2_cas = select i1 %tmp_146_2, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_2_cas"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %tmp_70 = or i1 %tmp_146_2, %tmp_147_2

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:31  %tmp_148_2 = select i1 %tmp_70, i11 %p_channels_load_2_cas, i11 %p_Val2_5

]]></Node>
<StgValue><ssdm name="tmp_148_2"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:32  %p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:38  %tmp_146_3 = icmp ult i11 %p_Val2_6, 200

]]></Node>
<StgValue><ssdm name="tmp_146_3"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:39  %tmp_147_3 = icmp ugt i11 %p_Val2_6, -248

]]></Node>
<StgValue><ssdm name="tmp_147_3"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:40  %p_channels_load_3_cas = select i1 %tmp_146_3, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_3_cas"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %tmp_71 = or i1 %tmp_146_3, %tmp_147_3

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:42  %tmp_148_3 = select i1 %tmp_71, i11 %p_channels_load_3_cas, i11 %p_Val2_6

]]></Node>
<StgValue><ssdm name="tmp_148_3"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:43  %p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="148" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="5">
<![CDATA[
:33  %SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_11"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="5">
<![CDATA[
:35  %SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="8">
<![CDATA[
:32  %tmp_30 = trunc i8 %SBUS_data_load_10 to i5

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
:33  %tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_30, i6 %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:34  store i11 %tmp_31, i11* @channels_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_10, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:4  %p_Val2_7 = phi i11 [ %tmp_21, %._crit_edge194 ], [ %channels_4_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:5  %p_Val2_11 = phi i11 [ %tmp_28, %._crit_edge194 ], [ %channels_5_load, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:11  %p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:21  %p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:32  %p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:43  %p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:49  %tmp_146_4 = icmp ult i11 %p_Val2_7, 200

]]></Node>
<StgValue><ssdm name="tmp_146_4"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:50  %tmp_147_4 = icmp ugt i11 %p_Val2_7, -248

]]></Node>
<StgValue><ssdm name="tmp_147_4"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:51  %p_channels_load_4_cas = select i1 %tmp_146_4, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_4_cas"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %tmp_72 = or i1 %tmp_146_4, %tmp_147_4

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:53  %tmp_148_4 = select i1 %tmp_72, i11 %p_channels_load_4_cas, i11 %p_Val2_7

]]></Node>
<StgValue><ssdm name="tmp_148_4"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:54  %op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_4"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:56  %tmp_146_5 = icmp ult i11 %p_Val2_11, 200

]]></Node>
<StgValue><ssdm name="tmp_146_5"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:57  %tmp_147_5 = icmp ugt i11 %p_Val2_11, -248

]]></Node>
<StgValue><ssdm name="tmp_147_5"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:58  %p_channels_load_5_cas = select i1 %tmp_146_5, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_5_cas"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %tmp_73 = or i1 %tmp_146_5, %tmp_147_5

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:60  %tmp_148_5 = select i1 %tmp_73, i11 %p_channels_load_5_cas, i11 %p_Val2_11

]]></Node>
<StgValue><ssdm name="tmp_148_5"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:61  %op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="test_V_addr"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="5">
<![CDATA[
:35  %SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %SBUS_data_addr_12 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_12"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="5">
<![CDATA[
:37  %SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_12"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:36  %tmp_33 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_11, i3 %tmp_32)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:37  store i11 %tmp_33, i11* @channels_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:11  %p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:21  %p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:32  %p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:43  %p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:54  %op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_4"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:61  %op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_5"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:63  %channels_6_load = load i11* @channels_6, align 2

]]></Node>
<StgValue><ssdm name="channels_6_load"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:64  %tmp_146_6 = icmp ult i11 %channels_6_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_6"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:65  %tmp_147_6 = icmp ugt i11 %channels_6_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_6"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:66  %p_channels_load_6_cas = select i1 %tmp_146_6, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_6_cas"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %tmp_74 = or i1 %tmp_146_6, %tmp_147_6

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:68  %tmp_148_6 = select i1 %tmp_74, i11 %p_channels_load_6_cas, i11 %channels_6_load

]]></Node>
<StgValue><ssdm name="tmp_148_6"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:69  %op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_6"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
_ifconv:223  %tmp_88 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_s, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="27">
<![CDATA[
_ifconv:224  %tmp_105_cast = zext i27 %tmp_88 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:225  store i32 %tmp_105_cast, i32* %test_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="5">
<![CDATA[
:37  %SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_12"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %SBUS_data_addr_13 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_13"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="5">
<![CDATA[
:39  %SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_13"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:11  %p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:21  %p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:32  %p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:43  %p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:54  %op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_4"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:61  %op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_5"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:69  %op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_6"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:75  %channels_7_load = load i11* @channels_7, align 2

]]></Node>
<StgValue><ssdm name="channels_7_load"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:76  %tmp_146_7 = icmp ult i11 %channels_7_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_7"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:77  %tmp_147_7 = icmp ugt i11 %channels_7_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_7"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:78  %p_channels_load_7_cas = select i1 %tmp_146_7, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_7_cas"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %tmp_75 = or i1 %tmp_146_7, %tmp_147_7

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:80  %tmp_148_7 = select i1 %tmp_75, i11 %p_channels_load_7_cas, i11 %channels_7_load

]]></Node>
<StgValue><ssdm name="tmp_148_7"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:81  %op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_7"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:225  store i32 %tmp_105_cast, i32* %test_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
_ifconv:226  %tmp_89 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="27">
<![CDATA[
_ifconv:227  %tmp_107_cast = zext i27 %tmp_89 to i32

]]></Node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:228  %test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="test_V_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:229  store i32 %tmp_107_cast, i32* %test_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="217" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="5">
<![CDATA[
:39  %SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_13"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %SBUS_data_addr_14 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_14"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="5">
<![CDATA[
:41  %SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_14"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="8">
<![CDATA[
:38  %tmp_35 = trunc i8 %SBUS_data_load_13 to i3

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:39  %tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_35, i8 %SBUS_data_load_12)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:40  store i11 %tmp_4, i11* @channels_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_13, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:11  %p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:13  %OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:21  %p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:32  %p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:43  %p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:54  %op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_4"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:61  %op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_5"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:69  %op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_6"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:81  %op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_7"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:229  store i32 %tmp_107_cast, i32* %test_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
_ifconv:230  %tmp_90 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_5, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="27">
<![CDATA[
_ifconv:231  %tmp_109_cast = zext i27 %tmp_90 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:232  %test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="test_V_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:233  store i32 %tmp_109_cast, i32* %test_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="238" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="5">
<![CDATA[
:41  %SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_14"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %SBUS_data_addr_15 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_15"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="5">
<![CDATA[
:43  %SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_15"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="8">
<![CDATA[
:42  %tmp_40 = trunc i8 %SBUS_data_load_14 to i6

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:43  %tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_40, i5 %tmp_34)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:44  store i11 %tmp_36, i11* @channels_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_14, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:12  %p_Val2_12 = zext i13 %p_Val2_8 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:14  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_12, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:23  %OUT_addr = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:24  %OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_req"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:54  %op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_4"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:61  %op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_5"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:69  %op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_6"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:81  %op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_7"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:87  %channels_8_load = load i11* @channels_8, align 2

]]></Node>
<StgValue><ssdm name="channels_8_load"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:88  %tmp_146_8 = icmp ult i11 %channels_8_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_8"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:89  %tmp_147_8 = icmp ugt i11 %channels_8_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_8"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:90  %p_channels_load_8_cas = select i1 %tmp_146_8, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_8_cas"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %tmp_76 = or i1 %tmp_146_8, %tmp_147_8

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:92  %tmp_148_8 = select i1 %tmp_76, i11 %p_channels_load_8_cas, i11 %channels_8_load

]]></Node>
<StgValue><ssdm name="tmp_148_8"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:93  %op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_8"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ifconv:207  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %op_V_assign_0_4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:213  %tmp_95 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %op_V_assign_0_5, i32 11, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:233  store i32 %tmp_109_cast, i32* %test_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
_ifconv:234  %tmp_91 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_6, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="27">
<![CDATA[
_ifconv:235  %tmp_111_cast = zext i27 %tmp_91 to i32

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:236  %test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="test_V_addr_3"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:237  store i32 %tmp_111_cast, i32* %test_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="267" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="5">
<![CDATA[
:43  %SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_15"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %SBUS_data_addr_16 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_16"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="5">
<![CDATA[
:45  %SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_16"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:15  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:22  %p_Val2_13 = zext i13 %p_Val2_9 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:25  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 %p_Val2_13, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:34  %OUT_addr_1 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_1"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:35  %OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_req"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:69  %op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_6"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:81  %op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_7"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:93  %op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_8"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:99  %channels_9_load = load i11* @channels_9, align 2

]]></Node>
<StgValue><ssdm name="channels_9_load"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:100  %tmp_146_9 = icmp ult i11 %channels_9_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_9"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:101  %tmp_147_9 = icmp ugt i11 %channels_9_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_9"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:102  %p_channels_load_9_cas = select i1 %tmp_146_9, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_9_cas"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %tmp_77 = or i1 %tmp_146_9, %tmp_147_9

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:104  %tmp_148_9 = select i1 %tmp_77, i11 %p_channels_load_9_cas, i11 %channels_9_load

]]></Node>
<StgValue><ssdm name="tmp_148_9"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:105  %op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_9"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:214  %icmp = icmp eq i2 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:215  %tmp_1_i = icmp ult i13 %op_V_assign_0_5, -2048

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:237  store i32 %tmp_111_cast, i32* %test_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
_ifconv:238  %tmp_92 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_7, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="27">
<![CDATA[
_ifconv:239  %tmp_113_cast = zext i27 %tmp_92 to i32

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:240  %test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="test_V_addr_4"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:241  store i32 %tmp_113_cast, i32* %test_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="292" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="5">
<![CDATA[
:45  %SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_16"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %SBUS_data_addr_17 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_17"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="5">
<![CDATA[
:47  %SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_17"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="2">
<![CDATA[
:46  %tmp_38 = zext i2 %tmp_37 to i8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:47  %tmp_39 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_15, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="8">
<![CDATA[
:48  %tmp_45 = trunc i8 %SBUS_data_load_16 to i1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
:49  %tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:50  %tmp_42 = or i10 %tmp_41, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
:51  %tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_45, i10 %tmp_42)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:52  store i11 %tmp_43, i11* @channels_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:53  %tmp_44 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_16, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:15  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:26  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:33  %p_Val2_14 = zext i13 %p_Val2_10 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:36  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_1, i16 %p_Val2_14, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:45  %OUT_addr_2 = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr_2"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:46  %OUT_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_req"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:81  %op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_7"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:93  %op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_8"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:105  %op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_9"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:241  store i32 %tmp_113_cast, i32* %test_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
_ifconv:242  %tmp_93 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_11, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="27">
<![CDATA[
_ifconv:243  %tmp_115_cast = zext i27 %tmp_93 to i32

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:244  %test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="test_V_addr_5"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:245  store i32 %tmp_115_cast, i32* %test_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="317" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="5">
<![CDATA[
:47  %SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_17"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %SBUS_data_addr_18 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_18"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="5">
<![CDATA[
:49  %SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_18"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="8">
<![CDATA[
:54  %tmp_48 = trunc i8 %SBUS_data_load_17 to i4

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:55  %tmp_46 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_48, i7 %tmp_44)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:56  store i11 %tmp_46, i11* @channels_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_17, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:15  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:26  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:37  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:44  %p_Val2_15 = zext i13 %p_Val2_1 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:47  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_2, i16 %p_Val2_15, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:70  %OUT_addr_5 = getelementptr i16* %OUT_r, i64 6

]]></Node>
<StgValue><ssdm name="OUT_addr_5"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:72  %OUT_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_req"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:93  %op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_8"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:105  %op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_9"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:111  %channels_10_load = load i11* @channels_10, align 2

]]></Node>
<StgValue><ssdm name="channels_10_load"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:112  %tmp_146_s = icmp ult i11 %channels_10_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_s"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:113  %tmp_147_s = icmp ugt i11 %channels_10_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_s"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:114  %p_channels_load_cast_10 = select i1 %tmp_146_s, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_cast_10"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:115  %tmp_78 = or i1 %tmp_146_s, %tmp_147_s

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:116  %tmp_148_s = select i1 %tmp_78, i11 %p_channels_load_cast_10, i11 %channels_10_load

]]></Node>
<StgValue><ssdm name="tmp_148_s"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:117  %op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_s"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:245  store i32 %tmp_115_cast, i32* %test_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_ifconv:246  %tmp_96 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %p_Val2_8, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:247  %tmp_117_cast = zext i16 %tmp_96 to i32

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:248  %test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="test_V_addr_6"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:249  store i32 %tmp_117_cast, i32* %test_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="345" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="5">
<![CDATA[
:49  %SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_18"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %SBUS_data_addr_19 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_19"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
:51  %SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_19"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8">
<![CDATA[
:58  %tmp_50 = trunc i8 %SBUS_data_load_18 to i7

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:59  %tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_50, i4 %tmp_47)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:60  store i11 %tmp_49, i11* @channels_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:61  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:15  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:26  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:37  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:48  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:71  %p_trunc_ext = zext i13 %op_V_assign_0_6 to i16

]]></Node>
<StgValue><ssdm name="p_trunc_ext"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:73  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_5, i16 %p_trunc_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:82  %OUT_addr_6 = getelementptr i16* %OUT_r, i64 7

]]></Node>
<StgValue><ssdm name="OUT_addr_6"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:84  %OUT_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_req"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:93  %op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_8"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:105  %op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_9"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:117  %op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_s"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:123  %channels_11_load = load i11* @channels_11, align 2

]]></Node>
<StgValue><ssdm name="channels_11_load"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:124  %tmp_146_10 = icmp ult i11 %channels_11_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_10"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:125  %tmp_147_10 = icmp ugt i11 %channels_11_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_10"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:126  %p_channels_load_10_ca = select i1 %tmp_146_10, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_10_ca"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %tmp_79 = or i1 %tmp_146_10, %tmp_147_10

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:128  %tmp_148_10 = select i1 %tmp_79, i11 %p_channels_load_10_ca, i11 %channels_11_load

]]></Node>
<StgValue><ssdm name="tmp_148_10"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:129  %op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:249  store i32 %tmp_117_cast, i32* %test_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_ifconv:250  %tmp_97 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %p_Val2_9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:251  %tmp_119_cast = zext i16 %tmp_97 to i32

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:252  %test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="test_V_addr_7"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:253  store i32 %tmp_119_cast, i32* %test_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="375" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
:51  %SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_19"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %SBUS_data_addr_20 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_20"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
:53  %SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_20"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:15  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:26  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:37  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:48  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:74  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:83  %p_trunc17_ext = zext i13 %op_V_assign_0_7 to i16

]]></Node>
<StgValue><ssdm name="p_trunc17_ext"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:85  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_6, i16 %p_trunc17_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:94  %OUT_addr_7 = getelementptr i16* %OUT_r, i64 8

]]></Node>
<StgValue><ssdm name="OUT_addr_7"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:96  %OUT_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_req"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:105  %op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_9"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:117  %op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_s"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:129  %op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:135  %channels_12_load = load i11* @channels_12, align 2

]]></Node>
<StgValue><ssdm name="channels_12_load"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:136  %tmp_146_11 = icmp ult i11 %channels_12_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_11"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:137  %tmp_147_11 = icmp ugt i11 %channels_12_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_11"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:138  %p_channels_load_11_ca = select i1 %tmp_146_11, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_11_ca"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %tmp_80 = or i1 %tmp_146_11, %tmp_147_11

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:140  %tmp_148_11 = select i1 %tmp_80, i11 %p_channels_load_11_ca, i11 %channels_12_load

]]></Node>
<StgValue><ssdm name="tmp_148_11"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:141  %op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:253  store i32 %tmp_119_cast, i32* %test_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_ifconv:254  %tmp_100 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %p_Val2_10, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:255  %tmp_121_cast = zext i16 %tmp_100 to i32

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:256  %test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="test_V_addr_8"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:257  store i32 %tmp_121_cast, i32* %test_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="402" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
:53  %SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_20"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %SBUS_data_addr_21 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_21"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="5">
<![CDATA[
:55  %SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_21"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1">
<![CDATA[
:62  %tmp_51 = zext i1 %tmp_53 to i8

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:63  %tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_19, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="8">
<![CDATA[
:64  %tmp_58 = trunc i8 %SBUS_data_load_20 to i2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:65  %tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_51)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:66  %tmp_55 = or i9 %tmp_54, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
:67  %tmp_56 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_58, i9 %tmp_55)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:68  store i11 %tmp_56, i11* @channels_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_20, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:26  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:37  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:48  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:74  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:86  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:95  %p_trunc18_ext = zext i13 %op_V_assign_0_8 to i16

]]></Node>
<StgValue><ssdm name="p_trunc18_ext"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:97  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_7, i16 %p_trunc18_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:106  %OUT_addr_8 = getelementptr i16* %OUT_r, i64 9

]]></Node>
<StgValue><ssdm name="OUT_addr_8"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:108  %OUT_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_req"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:117  %op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_s"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:129  %op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:141  %op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:257  store i32 %tmp_121_cast, i32* %test_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_ifconv:258  %tmp_101 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %p_Val2_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:259  %tmp_123_cast = zext i16 %tmp_101 to i32

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:260  %test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="test_V_addr_9"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:261  store i32 %tmp_123_cast, i32* %test_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="430" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="5">
<![CDATA[
:55  %SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_21"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %SBUS_data_addr_22 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_22"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="5">
<![CDATA[
:57  %SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_22"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="8">
<![CDATA[
:70  %tmp_62 = trunc i8 %SBUS_data_load_21 to i5

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
:71  %tmp_59 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_62, i6 %tmp_57)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:72  store i11 %tmp_59, i11* @channels_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73  %tmp_60 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_21, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:37  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:48  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:74  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:86  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:98  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:107  %p_trunc19_ext = zext i13 %op_V_assign_0_9 to i16

]]></Node>
<StgValue><ssdm name="p_trunc19_ext"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:109  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_8, i16 %p_trunc19_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:117  %op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_s"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:118  %OUT_addr_9 = getelementptr i16* %OUT_r, i64 10

]]></Node>
<StgValue><ssdm name="OUT_addr_9"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:120  %OUT_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_req"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:129  %op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:141  %op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:147  %channels_13_load = load i11* @channels_13, align 2

]]></Node>
<StgValue><ssdm name="channels_13_load"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:148  %tmp_146_12 = icmp ult i11 %channels_13_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_12"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:149  %tmp_147_12 = icmp ugt i11 %channels_13_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_12"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:150  %p_channels_load_12_ca = select i1 %tmp_146_12, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_12_ca"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:151  %tmp_81 = or i1 %tmp_146_12, %tmp_147_12

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:152  %tmp_148_12 = select i1 %tmp_81, i11 %p_channels_load_12_ca, i11 %channels_13_load

]]></Node>
<StgValue><ssdm name="tmp_148_12"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:153  %op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:261  store i32 %tmp_123_cast, i32* %test_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
_ifconv:262  %tmp_98 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %tmp_94, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:263  %tmp_125_cast = zext i17 %tmp_98 to i32

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:264  %test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="test_V_addr_10"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:265  store i32 %tmp_125_cast, i32* %test_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="461" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="5">
<![CDATA[
:57  %SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_22"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %SBUS_data_addr_23 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_23"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
:59  %SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_23"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:74  %tmp_61 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_22, i3 %tmp_60)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:75  store i11 %tmp_61, i11* @channels_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:48  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:74  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:86  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:98  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:110  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:119  %p_trunc20_ext = zext i13 %op_V_assign_0_s to i16

]]></Node>
<StgValue><ssdm name="p_trunc20_ext"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:121  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_9, i16 %p_trunc20_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:129  %op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:130  %OUT_addr_10 = getelementptr i16* %OUT_r, i64 11

]]></Node>
<StgValue><ssdm name="OUT_addr_10"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:132  %OUT_addr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_req"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:141  %op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:153  %op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:159  %channels_14_load = load i11* @channels_14, align 2

]]></Node>
<StgValue><ssdm name="channels_14_load"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:160  %tmp_146_13 = icmp ult i11 %channels_14_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_13"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:161  %tmp_147_13 = icmp ugt i11 %channels_14_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_13"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:162  %p_channels_load_13_ca = select i1 %tmp_146_13, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_13_ca"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:163  %tmp_82 = or i1 %tmp_146_13, %tmp_147_13

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:164  %tmp_148_13 = select i1 %tmp_82, i11 %p_channels_load_13_ca, i11 %channels_14_load

]]></Node>
<StgValue><ssdm name="tmp_148_13"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:165  %op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_10"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:216  %tmp_86_cast = select i1 %icmp, i2 0, i2 1

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:217  %tmp_87 = select i1 %tmp_1_i, i2 %tmp_86_cast, i2 -2

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:265  store i32 %tmp_125_cast, i32* %test_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="18" op_0_bw="18" op_1_bw="2" op_2_bw="16">
<![CDATA[
_ifconv:266  %tmp_99 = call i18 @_ssdm_op_BitConcatenate.i18.i2.i16(i2 %tmp_87, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="18">
<![CDATA[
_ifconv:267  %tmp_127_cast = zext i18 %tmp_99 to i32

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:268  %test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="test_V_addr_11"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:269  store i32 %tmp_127_cast, i32* %test_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="492" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
:59  %SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_23"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8">
<![CDATA[
:60  %tmp_1 = trunc i8 %SBUS_data_load_23 to i1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:76  %tmp_92_cast_cast_cas = select i1 %tmp_1, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="tmp_92_cast_cast_cas"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:77  store i11 %tmp_92_cast_cast_cas, i11* @channels_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:78  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:79  %tmp_95_cast_cast_cas = select i1 %tmp_63, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="tmp_95_cast_cast_cas"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:80  store i11 %tmp_95_cast_cast_cas, i11* @channels_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:81  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:82  br i1 %tmp_86, label %2, label %._crit_edge194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:74  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:86  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:98  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:110  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:122  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:131  %p_trunc21_ext = zext i13 %op_V_assign_0_1 to i16

]]></Node>
<StgValue><ssdm name="p_trunc21_ext"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:133  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %p_trunc21_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="26" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:141  %op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2"/></StgValue>
</operation>

<operation id="509" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:142  %OUT_addr_11 = getelementptr i16* %OUT_r, i64 12

]]></Node>
<StgValue><ssdm name="OUT_addr_11"/></StgValue>
</operation>

<operation id="510" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:144  %OUT_addr_11_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_req"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:153  %op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3"/></StgValue>
</operation>

<operation id="512" st_id="26" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:165  %op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_10"/></StgValue>
</operation>

<operation id="513" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:171  %channels_15_load = load i11* @channels_15, align 2

]]></Node>
<StgValue><ssdm name="channels_15_load"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:172  %tmp_146_14 = icmp ult i11 %channels_15_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_14"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:173  %tmp_147_14 = icmp ugt i11 %channels_15_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_14"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:174  %p_channels_load_14_ca = select i1 %tmp_146_14, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_14_ca"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:175  %tmp_83 = or i1 %tmp_146_14, %tmp_147_14

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:176  %tmp_148_14 = select i1 %tmp_83, i11 %p_channels_load_14_ca, i11 %channels_15_load

]]></Node>
<StgValue><ssdm name="tmp_148_14"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:177  %op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_11"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:269  store i32 %tmp_127_cast, i32* %test_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="521" st_id="27" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:86  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:98  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:110  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:122  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:134  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:143  %p_trunc22_ext = zext i13 %op_V_assign_0_2 to i16

]]></Node>
<StgValue><ssdm name="p_trunc22_ext"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:145  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_11, i16 %p_trunc22_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="27" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:153  %op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:165  %op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_10"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:177  %op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_11"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:183  %channels_16_load = load i11* @channels_16, align 2

]]></Node>
<StgValue><ssdm name="channels_16_load"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:184  %tmp_146_15 = icmp ult i11 %channels_16_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_15"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:185  %tmp_147_15 = icmp ugt i11 %channels_16_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_15"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:186  %p_channels_load_15_ca = select i1 %tmp_146_15, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_15_ca"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:187  %tmp_84 = or i1 %tmp_146_15, %tmp_147_15

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:188  %tmp_148_15 = select i1 %tmp_84, i11 %p_channels_load_15_ca, i11 %channels_16_load

]]></Node>
<StgValue><ssdm name="tmp_148_15"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:189  %op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_12"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="538" st_id="28" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:98  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:110  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:122  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:134  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:146  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:153  %op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:154  %OUT_addr_12 = getelementptr i16* %OUT_r, i64 13

]]></Node>
<StgValue><ssdm name="OUT_addr_12"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:156  %OUT_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_req"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:165  %op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_10"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:177  %op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_11"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:189  %op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_12"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11">
<![CDATA[
_ifconv:195  %channels_17_load = load i11* @channels_17, align 2

]]></Node>
<StgValue><ssdm name="channels_17_load"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:196  %tmp_146_16 = icmp ult i11 %channels_17_load, 200

]]></Node>
<StgValue><ssdm name="tmp_146_16"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:197  %tmp_147_16 = icmp ugt i11 %channels_17_load, -248

]]></Node>
<StgValue><ssdm name="tmp_147_16"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:198  %p_channels_load_16_ca = select i1 %tmp_146_16, i11 200, i11 -248

]]></Node>
<StgValue><ssdm name="p_channels_load_16_ca"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:199  %tmp_85 = or i1 %tmp_146_16, %tmp_147_16

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:200  %tmp_148_16 = select i1 %tmp_85, i11 %p_channels_load_16_ca, i11 %channels_17_load

]]></Node>
<StgValue><ssdm name="tmp_148_16"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:201  %op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="556" st_id="29" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:110  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="557" st_id="29" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:122  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="558" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:134  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:146  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:155  %p_trunc23_ext = zext i13 %op_V_assign_0_3 to i16

]]></Node>
<StgValue><ssdm name="p_trunc23_ext"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:157  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_12, i16 %p_trunc23_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="29" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:165  %op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_10"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:166  %OUT_addr_13 = getelementptr i16* %OUT_r, i64 14

]]></Node>
<StgValue><ssdm name="OUT_addr_13"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:168  %OUT_addr_13_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_req"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:177  %op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_11"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:189  %op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_12"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:201  %op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="568" st_id="30" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:122  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="569" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:134  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="570" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:146  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="571" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:158  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="572" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:167  %p_trunc24_ext = zext i13 %op_V_assign_0_10 to i16

]]></Node>
<StgValue><ssdm name="p_trunc24_ext"/></StgValue>
</operation>

<operation id="573" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:169  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_13, i16 %p_trunc24_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="30" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:177  %op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_11"/></StgValue>
</operation>

<operation id="575" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:178  %OUT_addr_14 = getelementptr i16* %OUT_r, i64 15

]]></Node>
<StgValue><ssdm name="OUT_addr_14"/></StgValue>
</operation>

<operation id="576" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:180  %OUT_addr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_req"/></StgValue>
</operation>

<operation id="577" st_id="30" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:189  %op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_12"/></StgValue>
</operation>

<operation id="578" st_id="30" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:201  %op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="579" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:134  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:146  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:158  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:170  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:179  %p_trunc25_ext = zext i13 %op_V_assign_0_11 to i16

]]></Node>
<StgValue><ssdm name="p_trunc25_ext"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:181  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_14, i16 %p_trunc25_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:189  %op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_12"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:190  %OUT_addr_15 = getelementptr i16* %OUT_r, i64 16

]]></Node>
<StgValue><ssdm name="OUT_addr_15"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:192  %OUT_addr_15_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_req"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:201  %op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="589" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:146  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="590" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:158  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="591" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:170  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="592" st_id="32" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:182  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>

<operation id="593" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:191  %p_trunc26_ext = zext i13 %op_V_assign_0_12 to i16

]]></Node>
<StgValue><ssdm name="p_trunc26_ext"/></StgValue>
</operation>

<operation id="594" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:193  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_15, i16 %p_trunc26_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="32" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="13" op_1_bw="11">
<![CDATA[
_ifconv:201  %op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_13"/></StgValue>
</operation>

<operation id="596" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:202  %OUT_addr_16 = getelementptr i16* %OUT_r, i64 17

]]></Node>
<StgValue><ssdm name="OUT_addr_16"/></StgValue>
</operation>

<operation id="597" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:204  %OUT_addr_16_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="598" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:55  %OUT_addr_3 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_3"/></StgValue>
</operation>

<operation id="599" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:158  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="600" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:170  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="601" st_id="33" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:182  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:194  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:203  %p_trunc27_ext = zext i13 %op_V_assign_0_13 to i16

]]></Node>
<StgValue><ssdm name="p_trunc27_ext"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:205  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 %p_trunc27_ext, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:210  %OUT_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="606" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:62  %OUT_addr_4 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_4"/></StgValue>
</operation>

<operation id="607" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:158  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="608" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:170  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="609" st_id="34" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:182  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>

<operation id="610" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:194  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="611" st_id="34" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:206  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="612" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="13">
<![CDATA[
_ifconv:208  %p_Val2_2 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %tmp_94, i13 0)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="613" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:209  %p_Val2_2_cast = zext i14 %p_Val2_2 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="614" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:211  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_3, i16 %p_Val2_2_cast, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:220  %OUT_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="616" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:170  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="617" st_id="35" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:182  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>

<operation id="618" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:194  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="619" st_id="35" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:206  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="620" st_id="35" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:212  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="621" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="15" op_1_bw="2" op_2_bw="13">
<![CDATA[
_ifconv:218  %p_Val2_3 = call i15 @_ssdm_op_BitConcatenate.i15.i2.i13(i2 %tmp_87, i13 0)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="622" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:219  %p_Val2_3_cast = zext i15 %p_Val2_3 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_3_cast"/></StgValue>
</operation>

<operation id="623" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv:221  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_4, i16 %p_Val2_3_cast, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="624" st_id="36" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:182  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>

<operation id="625" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:194  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="626" st_id="36" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:206  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="627" st_id="36" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:212  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="628" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:222  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="629" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:194  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="630" st_id="37" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:206  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="631" st_id="37" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:212  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="632" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:222  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="633" st_id="38" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:206  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="634" st_id="38" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:212  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="635" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:222  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="636" st_id="39" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:212  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="637" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:222  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="638" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str6, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %errors_load = load i32* @errors, align 4

]]></Node>
<StgValue><ssdm name="errors_load"/></StgValue>
</operation>

<operation id="650" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_6 = add i32 %errors_load, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="651" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  store i32 %tmp_6, i32* @errors, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
:0  %lost_load = load i32* @lost, align 4

]]></Node>
<StgValue><ssdm name="lost_load"/></StgValue>
</operation>

<operation id="653" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_64 = add nsw i32 %lost_load, 1

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="654" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_64, i32* @lost, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv:222  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>

<operation id="657" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0">
<![CDATA[
_ifconv:270  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
