#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-94-ga317a066)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x7faac4304080 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v0x600001738630_0 .net "accumulated_orders", 31 0, v0x600001730000_0;  1 drivers
v0x6000017386c0_0 .var "address_read", 4 0;
v0x600001738750_0 .var "address_write", 4 0;
v0x6000017387e0_0 .var "change_max", 0 0;
v0x600001738870_0 .var "clk_read", 0 0;
v0x600001738900_0 .var "clk_write", 0 0;
v0x600001738990_0 .var "data_write", 31 0;
v0x600001738a20_0 .net "max_to_trade", 31 0, v0x6000017383f0_0;  1 drivers
v0x600001738ab0_0 .var "write_enable", 0 0;
S_0x7faac43041f0 .scope module, "RAMUPSTREAM" "ramupstream" 2 18, 3 8 0, S_0x7faac4304080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 5 "address_write";
    .port_info 2 /INPUT 32 "data_write";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "change_max";
    .port_info 5 /INPUT 1 "clk_read";
    .port_info 6 /INPUT 5 "address_read";
    .port_info 7 /OUTPUT 32 "accumulated_orders";
    .port_info 8 /OUTPUT 32 "max_to_trade";
    .port_info 9 /OUTPUT 1 "memwr";
P_0x600001034000 .param/l "A_MAX" 0 3 13, +C4<00000000000000000000000000100000>;
P_0x600001034040 .param/l "A_WIDTH" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x600001034080 .param/l "D_WIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
v0x600001730000_0 .var "accumulated_orders", 31 0;
v0x600001738000_0 .net "address_read", 4 0, v0x6000017386c0_0;  1 drivers
v0x600001738090_0 .net "address_write", 4 0, v0x600001738750_0;  1 drivers
v0x600001738120_0 .net "change_max", 0 0, v0x6000017387e0_0;  1 drivers
v0x6000017381b0_0 .net "clk_read", 0 0, v0x600001738870_0;  1 drivers
v0x600001738240_0 .net "clk_write", 0 0, v0x600001738900_0;  1 drivers
v0x6000017382d0_0 .net "data_write", 31 0, v0x600001738990_0;  1 drivers
v0x600001738360_0 .var/i "i", 31 0;
v0x6000017383f0_0 .var "max_to_trade", 31 0;
v0x600001738480 .array "memory", 0 31, 31 0;
v0x600001738510_0 .var "memwr", 0 0;
v0x6000017385a0_0 .net "write_enable", 0 0, v0x600001738ab0_0;  1 drivers
E_0x600002b34000 .event posedge, v0x6000017381b0_0;
E_0x600002b34030 .event posedge, v0x600001738240_0;
S_0x7faac41048e0 .scope task, "toggle_clk_read" "toggle_clk_read" 2 90, 2 90 0, S_0x7faac4304080;
 .timescale 0 0;
TD_test.toggle_clk_read ;
    %delay 10, 0;
    %load/vec4 v0x600001738870_0;
    %inv;
    %store/vec4 v0x600001738870_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x600001738870_0;
    %inv;
    %store/vec4 v0x600001738870_0, 0, 1;
    %end;
S_0x7faac4104290 .scope task, "toggle_clk_write" "toggle_clk_write" 2 83, 2 83 0, S_0x7faac4304080;
 .timescale 0 0;
TD_test.toggle_clk_write ;
    %delay 10, 0;
    %load/vec4 v0x600001738900_0;
    %inv;
    %store/vec4 v0x600001738900_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x600001738900_0;
    %inv;
    %store/vec4 v0x600001738900_0, 0, 1;
    %end;
    .scope S_0x7faac43041f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001738360_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600001738360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001738360_0;
    %store/vec4a v0x600001738480, 4, 0;
    %load/vec4 v0x600001738360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001738360_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7faac43041f0;
T_3 ;
    %wait E_0x600002b34030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001738510_0, 0;
    %load/vec4 v0x6000017385a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x600001738120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000017382d0_0;
    %pad/u 16;
    %load/vec4 v0x600001738090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001738480, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001738510_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x6000017382d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x600001738090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001738480, 4;
    %parti/s 16, 0, 2;
    %add;
    %load/vec4 v0x600001738090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001738480, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001738510_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7faac43041f0;
T_4 ;
    %wait E_0x600002b34000;
    %load/vec4 v0x600001738000_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001738480, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x600001730000_0, 0;
    %load/vec4 v0x600001738000_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001738480, 4;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %assign/vec4 v0x6000017383f0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7faac4304080;
T_5 ;
    %vpi_call 2 31 "$dumpfile", "../testbench/outputs/Module/ramupstreamdump.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7faac4304080 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001738900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001738870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001738ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017387e0_0, 0, 1;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x6000017386c0_0, 0, 5;
    %load/vec4 v0x6000017386c0_0;
    %store/vec4 v0x600001738750_0, 0, 5;
    %vpi_call 2 41 "$display", "Read initial data." {0 0 0};
    %fork TD_test.toggle_clk_read, S_0x7faac41048e0;
    %join;
    %vpi_call 2 43 "$display", "data[%0h]: %0h, %0h", v0x6000017386c0_0, v0x600001738630_0, v0x600001738a20_0 {0 0 0};
    %vpi_call 2 46 "$display", "Write new data to accumulated." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001738ab0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x600001738990_0, 0, 32;
    %fork TD_test.toggle_clk_write, S_0x7faac4104290;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001738ab0_0, 0, 1;
    %vpi_call 2 52 "$display", "Read new data." {0 0 0};
    %fork TD_test.toggle_clk_read, S_0x7faac41048e0;
    %join;
    %vpi_call 2 54 "$display", "data[%0h]: %0h, %0h", v0x6000017386c0_0, v0x600001738630_0, v0x600001738a20_0 {0 0 0};
    %vpi_call 2 57 "$display", "Write new data to max to trade." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001738ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017387e0_0, 0, 1;
    %pushi/vec4 1443, 0, 32;
    %store/vec4 v0x600001738990_0, 0, 32;
    %fork TD_test.toggle_clk_write, S_0x7faac4104290;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001738ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017387e0_0, 0, 1;
    %vpi_call 2 65 "$display", "Read new data." {0 0 0};
    %fork TD_test.toggle_clk_read, S_0x7faac41048e0;
    %join;
    %vpi_call 2 67 "$display", "data[%0h]: %0h, %0h", v0x6000017386c0_0, v0x600001738630_0, v0x600001738a20_0 {0 0 0};
    %vpi_call 2 71 "$display", "Write new data to accumulated." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001738ab0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001738990_0, 0, 32;
    %fork TD_test.toggle_clk_write, S_0x7faac4104290;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001738ab0_0, 0, 1;
    %vpi_call 2 77 "$display", "Read new data." {0 0 0};
    %fork TD_test.toggle_clk_read, S_0x7faac41048e0;
    %join;
    %vpi_call 2 79 "$display", "data[%0h]: %0h, %0h", v0x6000017386c0_0, v0x600001738630_0, v0x600001738a20_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ramupstreamtest.sv";
    "ramupstream.sv";
