ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x8 (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2810,len:0x15a0
load:0x403c8700,len:0x4
load:0x403c8704,len:0xd20
load:0x403cb700,len:0x2f00
entry 0x403c8928
[0;32mI (27) boot: ESP-IDF v5.4.1 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Jun  3 2025 16:51:28[0m
[0;32mI (27) boot: Multicore bootloader[0m
[0;32mI (27) boot: chip revision: v0.2[0m
[0;32mI (30) boot: efuse block revision: v1.3[0m
[0;32mI (33) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (37) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (41) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (45) boot: Enabling RNG early entropy source...[0m
[0;32mI (49) boot: Partition Table:[0m
[0;32mI (52) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (58) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (65) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (71) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (78) boot: End of partition table[0m
[0;32mI (81) esp_image: segment 0: paddr=00010020 vaddr=3c020020 size=0c04ch ( 49228) map[0m
[0;32mI (97) esp_image: segment 1: paddr=0001c074 vaddr=3fc93300 size=02a88h ( 10888) load[0m
[0;32mI (100) esp_image: segment 2: paddr=0001eb04 vaddr=40374000 size=01514h (  5396) load[0m
[0;32mI (105) esp_image: segment 3: paddr=00020020 vaddr=42000020 size=1c1b8h (115128) map[0m
[0;32mI (131) esp_image: segment 4: paddr=0003c1e0 vaddr=40375514 size=0dd04h ( 56580) load[0m
[0;32mI (144) esp_image: segment 5: paddr=00049eec vaddr=600fe100 size=0001ch (    28) load[0m
[0;32mI (150) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (150) boot: Disabling RNG early entropy source...[0m
[0;32mI (161) cpu_start: Multicore app[0m
[0;32mI (171) cpu_start: Pro cpu start user code[0m
[0;32mI (171) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (171) app_init: Application information:[0m
[0;32mI (171) app_init: Project name:     ESP32[0m
[0;32mI (174) app_init: App version:      564af54-dirty[0m
[0;32mI (179) app_init: Compile time:     Jun  3 2025 18:26:29[0m
[0;32mI (184) app_init: ELF file SHA256:  87b16ae91...[0m
[0;32mI (188) app_init: ESP-IDF:          v5.4.1[0m
[0;32mI (192) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (196) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (200) efuse_init: Chip rev:         v0.2[0m
[0;32mI (204) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (210) heap_init: At 3FC966C0 len 00053050 (332 KiB): RAM[0m
[0;32mI (215) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (220) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (225) heap_init: At 600FE11C len 00001ECC (7 KiB): RTCRAM[0m
[0;32mI (232) spi_flash: detected chip: gd[0m
[0;32mI (234) spi_flash: flash io: dio[0m
[0;33mW (237) spi_flash: Detected size(8192k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (250) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (256) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (263) main_task: Started on CPU0[0m
I (283Jï¿½I (283) UART_COMMUNICATION: DRIVERS SETTED UP CORRECTLY
[0;32mI (283) UART_COMMUNICATION: Raw ADC lecture: 859[0m
[0;32mI (383) UART_COMMUNICATION: Raw ADC lecture: 180[0m
[0;32mI (483) UART_COMMUNICATION: Raw ADC lecture: 181[0m
[0;32mI (583) UART_COMMUNICATION: Raw ADC lecture: 180[0m
[0;32mI (683) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (783) UART_COMMUNICATION: Raw ADC lecture: 180[0m
[0;32mI (883) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (983) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (1083) UART_COMMUNICATION: Raw ADC lecture: 174[0m
[0;32mI (1183) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (1283) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (1383) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (1483) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (1583) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (1683) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (1783) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (1883) UART_COMMUNICATION: Raw ADC lecture: 176[0m
[0;32mI (1983) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (2083) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (2183) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (2283) UART_COMMUNICATION: Raw ADC lecture: 178[0m
[0;32mI (2383) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (2483) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (2583) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (2683) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (2783) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (2883) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (2983) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (3083) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (3183) UART_COMMUNICATION: Raw ADC lecture: 176[0m
[0;32mI (3283) UART_COMMUNICATION: Raw ADC lecture: 179[0m
[0;32mI (3383) UART_COMMUNICATION: Raw ADC lecture: 175[0m
[0;32mI (3483) UART_COMMUNICATION: Raw ADC lecture: 176[0m
[0;32mI (3583) UART_COMMUNICATION: Raw ADC lecture: 179[0m
