Documentation Home
==================

<name> provides RTL-to-bitstream enablement for Zero ASIC FPGA chiplet and eFPGA core products.  This set of documents comprise a complete reference for its implementation and use.

.. toctree::
    :maxdepth: 3
    :caption: Usage
    
    getting_started
    design_preparation
    sc_preparation
    execution

.. toctree::
    :maxdepth: 1
    :caption: References

    timing_constraints	      
    pin_constraints	      
    external_links
    

Indices and tables
==================

* :ref:`genindex`
* :ref:`modindex`
* :ref:`search`
