{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1513019759904 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1513019759932 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513019760009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513019760088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513019760088 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513019760637 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1513019760637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513019760643 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1513019760673 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513019760804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513019760804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513019760804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513019760804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513019760804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513019760804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513019760804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513019760804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513019760804 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513019760804 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 14670 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513019760833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 14672 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513019760833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 14674 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513019760833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 14676 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513019760833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 14678 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513019760833 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513019760833 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513019760840 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 134 " "No exact pin location assignment(s) for 32 pins of 134 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513019764186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513019764590 ""}  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 680 -1256 -1080 696 "machineClock" "" } } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 14664 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513019764590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockMultiplexer:inst13\|clock  " "Automatically promoted node clockMultiplexer:inst13\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513019764590 ""}  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 2304 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513019764590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequencyDivider:inst16\|ClkOut  " "Automatically promoted node frequencyDivider:inst16\|ClkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockMultiplexer:inst13\|clock " "Destination node clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 2304 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513019764590 ""}  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 2301 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513019764590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|Mux32~0  " "Automatically promoted node ALU:inst\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513019764590 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 10719 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513019764590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "outputController:inst15\|Decoder0~4  " "Automatically promoted node outputController:inst15\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~0 " "Destination node finalOutput:inst18\|BCD:converter\|ones~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6296 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~1 " "Destination node finalOutput:inst18\|BCD:converter\|ones~1" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6297 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~6 " "Destination node finalOutput:inst18\|BCD:converter\|ones~6" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6304 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[26\]~4 " "Destination node outputController:inst15\|binary\[26\]~4" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6311 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|billions~0 " "Destination node finalOutput:inst18\|BCD:converter\|billions~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6316 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[25\]~5 " "Destination node outputController:inst15\|binary\[25\]~5" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6322 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[24\]~6 " "Destination node outputController:inst15\|binary\[24\]~6" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6332 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[23\]~7 " "Destination node outputController:inst15\|binary\[23\]~7" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6347 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[22\]~8 " "Destination node outputController:inst15\|binary\[22\]~8" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6359 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[21\]~9 " "Destination node outputController:inst15\|binary\[21\]~9" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6378 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513019764590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513019764590 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513019764590 ""}  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 6228 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513019764590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tripleMux:inst8\|Mux32~0  " "Automatically promoted node tripleMux:inst8\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513019764591 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 13268 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513019764591 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_TDC_IS_OFF" "" "Can't perform netlist optimizations when timing-driven compilation is turned off" {  } {  } 0 128006 "Can't perform netlist optimizations when timing-driven compilation is turned off" 0 0 "Fitter" 0 -1 1513019764666 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_FAST_FIT_IS_ON" "" "Can't perform fitting netlist optimizations during fast fit compilation" {  } {  } 0 128008 "Can't perform fitting netlist optimizations during fast fit compilation" 0 0 "Fitter" 0 -1 1513019764666 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513019764707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513019764718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513019764777 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513019764794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513019764814 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513019764837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513019764970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513019764982 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513019764982 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513019765013 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513019765013 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513019765013 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513019765015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513019765015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513019765015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513019765015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513019765015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513019765015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513019765015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513019765015 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513019765015 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513019765015 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetCPU " "Node \"resetCPU\" is assigned to location or region, but does not exist in design" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetCPU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513019767443 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513019767443 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019767443 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513019767461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513019771496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019776080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513019776173 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513019802198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019802199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513019802236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513019810962 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513019810962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019817926 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513019818180 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513019818262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513019820881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513019820887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513019823435 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "97 " "TimeQuest Timing Analyzer is analyzing 97 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1513019823667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513019823678 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513019823678 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1513019823747 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst12\|programCounter\[0\] PC:inst12\|programCounter\[0\] " "Clock target PC:inst12\|programCounter\[0\] of clock PC:inst12\|programCounter\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1513019823750 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|WideOr0~0  from: datac  to: combout " "Cell: inst13\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|clock  from: datad  to: combout " "Cell: inst13\|clock  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~0  from: datad  to: combout " "Cell: inst23\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~10  from: dataa  to: combout " "Cell: inst23\|Mux0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~11  from: datad  to: combout " "Cell: inst23\|Mux0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~15  from: datac  to: combout " "Cell: inst23\|Mux0~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~16  from: datac  to: combout " "Cell: inst23\|Mux0~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~1  from: datad  to: combout " "Cell: inst23\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~3  from: dataa  to: combout " "Cell: inst23\|Mux0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~4  from: datac  to: combout " "Cell: inst23\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~7  from: dataa  to: combout " "Cell: inst23\|Mux0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux0~8  from: dataa  to: combout " "Cell: inst23\|Mux0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~0  from: datac  to: combout " "Cell: inst23\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~10  from: datac  to: combout " "Cell: inst23\|Mux1~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~11  from: datac  to: combout " "Cell: inst23\|Mux1~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~15  from: dataa  to: combout " "Cell: inst23\|Mux1~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~16  from: dataa  to: combout " "Cell: inst23\|Mux1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~1  from: datab  to: combout " "Cell: inst23\|Mux1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~3  from: datab  to: combout " "Cell: inst23\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~4  from: datac  to: combout " "Cell: inst23\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~7  from: datac  to: combout " "Cell: inst23\|Mux1~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux1~8  from: datac  to: combout " "Cell: inst23\|Mux1~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~0  from: datab  to: combout " "Cell: inst23\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~10  from: datab  to: combout " "Cell: inst23\|Mux2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~11  from: datab  to: combout " "Cell: inst23\|Mux2~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~15  from: dataa  to: combout " "Cell: inst23\|Mux2~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~16  from: dataa  to: combout " "Cell: inst23\|Mux2~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~1  from: datab  to: combout " "Cell: inst23\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~3  from: datac  to: combout " "Cell: inst23\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~4  from: datab  to: combout " "Cell: inst23\|Mux2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~7  from: datac  to: combout " "Cell: inst23\|Mux2~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux2~8  from: datac  to: combout " "Cell: inst23\|Mux2~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~0  from: datac  to: combout " "Cell: inst23\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~10  from: datac  to: combout " "Cell: inst23\|Mux3~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~11  from: datac  to: combout " "Cell: inst23\|Mux3~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~15  from: dataa  to: combout " "Cell: inst23\|Mux3~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~16  from: dataa  to: combout " "Cell: inst23\|Mux3~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~1  from: datac  to: combout " "Cell: inst23\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~3  from: dataa  to: combout " "Cell: inst23\|Mux3~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~4  from: dataa  to: combout " "Cell: inst23\|Mux3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~7  from: datab  to: combout " "Cell: inst23\|Mux3~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux3~8  from: datac  to: combout " "Cell: inst23\|Mux3~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~0  from: dataa  to: combout " "Cell: inst23\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~10  from: dataa  to: combout " "Cell: inst23\|Mux4~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~11  from: dataa  to: combout " "Cell: inst23\|Mux4~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~15  from: dataa  to: combout " "Cell: inst23\|Mux4~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~16  from: datac  to: combout " "Cell: inst23\|Mux4~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~1  from: dataa  to: combout " "Cell: inst23\|Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~3  from: datad  to: combout " "Cell: inst23\|Mux4~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~4  from: datac  to: combout " "Cell: inst23\|Mux4~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~7  from: dataa  to: combout " "Cell: inst23\|Mux4~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux4~8  from: dataa  to: combout " "Cell: inst23\|Mux4~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~0  from: datab  to: combout " "Cell: inst23\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~10  from: dataa  to: combout " "Cell: inst23\|Mux5~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~11  from: dataa  to: combout " "Cell: inst23\|Mux5~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~15  from: datab  to: combout " "Cell: inst23\|Mux5~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~16  from: datab  to: combout " "Cell: inst23\|Mux5~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~1  from: datab  to: combout " "Cell: inst23\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~3  from: datad  to: combout " "Cell: inst23\|Mux5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~4  from: datab  to: combout " "Cell: inst23\|Mux5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~7  from: dataa  to: combout " "Cell: inst23\|Mux5~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|Mux5~8  from: dataa  to: combout " "Cell: inst23\|Mux5~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: dataa  to: combout " "Cell: inst25\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datab  to: combout " "Cell: inst25\|Mux0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~0  from: datad  to: combout " "Cell: inst25\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: dataa  to: combout " "Cell: inst25\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datac  to: combout " "Cell: inst25\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~1  from: datad  to: combout " "Cell: inst25\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux0~3  from: datac  to: combout " "Cell: inst25\|Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: dataa  to: combout " "Cell: inst25\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datab  to: combout " "Cell: inst25\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux1~0  from: datad  to: combout " "Cell: inst25\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: datac  to: combout " "Cell: inst25\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~0  from: datad  to: combout " "Cell: inst25\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: dataa  to: combout " "Cell: inst25\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datab  to: combout " "Cell: inst25\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datac  to: combout " "Cell: inst25\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~1  from: datad  to: combout " "Cell: inst25\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux2~3  from: datac  to: combout " "Cell: inst25\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datab  to: combout " "Cell: inst25\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datad  to: combout " "Cell: inst25\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: dataa  to: combout " "Cell: inst25\|Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datab  to: combout " "Cell: inst25\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~1  from: datac  to: combout " "Cell: inst25\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: dataa  to: combout " "Cell: inst25\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~0  from: datad  to: combout " "Cell: inst25\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|WideOr8~1  from: datab  to: combout " "Cell: inst25\|WideOr8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux30~2  from: datab  to: combout " "Cell: inst\|Mux30~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513019823764 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1513019823764 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513019823819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513019823820 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1513019823841 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1513019823841 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513019823841 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513019823841 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequencyDivider:inst16\|ClkOut " "   1.000 frequencyDivider:inst16\|ClkOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513019823841 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 machineClock " "   1.000 machineClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513019823841 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 PC:inst12\|programCounter\[0\] " "   1.000 PC:inst12\|programCounter\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513019823841 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513019823841 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513019824217 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513019826863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513019827533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1485 " "Peak virtual memory: 1485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513019829086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:17:09 2017 " "Processing ended: Mon Dec 11 17:17:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513019829086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513019829086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513019829086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513019829086 ""}
