<?xml version="1.0" encoding="UTF-8"?>
<model fullName="gaussian_ip" name="gaussian_ip" subtype="Subsystem" synthesizable="true" type="SubSystem" checksum="2332560600" modelLocation="C:\Users\TungLT\Desktop\gaussian_ip\gaussian_ip.mdl" modelDate="2019-04-30"><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><simulinkBlock fullName="gaussian_ip/Clock" name="Clock_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="ClockPeriodUnit" value="ns"/><generic name="ClockPeriod" value="10"/><generic name="ResetLatency" value="2"/><generic name="Export" value="off"/><generic name="PhaseOffset" value="0"/><generic name="ResetType" value="Synchronized Active High"/><generic name="Reset" value="reset"/><generic name="SampleTime" value="1"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="SimulationStartCycle" value="5"/></simulinkBlock></block><block><simulinkBlock fullName="gaussian_ip/From&#xa;Workspace" name="From_Workspace" subtype="FromWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="OutputAfterFinalValue" value="Extrapolation"/><generic name="Interpolate" value="on"/><generic name="ZeroCross" value="on"/><generic name="OutDataTypeStr" value="Inherit: auto"/><generic name="VariableName" value="pixel_in"/><generic name="SampleTime" value="0"/></simulinkBlock></block><block><simulinkBlock fullName="gaussian_ip/From&#xa;Workspace1" name="From_Workspace1" subtype="FromWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="OutputAfterFinalValue" value="Extrapolation"/><generic name="Interpolate" value="on"/><generic name="ZeroCross" value="on"/><generic name="OutDataTypeStr" value="Inherit: auto"/><generic name="VariableName" value="sof_in"/><generic name="SampleTime" value="0"/></simulinkBlock></block><block><simulinkBlock fullName="gaussian_ip/From&#xa;Workspace2" name="From_Workspace2" subtype="FromWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="OutputAfterFinalValue" value="Extrapolation"/><generic name="Interpolate" value="on"/><generic name="ZeroCross" value="on"/><generic name="OutDataTypeStr" value="Inherit: auto"/><generic name="VariableName" value="eof_in"/><generic name="SampleTime" value="0"/></simulinkBlock></block><block><simulinkBlock fullName="gaussian_ip/From&#xa;Workspace3" name="From_Workspace3" subtype="FromWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="out0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><generic name="OutputAfterFinalValue" value="Extrapolation"/><generic name="Interpolate" value="on"/><generic name="ZeroCross" value="on"/><generic name="OutDataTypeStr" value="Inherit: auto"/><generic name="VariableName" value="valid_in"/><generic name="SampleTime" value="0"/></simulinkBlock></block><block><system fullName="gaussian_ip/Fusion" name="gaussian_ip_Fusion" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel2_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel1_in" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid1_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sof1_in" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof1_in" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="valid_out" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="ready2_in" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/pixel2_in" name="pixel2_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/pixel1_in" name="pixel1_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/valid1_in" name="valid1_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/sof1_in" name="sof1_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/eof1_in" name="eof1_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="8"/><generic name="BitPattern" value="00000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Constant25" name="Constant25" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="8"/><generic name="BitPattern" value="11111111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0011111111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><system fullName="gaussian_ip/Fusion/Decomposition_1" name="gaussian_ip_Fusion_Decomposition_1" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sof_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="diff_out" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="valid_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/sof_in" name="sof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/Round" name="Round" subtype="com.altera.dspbuilder.blockset.iobus.Round" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_round"><connectionPoint name="datain" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="dataout" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><connectionPoint name="reset" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="OUT_WIDTH_g" value="8"/><generic name="IN_WIDTH_g" value="24"/><generic name="PIPELINE_g" value="0"/><generic name="ROUNDING_TYPE_g" value="ROUND_UP"/><generic name="SIGNED_g" value="0"/></libraryBlock></block><block><system fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals" name="gaussian_ip_Fusion_Decomposition_1_generate_signals" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="valid_in" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sof_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_out" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/sof_in" name="sof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="6"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Comparator6" name="Comparator6" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="6"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Comparator7" name="Comparator7" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Comparator8" name="Comparator8" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010011011"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000011"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000011101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000100"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100001"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="5" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="5"/><generic name="BitPattern" value="00000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="5" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="5"/><generic name="BitPattern" value="11101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000100"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="sset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="cnt_ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="5" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="1"/><generic name="use_sload" value="0"/><generic name="width" value="5"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="30"/><generic name="use_sclr" value="0"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/counter_col" name="counter_col" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="668"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/counter_row" name="counter_row" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="0"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="508"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/generate_signals/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant2_output_Comparator1_datab" type="wire"><src block="Constant2" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant3_output_Comparator2_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant4_output_Comparator3_datab" type="wire"><src block="Constant4" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Constant5_output_Comparator4_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator4" port="datab"/></signal><signal name="Constant6_output_Comparator7_datab" type="wire"><src block="Constant6" port="output"/><dst block="Comparator7" port="datab"/></signal><signal name="Constant7_output_Comparator5_datab" type="wire"><src block="Constant7" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="Constant8_output_Comparator6_datab" type="wire"><src block="Constant8" port="output"/><dst block="Comparator6" port="datab"/></signal><signal name="Constant9_output_Comparator8_datab" type="wire"><src block="Constant9" port="output"/><dst block="Comparator8" port="datab"/></signal><signal name="counter_row_q_Comparator8_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator8" port="dataa"/></signal><signal name="counter_col_q_Comparator7_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator7" port="dataa"/></signal><signal name="counter_col_q_Comparator_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator" port="dataa"/></signal><signal name="Counter_q_Comparator5_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator5" port="dataa"/></signal><signal name="counter_col_q_Comparator3_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator3" port="dataa"/></signal><signal name="counter_col_q_Comparator1_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator1" port="dataa"/></signal><signal name="counter_row_q_Comparator4_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="counter_row_q_Comparator2_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator2" port="dataa"/></signal><signal name="Counter_q_Comparator6_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator6" port="dataa"/></signal><signal name="eof_in_output_Counter_sset" type="wire"><src block="eof_in" port="output"/><dst block="Counter" port="sset"/></signal><signal name="Comparator3_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator3" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Comparator1_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator1" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator2_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator2_data0" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Logical_Bit_Operator1_result_Logical_Bit_Operator2_data1" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Comparator5_result_Logical_Bit_Operator2_data2" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator2" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator3_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Comparator6_result_Logical_Bit_Operator3_data1" type="wire"><src block="Comparator6" port="result"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator2_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator6_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Comparator_result_Logical_Bit_Operator6_data1" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator7_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="Comparator8_result_Logical_Bit_Operator7_data1" type="wire"><src block="Comparator8" port="result"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Comparator7_result_Logical_Bit_Operator7_data2" type="wire"><src block="Comparator7" port="result"/><dst block="Logical_Bit_Operator7" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator8_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="Comparator5_result_Logical_Bit_Operator8_data1" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="valid_in_output_counter_col_cnt_ena" type="wire"><src block="valid_in" port="output"/><dst block="counter_col" port="cnt_ena"/></signal><signal name="eof_in_output_counter_col_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_col" port="sclr"/></signal><signal name="Logical_Bit_Operator6_result_counter_row_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="counter_row" port="cnt_ena"/></signal><signal name="eof_in_output_counter_row_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_row" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_valid_out_input" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="valid_out" port="input"/></signal><signal name="Logical_Bit_Operator7_result_sof_out_input" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="sof_out" port="input"/></signal><signal name="Logical_Bit_Operator3_result_eof_out_input" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer" name="gaussian_ip_Fusion_Decomposition_1_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_03" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_04" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_13" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_14" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="10" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="11" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="12" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_23" index="13" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_24" index="14" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_30" index="15" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_31" index="16" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_32" index="17" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_33" index="18" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_34" index="19" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_40" index="20" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_41" index="21" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_42" index="22" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_43" index="23" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="data_44" index="24" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay11" name="Delay11" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay12" name="Delay12" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay13" name="Delay13" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay14" name="Delay14" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay15" name="Delay15" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay16" name="Delay16" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay17" name="Delay17" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay18" name="Delay18" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay19" name="Delay19" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay20" name="Delay20" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay4" name="Delay4" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay7" name="Delay7" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay8" name="Delay8" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="664"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="664"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Memory Delay2" name="Memory_Delay2" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="664"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/Memory Delay3" name="Memory_Delay3" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="664"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_03" name="data_03" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_04" name="data_04" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_13" name="data_13" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_14" name="data_14" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_23" name="data_23" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_24" name="data_24" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_30" name="data_30" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_31" name="data_31" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_32" name="data_32" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_33" name="data_33" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_34" name="data_34" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_40" name="data_40" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_41" name="data_41" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_42" name="data_42" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_43" name="data_43" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/line_buffer/data_44" name="data_44" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay10_output_Delay11_input" type="wire"><src block="Delay10" port="output"/><dst block="Delay11" port="input"/></signal><signal name="Delay11_output_Delay12_input" type="wire"><src block="Delay11" port="output"/><dst block="Delay12" port="input"/></signal><signal name="Delay13_output_Delay14_input" type="wire"><src block="Delay13" port="output"/><dst block="Delay14" port="input"/></signal><signal name="Delay14_output_Delay15_input" type="wire"><src block="Delay14" port="output"/><dst block="Delay15" port="input"/></signal><signal name="Delay15_output_Delay16_input" type="wire"><src block="Delay15" port="output"/><dst block="Delay16" port="input"/></signal><signal name="Delay17_output_Delay18_input" type="wire"><src block="Delay17" port="output"/><dst block="Delay18" port="input"/></signal><signal name="Delay18_output_Delay19_input" type="wire"><src block="Delay18" port="output"/><dst block="Delay19" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay19_output_Delay20_input" type="wire"><src block="Delay19" port="output"/><dst block="Delay20" port="input"/></signal><signal name="Delay2_output_Delay3_input" type="wire"><src block="Delay2" port="output"/><dst block="Delay3" port="input"/></signal><signal name="Delay3_output_Delay4_input" type="wire"><src block="Delay3" port="output"/><dst block="Delay4" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay6_output_Delay7_input" type="wire"><src block="Delay6" port="output"/><dst block="Delay7" port="input"/></signal><signal name="Delay7_output_Delay8_input" type="wire"><src block="Delay7" port="output"/><dst block="Delay8" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay11_ena" type="wire"><src block="clken" port="output"/><dst block="Delay11" port="ena"/></signal><signal name="clken_output_Delay12_ena" type="wire"><src block="clken" port="output"/><dst block="Delay12" port="ena"/></signal><signal name="clken_output_Delay13_ena" type="wire"><src block="clken" port="output"/><dst block="Delay13" port="ena"/></signal><signal name="clken_output_Delay14_ena" type="wire"><src block="clken" port="output"/><dst block="Delay14" port="ena"/></signal><signal name="clken_output_Delay15_ena" type="wire"><src block="clken" port="output"/><dst block="Delay15" port="ena"/></signal><signal name="clken_output_Delay16_ena" type="wire"><src block="clken" port="output"/><dst block="Delay16" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="clken_output_Delay17_ena" type="wire"><src block="clken" port="output"/><dst block="Delay17" port="ena"/></signal><signal name="clken_output_Delay18_ena" type="wire"><src block="clken" port="output"/><dst block="Delay18" port="ena"/></signal><signal name="clken_output_Delay19_ena" type="wire"><src block="clken" port="output"/><dst block="Delay19" port="ena"/></signal><signal name="clken_output_Delay20_ena" type="wire"><src block="clken" port="output"/><dst block="Delay20" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="clken_output_Delay4_ena" type="wire"><src block="clken" port="output"/><dst block="Delay4" port="ena"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="clken_output_Delay7_ena" type="wire"><src block="clken" port="output"/><dst block="Delay7" port="ena"/></signal><signal name="clken_output_Delay8_ena" type="wire"><src block="clken" port="output"/><dst block="Delay8" port="ena"/></signal><signal name="Delay4_output_Memory_Delay_input" type="wire"><src block="Delay4" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay8_output_Memory_Delay1_input" type="wire"><src block="Delay8" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay12_output_Memory_Delay2_input" type="wire"><src block="Delay12" port="output"/><dst block="Memory_Delay2" port="input"/></signal><signal name="clken_output_Memory_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay2" port="ena"/></signal><signal name="Memory_Delay2_output_Delay13_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="Delay13" port="input"/></signal><signal name="Delay16_output_Memory_Delay3_input" type="wire"><src block="Delay16" port="output"/><dst block="Memory_Delay3" port="input"/></signal><signal name="clken_output_Memory_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay3" port="ena"/></signal><signal name="Memory_Delay3_output_Delay17_input" type="wire"><src block="Memory_Delay3" port="output"/><dst block="Delay17" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Delay3_output_data_03_input" type="wire"><src block="Delay3" port="output"/><dst block="data_03" port="input"/></signal><signal name="Delay4_output_data_04_input" type="wire"><src block="Delay4" port="output"/><dst block="data_04" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Delay7_output_data_13_input" type="wire"><src block="Delay7" port="output"/><dst block="data_13" port="input"/></signal><signal name="Delay8_output_data_14_input" type="wire"><src block="Delay8" port="output"/><dst block="data_14" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal><signal name="Delay11_output_data_23_input" type="wire"><src block="Delay11" port="output"/><dst block="data_23" port="input"/></signal><signal name="Delay12_output_data_24_input" type="wire"><src block="Delay12" port="output"/><dst block="data_24" port="input"/></signal><signal name="Memory_Delay2_output_data_30_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="data_30" port="input"/></signal><signal name="Delay13_output_data_31_input" type="wire"><src block="Delay13" port="output"/><dst block="data_31" port="input"/></signal><signal name="Delay14_output_data_32_input" type="wire"><src block="Delay14" port="output"/><dst block="data_32" port="input"/></signal><signal name="Delay15_output_data_33_input" type="wire"><src block="Delay15" port="output"/><dst block="data_33" port="input"/></signal><signal name="Delay16_output_data_34_input" type="wire"><src block="Delay16" port="output"/><dst block="data_34" port="input"/></signal><signal name="Memory_Delay3_output_data_40_input" type="wire"><src block="Memory_Delay3" port="output"/><dst block="data_40" port="input"/></signal><signal name="Delay17_output_data_41_input" type="wire"><src block="Delay17" port="output"/><dst block="data_41" port="input"/></signal><signal name="Delay18_output_data_42_input" type="wire"><src block="Delay18" port="output"/><dst block="data_42" port="input"/></signal><signal name="Delay19_output_data_43_input" type="wire"><src block="Delay19" port="output"/><dst block="data_43" port="input"/></signal><signal name="Delay20_output_data_44_input" type="wire"><src block="Delay20" port="output"/><dst block="data_44" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator" name="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_03" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_04" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_13" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_14" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="10" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="11" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="12" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_23" index="13" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_24" index="14" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_30" index="15" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_31" index="16" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_32" index="17" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_33" index="18" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_34" index="19" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_40" index="20" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_41" index="21" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_42" index="22" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_43" index="23" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="data_44" index="24" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="25" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="pixel_diff" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_03" name="data_03" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_04" name="data_04" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_13" name="data_13" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_14" name="data_14" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_23" name="data_23" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_24" name="data_24" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_30" name="data_30" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_31" name="data_31" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_32" name="data_32" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_33" name="data_33" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_34" name="data_34" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_40" name="data_40" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_41" name="data_41" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_42" name="data_42" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_43" name="data_43" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/data_44" name="data_44" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Bus Concatenation" name="Bus_Concatenation" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Constant24" name="Constant24" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Constant25" name="Constant25" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Constant26" name="Constant26" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay11" name="Delay11" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay12" name="Delay12" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay13" name="Delay13" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay14" name="Delay14" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay15" name="Delay15" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay16" name="Delay16" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay17" name="Delay17" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay18" name="Delay18" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay19" name="Delay19" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay20" name="Delay20" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay21" name="Delay21" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay22" name="Delay22" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay23" name="Delay23" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay4" name="Delay4" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay7" name="Delay7" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay8" name="Delay8" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Gain" name="Gain" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Gain1" name="Gain1" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Gain2" name="Gain2" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Gain3" name="Gain3" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Gain4" name="Gain4" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="6"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0100100"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Gain5" name="Gain5" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Gain6" name="Gain6" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Gain7" name="Gain7" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Gain8" name="Gain8" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator" name="Logical_Bus_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator1" name="Logical_Bus_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator10" name="Logical_Bus_Operator10" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator11" name="Logical_Bus_Operator11" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator2" name="Logical_Bus_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator3" name="Logical_Bus_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator4" name="Logical_Bus_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator5" name="Logical_Bus_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator6" name="Logical_Bus_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator7" name="Logical_Bus_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator8" name="Logical_Bus_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Logical Bus Operator9" name="Logical_Bus_Operator9" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="27"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Multiplier24" name="Multiplier24" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="16"/><generic name="bWidth" value="16"/><generic name="aWidth" value="16"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="NO"/><generic name="OutputMsb" value="23"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data9" index="9" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data10" index="10" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data11" index="11" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data12" index="12" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data13" index="13" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data14" index="14" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data15" index="15" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data16" index="16" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data17" index="17" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data18" index="18" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data19" index="19" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data20" index="20" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data21" index="21" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data22" index="22" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data23" index="23" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="data24" index="24" clockdomain="Clock" bwl="16" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="25" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="21" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="16"/><generic name="direction" value="+"/><generic name="number_inputs" value="25"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="0"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/Round" name="Round" subtype="com.altera.dspbuilder.blockset.iobus.Round" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_round"><connectionPoint name="datain" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="dataout" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><connectionPoint name="reset" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="OUT_WIDTH_g" value="8"/><generic name="IN_WIDTH_g" value="24"/><generic name="PIPELINE_g" value="0"/><generic name="ROUNDING_TYPE_g" value="ROUND_UP"/><generic name="SIGNED_g" value="0"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/multiplier_accumulator/pixel_diff" name="pixel_diff" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><signal name="Constant25_output_Bus_Concatenation1_a" type="wire"><src block="Constant25" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Constant26_output_Bus_Concatenation_a" type="wire"><src block="Constant26" port="output"/><dst block="Bus_Concatenation" port="a"/></signal><signal name="data_00_output_Delay_input" type="wire"><src block="data_00" port="output"/><dst block="Delay" port="input"/></signal><signal name="data_40_output_Delay19_input" type="wire"><src block="data_40" port="output"/><dst block="Delay19" port="input"/></signal><signal name="data_04_output_Delay4_input" type="wire"><src block="data_04" port="output"/><dst block="Delay4" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="clken_output_Delay4_ena" type="wire"><src block="clken" port="output"/><dst block="Delay4" port="ena"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay12_ena" type="wire"><src block="clken" port="output"/><dst block="Delay12" port="ena"/></signal><signal name="clken_output_Delay11_ena" type="wire"><src block="clken" port="output"/><dst block="Delay11" port="ena"/></signal><signal name="clken_output_Delay16_ena" type="wire"><src block="clken" port="output"/><dst block="Delay16" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="clken_output_Delay15_ena" type="wire"><src block="clken" port="output"/><dst block="Delay15" port="ena"/></signal><signal name="data_44_output_Delay23_input" type="wire"><src block="data_44" port="output"/><dst block="Delay23" port="input"/></signal><signal name="clken_output_Delay20_ena" type="wire"><src block="clken" port="output"/><dst block="Delay20" port="ena"/></signal><signal name="clken_output_Delay21_ena" type="wire"><src block="clken" port="output"/><dst block="Delay21" port="ena"/></signal><signal name="clken_output_Delay19_ena" type="wire"><src block="clken" port="output"/><dst block="Delay19" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="clken_output_Delay7_ena" type="wire"><src block="clken" port="output"/><dst block="Delay7" port="ena"/></signal><signal name="clken_output_Delay17_ena" type="wire"><src block="clken" port="output"/><dst block="Delay17" port="ena"/></signal><signal name="clken_output_Delay8_ena" type="wire"><src block="clken" port="output"/><dst block="Delay8" port="ena"/></signal><signal name="clken_output_Delay18_ena" type="wire"><src block="clken" port="output"/><dst block="Delay18" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay13_ena" type="wire"><src block="clken" port="output"/><dst block="Delay13" port="ena"/></signal><signal name="clken_output_Delay22_ena" type="wire"><src block="clken" port="output"/><dst block="Delay22" port="ena"/></signal><signal name="clken_output_Delay14_ena" type="wire"><src block="clken" port="output"/><dst block="Delay14" port="ena"/></signal><signal name="clken_output_Delay23_ena" type="wire"><src block="clken" port="output"/><dst block="Delay23" port="ena"/></signal><signal name="data_02_output_Gain_Input" type="wire"><src block="data_02" port="output"/><dst block="Gain" port="Input"/></signal><signal name="clken_output_Gain_ena" type="wire"><src block="clken" port="output"/><dst block="Gain" port="ena"/></signal><signal name="Gain_Output_Delay2_input" type="wire"><src block="Gain" port="Output"/><dst block="Delay2" port="input"/></signal><signal name="data_12_output_Gain1_Input" type="wire"><src block="data_12" port="output"/><dst block="Gain1" port="Input"/></signal><signal name="clken_output_Gain1_ena" type="wire"><src block="clken" port="output"/><dst block="Gain1" port="ena"/></signal><signal name="Gain1_Output_Delay7_input" type="wire"><src block="Gain1" port="Output"/><dst block="Delay7" port="input"/></signal><signal name="data_20_output_Gain2_Input" type="wire"><src block="data_20" port="output"/><dst block="Gain2" port="Input"/></signal><signal name="clken_output_Gain2_ena" type="wire"><src block="clken" port="output"/><dst block="Gain2" port="ena"/></signal><signal name="Gain2_Output_Delay10_input" type="wire"><src block="Gain2" port="Output"/><dst block="Delay10" port="input"/></signal><signal name="data_21_output_Gain3_Input" type="wire"><src block="data_21" port="output"/><dst block="Gain3" port="Input"/></signal><signal name="clken_output_Gain3_ena" type="wire"><src block="clken" port="output"/><dst block="Gain3" port="ena"/></signal><signal name="Gain3_Output_Delay11_input" type="wire"><src block="Gain3" port="Output"/><dst block="Delay11" port="input"/></signal><signal name="data_22_output_Gain4_Input" type="wire"><src block="data_22" port="output"/><dst block="Gain4" port="Input"/></signal><signal name="clken_output_Gain4_ena" type="wire"><src block="clken" port="output"/><dst block="Gain4" port="ena"/></signal><signal name="data_23_output_Gain5_Input" type="wire"><src block="data_23" port="output"/><dst block="Gain5" port="Input"/></signal><signal name="clken_output_Gain5_ena" type="wire"><src block="clken" port="output"/><dst block="Gain5" port="ena"/></signal><signal name="Gain5_Output_Delay13_input" type="wire"><src block="Gain5" port="Output"/><dst block="Delay13" port="input"/></signal><signal name="data_24_output_Gain6_Input" type="wire"><src block="data_24" port="output"/><dst block="Gain6" port="Input"/></signal><signal name="clken_output_Gain6_ena" type="wire"><src block="clken" port="output"/><dst block="Gain6" port="ena"/></signal><signal name="Gain6_Output_Delay14_input" type="wire"><src block="Gain6" port="Output"/><dst block="Delay14" port="input"/></signal><signal name="data_32_output_Gain7_Input" type="wire"><src block="data_32" port="output"/><dst block="Gain7" port="Input"/></signal><signal name="clken_output_Gain7_ena" type="wire"><src block="clken" port="output"/><dst block="Gain7" port="ena"/></signal><signal name="Gain7_Output_Delay16_input" type="wire"><src block="Gain7" port="Output"/><dst block="Delay16" port="input"/></signal><signal name="data_42_output_Gain8_Input" type="wire"><src block="data_42" port="output"/><dst block="Gain8" port="Input"/></signal><signal name="clken_output_Gain8_ena" type="wire"><src block="clken" port="output"/><dst block="Gain8" port="ena"/></signal><signal name="Gain8_Output_Delay21_input" type="wire"><src block="Gain8" port="Output"/><dst block="Delay21" port="input"/></signal><signal name="data_01_output_Logical_Bus_Operator_dataa" type="wire"><src block="data_01" port="output"/><dst block="Logical_Bus_Operator" port="dataa"/></signal><signal name="Logical_Bus_Operator_result_Delay1_input" type="wire"><src block="Logical_Bus_Operator" port="result"/><dst block="Delay1" port="input"/></signal><signal name="data_03_output_Logical_Bus_Operator1_dataa" type="wire"><src block="data_03" port="output"/><dst block="Logical_Bus_Operator1" port="dataa"/></signal><signal name="Logical_Bus_Operator1_result_Delay3_input" type="wire"><src block="Logical_Bus_Operator1" port="result"/><dst block="Delay3" port="input"/></signal><signal name="data_41_output_Logical_Bus_Operator10_dataa" type="wire"><src block="data_41" port="output"/><dst block="Logical_Bus_Operator10" port="dataa"/></signal><signal name="Logical_Bus_Operator10_result_Delay20_input" type="wire"><src block="Logical_Bus_Operator10" port="result"/><dst block="Delay20" port="input"/></signal><signal name="data_43_output_Logical_Bus_Operator11_dataa" type="wire"><src block="data_43" port="output"/><dst block="Logical_Bus_Operator11" port="dataa"/></signal><signal name="Logical_Bus_Operator11_result_Delay22_input" type="wire"><src block="Logical_Bus_Operator11" port="result"/><dst block="Delay22" port="input"/></signal><signal name="data_10_output_Logical_Bus_Operator2_dataa" type="wire"><src block="data_10" port="output"/><dst block="Logical_Bus_Operator2" port="dataa"/></signal><signal name="Logical_Bus_Operator2_result_Delay5_input" type="wire"><src block="Logical_Bus_Operator2" port="result"/><dst block="Delay5" port="input"/></signal><signal name="data_11_output_Logical_Bus_Operator3_dataa" type="wire"><src block="data_11" port="output"/><dst block="Logical_Bus_Operator3" port="dataa"/></signal><signal name="Logical_Bus_Operator3_result_Delay6_input" type="wire"><src block="Logical_Bus_Operator3" port="result"/><dst block="Delay6" port="input"/></signal><signal name="data_13_output_Logical_Bus_Operator4_dataa" type="wire"><src block="data_13" port="output"/><dst block="Logical_Bus_Operator4" port="dataa"/></signal><signal name="Logical_Bus_Operator4_result_Delay8_input" type="wire"><src block="Logical_Bus_Operator4" port="result"/><dst block="Delay8" port="input"/></signal><signal name="data_14_output_Logical_Bus_Operator5_dataa" type="wire"><src block="data_14" port="output"/><dst block="Logical_Bus_Operator5" port="dataa"/></signal><signal name="Logical_Bus_Operator5_result_Delay9_input" type="wire"><src block="Logical_Bus_Operator5" port="result"/><dst block="Delay9" port="input"/></signal><signal name="data_30_output_Logical_Bus_Operator6_dataa" type="wire"><src block="data_30" port="output"/><dst block="Logical_Bus_Operator6" port="dataa"/></signal><signal name="Logical_Bus_Operator6_result_Delay12_input" type="wire"><src block="Logical_Bus_Operator6" port="result"/><dst block="Delay12" port="input"/></signal><signal name="data_31_output_Logical_Bus_Operator7_dataa" type="wire"><src block="data_31" port="output"/><dst block="Logical_Bus_Operator7" port="dataa"/></signal><signal name="Logical_Bus_Operator7_result_Delay15_input" type="wire"><src block="Logical_Bus_Operator7" port="result"/><dst block="Delay15" port="input"/></signal><signal name="data_33_output_Logical_Bus_Operator8_dataa" type="wire"><src block="data_33" port="output"/><dst block="Logical_Bus_Operator8" port="dataa"/></signal><signal name="Logical_Bus_Operator8_result_Delay17_input" type="wire"><src block="Logical_Bus_Operator8" port="result"/><dst block="Delay17" port="input"/></signal><signal name="data_34_output_Logical_Bus_Operator9_dataa" type="wire"><src block="data_34" port="output"/><dst block="Logical_Bus_Operator9" port="dataa"/></signal><signal name="Logical_Bus_Operator9_result_Delay18_input" type="wire"><src block="Logical_Bus_Operator9" port="result"/><dst block="Delay18" port="input"/></signal><signal name="data_22_output_Memory_Delay_input" type="wire"><src block="data_22" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Bus_Concatenation1_b" type="wire"><src block="Memory_Delay" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="Parallel_Adder_Subtractor_result_Multiplier24_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier24" port="dataa"/></signal><signal name="Constant24_output_Multiplier24_datab" type="wire"><src block="Constant24" port="output"/><dst block="Multiplier24" port="datab"/></signal><signal name="clken_output_Multiplier24_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier24" port="ena"/></signal><signal name="Delay_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="Delay" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="Delay1_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="Delay1" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="Delay2_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="Delay2" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="Delay3_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="Delay3" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="Delay4_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="Delay4" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="Delay5_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="Delay5" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="Delay6_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="Delay6" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="Delay7_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="Delay7" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="Delay8_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="Delay8" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="Delay9_output_Parallel_Adder_Subtractor_data9" type="wire"><src block="Delay9" port="output"/><dst block="Parallel_Adder_Subtractor" port="data9"/></signal><signal name="Delay10_output_Parallel_Adder_Subtractor_data10" type="wire"><src block="Delay10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data10"/></signal><signal name="Delay11_output_Parallel_Adder_Subtractor_data11" type="wire"><src block="Delay11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data11"/></signal><signal name="Gain4_Output_Parallel_Adder_Subtractor_data12" type="wire"><src block="Gain4" port="Output"/><dst block="Parallel_Adder_Subtractor" port="data12"/></signal><signal name="Delay13_output_Parallel_Adder_Subtractor_data13" type="wire"><src block="Delay13" port="output"/><dst block="Parallel_Adder_Subtractor" port="data13"/></signal><signal name="Delay14_output_Parallel_Adder_Subtractor_data14" type="wire"><src block="Delay14" port="output"/><dst block="Parallel_Adder_Subtractor" port="data14"/></signal><signal name="Delay12_output_Parallel_Adder_Subtractor_data15" type="wire"><src block="Delay12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data15"/></signal><signal name="Delay15_output_Parallel_Adder_Subtractor_data16" type="wire"><src block="Delay15" port="output"/><dst block="Parallel_Adder_Subtractor" port="data16"/></signal><signal name="Delay16_output_Parallel_Adder_Subtractor_data17" type="wire"><src block="Delay16" port="output"/><dst block="Parallel_Adder_Subtractor" port="data17"/></signal><signal name="Delay17_output_Parallel_Adder_Subtractor_data18" type="wire"><src block="Delay17" port="output"/><dst block="Parallel_Adder_Subtractor" port="data18"/></signal><signal name="Delay18_output_Parallel_Adder_Subtractor_data19" type="wire"><src block="Delay18" port="output"/><dst block="Parallel_Adder_Subtractor" port="data19"/></signal><signal name="Delay19_output_Parallel_Adder_Subtractor_data20" type="wire"><src block="Delay19" port="output"/><dst block="Parallel_Adder_Subtractor" port="data20"/></signal><signal name="Delay20_output_Parallel_Adder_Subtractor_data21" type="wire"><src block="Delay20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data21"/></signal><signal name="Delay21_output_Parallel_Adder_Subtractor_data22" type="wire"><src block="Delay21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data22"/></signal><signal name="Delay22_output_Parallel_Adder_Subtractor_data23" type="wire"><src block="Delay22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data23"/></signal><signal name="Delay23_output_Parallel_Adder_Subtractor_data24" type="wire"><src block="Delay23" port="output"/><dst block="Parallel_Adder_Subtractor" port="data24"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Bus_Concatenation1_output_Pipelined_Adder_dataa" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Bus_Concatenation_output_Pipelined_Adder_datab" type="wire"><src block="Bus_Concatenation" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="clken_output_Pipelined_Adder_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Multiplier24_result_Round_datain" type="wire"><src block="Multiplier24" port="result"/><dst block="Round" port="datain"/></signal><signal name="Round_dataout_Bus_Concatenation_b" type="wire"><src block="Round" port="dataout"/><dst block="Bus_Concatenation" port="b"/></signal><signal name="Multiplier24_result_pixel_out_input" type="wire"><src block="Multiplier24" port="result"/><dst block="pixel_out" port="input"/></signal><signal name="Pipelined_Adder_result_pixel_diff_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="pixel_diff" port="input"/></signal></system></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/diff_out" name="diff_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_1/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="valid_in_output_Memory_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Round_dataout_Memory_Delay_input" type="wire"><src block="Round" port="dataout"/><dst block="Memory_Delay" port="input"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_1_generate_signals_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1_generate_signals" port="valid_in"/></signal><signal name="sof_in_output_gaussian_ip_Fusion_Decomposition_1_generate_signals_sof_in" type="wire"><src block="sof_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1_generate_signals" port="sof_in"/></signal><signal name="eof_in_output_gaussian_ip_Fusion_Decomposition_1_generate_signals_eof_in" type="wire"><src block="eof_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1_generate_signals" port="eof_in"/></signal><signal name="pixel_in_output_gaussian_ip_Fusion_Decomposition_1_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_in"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_1_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="clken"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_00_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_00" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_00"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_00"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_01_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_01" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_01"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_01"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_02_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_02" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_02"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_02"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_03_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_03" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_03"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_03"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_04_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_04" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_04"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_04"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_10_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_10" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_10"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_10"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_11_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_11" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_11"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_11"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_12_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_12" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_12"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_12"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_13_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_13" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_13"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_13"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_14_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_14" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_14"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_14"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_20_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_20" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_20"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_20"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_21_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_21" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_21"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_21"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_22_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_22" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_22"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_22"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_23_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_23" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_23"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_23"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_24_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_24" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_24"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_24"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_30_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_30" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_30"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_30"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_31_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_31" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_31"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_31"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_32_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_32" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_32"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_32"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_33_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_33" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_33"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_33"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_34_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_34" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_34"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_34"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_40_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_40" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_40"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_40"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_41_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_41" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_41"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_41"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_42_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_42" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_42"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_42"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_43_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_43" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_43"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_43"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_line_buffer_data_44_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_data_44" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_line_buffer" port="data_44"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="data_44"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="clken"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_pixel_out_Round_datain" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="pixel_out"/><dst block="Round" port="datain"/></signal><signal name="Memory_Delay_output_pixel_out_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="pixel_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator_pixel_diff_diff_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" port="pixel_diff"/><dst block="diff_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_generate_signals_valid_out_valid_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_generate_signals" port="valid_out"/><dst block="valid_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_generate_signals_sof_out_sof_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_generate_signals" port="sof_out"/><dst block="sof_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_generate_signals_eof_out_eof_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1_generate_signals" port="eof_out"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_2" name="gaussian_ip_Fusion_Decomposition_2" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="diff_in" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sof_in" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="diff_out" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="valid_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/diff_in" name="diff_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/sof_in" name="sof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/Round" name="Round" subtype="com.altera.dspbuilder.blockset.iobus.Round" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_round"><connectionPoint name="datain" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="dataout" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><connectionPoint name="reset" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="OUT_WIDTH_g" value="8"/><generic name="IN_WIDTH_g" value="24"/><generic name="PIPELINE_g" value="0"/><generic name="ROUNDING_TYPE_g" value="ROUND_UP"/><generic name="SIGNED_g" value="0"/></libraryBlock></block><block><system fullName="gaussian_ip/Fusion/Decomposition_2/accumulate_diff" name="gaussian_ip_Fusion_Decomposition_2_accumulate_diff" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="diff_in" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_diff" index="2" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="diff_out" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/accumulate_diff/diff_in" name="diff_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/accumulate_diff/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/accumulate_diff/pixel_diff" name="pixel_diff" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/accumulate_diff/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="10"/><generic name="DELAY" value="2689"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/accumulate_diff/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/accumulate_diff/diff_out" name="diff_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><signal name="diff_in_output_Memory_Delay_input" type="wire"><src block="diff_in" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="valid_in_output_Memory_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="pixel_diff_output_Pipelined_Adder_dataa" type="wire"><src block="pixel_diff" port="output"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Memory_Delay_output_Pipelined_Adder_datab" type="wire"><src block="Memory_Delay" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Pipelined_Adder_result_diff_out_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="diff_out" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals" name="gaussian_ip_Fusion_Decomposition_2_generate_signals" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="valid_in" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sof_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_out" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/sof_in" name="sof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="6"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Comparator6" name="Comparator6" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="6"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Comparator7" name="Comparator7" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Comparator8" name="Comparator8" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010010111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000011110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000001000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000100110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="5" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="5"/><generic name="BitPattern" value="00000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="5" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="5"/><generic name="BitPattern" value="11110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000001000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="sset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="cnt_ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="5" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="1"/><generic name="use_sload" value="0"/><generic name="width" value="5"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="31"/><generic name="use_sclr" value="0"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/counter_col" name="counter_col" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="664"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/counter_row" name="counter_row" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="0"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="504"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/generate_signals/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant2_output_Comparator1_datab" type="wire"><src block="Constant2" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant3_output_Comparator2_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant4_output_Comparator3_datab" type="wire"><src block="Constant4" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Constant5_output_Comparator4_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator4" port="datab"/></signal><signal name="Constant6_output_Comparator7_datab" type="wire"><src block="Constant6" port="output"/><dst block="Comparator7" port="datab"/></signal><signal name="Constant7_output_Comparator5_datab" type="wire"><src block="Constant7" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="Constant8_output_Comparator6_datab" type="wire"><src block="Constant8" port="output"/><dst block="Comparator6" port="datab"/></signal><signal name="Constant9_output_Comparator8_datab" type="wire"><src block="Constant9" port="output"/><dst block="Comparator8" port="datab"/></signal><signal name="counter_row_q_Comparator8_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator8" port="dataa"/></signal><signal name="counter_col_q_Comparator7_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator7" port="dataa"/></signal><signal name="counter_col_q_Comparator_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator" port="dataa"/></signal><signal name="Counter_q_Comparator5_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator5" port="dataa"/></signal><signal name="counter_col_q_Comparator3_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator3" port="dataa"/></signal><signal name="counter_col_q_Comparator1_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator1" port="dataa"/></signal><signal name="counter_row_q_Comparator4_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="counter_row_q_Comparator2_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator2" port="dataa"/></signal><signal name="Counter_q_Comparator6_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator6" port="dataa"/></signal><signal name="eof_in_output_Counter_sset" type="wire"><src block="eof_in" port="output"/><dst block="Counter" port="sset"/></signal><signal name="Comparator3_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator3" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Comparator1_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator1" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator2_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator2_data0" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Logical_Bit_Operator1_result_Logical_Bit_Operator2_data1" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Comparator5_result_Logical_Bit_Operator2_data2" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator2" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator3_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Comparator6_result_Logical_Bit_Operator3_data1" type="wire"><src block="Comparator6" port="result"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator2_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator6_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Comparator_result_Logical_Bit_Operator6_data1" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator7_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="Comparator8_result_Logical_Bit_Operator7_data1" type="wire"><src block="Comparator8" port="result"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Comparator7_result_Logical_Bit_Operator7_data2" type="wire"><src block="Comparator7" port="result"/><dst block="Logical_Bit_Operator7" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator8_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="Comparator5_result_Logical_Bit_Operator8_data1" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="valid_in_output_counter_col_cnt_ena" type="wire"><src block="valid_in" port="output"/><dst block="counter_col" port="cnt_ena"/></signal><signal name="eof_in_output_counter_col_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_col" port="sclr"/></signal><signal name="Logical_Bit_Operator6_result_counter_row_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="counter_row" port="cnt_ena"/></signal><signal name="eof_in_output_counter_row_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_row" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_valid_out_input" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="valid_out" port="input"/></signal><signal name="Logical_Bit_Operator7_result_sof_out_input" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="sof_out" port="input"/></signal><signal name="Logical_Bit_Operator3_result_eof_out_input" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer" name="gaussian_ip_Fusion_Decomposition_2_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_03" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_04" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_13" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_14" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="10" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="11" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="12" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_23" index="13" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_24" index="14" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_30" index="15" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_31" index="16" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_32" index="17" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_33" index="18" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_34" index="19" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_40" index="20" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_41" index="21" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_42" index="22" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_43" index="23" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_44" index="24" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay11" name="Delay11" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay12" name="Delay12" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay13" name="Delay13" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay14" name="Delay14" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay15" name="Delay15" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay16" name="Delay16" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay17" name="Delay17" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay18" name="Delay18" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay19" name="Delay19" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay20" name="Delay20" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay4" name="Delay4" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay7" name="Delay7" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay8" name="Delay8" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="2"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="1320"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="1320"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Memory Delay2" name="Memory_Delay2" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="1320"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/Memory Delay3" name="Memory_Delay3" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="1320"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_03" name="data_03" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_04" name="data_04" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_13" name="data_13" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_14" name="data_14" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_23" name="data_23" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_24" name="data_24" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_30" name="data_30" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_31" name="data_31" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_32" name="data_32" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_33" name="data_33" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_34" name="data_34" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_40" name="data_40" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_41" name="data_41" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_42" name="data_42" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_43" name="data_43" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/line_buffer/data_44" name="data_44" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay10_output_Delay11_input" type="wire"><src block="Delay10" port="output"/><dst block="Delay11" port="input"/></signal><signal name="Delay11_output_Delay12_input" type="wire"><src block="Delay11" port="output"/><dst block="Delay12" port="input"/></signal><signal name="Delay13_output_Delay14_input" type="wire"><src block="Delay13" port="output"/><dst block="Delay14" port="input"/></signal><signal name="Delay14_output_Delay15_input" type="wire"><src block="Delay14" port="output"/><dst block="Delay15" port="input"/></signal><signal name="Delay15_output_Delay16_input" type="wire"><src block="Delay15" port="output"/><dst block="Delay16" port="input"/></signal><signal name="Delay17_output_Delay18_input" type="wire"><src block="Delay17" port="output"/><dst block="Delay18" port="input"/></signal><signal name="Delay18_output_Delay19_input" type="wire"><src block="Delay18" port="output"/><dst block="Delay19" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay19_output_Delay20_input" type="wire"><src block="Delay19" port="output"/><dst block="Delay20" port="input"/></signal><signal name="Delay2_output_Delay3_input" type="wire"><src block="Delay2" port="output"/><dst block="Delay3" port="input"/></signal><signal name="Delay3_output_Delay4_input" type="wire"><src block="Delay3" port="output"/><dst block="Delay4" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay6_output_Delay7_input" type="wire"><src block="Delay6" port="output"/><dst block="Delay7" port="input"/></signal><signal name="Delay7_output_Delay8_input" type="wire"><src block="Delay7" port="output"/><dst block="Delay8" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay11_ena" type="wire"><src block="clken" port="output"/><dst block="Delay11" port="ena"/></signal><signal name="clken_output_Delay12_ena" type="wire"><src block="clken" port="output"/><dst block="Delay12" port="ena"/></signal><signal name="clken_output_Delay13_ena" type="wire"><src block="clken" port="output"/><dst block="Delay13" port="ena"/></signal><signal name="clken_output_Delay14_ena" type="wire"><src block="clken" port="output"/><dst block="Delay14" port="ena"/></signal><signal name="clken_output_Delay15_ena" type="wire"><src block="clken" port="output"/><dst block="Delay15" port="ena"/></signal><signal name="clken_output_Delay16_ena" type="wire"><src block="clken" port="output"/><dst block="Delay16" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="clken_output_Delay17_ena" type="wire"><src block="clken" port="output"/><dst block="Delay17" port="ena"/></signal><signal name="clken_output_Delay18_ena" type="wire"><src block="clken" port="output"/><dst block="Delay18" port="ena"/></signal><signal name="clken_output_Delay19_ena" type="wire"><src block="clken" port="output"/><dst block="Delay19" port="ena"/></signal><signal name="clken_output_Delay20_ena" type="wire"><src block="clken" port="output"/><dst block="Delay20" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="clken_output_Delay4_ena" type="wire"><src block="clken" port="output"/><dst block="Delay4" port="ena"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="clken_output_Delay7_ena" type="wire"><src block="clken" port="output"/><dst block="Delay7" port="ena"/></signal><signal name="clken_output_Delay8_ena" type="wire"><src block="clken" port="output"/><dst block="Delay8" port="ena"/></signal><signal name="Delay4_output_Memory_Delay_input" type="wire"><src block="Delay4" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay8_output_Memory_Delay1_input" type="wire"><src block="Delay8" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay12_output_Memory_Delay2_input" type="wire"><src block="Delay12" port="output"/><dst block="Memory_Delay2" port="input"/></signal><signal name="clken_output_Memory_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay2" port="ena"/></signal><signal name="Memory_Delay2_output_Delay13_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="Delay13" port="input"/></signal><signal name="Delay16_output_Memory_Delay3_input" type="wire"><src block="Delay16" port="output"/><dst block="Memory_Delay3" port="input"/></signal><signal name="clken_output_Memory_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay3" port="ena"/></signal><signal name="Memory_Delay3_output_Delay17_input" type="wire"><src block="Memory_Delay3" port="output"/><dst block="Delay17" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Delay3_output_data_03_input" type="wire"><src block="Delay3" port="output"/><dst block="data_03" port="input"/></signal><signal name="Delay4_output_data_04_input" type="wire"><src block="Delay4" port="output"/><dst block="data_04" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Delay7_output_data_13_input" type="wire"><src block="Delay7" port="output"/><dst block="data_13" port="input"/></signal><signal name="Delay8_output_data_14_input" type="wire"><src block="Delay8" port="output"/><dst block="data_14" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal><signal name="Delay11_output_data_23_input" type="wire"><src block="Delay11" port="output"/><dst block="data_23" port="input"/></signal><signal name="Delay12_output_data_24_input" type="wire"><src block="Delay12" port="output"/><dst block="data_24" port="input"/></signal><signal name="Memory_Delay2_output_data_30_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="data_30" port="input"/></signal><signal name="Delay13_output_data_31_input" type="wire"><src block="Delay13" port="output"/><dst block="data_31" port="input"/></signal><signal name="Delay14_output_data_32_input" type="wire"><src block="Delay14" port="output"/><dst block="data_32" port="input"/></signal><signal name="Delay15_output_data_33_input" type="wire"><src block="Delay15" port="output"/><dst block="data_33" port="input"/></signal><signal name="Delay16_output_data_34_input" type="wire"><src block="Delay16" port="output"/><dst block="data_34" port="input"/></signal><signal name="Memory_Delay3_output_data_40_input" type="wire"><src block="Memory_Delay3" port="output"/><dst block="data_40" port="input"/></signal><signal name="Delay17_output_data_41_input" type="wire"><src block="Delay17" port="output"/><dst block="data_41" port="input"/></signal><signal name="Delay18_output_data_42_input" type="wire"><src block="Delay18" port="output"/><dst block="data_42" port="input"/></signal><signal name="Delay19_output_data_43_input" type="wire"><src block="Delay19" port="output"/><dst block="data_43" port="input"/></signal><signal name="Delay20_output_data_44_input" type="wire"><src block="Delay20" port="output"/><dst block="data_44" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator" name="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_03" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_04" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_13" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_14" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="10" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="11" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="12" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_23" index="13" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_24" index="14" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_30" index="15" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_31" index="16" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_32" index="17" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_33" index="18" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_34" index="19" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_40" index="20" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_41" index="21" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_42" index="22" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_43" index="23" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_44" index="24" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="25" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="pixel_diff" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_03" name="data_03" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_04" name="data_04" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_13" name="data_13" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_14" name="data_14" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_23" name="data_23" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_24" name="data_24" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_30" name="data_30" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_31" name="data_31" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_32" name="data_32" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_33" name="data_33" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_34" name="data_34" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_40" name="data_40" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_41" name="data_41" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_42" name="data_42" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_43" name="data_43" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/data_44" name="data_44" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Bus Concatenation" name="Bus_Concatenation" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Constant24" name="Constant24" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Constant25" name="Constant25" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Constant26" name="Constant26" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay11" name="Delay11" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay12" name="Delay12" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay13" name="Delay13" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay14" name="Delay14" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay15" name="Delay15" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay16" name="Delay16" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay17" name="Delay17" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay18" name="Delay18" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay19" name="Delay19" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay20" name="Delay20" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay21" name="Delay21" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay22" name="Delay22" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay23" name="Delay23" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay4" name="Delay4" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay7" name="Delay7" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay8" name="Delay8" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Gain" name="Gain" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Gain1" name="Gain1" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Gain2" name="Gain2" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Gain3" name="Gain3" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Gain4" name="Gain4" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="6"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0100100"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Gain5" name="Gain5" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Gain6" name="Gain6" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Gain7" name="Gain7" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Gain8" name="Gain8" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator" name="Logical_Bus_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator1" name="Logical_Bus_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator10" name="Logical_Bus_Operator10" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator11" name="Logical_Bus_Operator11" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator2" name="Logical_Bus_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator3" name="Logical_Bus_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator4" name="Logical_Bus_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator5" name="Logical_Bus_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator6" name="Logical_Bus_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator7" name="Logical_Bus_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator8" name="Logical_Bus_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Logical Bus Operator9" name="Logical_Bus_Operator9" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="27"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Multiplier24" name="Multiplier24" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="16"/><generic name="bWidth" value="16"/><generic name="aWidth" value="16"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="NO"/><generic name="OutputMsb" value="23"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data9" index="9" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data10" index="10" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data11" index="11" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data12" index="12" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data13" index="13" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data14" index="14" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data15" index="15" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data16" index="16" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data17" index="17" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data18" index="18" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data19" index="19" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data20" index="20" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data21" index="21" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data22" index="22" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data23" index="23" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data24" index="24" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="25" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="21" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="16"/><generic name="direction" value="+"/><generic name="number_inputs" value="25"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="0"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/Round" name="Round" subtype="com.altera.dspbuilder.blockset.iobus.Round" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_round"><connectionPoint name="datain" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="dataout" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><connectionPoint name="reset" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="OUT_WIDTH_g" value="8"/><generic name="IN_WIDTH_g" value="24"/><generic name="PIPELINE_g" value="0"/><generic name="ROUNDING_TYPE_g" value="ROUND_UP"/><generic name="SIGNED_g" value="0"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/multiplier_accumulator/pixel_diff" name="pixel_diff" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><signal name="Constant25_output_Bus_Concatenation1_a" type="wire"><src block="Constant25" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Constant26_output_Bus_Concatenation_a" type="wire"><src block="Constant26" port="output"/><dst block="Bus_Concatenation" port="a"/></signal><signal name="data_00_output_Delay_input" type="wire"><src block="data_00" port="output"/><dst block="Delay" port="input"/></signal><signal name="data_40_output_Delay19_input" type="wire"><src block="data_40" port="output"/><dst block="Delay19" port="input"/></signal><signal name="data_04_output_Delay4_input" type="wire"><src block="data_04" port="output"/><dst block="Delay4" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="clken_output_Delay4_ena" type="wire"><src block="clken" port="output"/><dst block="Delay4" port="ena"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay12_ena" type="wire"><src block="clken" port="output"/><dst block="Delay12" port="ena"/></signal><signal name="clken_output_Delay11_ena" type="wire"><src block="clken" port="output"/><dst block="Delay11" port="ena"/></signal><signal name="clken_output_Delay16_ena" type="wire"><src block="clken" port="output"/><dst block="Delay16" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="clken_output_Delay15_ena" type="wire"><src block="clken" port="output"/><dst block="Delay15" port="ena"/></signal><signal name="data_44_output_Delay23_input" type="wire"><src block="data_44" port="output"/><dst block="Delay23" port="input"/></signal><signal name="clken_output_Delay20_ena" type="wire"><src block="clken" port="output"/><dst block="Delay20" port="ena"/></signal><signal name="clken_output_Delay21_ena" type="wire"><src block="clken" port="output"/><dst block="Delay21" port="ena"/></signal><signal name="clken_output_Delay19_ena" type="wire"><src block="clken" port="output"/><dst block="Delay19" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="clken_output_Delay7_ena" type="wire"><src block="clken" port="output"/><dst block="Delay7" port="ena"/></signal><signal name="clken_output_Delay17_ena" type="wire"><src block="clken" port="output"/><dst block="Delay17" port="ena"/></signal><signal name="clken_output_Delay8_ena" type="wire"><src block="clken" port="output"/><dst block="Delay8" port="ena"/></signal><signal name="clken_output_Delay18_ena" type="wire"><src block="clken" port="output"/><dst block="Delay18" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay13_ena" type="wire"><src block="clken" port="output"/><dst block="Delay13" port="ena"/></signal><signal name="clken_output_Delay22_ena" type="wire"><src block="clken" port="output"/><dst block="Delay22" port="ena"/></signal><signal name="clken_output_Delay14_ena" type="wire"><src block="clken" port="output"/><dst block="Delay14" port="ena"/></signal><signal name="clken_output_Delay23_ena" type="wire"><src block="clken" port="output"/><dst block="Delay23" port="ena"/></signal><signal name="data_02_output_Gain_Input" type="wire"><src block="data_02" port="output"/><dst block="Gain" port="Input"/></signal><signal name="clken_output_Gain_ena" type="wire"><src block="clken" port="output"/><dst block="Gain" port="ena"/></signal><signal name="Gain_Output_Delay2_input" type="wire"><src block="Gain" port="Output"/><dst block="Delay2" port="input"/></signal><signal name="data_12_output_Gain1_Input" type="wire"><src block="data_12" port="output"/><dst block="Gain1" port="Input"/></signal><signal name="clken_output_Gain1_ena" type="wire"><src block="clken" port="output"/><dst block="Gain1" port="ena"/></signal><signal name="Gain1_Output_Delay7_input" type="wire"><src block="Gain1" port="Output"/><dst block="Delay7" port="input"/></signal><signal name="data_20_output_Gain2_Input" type="wire"><src block="data_20" port="output"/><dst block="Gain2" port="Input"/></signal><signal name="clken_output_Gain2_ena" type="wire"><src block="clken" port="output"/><dst block="Gain2" port="ena"/></signal><signal name="Gain2_Output_Delay10_input" type="wire"><src block="Gain2" port="Output"/><dst block="Delay10" port="input"/></signal><signal name="data_21_output_Gain3_Input" type="wire"><src block="data_21" port="output"/><dst block="Gain3" port="Input"/></signal><signal name="clken_output_Gain3_ena" type="wire"><src block="clken" port="output"/><dst block="Gain3" port="ena"/></signal><signal name="Gain3_Output_Delay11_input" type="wire"><src block="Gain3" port="Output"/><dst block="Delay11" port="input"/></signal><signal name="data_22_output_Gain4_Input" type="wire"><src block="data_22" port="output"/><dst block="Gain4" port="Input"/></signal><signal name="clken_output_Gain4_ena" type="wire"><src block="clken" port="output"/><dst block="Gain4" port="ena"/></signal><signal name="data_23_output_Gain5_Input" type="wire"><src block="data_23" port="output"/><dst block="Gain5" port="Input"/></signal><signal name="clken_output_Gain5_ena" type="wire"><src block="clken" port="output"/><dst block="Gain5" port="ena"/></signal><signal name="Gain5_Output_Delay13_input" type="wire"><src block="Gain5" port="Output"/><dst block="Delay13" port="input"/></signal><signal name="data_24_output_Gain6_Input" type="wire"><src block="data_24" port="output"/><dst block="Gain6" port="Input"/></signal><signal name="clken_output_Gain6_ena" type="wire"><src block="clken" port="output"/><dst block="Gain6" port="ena"/></signal><signal name="Gain6_Output_Delay14_input" type="wire"><src block="Gain6" port="Output"/><dst block="Delay14" port="input"/></signal><signal name="data_32_output_Gain7_Input" type="wire"><src block="data_32" port="output"/><dst block="Gain7" port="Input"/></signal><signal name="clken_output_Gain7_ena" type="wire"><src block="clken" port="output"/><dst block="Gain7" port="ena"/></signal><signal name="Gain7_Output_Delay16_input" type="wire"><src block="Gain7" port="Output"/><dst block="Delay16" port="input"/></signal><signal name="data_42_output_Gain8_Input" type="wire"><src block="data_42" port="output"/><dst block="Gain8" port="Input"/></signal><signal name="clken_output_Gain8_ena" type="wire"><src block="clken" port="output"/><dst block="Gain8" port="ena"/></signal><signal name="Gain8_Output_Delay21_input" type="wire"><src block="Gain8" port="Output"/><dst block="Delay21" port="input"/></signal><signal name="data_01_output_Logical_Bus_Operator_dataa" type="wire"><src block="data_01" port="output"/><dst block="Logical_Bus_Operator" port="dataa"/></signal><signal name="Logical_Bus_Operator_result_Delay1_input" type="wire"><src block="Logical_Bus_Operator" port="result"/><dst block="Delay1" port="input"/></signal><signal name="data_03_output_Logical_Bus_Operator1_dataa" type="wire"><src block="data_03" port="output"/><dst block="Logical_Bus_Operator1" port="dataa"/></signal><signal name="Logical_Bus_Operator1_result_Delay3_input" type="wire"><src block="Logical_Bus_Operator1" port="result"/><dst block="Delay3" port="input"/></signal><signal name="data_41_output_Logical_Bus_Operator10_dataa" type="wire"><src block="data_41" port="output"/><dst block="Logical_Bus_Operator10" port="dataa"/></signal><signal name="Logical_Bus_Operator10_result_Delay20_input" type="wire"><src block="Logical_Bus_Operator10" port="result"/><dst block="Delay20" port="input"/></signal><signal name="data_43_output_Logical_Bus_Operator11_dataa" type="wire"><src block="data_43" port="output"/><dst block="Logical_Bus_Operator11" port="dataa"/></signal><signal name="Logical_Bus_Operator11_result_Delay22_input" type="wire"><src block="Logical_Bus_Operator11" port="result"/><dst block="Delay22" port="input"/></signal><signal name="data_10_output_Logical_Bus_Operator2_dataa" type="wire"><src block="data_10" port="output"/><dst block="Logical_Bus_Operator2" port="dataa"/></signal><signal name="Logical_Bus_Operator2_result_Delay5_input" type="wire"><src block="Logical_Bus_Operator2" port="result"/><dst block="Delay5" port="input"/></signal><signal name="data_11_output_Logical_Bus_Operator3_dataa" type="wire"><src block="data_11" port="output"/><dst block="Logical_Bus_Operator3" port="dataa"/></signal><signal name="Logical_Bus_Operator3_result_Delay6_input" type="wire"><src block="Logical_Bus_Operator3" port="result"/><dst block="Delay6" port="input"/></signal><signal name="data_13_output_Logical_Bus_Operator4_dataa" type="wire"><src block="data_13" port="output"/><dst block="Logical_Bus_Operator4" port="dataa"/></signal><signal name="Logical_Bus_Operator4_result_Delay8_input" type="wire"><src block="Logical_Bus_Operator4" port="result"/><dst block="Delay8" port="input"/></signal><signal name="data_14_output_Logical_Bus_Operator5_dataa" type="wire"><src block="data_14" port="output"/><dst block="Logical_Bus_Operator5" port="dataa"/></signal><signal name="Logical_Bus_Operator5_result_Delay9_input" type="wire"><src block="Logical_Bus_Operator5" port="result"/><dst block="Delay9" port="input"/></signal><signal name="data_30_output_Logical_Bus_Operator6_dataa" type="wire"><src block="data_30" port="output"/><dst block="Logical_Bus_Operator6" port="dataa"/></signal><signal name="Logical_Bus_Operator6_result_Delay12_input" type="wire"><src block="Logical_Bus_Operator6" port="result"/><dst block="Delay12" port="input"/></signal><signal name="data_31_output_Logical_Bus_Operator7_dataa" type="wire"><src block="data_31" port="output"/><dst block="Logical_Bus_Operator7" port="dataa"/></signal><signal name="Logical_Bus_Operator7_result_Delay15_input" type="wire"><src block="Logical_Bus_Operator7" port="result"/><dst block="Delay15" port="input"/></signal><signal name="data_33_output_Logical_Bus_Operator8_dataa" type="wire"><src block="data_33" port="output"/><dst block="Logical_Bus_Operator8" port="dataa"/></signal><signal name="Logical_Bus_Operator8_result_Delay17_input" type="wire"><src block="Logical_Bus_Operator8" port="result"/><dst block="Delay17" port="input"/></signal><signal name="data_34_output_Logical_Bus_Operator9_dataa" type="wire"><src block="data_34" port="output"/><dst block="Logical_Bus_Operator9" port="dataa"/></signal><signal name="Logical_Bus_Operator9_result_Delay18_input" type="wire"><src block="Logical_Bus_Operator9" port="result"/><dst block="Delay18" port="input"/></signal><signal name="data_22_output_Memory_Delay_input" type="wire"><src block="data_22" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Bus_Concatenation1_b" type="wire"><src block="Memory_Delay" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="Parallel_Adder_Subtractor_result_Multiplier24_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier24" port="dataa"/></signal><signal name="Constant24_output_Multiplier24_datab" type="wire"><src block="Constant24" port="output"/><dst block="Multiplier24" port="datab"/></signal><signal name="clken_output_Multiplier24_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier24" port="ena"/></signal><signal name="Delay_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="Delay" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="Delay1_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="Delay1" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="Delay2_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="Delay2" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="Delay3_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="Delay3" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="Delay4_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="Delay4" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="Delay5_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="Delay5" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="Delay6_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="Delay6" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="Delay7_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="Delay7" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="Delay8_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="Delay8" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="Delay9_output_Parallel_Adder_Subtractor_data9" type="wire"><src block="Delay9" port="output"/><dst block="Parallel_Adder_Subtractor" port="data9"/></signal><signal name="Delay10_output_Parallel_Adder_Subtractor_data10" type="wire"><src block="Delay10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data10"/></signal><signal name="Delay11_output_Parallel_Adder_Subtractor_data11" type="wire"><src block="Delay11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data11"/></signal><signal name="Gain4_Output_Parallel_Adder_Subtractor_data12" type="wire"><src block="Gain4" port="Output"/><dst block="Parallel_Adder_Subtractor" port="data12"/></signal><signal name="Delay13_output_Parallel_Adder_Subtractor_data13" type="wire"><src block="Delay13" port="output"/><dst block="Parallel_Adder_Subtractor" port="data13"/></signal><signal name="Delay14_output_Parallel_Adder_Subtractor_data14" type="wire"><src block="Delay14" port="output"/><dst block="Parallel_Adder_Subtractor" port="data14"/></signal><signal name="Delay12_output_Parallel_Adder_Subtractor_data15" type="wire"><src block="Delay12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data15"/></signal><signal name="Delay15_output_Parallel_Adder_Subtractor_data16" type="wire"><src block="Delay15" port="output"/><dst block="Parallel_Adder_Subtractor" port="data16"/></signal><signal name="Delay16_output_Parallel_Adder_Subtractor_data17" type="wire"><src block="Delay16" port="output"/><dst block="Parallel_Adder_Subtractor" port="data17"/></signal><signal name="Delay17_output_Parallel_Adder_Subtractor_data18" type="wire"><src block="Delay17" port="output"/><dst block="Parallel_Adder_Subtractor" port="data18"/></signal><signal name="Delay18_output_Parallel_Adder_Subtractor_data19" type="wire"><src block="Delay18" port="output"/><dst block="Parallel_Adder_Subtractor" port="data19"/></signal><signal name="Delay19_output_Parallel_Adder_Subtractor_data20" type="wire"><src block="Delay19" port="output"/><dst block="Parallel_Adder_Subtractor" port="data20"/></signal><signal name="Delay20_output_Parallel_Adder_Subtractor_data21" type="wire"><src block="Delay20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data21"/></signal><signal name="Delay21_output_Parallel_Adder_Subtractor_data22" type="wire"><src block="Delay21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data22"/></signal><signal name="Delay22_output_Parallel_Adder_Subtractor_data23" type="wire"><src block="Delay22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data23"/></signal><signal name="Delay23_output_Parallel_Adder_Subtractor_data24" type="wire"><src block="Delay23" port="output"/><dst block="Parallel_Adder_Subtractor" port="data24"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Bus_Concatenation1_output_Pipelined_Adder_dataa" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Bus_Concatenation_output_Pipelined_Adder_datab" type="wire"><src block="Bus_Concatenation" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="clken_output_Pipelined_Adder_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Multiplier24_result_Round_datain" type="wire"><src block="Multiplier24" port="result"/><dst block="Round" port="datain"/></signal><signal name="Round_dataout_Bus_Concatenation_b" type="wire"><src block="Round" port="dataout"/><dst block="Bus_Concatenation" port="b"/></signal><signal name="Multiplier24_result_pixel_out_input" type="wire"><src block="Multiplier24" port="result"/><dst block="pixel_out" port="input"/></signal><signal name="Pipelined_Adder_result_pixel_diff_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="pixel_diff" port="input"/></signal></system></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/diff_out" name="diff_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_2/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="valid_in_output_Memory_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Round_dataout_Memory_Delay_input" type="wire"><src block="Round" port="dataout"/><dst block="Memory_Delay" port="input"/></signal><signal name="diff_in_output_gaussian_ip_Fusion_Decomposition_2_accumulate_diff_diff_in" type="wire"><src block="diff_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_2_accumulate_diff" port="diff_in"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_2_accumulate_diff_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_2_accumulate_diff" port="valid_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_pixel_diff_gaussian_ip_Fusion_Decomposition_2_accumulate_diff_pixel_diff" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="pixel_diff"/><dst block="gaussian_ip_Fusion_Decomposition_2_accumulate_diff" port="pixel_diff"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_2_generate_signals_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_2_generate_signals" port="valid_in"/></signal><signal name="sof_in_output_gaussian_ip_Fusion_Decomposition_2_generate_signals_sof_in" type="wire"><src block="sof_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_2_generate_signals" port="sof_in"/></signal><signal name="eof_in_output_gaussian_ip_Fusion_Decomposition_2_generate_signals_eof_in" type="wire"><src block="eof_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_2_generate_signals" port="eof_in"/></signal><signal name="pixel_in_output_gaussian_ip_Fusion_Decomposition_2_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_in"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_2_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="clken"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_00_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_00" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_00"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_00"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_01_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_01" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_01"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_01"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_02_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_02" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_02"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_02"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_03_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_03" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_03"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_03"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_04_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_04" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_04"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_04"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_10_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_10" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_10"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_10"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_11_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_11" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_11"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_11"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_12_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_12" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_12"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_12"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_13_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_13" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_13"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_13"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_14_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_14" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_14"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_14"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_20_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_20" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_20"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_20"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_21_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_21" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_21"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_21"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_22_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_22" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_22"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_22"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_23_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_23" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_23"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_23"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_24_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_24" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_24"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_24"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_30_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_30" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_30"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_30"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_31_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_31" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_31"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_31"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_32_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_32" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_32"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_32"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_33_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_33" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_33"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_33"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_34_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_34" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_34"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_34"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_40_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_40" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_40"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_40"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_41_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_41" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_41"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_41"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_42_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_42" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_42"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_42"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_43_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_43" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_43"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_43"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_line_buffer_data_44_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_data_44" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_line_buffer" port="data_44"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="data_44"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="clken"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator_pixel_out_Round_datain" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" port="pixel_out"/><dst block="Round" port="datain"/></signal><signal name="Memory_Delay_output_pixel_out_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="pixel_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_accumulate_diff_diff_out_diff_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_accumulate_diff" port="diff_out"/><dst block="diff_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_generate_signals_valid_out_valid_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_generate_signals" port="valid_out"/><dst block="valid_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_generate_signals_sof_out_sof_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_generate_signals" port="sof_out"/><dst block="sof_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_generate_signals_eof_out_eof_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2_generate_signals" port="eof_out"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_3" name="gaussian_ip_Fusion_Decomposition_3" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="pixel_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="diff_in" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sof_in" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="diff_out" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="valid_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="3" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="4" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/pixel_in" name="pixel_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/diff_in" name="diff_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/sof_in" name="sof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/Round" name="Round" subtype="com.altera.dspbuilder.blockset.iobus.Round" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_round"><connectionPoint name="datain" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="dataout" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><connectionPoint name="reset" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="OUT_WIDTH_g" value="8"/><generic name="IN_WIDTH_g" value="24"/><generic name="PIPELINE_g" value="0"/><generic name="ROUNDING_TYPE_g" value="ROUND_UP"/><generic name="SIGNED_g" value="0"/></libraryBlock></block><block><system fullName="gaussian_ip/Fusion/Decomposition_3/accumulate_diff" name="gaussian_ip_Fusion_Decomposition_3_accumulate_diff" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="diff_in" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_diff" index="2" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="diff_out" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/accumulate_diff/diff_in" name="diff_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/accumulate_diff/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/accumulate_diff/pixel_diff" name="pixel_diff" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/accumulate_diff/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="10"/><generic name="DELAY" value="5285"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/accumulate_diff/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/accumulate_diff/diff_out" name="diff_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><signal name="diff_in_output_Memory_Delay_input" type="wire"><src block="diff_in" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="valid_in_output_Memory_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="pixel_diff_output_Pipelined_Adder_dataa" type="wire"><src block="pixel_diff" port="output"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Memory_Delay_output_Pipelined_Adder_datab" type="wire"><src block="Memory_Delay" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="valid_in_output_Pipelined_Adder_ena" type="wire"><src block="valid_in" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Pipelined_Adder_result_diff_out_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="diff_out" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals" name="gaussian_ip_Fusion_Decomposition_3_generate_signals" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="valid_in" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sof_in" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="eof_in" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="valid_out" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sof_out" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="eof_out" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/valid_in" name="valid_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/sof_in" name="sof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/eof_in" name="eof_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Comparator" name="Comparator" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Comparator1" name="Comparator1" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Comparator2" name="Comparator2" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Comparator3" name="Comparator3" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altalb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Comparator4" name="Comparator4" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Comparator5" name="Comparator5" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altagb"/><generic name="lpm_width" value="6"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Comparator6" name="Comparator6" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="6" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="6"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Comparator7" name="Comparator7" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Comparator8" name="Comparator8" subtype="com.altera.dspbuilder.blockset.arithmetic.Comparator" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_comparator"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="11" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="Operator" value="Altaeb"/><generic name="lpm_width" value="11"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Constant1" name="Constant1" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="1010001111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Constant2" name="Constant2" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000101101"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Constant3" name="Constant3" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000001111"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Constant4" name="Constant4" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000011110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Constant5" name="Constant5" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000010000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Constant6" name="Constant6" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000101110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Constant7" name="Constant7" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="5" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="5"/><generic name="BitPattern" value="00000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Constant8" name="Constant8" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="5" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="5"/><generic name="BitPattern" value="11110"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Constant9" name="Constant9" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="width" value="10"/><generic name="BitPattern" value="0000010000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Counter" name="Counter" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="sset" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="cnt_ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="5" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="1"/><generic name="use_sload" value="0"/><generic name="width" value="5"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="31"/><generic name="use_sclr" value="0"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Logical Bit Operator" name="Logical_Bit_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Logical Bit Operator1" name="Logical_Bit_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Logical Bit Operator2" name="Logical_Bit_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltOR"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Logical Bit Operator3" name="Logical_Bit_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Logical Bit Operator5" name="Logical_Bit_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Logical Bit Operator6" name="Logical_Bit_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Logical Bit Operator7" name="Logical_Bit_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="3"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/Logical Bit Operator8" name="Logical_Bit_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBitOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bit_op"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="LogicalOp" value="AltAND"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/counter_col" name="counter_col" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="1"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="656"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/counter_row" name="counter_row" subtype="com.altera.dspbuilder.blockset.arithmetic.Counter" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_counter"><connectionPoint name="cnt_ena" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sclr" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="q" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="use_ena" value="0"/><generic name="svalue" value="0"/><generic name="use_sset" value="0"/><generic name="use_sload" value="0"/><generic name="width" value="10"/><generic name="use_cnt_ena" value="1"/><generic name="modulus" value="496"/><generic name="use_sclr" value="1"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/generate_signals/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Constant1_output_Comparator_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="Constant2_output_Comparator1_datab" type="wire"><src block="Constant2" port="output"/><dst block="Comparator1" port="datab"/></signal><signal name="Constant3_output_Comparator2_datab" type="wire"><src block="Constant3" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant4_output_Comparator3_datab" type="wire"><src block="Constant4" port="output"/><dst block="Comparator3" port="datab"/></signal><signal name="Constant5_output_Comparator4_datab" type="wire"><src block="Constant5" port="output"/><dst block="Comparator4" port="datab"/></signal><signal name="Constant6_output_Comparator7_datab" type="wire"><src block="Constant6" port="output"/><dst block="Comparator7" port="datab"/></signal><signal name="Constant7_output_Comparator5_datab" type="wire"><src block="Constant7" port="output"/><dst block="Comparator5" port="datab"/></signal><signal name="Constant8_output_Comparator6_datab" type="wire"><src block="Constant8" port="output"/><dst block="Comparator6" port="datab"/></signal><signal name="Constant9_output_Comparator8_datab" type="wire"><src block="Constant9" port="output"/><dst block="Comparator8" port="datab"/></signal><signal name="counter_row_q_Comparator8_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator8" port="dataa"/></signal><signal name="counter_col_q_Comparator7_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator7" port="dataa"/></signal><signal name="counter_col_q_Comparator_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator" port="dataa"/></signal><signal name="Counter_q_Comparator5_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator5" port="dataa"/></signal><signal name="counter_col_q_Comparator3_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator3" port="dataa"/></signal><signal name="counter_col_q_Comparator1_dataa" type="wire"><src block="counter_col" port="q"/><dst block="Comparator1" port="dataa"/></signal><signal name="counter_row_q_Comparator4_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator4" port="dataa"/></signal><signal name="counter_row_q_Comparator2_dataa" type="wire"><src block="counter_row" port="q"/><dst block="Comparator2" port="dataa"/></signal><signal name="Counter_q_Comparator6_dataa" type="wire"><src block="Counter" port="q"/><dst block="Comparator6" port="dataa"/></signal><signal name="eof_in_output_Counter_sset" type="wire"><src block="eof_in" port="output"/><dst block="Counter" port="sset"/></signal><signal name="Comparator3_result_Logical_Bit_Operator_data0" type="wire"><src block="Comparator3" port="result"/><dst block="Logical_Bit_Operator" port="data0"/></signal><signal name="Comparator4_result_Logical_Bit_Operator_data1" type="wire"><src block="Comparator4" port="result"/><dst block="Logical_Bit_Operator" port="data1"/></signal><signal name="Comparator1_result_Logical_Bit_Operator1_data0" type="wire"><src block="Comparator1" port="result"/><dst block="Logical_Bit_Operator1" port="data0"/></signal><signal name="Comparator2_result_Logical_Bit_Operator1_data1" type="wire"><src block="Comparator2" port="result"/><dst block="Logical_Bit_Operator1" port="data1"/></signal><signal name="Logical_Bit_Operator_result_Logical_Bit_Operator2_data0" type="wire"><src block="Logical_Bit_Operator" port="result"/><dst block="Logical_Bit_Operator2" port="data0"/></signal><signal name="Logical_Bit_Operator1_result_Logical_Bit_Operator2_data1" type="wire"><src block="Logical_Bit_Operator1" port="result"/><dst block="Logical_Bit_Operator2" port="data1"/></signal><signal name="Comparator5_result_Logical_Bit_Operator2_data2" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator2" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator3_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator3" port="data0"/></signal><signal name="Comparator6_result_Logical_Bit_Operator3_data1" type="wire"><src block="Comparator6" port="result"/><dst block="Logical_Bit_Operator3" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator5_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator5" port="data0"/></signal><signal name="Logical_Bit_Operator2_result_Logical_Bit_Operator5_data1" type="wire"><src block="Logical_Bit_Operator2" port="result"/><dst block="Logical_Bit_Operator5" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator6_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator6" port="data0"/></signal><signal name="Comparator_result_Logical_Bit_Operator6_data1" type="wire"><src block="Comparator" port="result"/><dst block="Logical_Bit_Operator6" port="data1"/></signal><signal name="valid_in_output_Logical_Bit_Operator7_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator7" port="data0"/></signal><signal name="Comparator8_result_Logical_Bit_Operator7_data1" type="wire"><src block="Comparator8" port="result"/><dst block="Logical_Bit_Operator7" port="data1"/></signal><signal name="Comparator7_result_Logical_Bit_Operator7_data2" type="wire"><src block="Comparator7" port="result"/><dst block="Logical_Bit_Operator7" port="data2"/></signal><signal name="valid_in_output_Logical_Bit_Operator8_data0" type="wire"><src block="valid_in" port="output"/><dst block="Logical_Bit_Operator8" port="data0"/></signal><signal name="Comparator5_result_Logical_Bit_Operator8_data1" type="wire"><src block="Comparator5" port="result"/><dst block="Logical_Bit_Operator8" port="data1"/></signal><signal name="Logical_Bit_Operator8_result_Counter_cnt_ena" type="wire"><src block="Logical_Bit_Operator8" port="result"/><dst block="Counter" port="cnt_ena"/></signal><signal name="valid_in_output_counter_col_cnt_ena" type="wire"><src block="valid_in" port="output"/><dst block="counter_col" port="cnt_ena"/></signal><signal name="eof_in_output_counter_col_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_col" port="sclr"/></signal><signal name="Logical_Bit_Operator6_result_counter_row_cnt_ena" type="wire"><src block="Logical_Bit_Operator6" port="result"/><dst block="counter_row" port="cnt_ena"/></signal><signal name="eof_in_output_counter_row_sclr" type="wire"><src block="eof_in" port="output"/><dst block="counter_row" port="sclr"/></signal><signal name="Logical_Bit_Operator5_result_valid_out_input" type="wire"><src block="Logical_Bit_Operator5" port="result"/><dst block="valid_out" port="input"/></signal><signal name="Logical_Bit_Operator7_result_sof_out_input" type="wire"><src block="Logical_Bit_Operator7" port="result"/><dst block="sof_out" port="input"/></signal><signal name="Logical_Bit_Operator3_result_eof_out_input" type="wire"><src block="Logical_Bit_Operator3" port="result"/><dst block="eof_out" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer" name="gaussian_ip_Fusion_Decomposition_3_line_buffer" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_in" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_03" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_04" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_10" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_11" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_12" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_13" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_14" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_20" index="10" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_21" index="11" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_22" index="12" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_23" index="13" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_24" index="14" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_30" index="15" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_31" index="16" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_32" index="17" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_33" index="18" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_34" index="19" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_40" index="20" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_41" index="21" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_42" index="22" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_43" index="23" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="data_44" index="24" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_in" name="data_in" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay11" name="Delay11" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay12" name="Delay12" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay13" name="Delay13" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay14" name="Delay14" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay15" name="Delay15" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay16" name="Delay16" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay17" name="Delay17" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay18" name="Delay18" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay19" name="Delay19" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay20" name="Delay20" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay4" name="Delay4" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay7" name="Delay7" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay8" name="Delay8" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="4"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2608"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2608"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Memory Delay2" name="Memory_Delay2" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2608"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/Memory Delay3" name="Memory_Delay3" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="2608"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_03" name="data_03" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_04" name="data_04" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_13" name="data_13" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_14" name="data_14" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_23" name="data_23" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_24" name="data_24" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_30" name="data_30" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_31" name="data_31" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_32" name="data_32" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_33" name="data_33" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_34" name="data_34" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_40" name="data_40" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_41" name="data_41" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_42" name="data_42" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_43" name="data_43" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/line_buffer/data_44" name="data_44" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><signal name="Delay_output_Delay1_input" type="wire"><src block="Delay" port="output"/><dst block="Delay1" port="input"/></signal><signal name="Delay10_output_Delay11_input" type="wire"><src block="Delay10" port="output"/><dst block="Delay11" port="input"/></signal><signal name="Delay11_output_Delay12_input" type="wire"><src block="Delay11" port="output"/><dst block="Delay12" port="input"/></signal><signal name="Delay13_output_Delay14_input" type="wire"><src block="Delay13" port="output"/><dst block="Delay14" port="input"/></signal><signal name="Delay14_output_Delay15_input" type="wire"><src block="Delay14" port="output"/><dst block="Delay15" port="input"/></signal><signal name="Delay15_output_Delay16_input" type="wire"><src block="Delay15" port="output"/><dst block="Delay16" port="input"/></signal><signal name="Delay17_output_Delay18_input" type="wire"><src block="Delay17" port="output"/><dst block="Delay18" port="input"/></signal><signal name="Delay18_output_Delay19_input" type="wire"><src block="Delay18" port="output"/><dst block="Delay19" port="input"/></signal><signal name="Delay1_output_Delay2_input" type="wire"><src block="Delay1" port="output"/><dst block="Delay2" port="input"/></signal><signal name="Delay19_output_Delay20_input" type="wire"><src block="Delay19" port="output"/><dst block="Delay20" port="input"/></signal><signal name="Delay2_output_Delay3_input" type="wire"><src block="Delay2" port="output"/><dst block="Delay3" port="input"/></signal><signal name="Delay3_output_Delay4_input" type="wire"><src block="Delay3" port="output"/><dst block="Delay4" port="input"/></signal><signal name="Delay5_output_Delay6_input" type="wire"><src block="Delay5" port="output"/><dst block="Delay6" port="input"/></signal><signal name="Delay6_output_Delay7_input" type="wire"><src block="Delay6" port="output"/><dst block="Delay7" port="input"/></signal><signal name="Delay7_output_Delay8_input" type="wire"><src block="Delay7" port="output"/><dst block="Delay8" port="input"/></signal><signal name="Delay9_output_Delay10_input" type="wire"><src block="Delay9" port="output"/><dst block="Delay10" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay11_ena" type="wire"><src block="clken" port="output"/><dst block="Delay11" port="ena"/></signal><signal name="clken_output_Delay12_ena" type="wire"><src block="clken" port="output"/><dst block="Delay12" port="ena"/></signal><signal name="clken_output_Delay13_ena" type="wire"><src block="clken" port="output"/><dst block="Delay13" port="ena"/></signal><signal name="clken_output_Delay14_ena" type="wire"><src block="clken" port="output"/><dst block="Delay14" port="ena"/></signal><signal name="clken_output_Delay15_ena" type="wire"><src block="clken" port="output"/><dst block="Delay15" port="ena"/></signal><signal name="clken_output_Delay16_ena" type="wire"><src block="clken" port="output"/><dst block="Delay16" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="clken_output_Delay17_ena" type="wire"><src block="clken" port="output"/><dst block="Delay17" port="ena"/></signal><signal name="clken_output_Delay18_ena" type="wire"><src block="clken" port="output"/><dst block="Delay18" port="ena"/></signal><signal name="clken_output_Delay19_ena" type="wire"><src block="clken" port="output"/><dst block="Delay19" port="ena"/></signal><signal name="clken_output_Delay20_ena" type="wire"><src block="clken" port="output"/><dst block="Delay20" port="ena"/></signal><signal name="data_in_output_Delay_input" type="wire"><src block="data_in" port="output"/><dst block="Delay" port="input"/></signal><signal name="clken_output_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="clken_output_Delay4_ena" type="wire"><src block="clken" port="output"/><dst block="Delay4" port="ena"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="clken_output_Delay7_ena" type="wire"><src block="clken" port="output"/><dst block="Delay7" port="ena"/></signal><signal name="clken_output_Delay8_ena" type="wire"><src block="clken" port="output"/><dst block="Delay8" port="ena"/></signal><signal name="Delay4_output_Memory_Delay_input" type="wire"><src block="Delay4" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Delay5_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="Delay5" port="input"/></signal><signal name="Delay8_output_Memory_Delay1_input" type="wire"><src block="Delay8" port="output"/><dst block="Memory_Delay1" port="input"/></signal><signal name="clken_output_Memory_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay1" port="ena"/></signal><signal name="Memory_Delay1_output_Delay9_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="Delay9" port="input"/></signal><signal name="Delay12_output_Memory_Delay2_input" type="wire"><src block="Delay12" port="output"/><dst block="Memory_Delay2" port="input"/></signal><signal name="clken_output_Memory_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay2" port="ena"/></signal><signal name="Memory_Delay2_output_Delay13_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="Delay13" port="input"/></signal><signal name="Delay16_output_Memory_Delay3_input" type="wire"><src block="Delay16" port="output"/><dst block="Memory_Delay3" port="input"/></signal><signal name="clken_output_Memory_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay3" port="ena"/></signal><signal name="Memory_Delay3_output_Delay17_input" type="wire"><src block="Memory_Delay3" port="output"/><dst block="Delay17" port="input"/></signal><signal name="Delay_output_data_00_input" type="wire"><src block="Delay" port="output"/><dst block="data_00" port="input"/></signal><signal name="Delay1_output_data_01_input" type="wire"><src block="Delay1" port="output"/><dst block="data_01" port="input"/></signal><signal name="Delay2_output_data_02_input" type="wire"><src block="Delay2" port="output"/><dst block="data_02" port="input"/></signal><signal name="Delay3_output_data_03_input" type="wire"><src block="Delay3" port="output"/><dst block="data_03" port="input"/></signal><signal name="Delay4_output_data_04_input" type="wire"><src block="Delay4" port="output"/><dst block="data_04" port="input"/></signal><signal name="Memory_Delay_output_data_10_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="data_10" port="input"/></signal><signal name="Delay5_output_data_11_input" type="wire"><src block="Delay5" port="output"/><dst block="data_11" port="input"/></signal><signal name="Delay6_output_data_12_input" type="wire"><src block="Delay6" port="output"/><dst block="data_12" port="input"/></signal><signal name="Delay7_output_data_13_input" type="wire"><src block="Delay7" port="output"/><dst block="data_13" port="input"/></signal><signal name="Delay8_output_data_14_input" type="wire"><src block="Delay8" port="output"/><dst block="data_14" port="input"/></signal><signal name="Memory_Delay1_output_data_20_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="data_20" port="input"/></signal><signal name="Delay9_output_data_21_input" type="wire"><src block="Delay9" port="output"/><dst block="data_21" port="input"/></signal><signal name="Delay10_output_data_22_input" type="wire"><src block="Delay10" port="output"/><dst block="data_22" port="input"/></signal><signal name="Delay11_output_data_23_input" type="wire"><src block="Delay11" port="output"/><dst block="data_23" port="input"/></signal><signal name="Delay12_output_data_24_input" type="wire"><src block="Delay12" port="output"/><dst block="data_24" port="input"/></signal><signal name="Memory_Delay2_output_data_30_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="data_30" port="input"/></signal><signal name="Delay13_output_data_31_input" type="wire"><src block="Delay13" port="output"/><dst block="data_31" port="input"/></signal><signal name="Delay14_output_data_32_input" type="wire"><src block="Delay14" port="output"/><dst block="data_32" port="input"/></signal><signal name="Delay15_output_data_33_input" type="wire"><src block="Delay15" port="output"/><dst block="data_33" port="input"/></signal><signal name="Delay16_output_data_34_input" type="wire"><src block="Delay16" port="output"/><dst block="data_34" port="input"/></signal><signal name="Memory_Delay3_output_data_40_input" type="wire"><src block="Memory_Delay3" port="output"/><dst block="data_40" port="input"/></signal><signal name="Delay17_output_data_41_input" type="wire"><src block="Delay17" port="output"/><dst block="data_41" port="input"/></signal><signal name="Delay18_output_data_42_input" type="wire"><src block="Delay18" port="output"/><dst block="data_42" port="input"/></signal><signal name="Delay19_output_data_43_input" type="wire"><src block="Delay19" port="output"/><dst block="data_43" port="input"/></signal><signal name="Delay20_output_data_44_input" type="wire"><src block="Delay20" port="output"/><dst block="data_44" port="input"/></signal></system></block><block><system fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator" name="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" subtype="Subsystem" synthesizable="true" type="SubSystem"><connectionPoint name="data_00" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_01" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_02" index="2" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_03" index="3" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_04" index="4" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_10" index="5" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_11" index="6" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_12" index="7" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_13" index="8" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_14" index="9" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_20" index="10" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_21" index="11" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_22" index="12" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_23" index="13" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_24" index="14" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_30" index="15" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_31" index="16" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_32" index="17" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_33" index="18" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_34" index="19" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_40" index="20" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_41" index="21" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_42" index="22" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_43" index="23" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="data_44" index="24" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="clken" index="25" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="pixel_out" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="pixel_diff" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><clockdomain export="false" name="Clock" InitialClockValue="1" Period="10 ns" PhaseDelay="0 fs" ResetLatency="2" ResetRegisterCascadeDepth="2" SimulationStartCycle="5" Reset="reset" ResetType="REGISTERED_HIGH" ClockName="Clock"/><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_00" name="data_00" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_01" name="data_01" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_02" name="data_02" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_03" name="data_03" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_04" name="data_04" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_10" name="data_10" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_11" name="data_11" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_12" name="data_12" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_13" name="data_13" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_14" name="data_14" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_20" name="data_20" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_21" name="data_21" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_22" name="data_22" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_23" name="data_23" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_24" name="data_24" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_30" name="data_30" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_31" name="data_31" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_32" name="data_32" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_33" name="data_33" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_34" name="data_34" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_40" name="data_40" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_41" name="data_41" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_42" name="data_42" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_43" name="data_43" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/data_44" name="data_44" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/clken" name="clken" subtype="com.altera.dspbuilder.blockset.Input" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Input"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Bus Concatenation" name="Bus_Concatenation" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Bus Concatenation1" name="Bus_Concatenation1" subtype="com.altera.dspbuilder.blockset.iobus.BusConcatenate" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_bus_concat"><connectionPoint name="a" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="b" index="1" clockdomain="Clock" bwl="8" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="widthb" value="8"/><generic name="widtha" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Constant24" name="Constant24" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="width" value="16"/><generic name="BitPattern" value="0000000100000000"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Constant25" name="Constant25" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Constant26" name="Constant26" subtype="com.altera.dspbuilder.blockset.iobus.Constant" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_constant"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="2" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="width" value="2"/><generic name="BitPattern" value="00"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay" name="Delay" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay1" name="Delay1" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay10" name="Delay10" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay11" name="Delay11" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay12" name="Delay12" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay13" name="Delay13" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay14" name="Delay14" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay15" name="Delay15" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay16" name="Delay16" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay17" name="Delay17" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay18" name="Delay18" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay19" name="Delay19" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay2" name="Delay2" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay20" name="Delay20" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay21" name="Delay21" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="3"/><generic name="use_init" value="0"/><generic name="width" value="13"/><generic name="BitPattern" value="0000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay22" name="Delay22" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay23" name="Delay23" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay3" name="Delay3" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay4" name="Delay4" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="8"/><generic name="BitPattern" value="00000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay5" name="Delay5" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay6" name="Delay6" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay7" name="Delay7" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="1"/><generic name="use_init" value="0"/><generic name="width" value="15"/><generic name="BitPattern" value="000000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay8" name="Delay8" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="12"/><generic name="BitPattern" value="000000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Delay9" name="Delay9" subtype="com.altera.dspbuilder.blockset.storage.Delay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_delay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="delay" value="6"/><generic name="use_init" value="0"/><generic name="width" value="10"/><generic name="BitPattern" value="0000000001"/><generic name="ClockPhase" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Gain" name="Gain" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Gain1" name="Gain1" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Gain2" name="Gain2" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Gain3" name="Gain3" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Gain4" name="Gain4" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="6"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0100100"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Gain5" name="Gain5" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Gain6" name="Gain6" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Gain7" name="Gain7" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="15" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="5"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="011000"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Gain8" name="Gain8" subtype="com.altera.dspbuilder.blockset.arithmetic.Gain" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_gain"><connectionPoint name="Input" index="0" clockdomain="Clock" bwl="9" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="Output" index="0" clockdomain="Clock" bwl="13" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="3"/><generic name="MaskValue" value="1"/><generic name="lpm" value="0"/><generic name="gain" value="0110"/><generic name="InputWidth" value="9"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator" name="Logical_Bus_Operator" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator1" name="Logical_Bus_Operator1" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator10" name="Logical_Bus_Operator10" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator11" name="Logical_Bus_Operator11" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator2" name="Logical_Bus_Operator2" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator3" name="Logical_Bus_Operator3" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator4" name="Logical_Bus_Operator4" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator5" name="Logical_Bus_Operator5" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator6" name="Logical_Bus_Operator6" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator7" name="Logical_Bus_Operator7" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator8" name="Logical_Bus_Operator8" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="12" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="111111111011"/><generic name="lpm_width" value="12"/><generic name="shift_amount" value="4"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Logical Bus Operator9" name="Logical_Bus_Operator9" subtype="com.altera.dspbuilder.blockset.gatecontrol.LogicalBusOp" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_logical_bus_op"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="mask_value" value="1111111011"/><generic name="lpm_width" value="10"/><generic name="shift_amount" value="2"/><generic name="signextendrshift" value="0"/><generic name="logical_op" value="AltShiftLeft"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="1" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="8"/><generic name="DELAY" value="27"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Multiplier24" name="Multiplier24" subtype="com.altera.dspbuilder.blockset.arithmetic.Multiplier" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplier"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="0" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="16"/><generic name="bWidth" value="16"/><generic name="aWidth" value="16"/><generic name="Signed" value="0"/><generic name="OutputLsb" value="0"/><generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="NO"/><generic name="OutputMsb" value="23"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Parallel Adder Subtractor" name="Parallel_Adder_Subtractor" subtype="com.altera.dspbuilder.blockset.arithmetic.ParallelAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_parallel_adder"><connectionPoint name="data0" index="0" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data1" index="1" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data2" index="2" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data3" index="3" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data4" index="4" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data5" index="5" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data6" index="6" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data7" index="7" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data8" index="8" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data9" index="9" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data10" index="10" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data11" index="11" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data12" index="12" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data13" index="13" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data14" index="14" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data15" index="15" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data16" index="16" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data17" index="17" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data18" index="18" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data19" index="19" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data20" index="20" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data21" index="21" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data22" index="22" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data23" index="23" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="data24" index="24" clockdomain="Clock" bwl="16" bwr="0" dataType="frac" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="25" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="21" bwr="0" dataType="frac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="MaskValue" value="1"/><generic name="dataWidth" value="16"/><generic name="direction" value="+"/><generic name="number_inputs" value="25"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="ena" index="2" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="0"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/Round" name="Round" subtype="com.altera.dspbuilder.blockset.iobus.Round" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_round"><connectionPoint name="datain" index="0" clockdomain="Clock" bwl="8" bwr="18" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="dataout" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><connectionPoint name="reset" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><generic name="OUT_WIDTH_g" value="8"/><generic name="IN_WIDTH_g" value="26"/><generic name="PIPELINE_g" value="0"/><generic name="ROUNDING_TYPE_g" value="ROUND_UP"/><generic name="SIGNED_g" value="0"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="16" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="24"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/multiplier_accumulator/pixel_diff" name="pixel_diff" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><signal name="Constant25_output_Bus_Concatenation1_a" type="wire"><src block="Constant25" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Constant26_output_Bus_Concatenation_a" type="wire"><src block="Constant26" port="output"/><dst block="Bus_Concatenation" port="a"/></signal><signal name="data_00_output_Delay_input" type="wire"><src block="data_00" port="output"/><dst block="Delay" port="input"/></signal><signal name="data_40_output_Delay19_input" type="wire"><src block="data_40" port="output"/><dst block="Delay19" port="input"/></signal><signal name="data_04_output_Delay4_input" type="wire"><src block="data_04" port="output"/><dst block="Delay4" port="input"/></signal><signal name="clken_output_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Delay" port="ena"/></signal><signal name="clken_output_Delay3_ena" type="wire"><src block="clken" port="output"/><dst block="Delay3" port="ena"/></signal><signal name="clken_output_Delay4_ena" type="wire"><src block="clken" port="output"/><dst block="Delay4" port="ena"/></signal><signal name="clken_output_Delay5_ena" type="wire"><src block="clken" port="output"/><dst block="Delay5" port="ena"/></signal><signal name="clken_output_Delay1_ena" type="wire"><src block="clken" port="output"/><dst block="Delay1" port="ena"/></signal><signal name="clken_output_Delay10_ena" type="wire"><src block="clken" port="output"/><dst block="Delay10" port="ena"/></signal><signal name="clken_output_Delay12_ena" type="wire"><src block="clken" port="output"/><dst block="Delay12" port="ena"/></signal><signal name="clken_output_Delay11_ena" type="wire"><src block="clken" port="output"/><dst block="Delay11" port="ena"/></signal><signal name="clken_output_Delay16_ena" type="wire"><src block="clken" port="output"/><dst block="Delay16" port="ena"/></signal><signal name="clken_output_Delay6_ena" type="wire"><src block="clken" port="output"/><dst block="Delay6" port="ena"/></signal><signal name="clken_output_Delay15_ena" type="wire"><src block="clken" port="output"/><dst block="Delay15" port="ena"/></signal><signal name="data_44_output_Delay23_input" type="wire"><src block="data_44" port="output"/><dst block="Delay23" port="input"/></signal><signal name="clken_output_Delay20_ena" type="wire"><src block="clken" port="output"/><dst block="Delay20" port="ena"/></signal><signal name="clken_output_Delay21_ena" type="wire"><src block="clken" port="output"/><dst block="Delay21" port="ena"/></signal><signal name="clken_output_Delay19_ena" type="wire"><src block="clken" port="output"/><dst block="Delay19" port="ena"/></signal><signal name="clken_output_Delay2_ena" type="wire"><src block="clken" port="output"/><dst block="Delay2" port="ena"/></signal><signal name="clken_output_Delay7_ena" type="wire"><src block="clken" port="output"/><dst block="Delay7" port="ena"/></signal><signal name="clken_output_Delay17_ena" type="wire"><src block="clken" port="output"/><dst block="Delay17" port="ena"/></signal><signal name="clken_output_Delay8_ena" type="wire"><src block="clken" port="output"/><dst block="Delay8" port="ena"/></signal><signal name="clken_output_Delay18_ena" type="wire"><src block="clken" port="output"/><dst block="Delay18" port="ena"/></signal><signal name="clken_output_Delay9_ena" type="wire"><src block="clken" port="output"/><dst block="Delay9" port="ena"/></signal><signal name="clken_output_Delay13_ena" type="wire"><src block="clken" port="output"/><dst block="Delay13" port="ena"/></signal><signal name="clken_output_Delay22_ena" type="wire"><src block="clken" port="output"/><dst block="Delay22" port="ena"/></signal><signal name="clken_output_Delay14_ena" type="wire"><src block="clken" port="output"/><dst block="Delay14" port="ena"/></signal><signal name="clken_output_Delay23_ena" type="wire"><src block="clken" port="output"/><dst block="Delay23" port="ena"/></signal><signal name="data_02_output_Gain_Input" type="wire"><src block="data_02" port="output"/><dst block="Gain" port="Input"/></signal><signal name="clken_output_Gain_ena" type="wire"><src block="clken" port="output"/><dst block="Gain" port="ena"/></signal><signal name="Gain_Output_Delay2_input" type="wire"><src block="Gain" port="Output"/><dst block="Delay2" port="input"/></signal><signal name="data_12_output_Gain1_Input" type="wire"><src block="data_12" port="output"/><dst block="Gain1" port="Input"/></signal><signal name="clken_output_Gain1_ena" type="wire"><src block="clken" port="output"/><dst block="Gain1" port="ena"/></signal><signal name="Gain1_Output_Delay7_input" type="wire"><src block="Gain1" port="Output"/><dst block="Delay7" port="input"/></signal><signal name="data_20_output_Gain2_Input" type="wire"><src block="data_20" port="output"/><dst block="Gain2" port="Input"/></signal><signal name="clken_output_Gain2_ena" type="wire"><src block="clken" port="output"/><dst block="Gain2" port="ena"/></signal><signal name="Gain2_Output_Delay10_input" type="wire"><src block="Gain2" port="Output"/><dst block="Delay10" port="input"/></signal><signal name="data_21_output_Gain3_Input" type="wire"><src block="data_21" port="output"/><dst block="Gain3" port="Input"/></signal><signal name="clken_output_Gain3_ena" type="wire"><src block="clken" port="output"/><dst block="Gain3" port="ena"/></signal><signal name="Gain3_Output_Delay11_input" type="wire"><src block="Gain3" port="Output"/><dst block="Delay11" port="input"/></signal><signal name="data_22_output_Gain4_Input" type="wire"><src block="data_22" port="output"/><dst block="Gain4" port="Input"/></signal><signal name="clken_output_Gain4_ena" type="wire"><src block="clken" port="output"/><dst block="Gain4" port="ena"/></signal><signal name="data_23_output_Gain5_Input" type="wire"><src block="data_23" port="output"/><dst block="Gain5" port="Input"/></signal><signal name="clken_output_Gain5_ena" type="wire"><src block="clken" port="output"/><dst block="Gain5" port="ena"/></signal><signal name="Gain5_Output_Delay13_input" type="wire"><src block="Gain5" port="Output"/><dst block="Delay13" port="input"/></signal><signal name="data_24_output_Gain6_Input" type="wire"><src block="data_24" port="output"/><dst block="Gain6" port="Input"/></signal><signal name="clken_output_Gain6_ena" type="wire"><src block="clken" port="output"/><dst block="Gain6" port="ena"/></signal><signal name="Gain6_Output_Delay14_input" type="wire"><src block="Gain6" port="Output"/><dst block="Delay14" port="input"/></signal><signal name="data_32_output_Gain7_Input" type="wire"><src block="data_32" port="output"/><dst block="Gain7" port="Input"/></signal><signal name="clken_output_Gain7_ena" type="wire"><src block="clken" port="output"/><dst block="Gain7" port="ena"/></signal><signal name="Gain7_Output_Delay16_input" type="wire"><src block="Gain7" port="Output"/><dst block="Delay16" port="input"/></signal><signal name="data_42_output_Gain8_Input" type="wire"><src block="data_42" port="output"/><dst block="Gain8" port="Input"/></signal><signal name="clken_output_Gain8_ena" type="wire"><src block="clken" port="output"/><dst block="Gain8" port="ena"/></signal><signal name="Gain8_Output_Delay21_input" type="wire"><src block="Gain8" port="Output"/><dst block="Delay21" port="input"/></signal><signal name="data_01_output_Logical_Bus_Operator_dataa" type="wire"><src block="data_01" port="output"/><dst block="Logical_Bus_Operator" port="dataa"/></signal><signal name="Logical_Bus_Operator_result_Delay1_input" type="wire"><src block="Logical_Bus_Operator" port="result"/><dst block="Delay1" port="input"/></signal><signal name="data_03_output_Logical_Bus_Operator1_dataa" type="wire"><src block="data_03" port="output"/><dst block="Logical_Bus_Operator1" port="dataa"/></signal><signal name="Logical_Bus_Operator1_result_Delay3_input" type="wire"><src block="Logical_Bus_Operator1" port="result"/><dst block="Delay3" port="input"/></signal><signal name="data_41_output_Logical_Bus_Operator10_dataa" type="wire"><src block="data_41" port="output"/><dst block="Logical_Bus_Operator10" port="dataa"/></signal><signal name="Logical_Bus_Operator10_result_Delay20_input" type="wire"><src block="Logical_Bus_Operator10" port="result"/><dst block="Delay20" port="input"/></signal><signal name="data_43_output_Logical_Bus_Operator11_dataa" type="wire"><src block="data_43" port="output"/><dst block="Logical_Bus_Operator11" port="dataa"/></signal><signal name="Logical_Bus_Operator11_result_Delay22_input" type="wire"><src block="Logical_Bus_Operator11" port="result"/><dst block="Delay22" port="input"/></signal><signal name="data_10_output_Logical_Bus_Operator2_dataa" type="wire"><src block="data_10" port="output"/><dst block="Logical_Bus_Operator2" port="dataa"/></signal><signal name="Logical_Bus_Operator2_result_Delay5_input" type="wire"><src block="Logical_Bus_Operator2" port="result"/><dst block="Delay5" port="input"/></signal><signal name="data_11_output_Logical_Bus_Operator3_dataa" type="wire"><src block="data_11" port="output"/><dst block="Logical_Bus_Operator3" port="dataa"/></signal><signal name="Logical_Bus_Operator3_result_Delay6_input" type="wire"><src block="Logical_Bus_Operator3" port="result"/><dst block="Delay6" port="input"/></signal><signal name="data_13_output_Logical_Bus_Operator4_dataa" type="wire"><src block="data_13" port="output"/><dst block="Logical_Bus_Operator4" port="dataa"/></signal><signal name="Logical_Bus_Operator4_result_Delay8_input" type="wire"><src block="Logical_Bus_Operator4" port="result"/><dst block="Delay8" port="input"/></signal><signal name="data_14_output_Logical_Bus_Operator5_dataa" type="wire"><src block="data_14" port="output"/><dst block="Logical_Bus_Operator5" port="dataa"/></signal><signal name="Logical_Bus_Operator5_result_Delay9_input" type="wire"><src block="Logical_Bus_Operator5" port="result"/><dst block="Delay9" port="input"/></signal><signal name="data_30_output_Logical_Bus_Operator6_dataa" type="wire"><src block="data_30" port="output"/><dst block="Logical_Bus_Operator6" port="dataa"/></signal><signal name="Logical_Bus_Operator6_result_Delay12_input" type="wire"><src block="Logical_Bus_Operator6" port="result"/><dst block="Delay12" port="input"/></signal><signal name="data_31_output_Logical_Bus_Operator7_dataa" type="wire"><src block="data_31" port="output"/><dst block="Logical_Bus_Operator7" port="dataa"/></signal><signal name="Logical_Bus_Operator7_result_Delay15_input" type="wire"><src block="Logical_Bus_Operator7" port="result"/><dst block="Delay15" port="input"/></signal><signal name="data_33_output_Logical_Bus_Operator8_dataa" type="wire"><src block="data_33" port="output"/><dst block="Logical_Bus_Operator8" port="dataa"/></signal><signal name="Logical_Bus_Operator8_result_Delay17_input" type="wire"><src block="Logical_Bus_Operator8" port="result"/><dst block="Delay17" port="input"/></signal><signal name="data_34_output_Logical_Bus_Operator9_dataa" type="wire"><src block="data_34" port="output"/><dst block="Logical_Bus_Operator9" port="dataa"/></signal><signal name="Logical_Bus_Operator9_result_Delay18_input" type="wire"><src block="Logical_Bus_Operator9" port="result"/><dst block="Delay18" port="input"/></signal><signal name="data_22_output_Memory_Delay_input" type="wire"><src block="data_22" port="output"/><dst block="Memory_Delay" port="input"/></signal><signal name="clken_output_Memory_Delay_ena" type="wire"><src block="clken" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Memory_Delay_output_Bus_Concatenation1_b" type="wire"><src block="Memory_Delay" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="Parallel_Adder_Subtractor_result_Multiplier24_dataa" type="wire"><src block="Parallel_Adder_Subtractor" port="result"/><dst block="Multiplier24" port="dataa"/></signal><signal name="Constant24_output_Multiplier24_datab" type="wire"><src block="Constant24" port="output"/><dst block="Multiplier24" port="datab"/></signal><signal name="clken_output_Multiplier24_ena" type="wire"><src block="clken" port="output"/><dst block="Multiplier24" port="ena"/></signal><signal name="Delay_output_Parallel_Adder_Subtractor_data0" type="wire"><src block="Delay" port="output"/><dst block="Parallel_Adder_Subtractor" port="data0"/></signal><signal name="Delay1_output_Parallel_Adder_Subtractor_data1" type="wire"><src block="Delay1" port="output"/><dst block="Parallel_Adder_Subtractor" port="data1"/></signal><signal name="Delay2_output_Parallel_Adder_Subtractor_data2" type="wire"><src block="Delay2" port="output"/><dst block="Parallel_Adder_Subtractor" port="data2"/></signal><signal name="Delay3_output_Parallel_Adder_Subtractor_data3" type="wire"><src block="Delay3" port="output"/><dst block="Parallel_Adder_Subtractor" port="data3"/></signal><signal name="Delay4_output_Parallel_Adder_Subtractor_data4" type="wire"><src block="Delay4" port="output"/><dst block="Parallel_Adder_Subtractor" port="data4"/></signal><signal name="Delay5_output_Parallel_Adder_Subtractor_data5" type="wire"><src block="Delay5" port="output"/><dst block="Parallel_Adder_Subtractor" port="data5"/></signal><signal name="Delay6_output_Parallel_Adder_Subtractor_data6" type="wire"><src block="Delay6" port="output"/><dst block="Parallel_Adder_Subtractor" port="data6"/></signal><signal name="Delay7_output_Parallel_Adder_Subtractor_data7" type="wire"><src block="Delay7" port="output"/><dst block="Parallel_Adder_Subtractor" port="data7"/></signal><signal name="Delay8_output_Parallel_Adder_Subtractor_data8" type="wire"><src block="Delay8" port="output"/><dst block="Parallel_Adder_Subtractor" port="data8"/></signal><signal name="Delay9_output_Parallel_Adder_Subtractor_data9" type="wire"><src block="Delay9" port="output"/><dst block="Parallel_Adder_Subtractor" port="data9"/></signal><signal name="Delay10_output_Parallel_Adder_Subtractor_data10" type="wire"><src block="Delay10" port="output"/><dst block="Parallel_Adder_Subtractor" port="data10"/></signal><signal name="Delay11_output_Parallel_Adder_Subtractor_data11" type="wire"><src block="Delay11" port="output"/><dst block="Parallel_Adder_Subtractor" port="data11"/></signal><signal name="Gain4_Output_Parallel_Adder_Subtractor_data12" type="wire"><src block="Gain4" port="Output"/><dst block="Parallel_Adder_Subtractor" port="data12"/></signal><signal name="Delay13_output_Parallel_Adder_Subtractor_data13" type="wire"><src block="Delay13" port="output"/><dst block="Parallel_Adder_Subtractor" port="data13"/></signal><signal name="Delay14_output_Parallel_Adder_Subtractor_data14" type="wire"><src block="Delay14" port="output"/><dst block="Parallel_Adder_Subtractor" port="data14"/></signal><signal name="Delay12_output_Parallel_Adder_Subtractor_data15" type="wire"><src block="Delay12" port="output"/><dst block="Parallel_Adder_Subtractor" port="data15"/></signal><signal name="Delay15_output_Parallel_Adder_Subtractor_data16" type="wire"><src block="Delay15" port="output"/><dst block="Parallel_Adder_Subtractor" port="data16"/></signal><signal name="Delay16_output_Parallel_Adder_Subtractor_data17" type="wire"><src block="Delay16" port="output"/><dst block="Parallel_Adder_Subtractor" port="data17"/></signal><signal name="Delay17_output_Parallel_Adder_Subtractor_data18" type="wire"><src block="Delay17" port="output"/><dst block="Parallel_Adder_Subtractor" port="data18"/></signal><signal name="Delay18_output_Parallel_Adder_Subtractor_data19" type="wire"><src block="Delay18" port="output"/><dst block="Parallel_Adder_Subtractor" port="data19"/></signal><signal name="Delay19_output_Parallel_Adder_Subtractor_data20" type="wire"><src block="Delay19" port="output"/><dst block="Parallel_Adder_Subtractor" port="data20"/></signal><signal name="Delay20_output_Parallel_Adder_Subtractor_data21" type="wire"><src block="Delay20" port="output"/><dst block="Parallel_Adder_Subtractor" port="data21"/></signal><signal name="Delay21_output_Parallel_Adder_Subtractor_data22" type="wire"><src block="Delay21" port="output"/><dst block="Parallel_Adder_Subtractor" port="data22"/></signal><signal name="Delay22_output_Parallel_Adder_Subtractor_data23" type="wire"><src block="Delay22" port="output"/><dst block="Parallel_Adder_Subtractor" port="data23"/></signal><signal name="Delay23_output_Parallel_Adder_Subtractor_data24" type="wire"><src block="Delay23" port="output"/><dst block="Parallel_Adder_Subtractor" port="data24"/></signal><signal name="clken_output_Parallel_Adder_Subtractor_ena" type="wire"><src block="clken" port="output"/><dst block="Parallel_Adder_Subtractor" port="ena"/></signal><signal name="Bus_Concatenation1_output_Pipelined_Adder_dataa" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Bus_Concatenation_output_Pipelined_Adder_datab" type="wire"><src block="Bus_Concatenation" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="clken_output_Pipelined_Adder_ena" type="wire"><src block="clken" port="output"/><dst block="Pipelined_Adder" port="ena"/></signal><signal name="Multiplier24_result_Round_datain" type="wire"><src block="Multiplier24" port="result"/><dst block="Round" port="datain"/></signal><signal name="Round_dataout_Bus_Concatenation_b" type="wire"><src block="Round" port="dataout"/><dst block="Bus_Concatenation" port="b"/></signal><signal name="Multiplier24_result_pixel_out_input" type="wire"><src block="Multiplier24" port="result"/><dst block="pixel_out" port="input"/></signal><signal name="Pipelined_Adder_result_pixel_diff_input" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="pixel_diff" port="input"/></signal></system></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="ufrac" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="8"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/diff_out" name="diff_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Decomposition_3/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="valid_in_output_Memory_Delay_ena" type="wire"><src block="valid_in" port="output"/><dst block="Memory_Delay" port="ena"/></signal><signal name="Round_dataout_Memory_Delay_input" type="wire"><src block="Round" port="dataout"/><dst block="Memory_Delay" port="input"/></signal><signal name="diff_in_output_gaussian_ip_Fusion_Decomposition_3_accumulate_diff_diff_in" type="wire"><src block="diff_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_3_accumulate_diff" port="diff_in"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_3_accumulate_diff_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_3_accumulate_diff" port="valid_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_pixel_diff_gaussian_ip_Fusion_Decomposition_3_accumulate_diff_pixel_diff" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="pixel_diff"/><dst block="gaussian_ip_Fusion_Decomposition_3_accumulate_diff" port="pixel_diff"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_3_generate_signals_valid_in" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_3_generate_signals" port="valid_in"/></signal><signal name="sof_in_output_gaussian_ip_Fusion_Decomposition_3_generate_signals_sof_in" type="wire"><src block="sof_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_3_generate_signals" port="sof_in"/></signal><signal name="eof_in_output_gaussian_ip_Fusion_Decomposition_3_generate_signals_eof_in" type="wire"><src block="eof_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_3_generate_signals" port="eof_in"/></signal><signal name="pixel_in_output_gaussian_ip_Fusion_Decomposition_3_line_buffer_data_in" type="wire"><src block="pixel_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_in"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_3_line_buffer_clken" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="clken"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_00_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_00" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_00"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_00"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_01_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_01" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_01"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_01"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_02_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_02" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_02"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_02"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_03_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_03" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_03"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_03"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_04_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_04" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_04"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_04"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_10_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_10" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_10"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_10"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_11_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_11" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_11"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_11"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_12_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_12" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_12"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_12"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_13_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_13" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_13"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_13"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_14_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_14" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_14"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_14"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_20_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_20" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_20"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_20"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_21_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_21" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_21"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_21"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_22_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_22" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_22"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_22"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_23_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_23" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_23"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_23"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_24_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_24" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_24"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_24"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_30_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_30" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_30"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_30"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_31_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_31" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_31"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_31"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_32_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_32" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_32"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_32"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_33_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_33" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_33"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_33"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_34_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_34" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_34"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_34"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_40_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_40" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_40"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_40"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_41_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_41" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_41"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_41"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_42_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_42" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_42"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_42"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_43_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_43" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_43"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_43"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_line_buffer_data_44_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_data_44" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_line_buffer" port="data_44"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="data_44"/></signal><signal name="valid_in_output_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_clken" type="wire"><src block="valid_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="clken"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator_pixel_out_Round_datain" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" port="pixel_out"/><dst block="Round" port="datain"/></signal><signal name="Memory_Delay_output_pixel_out_input" type="wire"><src block="Memory_Delay" port="output"/><dst block="pixel_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_accumulate_diff_diff_out_diff_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_accumulate_diff" port="diff_out"/><dst block="diff_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_generate_signals_valid_out_valid_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_generate_signals" port="valid_out"/><dst block="valid_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_generate_signals_sof_out_sof_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_generate_signals" port="sof_out"/><dst block="sof_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_generate_signals_eof_out_eof_out_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3_generate_signals" port="eof_out"/><dst block="eof_out" port="input"/></signal></system></block><block><libraryBlock fullName="gaussian_ip/Fusion/Memory Delay" name="Memory_Delay" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="10"/><generic name="DELAY" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Memory Delay1" name="Memory_Delay1" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="1"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Memory Delay2" name="Memory_Delay2" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="1"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Memory Delay3" name="Memory_Delay3" subtype="com.altera.dspbuilder.blockset.storage.MemDelay" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_memdelay"><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="RAMTYPE" value="AUTO"/><generic name="WIDTH" value="1"/><generic name="DELAY" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Multiplexer" name="Multiplexer" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="10"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Multiplexer1" name="Multiplexer1" subtype="com.altera.dspbuilder.blockset.gatecontrol.Multiplexer" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_multiplexer"><connectionPoint name="sel" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="in0" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="in1" index="2" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="0"/><generic name="use_one_hot_select_bus" value="0"/><generic name="width" value="10"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="number_inputs" value="2"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/Pipelined Adder" name="Pipelined_Adder" subtype="com.altera.dspbuilder.blockset.arithmetic.PipelinedAdder" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_pipelined_adder"><connectionPoint name="dataa" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="datab" index="1" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="result" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><connectionPoint name="user_aclr" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="gnd"/><connectionPoint name="ena" index="-1" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="vcc"/><generic name="pipeline" value="1"/><generic name="use_carry_out_port" value="0"/><generic name="use_carry_port" value="0"/><generic name="Signed" value="1"/><generic name="or_aclr_inputs" value="1"/><generic name="width" value="10"/><generic name="ndirection" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/pixel_out" name="pixel_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="10" bwr="0" dataType="int" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="10"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/valid_out" name="valid_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/sof_out" name="sof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/eof_out" name="eof_out" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/><generic name="WIDTH" value="1"/></libraryBlock></block><block><libraryBlock fullName="gaussian_ip/Fusion/ready2_in" name="ready2_in" subtype="com.altera.dspbuilder.blockset.Output" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_port"><annotation name="systemport"/><connectionPoint name="input" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><generic name="PIN" value=""/><generic name="PORTTYPE" value="Output"/><generic name="EXPORT" value="FALSE"/><generic name="HDLTYPE" value="STD_LOGIC"/><generic name="WIDTH" value="1"/></libraryBlock></block><signal name="Constant1_output_Comparator2_datab" type="wire"><src block="Constant1" port="output"/><dst block="Comparator2" port="datab"/></signal><signal name="Constant25_output_Bus_Concatenation1_a" type="wire"><src block="Constant25" port="output"/><dst block="Bus_Concatenation1" port="a"/></signal><signal name="Constant4_output_Comparator_datab" type="wire"><src block="Constant4" port="output"/><dst block="Comparator" port="datab"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_pixel_out_gaussian_ip_Fusion_Decomposition_2_pixel_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1" port="pixel_out"/><dst block="gaussian_ip_Fusion_Decomposition_2" port="pixel_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_diff_out_gaussian_ip_Fusion_Decomposition_2_diff_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1" port="diff_out"/><dst block="gaussian_ip_Fusion_Decomposition_2" port="diff_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_valid_out_gaussian_ip_Fusion_Decomposition_2_valid_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1" port="valid_out"/><dst block="gaussian_ip_Fusion_Decomposition_2" port="valid_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_sof_out_gaussian_ip_Fusion_Decomposition_2_sof_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1" port="sof_out"/><dst block="gaussian_ip_Fusion_Decomposition_2" port="sof_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_1_eof_out_gaussian_ip_Fusion_Decomposition_2_eof_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_1" port="eof_out"/><dst block="gaussian_ip_Fusion_Decomposition_2" port="eof_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_pixel_out_gaussian_ip_Fusion_Decomposition_3_pixel_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2" port="pixel_out"/><dst block="gaussian_ip_Fusion_Decomposition_3" port="pixel_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_diff_out_gaussian_ip_Fusion_Decomposition_3_diff_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2" port="diff_out"/><dst block="gaussian_ip_Fusion_Decomposition_3" port="diff_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_valid_out_gaussian_ip_Fusion_Decomposition_3_valid_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2" port="valid_out"/><dst block="gaussian_ip_Fusion_Decomposition_3" port="valid_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_sof_out_gaussian_ip_Fusion_Decomposition_3_sof_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2" port="sof_out"/><dst block="gaussian_ip_Fusion_Decomposition_3" port="sof_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_2_eof_out_gaussian_ip_Fusion_Decomposition_3_eof_in" type="wire"><src block="gaussian_ip_Fusion_Decomposition_2" port="eof_out"/><dst block="gaussian_ip_Fusion_Decomposition_3" port="eof_in"/></signal><signal name="pixel1_in_output_gaussian_ip_Fusion_Decomposition_1_pixel_in" type="wire"><src block="pixel1_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1" port="pixel_in"/></signal><signal name="pixel2_in_output_Bus_Concatenation1_b" type="wire"><src block="pixel2_in" port="output"/><dst block="Bus_Concatenation1" port="b"/></signal><signal name="Pipelined_Adder_result_Comparator_dataa" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="Comparator" port="dataa"/></signal><signal name="Pipelined_Adder_result_Comparator2_dataa" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="Comparator2" port="dataa"/></signal><signal name="valid1_in_output_gaussian_ip_Fusion_Decomposition_1_valid_in" type="wire"><src block="valid1_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1" port="valid_in"/></signal><signal name="sof1_in_output_gaussian_ip_Fusion_Decomposition_1_sof_in" type="wire"><src block="sof1_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1" port="sof_in"/></signal><signal name="eof1_in_output_gaussian_ip_Fusion_Decomposition_1_eof_in" type="wire"><src block="eof1_in" port="output"/><dst block="gaussian_ip_Fusion_Decomposition_1" port="eof_in"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_diff_out_Memory_Delay_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3" port="diff_out"/><dst block="Memory_Delay" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_valid_out_Memory_Delay1_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3" port="valid_out"/><dst block="Memory_Delay1" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_sof_out_Memory_Delay2_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3" port="sof_out"/><dst block="Memory_Delay2" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_eof_out_Memory_Delay3_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3" port="eof_out"/><dst block="Memory_Delay3" port="input"/></signal><signal name="Comparator_result_Multiplexer_sel" type="wire"><src block="Comparator" port="result"/><dst block="Multiplexer" port="sel"/></signal><signal name="Constant3_output_Multiplexer_in1" type="wire"><src block="Constant3" port="output"/><dst block="Multiplexer" port="in1"/></signal><signal name="Comparator2_result_Multiplexer1_sel" type="wire"><src block="Comparator2" port="result"/><dst block="Multiplexer1" port="sel"/></signal><signal name="Pipelined_Adder_result_Multiplexer1_in0" type="wire"><src block="Pipelined_Adder" port="result"/><dst block="Multiplexer1" port="in0"/></signal><signal name="Constant2_output_Multiplexer1_in1" type="wire"><src block="Constant2" port="output"/><dst block="Multiplexer1" port="in1"/></signal><signal name="Multiplexer1_result_Multiplexer_in0" type="wire"><src block="Multiplexer1" port="result"/><dst block="Multiplexer" port="in0"/></signal><signal name="Bus_Concatenation1_output_Pipelined_Adder_dataa" type="wire"><src block="Bus_Concatenation1" port="output"/><dst block="Pipelined_Adder" port="dataa"/></signal><signal name="Memory_Delay_output_Pipelined_Adder_datab" type="wire"><src block="Memory_Delay" port="output"/><dst block="Pipelined_Adder" port="datab"/></signal><signal name="Multiplexer_result_pixel_out_input" type="wire"><src block="Multiplexer" port="result"/><dst block="pixel_out" port="input"/></signal><signal name="Memory_Delay1_output_valid_out_input" type="wire"><src block="Memory_Delay1" port="output"/><dst block="valid_out" port="input"/></signal><signal name="Memory_Delay2_output_sof_out_input" type="wire"><src block="Memory_Delay2" port="output"/><dst block="sof_out" port="input"/></signal><signal name="Memory_Delay3_output_eof_out_input" type="wire"><src block="Memory_Delay3" port="output"/><dst block="eof_out" port="input"/></signal><signal name="gaussian_ip_Fusion_Decomposition_3_valid_out_ready2_in_input" type="wire"><src block="gaussian_ip_Fusion_Decomposition_3" port="valid_out"/><dst block="ready2_in" port="input"/></signal></system></block><block><simulinkBlock fullName="gaussian_ip/Signal Compiler" name="Signal_Compiler" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="MAX10_ProgrammingMode" value="Internal Flash (SDM) Single Boot"/><generic name="ExportDir" value="C:\Users\TungLT\Documents"/><generic name="DeviceFamily" value="Cyclone V"/><generic name="DisableEarlyHDLGeneration" value="off"/><generic name="UseBoardBlock" value="off"/><generic name="StpClock" value="Clock"/><generic name="SignalTapDepth" value="128"/><generic name="StpUseDefaultClock" value="on"/><generic name="DeviceName" value="AUTO"/><generic name="EnableSignalTap" value="off"/></simulinkBlock></block><block><simulinkBlock fullName="gaussian_ip/To Workspace" name="To_Workspace" subtype="ToWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Save2DSignal" value="Inherit from input (this choice will be removed - see release notes)"/><generic name="FixptAsFi" value="off"/><generic name="MaxDataPoints" value="inf"/><generic name="SaveFormat" value="Array"/><generic name="VariableName" value="pixel_out"/><generic name="SampleTime" value="0"/><generic name="Decimation" value="1"/></simulinkBlock></block><block><simulinkBlock fullName="gaussian_ip/To Workspace1" name="To_Workspace1" subtype="ToWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Save2DSignal" value="Inherit from input (this choice will be removed - see release notes)"/><generic name="FixptAsFi" value="off"/><generic name="MaxDataPoints" value="inf"/><generic name="SaveFormat" value="Array"/><generic name="VariableName" value="valid_out"/><generic name="SampleTime" value="-1"/><generic name="Decimation" value="1"/></simulinkBlock></block><block><simulinkBlock fullName="gaussian_ip/To Workspace2" name="To_Workspace2" subtype="ToWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Save2DSignal" value="Inherit from input (this choice will be removed - see release notes)"/><generic name="FixptAsFi" value="off"/><generic name="MaxDataPoints" value="inf"/><generic name="SaveFormat" value="Array"/><generic name="VariableName" value="sof_out"/><generic name="SampleTime" value="-1"/><generic name="Decimation" value="1"/></simulinkBlock></block><block><simulinkBlock fullName="gaussian_ip/To Workspace3" name="To_Workspace3" subtype="ToWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Save2DSignal" value="Inherit from input (this choice will be removed - see release notes)"/><generic name="FixptAsFi" value="off"/><generic name="MaxDataPoints" value="inf"/><generic name="SaveFormat" value="Array"/><generic name="VariableName" value="eof_out"/><generic name="SampleTime" value="-1"/><generic name="Decimation" value="1"/></simulinkBlock></block><block><libraryBlock fullName="gaussian_ip/VCC" name="VCC" subtype="com.altera.dspbuilder.blockset.iobus.VCC" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_vcc"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/></libraryBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_data1" name="sink_data1" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink_data1" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sink_data1_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink_data1" filename="gaussian%5Fip_sink%5Fdata1.salt"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_data2" name="sink_data2" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink_data2" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="output" type="wire" implicit="none"/><connectionPoint name="sink_data2_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink_data2" filename="gaussian%5Fip_sink%5Fdata2.salt"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_eop1" name="sink_eop1" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink_eop1" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink_eop1_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink_eop1" filename="gaussian%5Fip_sink%5Feop1.salt"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_eop2" name="sink_eop2" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink_eop2" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink_eop2_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink_eop2" filename="gaussian%5Fip_sink%5Feop2.salt"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_ready1" name="sink_ready1" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="sink_ready1" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sink_ready1_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="sink_ready1" filename="gaussian%5Fip_sink%5Fready1.capture"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_ready2" name="sink_ready2" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="sink_ready2" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="sink_ready2_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="sink_ready2" filename="gaussian%5Fip_sink%5Fready2.capture"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_sop1" name="sink_sop1" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink_sop1" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink_sop1_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink_sop1" filename="gaussian%5Fip_sink%5Fsop1.salt"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_sop2" name="sink_sop2" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink_sop2" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink_sop2_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink_sop2" filename="gaussian%5Fip_sink%5Fsop2.salt"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_valid1" name="sink_valid1" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink_valid1" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink_valid1_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink_valid1" filename="gaussian%5Fip_sink%5Fvalid1.salt"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/sink_valid2" name="sink_valid2" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="sink_valid2" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="sink_valid2_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="sink_valid2" filename="gaussian%5Fip_sink%5Fvalid2.salt"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/source_data" name="source_data" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="source_data" index="0" clockdomain="Clock" bwl="8" bwr="0" dataType="uint" direction="input" type="wire" implicit="none"/><connectionPoint name="source_data_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="source_data" filename="gaussian%5Fip_source%5Fdata.capture"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/source_eop" name="source_eop" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="source_eop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="source_eop_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="source_eop" filename="gaussian%5Fip_source%5Feop.capture"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/source_ready" name="source_ready" subtype="com.altera.dspbuilder.blockset.iobus.Input" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="false"><connectionPoint name="source_ready" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/><connectionPoint name="source_ready_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><ioFile portname="source_ready" filename="gaussian%5Fip_source%5Fready.salt"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/source_sop" name="source_sop" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="source_sop" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="source_sop_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="source_sop" filename="gaussian%5Fip_source%5Fsop.capture"/></interfaceBlock></block><block><interfaceBlock fullName="gaussian_ip/source_valid" name="source_valid" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="source_valid" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="source_valid_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="source_valid" filename="gaussian%5Fip_source%5Fvalid.capture"/></interfaceBlock></block><signal name="From_Workspace_out0_sink_data1_sink_data1_simulink" type="wire"><src block="From_Workspace" port="out0"/><dst block="sink_data1" port="sink_data1_simulink"/></signal><signal name="sink_data1_sink_data1_gaussian_ip_Fusion_pixel1_in" type="wire"><src block="sink_data1" port="sink_data1"/><dst block="gaussian_ip_Fusion" port="pixel1_in"/></signal><signal name="sink_data2_sink_data2_gaussian_ip_Fusion_pixel2_in" type="wire"><src block="sink_data2" port="sink_data2"/><dst block="gaussian_ip_Fusion" port="pixel2_in"/></signal><signal name="From_Workspace2_out0_sink_eop1_sink_eop1_simulink" type="wire"><src block="From_Workspace2" port="out0"/><dst block="sink_eop1" port="sink_eop1_simulink"/></signal><signal name="sink_eop1_sink_eop1_gaussian_ip_Fusion_eof1_in" type="wire"><src block="sink_eop1" port="sink_eop1"/><dst block="gaussian_ip_Fusion" port="eof1_in"/></signal><signal name="VCC_output_sink_ready1_sink_ready1" type="wire"><src block="VCC" port="output"/><dst block="sink_ready1" port="sink_ready1"/></signal><signal name="gaussian_ip_Fusion_ready2_in_sink_ready2_sink_ready2" type="wire"><src block="gaussian_ip_Fusion" port="ready2_in"/><dst block="sink_ready2" port="sink_ready2"/></signal><signal name="From_Workspace1_out0_sink_sop1_sink_sop1_simulink" type="wire"><src block="From_Workspace1" port="out0"/><dst block="sink_sop1" port="sink_sop1_simulink"/></signal><signal name="sink_sop1_sink_sop1_gaussian_ip_Fusion_sof1_in" type="wire"><src block="sink_sop1" port="sink_sop1"/><dst block="gaussian_ip_Fusion" port="sof1_in"/></signal><signal name="From_Workspace3_out0_sink_valid1_sink_valid1_simulink" type="wire"><src block="From_Workspace3" port="out0"/><dst block="sink_valid1" port="sink_valid1_simulink"/></signal><signal name="sink_valid1_sink_valid1_gaussian_ip_Fusion_valid1_in" type="wire"><src block="sink_valid1" port="sink_valid1"/><dst block="gaussian_ip_Fusion" port="valid1_in"/></signal><signal name="gaussian_ip_Fusion_pixel_out_source_data_source_data" type="wire"><src block="gaussian_ip_Fusion" port="pixel_out"/><dst block="source_data" port="source_data"/></signal><signal name="source_data_source_data_simulink_To_Workspace_in0" type="wire"><src block="source_data" port="source_data_simulink"/><dst block="To_Workspace" port="in0"/></signal><signal name="gaussian_ip_Fusion_eof_out_source_eop_source_eop" type="wire"><src block="gaussian_ip_Fusion" port="eof_out"/><dst block="source_eop" port="source_eop"/></signal><signal name="source_eop_source_eop_simulink_To_Workspace3_in0" type="wire"><src block="source_eop" port="source_eop_simulink"/><dst block="To_Workspace3" port="in0"/></signal><signal name="gaussian_ip_Fusion_sof_out_source_sop_source_sop" type="wire"><src block="gaussian_ip_Fusion" port="sof_out"/><dst block="source_sop" port="source_sop"/></signal><signal name="source_sop_source_sop_simulink_To_Workspace2_in0" type="wire"><src block="source_sop" port="source_sop_simulink"/><dst block="To_Workspace2" port="in0"/></signal><signal name="gaussian_ip_Fusion_valid_out_source_valid_source_valid" type="wire"><src block="gaussian_ip_Fusion" port="valid_out"/><dst block="source_valid" port="source_valid"/></signal><signal name="source_valid_source_valid_simulink_To_Workspace1_in0" type="wire"><src block="source_valid" port="source_valid_simulink"/><dst block="To_Workspace1" port="in0"/></signal><version numbers="17 1" longstring="17.1 Build 590 10/25/2017" shortstring="17.1" date="2019-04-30"/></model>