//
//
// Part 2 Digital Logic Lab 4
// Neil Nie
// (c) 2018, All Rights Reserved


module Part2 (KEY, LEDR):

input [1:0] KEY;
output [7:0] LEDR;

wire clock;

assign clock = ~KEY[0];

reg [7:0] value;

always @ (clock) begin

value <= value + 1;

end;

assign LEDR = value;

endmodule;