{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09969,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09991,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000311473,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00127518,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000361832,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00127518,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 2.926,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 7.98,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 1.33,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 37.772,
	"finish__design__instance__count__class:multi_input_combinational_cell": 26,
	"finish__design__instance__area__class:multi_input_combinational_cell": 25.536,
	"finish__design__instance__count": 53,
	"finish__design__instance__area": 80.332,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.498019,
	"finish__clock__skew__setup": 0.0010562,
	"finish__clock__skew__hold": 0.0010562,
	"finish__timing__drv__max_slew_limit": 0.869543,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.894339,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.63455e-05,
	"finish__power__switching__total": 3.08603e-05,
	"finish__power__leakage__total": 1.82348e-06,
	"finish__power__total": 0.000129029,
	"finish__design__io": 13,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 3519.18,
	"finish__design__instance__count": 137,
	"finish__design__instance__area": 102.676,
	"finish__design__instance__count__stdcell": 137,
	"finish__design__instance__area__stdcell": 102.676,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0291761,
	"finish__design__instance__utilization__stdcell": 0.0291761,
	"finish__design__rows": 42,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 42,
	"finish__design__sites": 13230,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 13230,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}