Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: tb_aes_box.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tb_aes_box.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tb_aes_box"
Output Format                      : NGC
Target Device                      : xc6slx75-2-csg484

---- Source Options
Top Module Name                    : tb_aes_box
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\gf2_mul.v" into library work
Parsing module <gf2_mul>.
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" into library work
Parsing module <shared_mul_gf2>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 40: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 39: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 54: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 53: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 70: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 69: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 89: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 88: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 95: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 94: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 116: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 136: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 134: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 133: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" into library work
Parsing module <shared_mul_gf4>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 32: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 31: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 40: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 39: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 56: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 55: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 75: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 74: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 81: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 80: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 102: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 122: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 120: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 119: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" into library work
Parsing module <real_dom_shared_mul_gf2>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 29: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 28: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 38: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 37: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 74: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 73: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 96: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 104: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 135: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 186: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 191: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 207: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 225: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 236: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 242: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 253: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 258: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 89: Event expressions must result in a singular type
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 185: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\square_scaler.v" into library work
Parsing module <square_scaler>.
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" into library work
Parsing module <real_dom_shared_mul_gf4>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 29: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 28: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 38: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 37: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 74: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 73: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 92: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 98: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 127: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 155: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 160: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 176: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 194: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 205: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 211: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 222: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 227: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 85: Event expressions must result in a singular type
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 154: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\lin_map.v" into library work
Parsing module <lin_map>.
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\inverter.v" into library work
Parsing module <inverter>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 37: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 36: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 67: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 66: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 85: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 98: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 106: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 117: Block identifier is required on this block
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" into library work
Parsing module <aes_box>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 45: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 44: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 91: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 90: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 111: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 141: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 151: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 165: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 198: Block identifier is required on this block
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" into library work
Parsing module <tb_aes_box>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 32: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 31: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 38: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 44: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 50: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 54: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 84: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 129: Loop valiable declaration is not allowed in this mode of verilog

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <tb_aes_box>.
WARNING:HDLCompiler:413 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 130: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:872 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 81: Using initial value of RstxBI since it is never assigned

Elaborating module <aes_box(PIPELINED=1,EIGHT_STAGED=0,SHARES=2)>.

Elaborating module <lin_map(MATRIX_SEL=1)>.

Elaborating module <square_scaler>.

Elaborating module <lin_map(MATRIX_SEL=0)>.

Elaborating module <real_dom_shared_mul_gf4(PIPELINED=1,FIRST_ORDER_OPTIMIZATION=1,SHARES=2)>.

Elaborating module <gf2_mul(N=4)>.

Elaborating module <inverter(VARIANT=1,PIPELINED=1,EIGHT_STAGED_SBOX=0,SHARES=2)>.

Elaborating module <real_dom_shared_mul_gf2(PIPELINED=1,FIRST_ORDER_OPTIMIZATION=1,SHARES=2)>.

Elaborating module <gf2_mul(N=2)>.

Elaborating module <shared_mul_gf4(PIPELINED=1,SHARES=2)>.
WARNING:Xst:2972 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" line 61. All outputs of instance <inst_aes_box> of block <aes_box> are unconnected in block <tb_aes_box>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <tb_aes_box>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v".
INFO:Xst:3210 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" line 61: Output port <_QxDO> of the instance <inst_aes_box> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'XxDI', unconnected in block 'tb_aes_box', is tied to its initial value.
    Summary:
	no macro.
Unit <tb_aes_box> synthesized.

Synthesizing Unit <lin_map_1>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\lin_map.v".
        MATRIX_SEL = 1
    Summary:
	no macro.
Unit <lin_map_1> synthesized.

Synthesizing Unit <square_scaler>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\square_scaler.v".
    Summary:
	no macro.
Unit <square_scaler> synthesized.

Synthesizing Unit <lin_map_2>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\lin_map.v".
        MATRIX_SEL = 0
    Summary:
	no macro.
Unit <lin_map_2> synthesized.

Synthesizing Unit <real_dom_shared_mul_gf4>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v".
        PIPELINED = 1
        FIRST_ORDER_OPTIMIZATION = 1
        SHARES = 2
    Found 8-bit register for signal <n0062>.
    Found 8-bit register for signal <n0067>.
    Found 8-bit register for signal <n0061>.
    Found 8-bit register for signal <n0076>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <real_dom_shared_mul_gf4> synthesized.

Synthesizing Unit <gf2_mul_1>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\gf2_mul.v".
        N = 4
    Summary:
Unit <gf2_mul_1> synthesized.

Synthesizing Unit <inverter>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\inverter.v".
        VARIANT = 1
        PIPELINED = 1
        EIGHT_STAGED_SBOX = 0
        SHARES = 2
    Found 4-bit register for signal <BxDP>.
    Found 4-bit register for signal <n0088>.
    Found 4-bit register for signal <AxDP>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <inverter> synthesized.

Synthesizing Unit <real_dom_shared_mul_gf2>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v".
        PIPELINED = 1
        FIRST_ORDER_OPTIMIZATION = 1
        SHARES = 2
    Found 4-bit register for signal <n0048>.
    Found 4-bit register for signal <n0053>.
    Found 4-bit register for signal <n0047>.
    Found 4-bit register for signal <n0058>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <real_dom_shared_mul_gf2> synthesized.

Synthesizing Unit <gf2_mul_2>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\gf2_mul.v".
        N = 2
    Summary:
Unit <gf2_mul_2> synthesized.

Synthesizing Unit <shared_mul_gf4>.
    Related source file is "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v".
        PIPELINED = 1
        SHARES = 2
    Found 16-bit register for signal <n0057>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <shared_mul_gf4> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <tb_aes_box> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tb_aes_box, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : tb_aes_box.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-2 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           0
 Number of bonded IOBs:                   0  out of    328     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.84 secs
 
--> 

Total memory usage is 227100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   95 (   0 filtered)
Number of infos    :    1 (   0 filtered)

