Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 14 18:33:28 2016
| Host         : ilim-Lenovo-YOGA-700-14ISK running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z030-fbg676
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 342 register/latch pins with no clock driven by root clock pin: design_1_i/bus_doubler_0/inst/out_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.110        0.000                      0                19097        0.042        0.000                      0                18935        0.264        0.000                       0                  7570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
channel_x_clk_p                    {0.000 15.384}       30.769          32.500          
  rx_mmcmout_x1                    {15.384 30.769}      30.769          32.500          
  rx_mmcmout_xs                    {2.198 4.396}        4.396           227.502         
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 12.302}       24.603          40.645          
  clk_out2_design_1_clk_wiz_0_0    {0.000 6.349}        12.698          78.750          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
diff_clock_clk_p                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
channel_x_clk_p                                                                                                                                                                     10.384        0.000                       0                     1  
  rx_mmcmout_x1                         24.896        0.000                      0                 3002        0.042        0.000                      0                 2876       14.604        0.000                       0                  1508  
  rx_mmcmout_xs                                                                                                                                                                      2.796        0.000                       0                    56  
clk_fpga_0                               0.915        0.000                      0                 8826        0.054        0.000                      0                 8826        4.220        0.000                       0                  3709  
clk_fpga_1                                                                                                                                                                           8.400        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         12.950        0.000                      0                 3405        0.085        0.000                      0                 3369       11.522        0.000                       0                  1487  
  clk_out2_design_1_clk_wiz_0_0          0.110        0.000                      0                 3854        0.095        0.000                      0                 3854        5.569        0.000                       0                   802  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      2.633        0.000                       0                     3  
diff_clock_clk_p                                                                                                                                                                     0.264        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       22.953        0.000                      0                    4        0.339        0.000                      0                    4  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       11.069        0.000                      0                    4        0.287        0.000                      0                    4  
**async_default**              rx_mmcmout_x1                  rx_mmcmout_x1                       29.160        0.000                      0                    2        0.494        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  channel_x_clk_p
  To Clock:  channel_x_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         channel_x_clk_p
Waveform(ns):       { 0.000 15.384 }
Period(ns):         30.769
Sources:            { channel_x_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         30.769      29.520     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       30.769      69.231     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.384      10.384     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.384      10.384     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.385      10.385     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.385      10.385     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       24.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.896ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        5.964ns  (logic 0.654ns (10.965%)  route 5.310ns (89.035%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.310ns = ( 45.844 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         3.221    18.174    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/reset
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.068    18.242 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_12/O
                         net (fo=2, routed)           0.575    18.817    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_12_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.172    18.989 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[1]_i_3/O
                         net (fo=5, routed)           0.838    19.827    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[1]_i_3_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.053    19.880 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_10/O
                         net (fo=1, routed)           0.676    20.556    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_10_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.053    20.609 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_2/O
                         net (fo=1, routed)           0.000    20.609    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_2_n_0
    SLICE_X2Y47          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.606    45.844    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X2Y47          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[4]/C
                         clock pessimism             -0.316    45.528    
                         clock uncertainty           -0.093    45.435    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)        0.071    45.506    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[4]
  -------------------------------------------------------------------
                         required time                         45.506    
                         arrival time                         -20.609    
  -------------------------------------------------------------------
                         slack                                 24.896    

Slack (MET) :             25.364ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        5.499ns  (logic 0.654ns (11.894%)  route 4.845ns (88.106%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.310ns = ( 45.844 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         3.221    18.174    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/reset
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.068    18.242 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_12/O
                         net (fo=2, routed)           0.670    18.912    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_12_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.172    19.084 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_9/O
                         net (fo=5, routed)           0.376    19.460    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_9_n_0
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.053    19.513 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[2]_i_4/O
                         net (fo=1, routed)           0.578    20.091    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[2]_i_4_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.053    20.144 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[2]_i_1/O
                         net (fo=1, routed)           0.000    20.144    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[2]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.606    45.844    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X2Y49          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[2]/C
                         clock pessimism             -0.316    45.528    
                         clock uncertainty           -0.093    45.435    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.073    45.508    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[2]
  -------------------------------------------------------------------
                         required time                         45.508    
                         arrival time                         -20.144    
  -------------------------------------------------------------------
                         slack                                 25.364    

Slack (MET) :             25.467ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        5.394ns  (logic 0.601ns (11.142%)  route 4.793ns (88.858%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.310ns = ( 45.844 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         3.221    18.174    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/reset
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.068    18.242 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_12/O
                         net (fo=2, routed)           0.670    18.912    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_12_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.172    19.084 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_9/O
                         net (fo=5, routed)           0.902    19.986    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_9_n_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I1_O)        0.053    20.039 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[1]_i_1/O
                         net (fo=1, routed)           0.000    20.039    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[1]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.606    45.844    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X2Y49          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[1]/C
                         clock pessimism             -0.316    45.528    
                         clock uncertainty           -0.093    45.435    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.072    45.507    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[1]
  -------------------------------------------------------------------
                         required time                         45.507    
                         arrival time                         -20.039    
  -------------------------------------------------------------------
                         slack                                 25.467    

Slack (MET) :             25.554ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.991ns  (logic 0.414ns (8.295%)  route 4.577ns (91.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.310ns = ( 45.844 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         3.420    18.373    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/reset
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.053    18.426 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_3/O
                         net (fo=1, routed)           0.678    19.104    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_3_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.053    19.157 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_1/O
                         net (fo=5, routed)           0.479    19.636    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.606    45.844    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X1Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[2]/C
                         clock pessimism             -0.316    45.528    
                         clock uncertainty           -0.093    45.435    
    SLICE_X1Y48          FDRE (Setup_fdre_C_CE)      -0.244    45.191    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[2]
  -------------------------------------------------------------------
                         required time                         45.191    
                         arrival time                         -19.636    
  -------------------------------------------------------------------
                         slack                                 25.554    

Slack (MET) :             25.554ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.991ns  (logic 0.414ns (8.295%)  route 4.577ns (91.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.310ns = ( 45.844 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         3.420    18.373    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/reset
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.053    18.426 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_3/O
                         net (fo=1, routed)           0.678    19.104    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_3_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.053    19.157 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_1/O
                         net (fo=5, routed)           0.479    19.636    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.606    45.844    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X1Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[3]/C
                         clock pessimism             -0.316    45.528    
                         clock uncertainty           -0.093    45.435    
    SLICE_X1Y48          FDRE (Setup_fdre_C_CE)      -0.244    45.191    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[3]
  -------------------------------------------------------------------
                         required time                         45.191    
                         arrival time                         -19.636    
  -------------------------------------------------------------------
                         slack                                 25.554    

Slack (MET) :             25.554ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.991ns  (logic 0.414ns (8.295%)  route 4.577ns (91.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.310ns = ( 45.844 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         3.420    18.373    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/reset
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.053    18.426 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_3/O
                         net (fo=1, routed)           0.678    19.104    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_3_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.053    19.157 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_1/O
                         net (fo=5, routed)           0.479    19.636    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.606    45.844    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X1Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[4]/C
                         clock pessimism             -0.316    45.528    
                         clock uncertainty           -0.093    45.435    
    SLICE_X1Y48          FDRE (Setup_fdre_C_CE)      -0.244    45.191    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[4]
  -------------------------------------------------------------------
                         required time                         45.191    
                         arrival time                         -19.636    
  -------------------------------------------------------------------
                         slack                                 25.554    

Slack (MET) :             25.582ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        5.162ns  (logic 0.648ns (12.554%)  route 4.514ns (87.446%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.506ns = ( 45.648 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         2.963    17.916    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/reset
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.066    17.982 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int[4]_i_12/O
                         net (fo=2, routed)           0.326    18.308    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int[4]_i_12_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I4_O)        0.168    18.476 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int[1]_i_3/O
                         net (fo=5, routed)           0.794    19.269    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int[1]_i_3_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I3_O)        0.053    19.322 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int[2]_i_4/O
                         net (fo=1, routed)           0.432    19.754    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int[2]_i_4_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.053    19.807 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int[2]_i_1/O
                         net (fo=1, routed)           0.000    19.807    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int[2]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.410    45.648    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X4Y52          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int_reg[2]/C
                         clock pessimism             -0.238    45.410    
                         clock uncertainty           -0.093    45.317    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)        0.072    45.389    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int_reg[2]
  -------------------------------------------------------------------
                         required time                         45.389    
                         arrival time                         -19.807    
  -------------------------------------------------------------------
                         slack                                 25.582    

Slack (MET) :             25.590ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        5.270ns  (logic 0.601ns (11.404%)  route 4.669ns (88.596%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.310ns = ( 45.844 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         3.221    18.174    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/reset
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.068    18.242 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_12/O
                         net (fo=2, routed)           0.670    18.912    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_12_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.172    19.084 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_9/O
                         net (fo=5, routed)           0.778    19.862    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_9_n_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.053    19.915 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[3]_i_1/O
                         net (fo=1, routed)           0.000    19.915    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[3]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.606    45.844    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X2Y49          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[3]/C
                         clock pessimism             -0.316    45.528    
                         clock uncertainty           -0.093    45.435    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.071    45.506    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int_reg[3]
  -------------------------------------------------------------------
                         required time                         45.506    
                         arrival time                         -19.915    
  -------------------------------------------------------------------
                         slack                                 25.590    

Slack (MET) :             25.629ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        5.110ns  (logic 0.467ns (9.138%)  route 4.643ns (90.862%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 45.649 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         3.411    18.365    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/reset
    SLICE_X8Y55          LUT5 (Prop_lut5_I1_O)        0.053    18.418 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int[4]_i_5/O
                         net (fo=5, routed)           0.764    19.182    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int[4]_i_5_n_0
    SLICE_X0Y54          LUT4 (Prop_lut4_I0_O)        0.053    19.235 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int[2]_i_3/O
                         net (fo=1, routed)           0.468    19.702    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int[2]_i_3_n_0
    SLICE_X0Y54          LUT2 (Prop_lut2_I1_O)        0.053    19.755 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int[2]_i_1/O
                         net (fo=1, routed)           0.000    19.755    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int[2]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.411    45.649    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X0Y54          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int_reg[2]/C
                         clock pessimism             -0.244    45.405    
                         clock uncertainty           -0.093    45.312    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.073    45.385    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int_reg[2]
  -------------------------------------------------------------------
                         required time                         45.385    
                         arrival time                         -19.755    
  -------------------------------------------------------------------
                         slack                                 25.629    

Slack (MET) :             25.677ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        4.868ns  (logic 0.414ns (8.504%)  route 4.454ns (91.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.310ns = ( 45.844 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 14.645 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.502    14.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y73          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.308    14.953 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/not_bs_finished_reg/Q
                         net (fo=181, routed)         3.420    18.373    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/reset
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.053    18.426 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_3/O
                         net (fo=1, routed)           0.678    19.104    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_3_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.053    19.157 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_1/O
                         net (fo=5, routed)           0.356    19.513    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.606    45.844    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X3Y49          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[0]/C
                         clock pessimism             -0.316    45.528    
                         clock uncertainty           -0.093    45.435    
    SLICE_X3Y49          FDRE (Setup_fdre_C_CE)      -0.244    45.191    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[0]
  -------------------------------------------------------------------
                         required time                         45.191    
                         arrival time                         -19.513    
  -------------------------------------------------------------------
                         slack                                 25.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[79]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 15.711 - 15.384 ) 
    Source Clock Delay      (SCD):    0.134ns = ( 15.519 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.576    15.519    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/clk
    SLICE_X9Y69          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.100    15.619 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.106    15.725    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[79]
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[79]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.774    15.711    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_in_clk
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[79]_srl2/CLK
                         clock pessimism             -0.183    15.529    
    SLICE_X8Y71          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    15.683    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[79]_srl2
  -------------------------------------------------------------------
                         required time                        -15.683    
                         arrival time                          15.725    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/pd_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/pd_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.837%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns = ( 15.721 - 15.384 ) 
    Source Clock Delay      (SCD):    0.141ns = ( 15.526 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.583    15.526    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/clk
    SLICE_X13Y58         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/pd_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.100    15.626 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/pd_hold_reg[4]/Q
                         net (fo=1, routed)           0.055    15.681    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/p_0_in1_in[5]
    SLICE_X12Y58         LUT5 (Prop_lut5_I0_O)        0.028    15.709 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/pd_hold[5]_i_1/O
                         net (fo=1, routed)           0.000    15.709    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/pd_hold[5]_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/pd_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.784    15.721    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/clk
    SLICE_X12Y58         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/pd_hold_reg[5]/C
                         clock pessimism             -0.185    15.537    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.087    15.624    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/pd_hold_reg[5]
  -------------------------------------------------------------------
                         required time                        -15.624    
                         arrival time                          15.709    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/mdataoutc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.837%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 15.754 - 15.384 ) 
    Source Clock Delay      (SCD):    0.173ns = ( 15.558 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.615    15.558    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X5Y56          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/mdataoutc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.100    15.658 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/mdataoutc_reg[6]/Q
                         net (fo=1, routed)           0.055    15.713    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/mdataoutc[6]
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.028    15.741 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.741    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out[6]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.817    15.754    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X4Y56          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[6]/C
                         clock pessimism             -0.186    15.569    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.087    15.656    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -15.656    
                         arrival time                          15.741    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.837%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.336ns = ( 15.720 - 15.384 ) 
    Source Clock Delay      (SCD):    0.140ns = ( 15.525 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.582    15.525    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/clk
    SLICE_X15Y61         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.100    15.625 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_hold_reg[4]/Q
                         net (fo=1, routed)           0.055    15.680    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/p_0_in1_in[5]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.028    15.708 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_hold[5]_i_1/O
                         net (fo=1, routed)           0.000    15.708    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_hold[5]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.783    15.720    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/clk
    SLICE_X14Y61         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_hold_reg[5]/C
                         clock pessimism             -0.185    15.536    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.087    15.623    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[1].dc_inst/pd_hold_reg[5]
  -------------------------------------------------------------------
                         required time                        -15.623    
                         arrival time                          15.708    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.458%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 15.755 - 15.384 ) 
    Source Clock Delay      (SCD):    0.174ns = ( 15.559 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.616    15.559    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/clk
    SLICE_X3Y94          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100    15.659 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[6]/Q
                         net (fo=1, routed)           0.056    15.715    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc[6]
    SLICE_X2Y94          LUT3 (Prop_lut3_I0_O)        0.028    15.743 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.743    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/data_out[6]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.818    15.755    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/clk
    SLICE_X2Y94          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/data_out_reg[6]/C
                         clock pessimism             -0.186    15.570    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.087    15.657    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -15.657    
                         arrival time                          15.743    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[77]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.081%)  route 0.104ns (46.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 15.711 - 15.384 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 15.517 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.574    15.517    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/clk
    SLICE_X10Y71         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.118    15.635 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.104    15.739    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[77]
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[77]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.774    15.711    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_in_clk
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[77]_srl2/CLK
                         clock pessimism             -0.163    15.549    
    SLICE_X8Y71          SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    15.648    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[77]_srl2
  -------------------------------------------------------------------
                         required time                        -15.648    
                         arrival time                          15.739    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[75]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.400%)  route 0.107ns (47.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 15.711 - 15.384 ) 
    Source Clock Delay      (SCD):    0.132ns = ( 15.517 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.574    15.517    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/clk
    SLICE_X10Y71         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.118    15.635 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           0.107    15.742    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[75]
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[75]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.774    15.711    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_in_clk
    SLICE_X8Y71          SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[75]_srl2/CLK
                         clock pessimism             -0.163    15.549    
    SLICE_X8Y71          SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    15.644    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[75]_srl2
  -------------------------------------------------------------------
                         required time                        -15.644    
                         arrival time                          15.742    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/meq_max_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/inc_run_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.415ns  (logic 0.146ns (35.193%)  route 0.269ns (64.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.443ns = ( 15.827 - 15.384 ) 
    Source Clock Delay      (SCD):    0.174ns = ( 15.559 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.616    15.559    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X4Y50          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/meq_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.118    15.677 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/meq_max_reg/Q
                         net (fo=9, routed)           0.161    15.838    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/meq_max
    SLICE_X5Y48          LUT5 (Prop_lut5_I2_O)        0.028    15.866 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/inc_run_i_1/O
                         net (fo=1, routed)           0.108    15.974    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/inc_run_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/inc_run_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.890    15.827    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X5Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/inc_run_reg/C
                         clock pessimism             -0.003    15.825    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.047    15.872    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/inc_run_reg
  -------------------------------------------------------------------
                         required time                        -15.872    
                         arrival time                          15.974    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.049%)  route 0.212ns (67.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.374ns = ( 15.758 - 15.384 ) 
    Source Clock Delay      (SCD):    0.227ns = ( 15.612 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.669    15.612    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X1Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.100    15.712 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[3]/Q
                         net (fo=1, routed)           0.212    15.924    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst_n_6
    IDELAY_X0Y51         IDELAYE2                                     r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.821    15.758    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    IDELAY_X0Y51         IDELAYE2                                     r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/C
                         clock pessimism             -0.003    15.756    
    IDELAY_X0Y51         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.066    15.822    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s
  -------------------------------------------------------------------
                         required time                        -15.822    
                         arrival time                          15.924    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.844%)  route 0.214ns (68.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.374ns = ( 15.758 - 15.384 ) 
    Source Clock Delay      (SCD):    0.227ns = ( 15.612 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.669    15.612    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X1Y48          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.100    15.712 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int_reg[4]/Q
                         net (fo=1, routed)           0.214    15.926    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst_n_5
    IDELAY_X0Y51         IDELAYE2                                     r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.821    15.758    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    IDELAY_X0Y51         IDELAYE2                                     r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/C
                         clock pessimism             -0.003    15.756    
    IDELAY_X0Y51         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.066    15.822    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s
  -------------------------------------------------------------------
                         required time                        -15.822    
                         arrival time                          15.926    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_x1
Waveform(ns):       { 15.384 30.769 }
Period(ns):         30.769
Sources:            { design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB36_X0Y16     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB36_X0Y15     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB18_X0Y28     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKARDCLK
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/idelay_cm/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_s/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y55     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_s/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y52     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y51     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.769      69.231     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.769      182.591    MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y83      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y83      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y83      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y83      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y83      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y83      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y83      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y83      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X6Y84      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_xs
  To Clock:  rx_mmcmout_xs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_xs
Waveform(ns):       { 2.198 4.396 }
Period(ns):         4.396
Sources:            { design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         4.396       2.796      BUFGCTRL_X0Y1    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y55     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.396       208.964    MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 0.322ns (3.748%)  route 8.270ns (96.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 12.381 - 10.000 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.409     2.465    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y122        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.269     2.734 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=61, routed)          2.926     5.660    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/S_AXI_ARESETN
    SLICE_X58Y122        LUT1 (Prop_lut1_I0_O)        0.053     5.713 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/BRAM_Rst_A_INST_0/O
                         net (fo=32, routed)          5.344    11.057    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/SSRA
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.365    12.381    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/CLKA
    RAMB36_X7Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.431    
                         clock uncertainty           -0.154    12.276    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.972    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.972    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 2.341ns (27.318%)  route 6.229ns (72.682%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[18])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[18]
                         net (fo=5, routed)           0.809     4.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[16]
    SLICE_X29Y144        LUT4 (Prop_lut4_I0_O)        0.053     4.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst_i_1/O
                         net (fo=1, routed)           0.529     5.341    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.066     5.407 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.462     5.868    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.176     6.044 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.685     6.729    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_HOT[2]
    SLICE_X29Y141        LUT5 (Prop_lut5_I0_O)        0.168     6.897 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.465     7.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X30Y139        LUT2 (Prop_lut2_I1_O)        0.056     7.419 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.786     8.204    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y136        LUT6 (Prop_lut6_I3_O)        0.172     8.376 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14/O
                         net (fo=1, routed)           0.476     8.852    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14_n_0
    SLICE_X29Y137        LUT4 (Prop_lut4_I1_O)        0.053     8.905 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2/O
                         net (fo=1, routed)           0.403     9.308    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2_n_0
    SLICE_X29Y136        LUT6 (Prop_lut6_I1_O)        0.053     9.361 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.398     9.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y137        LUT3 (Prop_lut3_I0_O)        0.053     9.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.741    10.554    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X37Y127        LUT5 (Prop_lut5_I4_O)        0.053    10.607 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.475    11.082    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.259    12.275    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.129    12.404    
                         clock uncertainty           -0.154    12.250    
    SLICE_X36Y127        FDRE (Setup_fdre_C_CE)      -0.219    12.031    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 2.341ns (27.318%)  route 6.229ns (72.682%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[18])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[18]
                         net (fo=5, routed)           0.809     4.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[16]
    SLICE_X29Y144        LUT4 (Prop_lut4_I0_O)        0.053     4.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst_i_1/O
                         net (fo=1, routed)           0.529     5.341    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.066     5.407 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.462     5.868    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.176     6.044 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.685     6.729    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_HOT[2]
    SLICE_X29Y141        LUT5 (Prop_lut5_I0_O)        0.168     6.897 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.465     7.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X30Y139        LUT2 (Prop_lut2_I1_O)        0.056     7.419 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.786     8.204    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y136        LUT6 (Prop_lut6_I3_O)        0.172     8.376 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14/O
                         net (fo=1, routed)           0.476     8.852    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14_n_0
    SLICE_X29Y137        LUT4 (Prop_lut4_I1_O)        0.053     8.905 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2/O
                         net (fo=1, routed)           0.403     9.308    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2_n_0
    SLICE_X29Y136        LUT6 (Prop_lut6_I1_O)        0.053     9.361 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.398     9.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y137        LUT3 (Prop_lut3_I0_O)        0.053     9.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.741    10.554    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X37Y127        LUT5 (Prop_lut5_I4_O)        0.053    10.607 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.475    11.082    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.259    12.275    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.129    12.404    
                         clock uncertainty           -0.154    12.250    
    SLICE_X36Y127        FDRE (Setup_fdre_C_CE)      -0.219    12.031    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 2.341ns (27.318%)  route 6.229ns (72.682%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[18])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[18]
                         net (fo=5, routed)           0.809     4.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[16]
    SLICE_X29Y144        LUT4 (Prop_lut4_I0_O)        0.053     4.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst_i_1/O
                         net (fo=1, routed)           0.529     5.341    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.066     5.407 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.462     5.868    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.176     6.044 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.685     6.729    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_HOT[2]
    SLICE_X29Y141        LUT5 (Prop_lut5_I0_O)        0.168     6.897 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.465     7.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X30Y139        LUT2 (Prop_lut2_I1_O)        0.056     7.419 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.786     8.204    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y136        LUT6 (Prop_lut6_I3_O)        0.172     8.376 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14/O
                         net (fo=1, routed)           0.476     8.852    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14_n_0
    SLICE_X29Y137        LUT4 (Prop_lut4_I1_O)        0.053     8.905 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2/O
                         net (fo=1, routed)           0.403     9.308    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2_n_0
    SLICE_X29Y136        LUT6 (Prop_lut6_I1_O)        0.053     9.361 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.398     9.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y137        LUT3 (Prop_lut3_I0_O)        0.053     9.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.741    10.554    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X37Y127        LUT5 (Prop_lut5_I4_O)        0.053    10.607 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.475    11.082    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.259    12.275    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.129    12.404    
                         clock uncertainty           -0.154    12.250    
    SLICE_X36Y127        FDRE (Setup_fdre_C_CE)      -0.219    12.031    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 2.341ns (27.318%)  route 6.229ns (72.682%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[18])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[18]
                         net (fo=5, routed)           0.809     4.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[16]
    SLICE_X29Y144        LUT4 (Prop_lut4_I0_O)        0.053     4.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst_i_1/O
                         net (fo=1, routed)           0.529     5.341    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.066     5.407 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.462     5.868    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.176     6.044 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.685     6.729    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_HOT[2]
    SLICE_X29Y141        LUT5 (Prop_lut5_I0_O)        0.168     6.897 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.465     7.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X30Y139        LUT2 (Prop_lut2_I1_O)        0.056     7.419 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.786     8.204    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y136        LUT6 (Prop_lut6_I3_O)        0.172     8.376 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14/O
                         net (fo=1, routed)           0.476     8.852    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14_n_0
    SLICE_X29Y137        LUT4 (Prop_lut4_I1_O)        0.053     8.905 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2/O
                         net (fo=1, routed)           0.403     9.308    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2_n_0
    SLICE_X29Y136        LUT6 (Prop_lut6_I1_O)        0.053     9.361 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.398     9.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y137        LUT3 (Prop_lut3_I0_O)        0.053     9.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.741    10.554    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X37Y127        LUT5 (Prop_lut5_I4_O)        0.053    10.607 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.475    11.082    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.259    12.275    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.129    12.404    
                         clock uncertainty           -0.154    12.250    
    SLICE_X36Y127        FDRE (Setup_fdre_C_CE)      -0.219    12.031    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 2.341ns (27.318%)  route 6.229ns (72.682%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[18])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[18]
                         net (fo=5, routed)           0.809     4.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[16]
    SLICE_X29Y144        LUT4 (Prop_lut4_I0_O)        0.053     4.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst_i_1/O
                         net (fo=1, routed)           0.529     5.341    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.066     5.407 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.462     5.868    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.176     6.044 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.685     6.729    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_HOT[2]
    SLICE_X29Y141        LUT5 (Prop_lut5_I0_O)        0.168     6.897 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.465     7.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X30Y139        LUT2 (Prop_lut2_I1_O)        0.056     7.419 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.786     8.204    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y136        LUT6 (Prop_lut6_I3_O)        0.172     8.376 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14/O
                         net (fo=1, routed)           0.476     8.852    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14_n_0
    SLICE_X29Y137        LUT4 (Prop_lut4_I1_O)        0.053     8.905 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2/O
                         net (fo=1, routed)           0.403     9.308    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2_n_0
    SLICE_X29Y136        LUT6 (Prop_lut6_I1_O)        0.053     9.361 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.398     9.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y137        LUT3 (Prop_lut3_I0_O)        0.053     9.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.741    10.554    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X37Y127        LUT5 (Prop_lut5_I4_O)        0.053    10.607 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.475    11.082    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.259    12.275    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.129    12.404    
                         clock uncertainty           -0.154    12.250    
    SLICE_X36Y127        FDRE (Setup_fdre_C_CE)      -0.219    12.031    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 2.341ns (27.318%)  route 6.229ns (72.682%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[18])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[18]
                         net (fo=5, routed)           0.809     4.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[16]
    SLICE_X29Y144        LUT4 (Prop_lut4_I0_O)        0.053     4.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst_i_1/O
                         net (fo=1, routed)           0.529     5.341    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.066     5.407 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.462     5.868    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X29Y145        LUT2 (Prop_lut2_I0_O)        0.176     6.044 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.685     6.729    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_HOT[2]
    SLICE_X29Y141        LUT5 (Prop_lut5_I0_O)        0.168     6.897 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.465     7.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X30Y139        LUT2 (Prop_lut2_I1_O)        0.056     7.419 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.786     8.204    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y136        LUT6 (Prop_lut6_I3_O)        0.172     8.376 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14/O
                         net (fo=1, routed)           0.476     8.852    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_14_n_0
    SLICE_X29Y137        LUT4 (Prop_lut4_I1_O)        0.053     8.905 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2/O
                         net (fo=1, routed)           0.403     9.308    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_2_n_0
    SLICE_X29Y136        LUT6 (Prop_lut6_I1_O)        0.053     9.361 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.398     9.759    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y137        LUT3 (Prop_lut3_I0_O)        0.053     9.812 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.741    10.554    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X37Y127        LUT5 (Prop_lut5_I4_O)        0.053    10.607 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.475    11.082    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.259    12.275    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X36Y127        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.129    12.404    
                         clock uncertainty           -0.154    12.250    
    SLICE_X36Y127        FDRE (Setup_fdre_C_CE)      -0.219    12.031    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 0.322ns (3.868%)  route 8.002ns (96.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.409     2.465    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X29Y122        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.269     2.734 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=61, routed)          2.926     5.660    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/S_AXI_ARESETN
    SLICE_X58Y122        LUT1 (Prop_lut1_I0_O)        0.053     5.713 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/BRAM_Rst_A_INST_0/O
                         net (fo=32, routed)          5.076    10.789    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/SSRA
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.369    12.385    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKA
    RAMB36_X7Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.435    
                         clock uncertainty           -0.154    12.280    
    RAMB36_X7Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.976    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.976    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 0.308ns (3.920%)  route 7.550ns (96.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 12.386 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.372     2.428    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/S_AXI_ACLK
    SLICE_X48Y127        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDRE (Prop_fdre_C_Q)         0.308     2.736 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=44, routed)          7.550    10.286    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ADDRA[1]
    RAMB36_X6Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.370    12.386    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/CLKA
    RAMB36_X6Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.436    
                         clock uncertainty           -0.154    12.281    
    RAMB36_X6Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.479    11.802    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 0.269ns (3.451%)  route 7.527ns (96.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 12.386 - 10.000 ) 
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.369     2.425    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/S_AXI_ACLK
    SLICE_X49Y125        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDRE (Prop_fdre_C_Q)         0.269     2.694 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/Q
                         net (fo=34, routed)          7.527    10.221    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ADDRA[8]
    RAMB36_X6Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.370    12.386    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/CLKA
    RAMB36_X6Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.050    12.436    
                         clock uncertainty           -0.154    12.281    
    RAMB36_X6Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.479    11.802    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  1.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.688%)  route 0.102ns (46.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.517     0.859    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X46Y125        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.118     0.977 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.102     1.079    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[8]
    SLICE_X46Y126        SRLC32E                                      r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.721     1.101    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X46Y126        SRLC32E                                      r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.230     0.871    
    SLICE_X46Y126        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.025    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.208ns (64.849%)  route 0.113ns (35.151%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.515     0.857    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/ACLK
    SLICE_X57Y119        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.091     0.948 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[44]/Q
                         net (fo=11, routed)          0.113     1.061    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen[0]
    SLICE_X59Y119        LUT3 (Prop_lut3_I1_O)        0.066     1.127 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.127    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_INST_0_i_2_n_0
    SLICE_X59Y119        MUXF7 (Prop_muxf7_I1_O)      0.051     1.178 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_INST_0/O
                         net (fo=3, routed)           0.000     1.178    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending
    SLICE_X59Y119        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.721     1.101    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X59Y119        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/C
                         clock pessimism             -0.046     1.055    
    SLICE_X59Y119        FDRE (Hold_fdre_C_D)         0.067     1.122    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.165%)  route 0.211ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.521     0.863    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/ACLK
    SLICE_X59Y136        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDRE (Prop_fdre_C_Q)         0.100     0.963 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]/Q
                         net (fo=2, routed)           0.211     1.174    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/S_PAYLOAD_DATA[30]
    SLICE_X57Y137        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.725     1.105    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/ACLK
    SLICE_X57Y137        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[30]/C
                         clock pessimism             -0.046     1.059    
    SLICE_X57Y137        FDRE (Hold_fdre_C_D)         0.041     1.100    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.988%)  route 0.108ns (52.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.521     0.863    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X41Y128        FDRE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y128        FDRE (Prop_fdre_C_Q)         0.100     0.963 r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.108     1.071    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[10]
    SLICE_X38Y128        SRLC32E                                      r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.725     1.105    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X38Y128        SRLC32E                                      r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.211     0.894    
    SLICE_X38Y128        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.996    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.677%)  route 0.110ns (52.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.527     0.869    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X55Y144        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y144        FDRE (Prop_fdre_C_Q)         0.100     0.969 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.110     1.079    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[1]
    SLICE_X52Y143        SRL16E                                       r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.734     1.114    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X52Y143        SRL16E                                       r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.211     0.903    
    SLICE_X52Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.001    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.461%)  route 0.197ns (62.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.525     0.867    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/ACLK
    SLICE_X54Y138        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDRE (Prop_fdre_C_Q)         0.118     0.985 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[30]/Q
                         net (fo=2, routed)           0.197     1.182    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/S_PAYLOAD_DATA[30]
    SLICE_X59Y137        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.727     1.107    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/ACLK
    SLICE_X59Y137        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[30]/C
                         clock pessimism             -0.046     1.061    
    SLICE_X59Y137        FDRE (Hold_fdre_C_D)         0.040     1.101    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.529     0.871    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X39Y137        FDRE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y137        FDRE (Prop_fdre_C_Q)         0.100     0.971 r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.100     1.071    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[17]
    SLICE_X38Y138        SRL16E                                       r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.735     1.115    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X38Y138        SRL16E                                       r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.229     0.886    
    SLICE_X38Y138        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.988    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.518     0.860    design_1_i/axi_gpio_2/U0/gpio_core_1/Clk
    SLICE_X55Y120        FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.100     0.960 r  design_1_i/axi_gpio_2/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30]/Q
                         net (fo=1, routed)           0.055     1.015    design_1_i/axi_gpio_2/U0/gpio_core_1/GPIO_DBus_i[30]
    SLICE_X54Y120        LUT6 (Prop_lut6_I5_O)        0.028     1.043 r  design_1_i/axi_gpio_2/U0/gpio_core_1/GPIO_DBus[30]_INST_0/O
                         net (fo=1, routed)           0.000     1.043    design_1_i/axi_gpio_2/U0/ip2bus_data[30]
    SLICE_X54Y120        FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.722     1.102    design_1_i/axi_gpio_2/U0/bus2ip_clk
    SLICE_X54Y120        FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.231     0.871    
    SLICE_X54Y120        FDRE (Hold_fdre_C_D)         0.087     0.958    design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.543     0.885    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/ACLK
    SLICE_X31Y120        FDRE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.100     0.985 r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.055     1.040    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X30Y120        LUT3 (Prop_lut3_I1_O)        0.028     1.068 r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[35]_i_1/O
                         net (fo=1, routed)           0.000     1.068    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer[35]
    SLICE_X30Y120        FDRE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.746     1.126    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/ACLK
    SLICE_X30Y120        FDRE                                         r  design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.230     0.896    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.087     0.983    design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.530     0.872    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X47Y145        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.100     0.972 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.100     1.072    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[18]
    SLICE_X46Y144        SRL16E                                       r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.736     1.116    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X46Y144        SRL16E                                       r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.230     0.886    
    SLICE_X46Y144        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.985    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X6Y29   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y30   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y29   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X3Y29   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X3Y31   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X5Y31   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y23   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X7Y30   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X5Y32   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X5Y28   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X26Y124  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y140  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y139  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y139  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y140  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y140  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y140  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y140  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y140  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y140  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y137  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y137  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y137  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y137  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y137  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y137  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y137  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y140  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y140  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y139  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.089ns  (logic 0.587ns (5.294%)  route 10.502ns (94.706%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 25.881 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.869    12.534    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y87         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.276    25.881    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y87         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]/C
                         clock pessimism              0.082    25.963    
                         clock uncertainty           -0.113    25.850    
    SLICE_X55Y87         FDRE (Setup_fdre_C_R)       -0.367    25.483    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]
  -------------------------------------------------------------------
                         required time                         25.483    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.089ns  (logic 0.587ns (5.294%)  route 10.502ns (94.706%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 25.881 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.869    12.534    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y87         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.276    25.881    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y87         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[1]/C
                         clock pessimism              0.082    25.963    
                         clock uncertainty           -0.113    25.850    
    SLICE_X55Y87         FDRE (Setup_fdre_C_R)       -0.367    25.483    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[1]
  -------------------------------------------------------------------
                         required time                         25.483    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.089ns  (logic 0.587ns (5.294%)  route 10.502ns (94.706%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 25.881 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.869    12.534    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y87         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.276    25.881    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y87         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[2]/C
                         clock pessimism              0.082    25.963    
                         clock uncertainty           -0.113    25.850    
    SLICE_X55Y87         FDRE (Setup_fdre_C_R)       -0.367    25.483    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[2]
  -------------------------------------------------------------------
                         required time                         25.483    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.089ns  (logic 0.587ns (5.294%)  route 10.502ns (94.706%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 25.881 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.869    12.534    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y87         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.276    25.881    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y87         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[3]/C
                         clock pessimism              0.082    25.963    
                         clock uncertainty           -0.113    25.850    
    SLICE_X55Y87         FDRE (Setup_fdre_C_R)       -0.367    25.483    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[3]
  -------------------------------------------------------------------
                         required time                         25.483    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             13.166ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.587ns (5.398%)  route 10.287ns (94.602%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 25.882 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.654    12.319    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y88         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.277    25.882    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]/C
                         clock pessimism              0.082    25.964    
                         clock uncertainty           -0.113    25.851    
    SLICE_X55Y88         FDRE (Setup_fdre_C_R)       -0.367    25.484    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]
  -------------------------------------------------------------------
                         required time                         25.484    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                 13.166    

Slack (MET) :             13.166ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.587ns (5.398%)  route 10.287ns (94.602%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 25.882 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.654    12.319    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y88         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.277    25.882    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]/C
                         clock pessimism              0.082    25.964    
                         clock uncertainty           -0.113    25.851    
    SLICE_X55Y88         FDRE (Setup_fdre_C_R)       -0.367    25.484    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]
  -------------------------------------------------------------------
                         required time                         25.484    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                 13.166    

Slack (MET) :             13.166ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.587ns (5.398%)  route 10.287ns (94.602%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 25.882 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.654    12.319    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y88         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.277    25.882    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]/C
                         clock pessimism              0.082    25.964    
                         clock uncertainty           -0.113    25.851    
    SLICE_X55Y88         FDRE (Setup_fdre_C_R)       -0.367    25.484    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]
  -------------------------------------------------------------------
                         required time                         25.484    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                 13.166    

Slack (MET) :             13.166ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.587ns (5.398%)  route 10.287ns (94.602%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 25.882 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.654    12.319    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y88         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.277    25.882    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]/C
                         clock pessimism              0.082    25.964    
                         clock uncertainty           -0.113    25.851    
    SLICE_X55Y88         FDRE (Setup_fdre_C_R)       -0.367    25.484    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]
  -------------------------------------------------------------------
                         required time                         25.484    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                 13.166    

Slack (MET) :             13.276ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.765ns  (logic 0.587ns (5.453%)  route 10.178ns (94.547%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 25.883 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.545    12.210    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y89         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.278    25.883    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y89         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/C
                         clock pessimism              0.082    25.965    
                         clock uncertainty           -0.113    25.852    
    SLICE_X55Y89         FDRE (Setup_fdre_C_R)       -0.367    25.485    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                 13.276    

Slack (MET) :             13.276ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.765ns  (logic 0.587ns (5.453%)  route 10.178ns (94.547%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 25.883 - 24.603 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.443     1.445    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X24Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.269     1.714 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         3.230     4.944    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[2]
    SLICE_X20Y98         LUT5 (Prop_lut5_I3_O)        0.053     4.997 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.568     5.566    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0_i_1_n_0
    SLICE_X20Y97         LUT6 (Prop_lut6_I5_O)        0.053     5.619 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TUSER[6]_INST_0/O
                         net (fo=1, routed)           0.685     6.304    design_1_i/util_reduced_logic_0/U0/Op1[6]
    SLICE_X19Y94         LUT6 (Prop_lut6_I2_O)        0.053     6.357 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.048    design_1_i/util_reduced_logic_0/U0/Res_INST_0_i_1_n_0
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.053     7.101 r  design_1_i/util_reduced_logic_0/U0/Res_INST_0/O
                         net (fo=2, routed)           0.529     7.630    design_1_i/address_gen_param_0/inst/sof
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.053     7.683 r  design_1_i/address_gen_param_0/inst/write_enable_INST_0/O
                         net (fo=194, routed)         3.929    11.611    design_1_i/address_gen_param_0/inst/write_enable
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.664 r  design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1/O
                         net (fo=13, routed)          0.545    12.210    design_1_i/address_gen_param_0/inst/bram_addr_in[12]_i_1_n_0
    SLICE_X55Y89         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.278    25.883    design_1_i/address_gen_param_0/inst/clk
    SLICE_X55Y89         FDRE                                         r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/C
                         clock pessimism              0.082    25.965    
                         clock uncertainty           -0.113    25.852    
    SLICE_X55Y89         FDRE (Setup_fdre_C_R)       -0.367    25.485    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                 13.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.530     0.532    design_1_i/address_gen_param_0/inst/clk
    SLICE_X33Y115        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.100     0.632 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[109]/Q
                         net (fo=1, routed)           0.055     0.687    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[109]
    SLICE_X32Y115        LUT5 (Prop_lut5_I1_O)        0.028     0.715 r  design_1_i/address_gen_param_0/inst/flag_blackout[109]_i_1/O
                         net (fo=1, routed)           0.000     0.715    design_1_i/address_gen_param_0/inst/flag_blackout[109]_i_1_n_0
    SLICE_X32Y115        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.734     0.736    design_1_i/address_gen_param_0/inst/clk
    SLICE_X32Y115        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[109]/C
                         clock pessimism             -0.193     0.543    
    SLICE_X32Y115        FDRE (Hold_fdre_C_D)         0.087     0.630    design_1_i/address_gen_param_0/inst/flag_blackout_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.529     0.531    design_1_i/address_gen_param_0/inst/clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.100     0.631 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[40]/Q
                         net (fo=1, routed)           0.055     0.686    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[40]
    SLICE_X46Y112        LUT5 (Prop_lut5_I1_O)        0.028     0.714 r  design_1_i/address_gen_param_0/inst/flag_blackout[40]_i_1/O
                         net (fo=1, routed)           0.000     0.714    design_1_i/address_gen_param_0/inst/flag_blackout[40]_i_1_n_0
    SLICE_X46Y112        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.734     0.736    design_1_i/address_gen_param_0/inst/clk
    SLICE_X46Y112        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[40]/C
                         clock pessimism             -0.194     0.542    
    SLICE_X46Y112        FDRE (Hold_fdre_C_D)         0.087     0.629    design_1_i/address_gen_param_0/inst/flag_blackout_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.575     0.577    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/ACLK
    SLICE_X31Y87         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.100     0.677 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[193]/Q
                         net (fo=1, routed)           0.055     0.732    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/S_AXIS_TDATA[193]
    SLICE_X30Y87         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.774     0.776    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y87         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[193]/C
                         clock pessimism             -0.188     0.588    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.059     0.647    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[193]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.583     0.585    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/ACLK
    SLICE_X17Y94         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.100     0.685 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[159]/Q
                         net (fo=1, routed)           0.055     0.740    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/S_AXIS_TDATA[159]
    SLICE_X16Y94         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.785     0.787    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X16Y94         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[159]/C
                         clock pessimism             -0.191     0.596    
    SLICE_X16Y94         FDRE (Hold_fdre_C_D)         0.059     0.655    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[159]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.960%)  route 0.067ns (40.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.573     0.575    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/ACLK
    SLICE_X23Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y80         FDRE (Prop_fdre_C_Q)         0.100     0.675 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[38]/Q
                         net (fo=3, routed)           0.067     0.742    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[38]
    SLICE_X22Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.773     0.775    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/ACLK
    SLICE_X22Y80         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[118]/C
                         clock pessimism             -0.189     0.586    
    SLICE_X22Y80         FDRE (Hold_fdre_C_D)         0.059     0.645    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.571     0.573    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rd_clk
    SLICE_X13Y75         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.100     0.673 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_1_reg/Q
                         net (fo=1, routed)           0.055     0.728    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_1
    SLICE_X13Y75         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.769     0.771    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rd_clk
    SLICE_X13Y75         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_2_reg/C
                         clock pessimism             -0.198     0.573    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.047     0.620    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_rd_dom_2_reg
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.576     0.578    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rd_clk
    SLICE_X11Y80         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.100     0.678 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_1_reg/Q
                         net (fo=1, routed)           0.055     0.733    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_1
    SLICE_X11Y80         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.776     0.778    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rd_clk
    SLICE_X11Y80         FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2_reg/C
                         clock pessimism             -0.200     0.578    
    SLICE_X11Y80         FDRE (Hold_fdre_C_D)         0.047     0.625    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2_reg
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.576     0.578    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X29Y88         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.100     0.678 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.733    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X29Y88         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.776     0.778    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X29Y88         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.200     0.578    
    SLICE_X29Y88         FDCE (Hold_fdce_C_D)         0.047     0.625    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.528     0.530    design_1_i/address_gen_param_0/inst/clk
    SLICE_X53Y110        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.100     0.630 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[3]/Q
                         net (fo=1, routed)           0.081     0.711    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[3]
    SLICE_X52Y110        LUT5 (Prop_lut5_I1_O)        0.028     0.739 r  design_1_i/address_gen_param_0/inst/flag_blackout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.739    design_1_i/address_gen_param_0/inst/flag_blackout[3]_i_1_n_0
    SLICE_X52Y110        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.734     0.736    design_1_i/address_gen_param_0/inst/clk
    SLICE_X52Y110        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[3]/C
                         clock pessimism             -0.195     0.541    
    SLICE_X52Y110        FDRE (Hold_fdre_C_D)         0.087     0.628    design_1_i/address_gen_param_0/inst/flag_blackout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.527     0.529    design_1_i/address_gen_param_0/inst/clk
    SLICE_X43Y117        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.100     0.629 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[88]/Q
                         net (fo=1, routed)           0.081     0.710    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[88]
    SLICE_X42Y117        LUT5 (Prop_lut5_I1_O)        0.028     0.738 r  design_1_i/address_gen_param_0/inst/flag_blackout[88]_i_1/O
                         net (fo=1, routed)           0.000     0.738    design_1_i/address_gen_param_0/inst/flag_blackout[88]_i_1_n_0
    SLICE_X42Y117        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.731     0.733    design_1_i/address_gen_param_0/inst/clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[88]/C
                         clock pessimism             -0.193     0.540    
    SLICE_X42Y117        FDRE (Hold_fdre_C_D)         0.087     0.627    design_1_i/address_gen_param_0/inst/flag_blackout_reg[88]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.302 }
Period(ns):         24.603
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         24.603      22.420     RAMB36_X3Y17    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         24.603      22.420     RAMB36_X3Y18    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB36_X0Y16    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB36_X0Y15    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB18_X0Y28    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB18_X2Y36    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         24.603      23.003     BUFGCTRL_X0Y3   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         24.603      23.354     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         24.603      23.853     SLICE_X22Y79    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[198]/C
Min Period        n/a     FDRE/C              n/a            0.750         24.603      23.853     SLICE_X14Y87    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[204]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       24.603      135.397    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X22Y99    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X22Y99    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X22Y79    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[198]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X28Y82    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[224]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X20Y85    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[247]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X16Y84    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[266]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X20Y79    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[278]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X16Y84    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[284]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X16Y84    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X25Y83    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X22Y99    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X22Y99    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X55Y87    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X55Y87    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X55Y87    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X55Y87    design_1_i/address_gen_param_0/inst/bram_addr_in_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X30Y108   design_1_i/address_gen_param_0/inst/data_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X30Y110   design_1_i/address_gen_param_0/inst/data_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X30Y110   design_1_i/address_gen_param_0/inst/data_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X30Y111   design_1_i/address_gen_param_0/inst/data_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_49/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.022ns  (logic 0.308ns (2.562%)  route 11.714ns (97.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 14.062 - 12.698 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.386     1.388    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.308     1.696 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/Q
                         net (fo=148, routed)        11.714    13.410    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[15]
    RAMB36_X7Y25         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_49/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.362    14.062    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    RAMB36_X7Y25         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_49/CLKARDCLK
                         clock pessimism              0.000    14.062    
                         clock uncertainty           -0.104    13.958    
    RAMB36_X7Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.438    13.520    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_49
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_49/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.855ns  (logic 0.308ns (2.598%)  route 11.547ns (97.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 14.060 - 12.698 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.386     1.388    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.308     1.696 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/Q
                         net (fo=148, routed)        11.547    13.243    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[15]
    RAMB36_X7Y24         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_49/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.360    14.060    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    RAMB36_X7Y24         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_49/CLKARDCLK
                         clock pessimism              0.000    14.060    
                         clock uncertainty           -0.104    13.956    
    RAMB36_X7Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.438    13.518    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_49
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.933ns  (logic 3.007ns (25.199%)  route 8.926ns (74.801%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 14.008 - 12.698 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.395     1.397    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X49Y97         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.269     1.666 r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/Q
                         net (fo=37, routed)          0.923     2.589    design_1_i/homography_latest_0/inst/doLookUpInst/valid_range41_return4__0[6]
    SLICE_X52Y93         LUT4 (Prop_lut4_I0_O)        0.053     2.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13/O
                         net (fo=1, routed)           0.000     2.642    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     2.858 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.858    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     3.031 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.470     3.501    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid2
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.153     3.654 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_1/O
                         net (fo=157, routed)         1.029     4.683    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid1
    SLICE_X44Y105        LUT6 (Prop_lut6_I5_O)        0.053     4.736 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2/O
                         net (fo=5, routed)           0.604     5.340    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I2_O)        0.067     5.407 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_1/O
                         net (fo=2, routed)           0.560     5.967    design_1_i/homography_latest_0/inst/doLookUpInst/data3[6]
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.170     6.137 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51_n_0
    SLICE_X39Y104        MUXF7 (Prop_muxf7_I0_O)      0.127     6.264 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_32/O
                         net (fo=11, routed)          0.843     7.107    design_1_i/homography_latest_0/inst/doLookUpInst/C[12]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.165     7.272 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40/O
                         net (fo=1, routed)           0.237     7.509    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I3_O)        0.168     7.677 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     8.051 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.350     8.401    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I0_O)        0.142     8.543 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[0]_i_17/O
                         net (fo=24, routed)          0.807     9.350    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[13]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.053     9.403 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6/O
                         net (fo=1, routed)           0.000     9.403    design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.275     9.678 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[6]_i_2/CO[1]
                         net (fo=3, routed)           0.747    10.425    design_1_i/homography_latest_0/inst/doLookUpInst/flag211_out
    SLICE_X33Y102        LUT5 (Prop_lut5_I1_O)        0.168    10.593 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11/O
                         net (fo=1, routed)           0.359    10.952    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.169    11.121 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6/O
                         net (fo=2, routed)           0.569    11.690    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.053    11.743 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.373    12.116    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.053    12.169 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.634    12.803    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X32Y106        LUT6 (Prop_lut6_I4_O)        0.053    12.856 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg[0]_i_2/O
                         net (fo=1, routed)           0.421    13.277    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg[0]_i_2_n_0
    SLICE_X31Y106        LUT6 (Prop_lut6_I0_O)        0.053    13.330 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.330    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg[0]_i_1_n_0
    SLICE_X31Y106        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.308    14.008    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X31Y106        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]/C
                         clock pessimism              0.000    14.008    
                         clock uncertainty           -0.104    13.904    
    SLICE_X31Y106        FDSE (Setup_fdse_C_D)        0.035    13.939    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].flag_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_33/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.516ns  (logic 0.308ns (2.675%)  route 11.208ns (97.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 14.065 - 12.698 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.386     1.388    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.308     1.696 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/Q
                         net (fo=148, routed)        11.208    12.904    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[15]
    RAMB36_X7Y23         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_33/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.365    14.065    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    RAMB36_X7Y23         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_33/CLKARDCLK
                         clock pessimism              0.000    14.065    
                         clock uncertainty           -0.104    13.961    
    RAMB36_X7Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.438    13.523    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_1_33
  -------------------------------------------------------------------
                         required time                         13.523    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.876ns  (logic 3.007ns (25.320%)  route 8.869ns (74.680%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.972 - 12.698 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.395     1.397    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X49Y97         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.269     1.666 r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/Q
                         net (fo=37, routed)          0.923     2.589    design_1_i/homography_latest_0/inst/doLookUpInst/valid_range41_return4__0[6]
    SLICE_X52Y93         LUT4 (Prop_lut4_I0_O)        0.053     2.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13/O
                         net (fo=1, routed)           0.000     2.642    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     2.858 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.858    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     3.031 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.470     3.501    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid2
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.153     3.654 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_1/O
                         net (fo=157, routed)         1.029     4.683    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid1
    SLICE_X44Y105        LUT6 (Prop_lut6_I5_O)        0.053     4.736 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2/O
                         net (fo=5, routed)           0.604     5.340    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I2_O)        0.067     5.407 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_1/O
                         net (fo=2, routed)           0.560     5.967    design_1_i/homography_latest_0/inst/doLookUpInst/data3[6]
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.170     6.137 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51_n_0
    SLICE_X39Y104        MUXF7 (Prop_muxf7_I0_O)      0.127     6.264 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_32/O
                         net (fo=11, routed)          0.843     7.107    design_1_i/homography_latest_0/inst/doLookUpInst/C[12]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.165     7.272 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40/O
                         net (fo=1, routed)           0.237     7.509    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I3_O)        0.168     7.677 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     8.051 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.350     8.401    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I0_O)        0.142     8.543 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[0]_i_17/O
                         net (fo=24, routed)          0.807     9.350    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[13]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.053     9.403 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6/O
                         net (fo=1, routed)           0.000     9.403    design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.275     9.678 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[6]_i_2/CO[1]
                         net (fo=3, routed)           0.747    10.425    design_1_i/homography_latest_0/inst/doLookUpInst/flag211_out
    SLICE_X33Y102        LUT5 (Prop_lut5_I1_O)        0.168    10.593 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11/O
                         net (fo=1, routed)           0.359    10.952    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.169    11.121 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6/O
                         net (fo=2, routed)           0.569    11.690    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.053    11.743 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.373    12.116    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.053    12.169 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.642    12.811    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X34Y105        LUT6 (Prop_lut6_I4_O)        0.053    12.864 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg[6]_i_2/O
                         net (fo=1, routed)           0.356    13.220    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg[6]_i_2_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I0_O)        0.053    13.273 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.273    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg[6]_i_1_n_0
    SLICE_X33Y105        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.272    13.972    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X33Y105        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]/C
                         clock pessimism              0.000    13.972    
                         clock uncertainty           -0.104    13.868    
    SLICE_X33Y105        FDSE (Setup_fdse_C_D)        0.034    13.902    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].flag_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.823ns  (logic 3.007ns (25.434%)  route 8.816ns (74.566%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 13.972 - 12.698 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.395     1.397    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X49Y97         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.269     1.666 r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/Q
                         net (fo=37, routed)          0.923     2.589    design_1_i/homography_latest_0/inst/doLookUpInst/valid_range41_return4__0[6]
    SLICE_X52Y93         LUT4 (Prop_lut4_I0_O)        0.053     2.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13/O
                         net (fo=1, routed)           0.000     2.642    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     2.858 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.858    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     3.031 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.470     3.501    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid2
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.153     3.654 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_1/O
                         net (fo=157, routed)         1.029     4.683    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid1
    SLICE_X44Y105        LUT6 (Prop_lut6_I5_O)        0.053     4.736 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2/O
                         net (fo=5, routed)           0.604     5.340    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I2_O)        0.067     5.407 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_1/O
                         net (fo=2, routed)           0.560     5.967    design_1_i/homography_latest_0/inst/doLookUpInst/data3[6]
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.170     6.137 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51_n_0
    SLICE_X39Y104        MUXF7 (Prop_muxf7_I0_O)      0.127     6.264 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_32/O
                         net (fo=11, routed)          0.843     7.107    design_1_i/homography_latest_0/inst/doLookUpInst/C[12]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.165     7.272 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40/O
                         net (fo=1, routed)           0.237     7.509    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I3_O)        0.168     7.677 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     8.051 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.350     8.401    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I0_O)        0.142     8.543 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[0]_i_17/O
                         net (fo=24, routed)          0.807     9.350    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[13]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.053     9.403 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6/O
                         net (fo=1, routed)           0.000     9.403    design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.275     9.678 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[6]_i_2/CO[1]
                         net (fo=3, routed)           0.747    10.425    design_1_i/homography_latest_0/inst/doLookUpInst/flag211_out
    SLICE_X33Y102        LUT5 (Prop_lut5_I1_O)        0.168    10.593 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11/O
                         net (fo=1, routed)           0.359    10.952    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.169    11.121 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6/O
                         net (fo=2, routed)           0.569    11.690    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.053    11.743 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.373    12.116    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.053    12.169 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.609    12.779    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.053    12.832 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg[4]_i_2/O
                         net (fo=1, routed)           0.335    13.167    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg[4]_i_2_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I0_O)        0.053    13.220 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.220    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg[4]_i_1_n_0
    SLICE_X33Y105        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.272    13.972    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X33Y105        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]/C
                         clock pessimism              0.000    13.972    
                         clock uncertainty           -0.104    13.868    
    SLICE_X33Y105        FDSE (Setup_fdse_C_D)        0.035    13.903    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[4].flag_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_33/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.455ns  (logic 0.308ns (2.689%)  route 11.147ns (97.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 14.069 - 12.698 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.386     1.388    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.308     1.696 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[15]/Q
                         net (fo=148, routed)        11.147    12.843    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[15]
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_33/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.369    14.069    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    RAMB36_X7Y22         RAMB36E1                                     r  design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_33/CLKARDCLK
                         clock pessimism              0.000    14.069    
                         clock uncertainty           -0.104    13.965    
    RAMB36_X7Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.438    13.527    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_33
  -------------------------------------------------------------------
                         required time                         13.527    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.815ns  (logic 2.982ns (25.238%)  route 8.833ns (74.762%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 14.008 - 12.698 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.395     1.397    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X49Y97         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.269     1.666 r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/Q
                         net (fo=37, routed)          0.923     2.589    design_1_i/homography_latest_0/inst/doLookUpInst/valid_range41_return4__0[6]
    SLICE_X52Y93         LUT4 (Prop_lut4_I0_O)        0.053     2.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13/O
                         net (fo=1, routed)           0.000     2.642    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     2.858 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.858    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     3.031 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.470     3.501    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid2
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.153     3.654 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_1/O
                         net (fo=157, routed)         1.029     4.683    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid1
    SLICE_X44Y105        LUT6 (Prop_lut6_I5_O)        0.053     4.736 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2/O
                         net (fo=5, routed)           0.604     5.340    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I2_O)        0.067     5.407 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_1/O
                         net (fo=2, routed)           0.560     5.967    design_1_i/homography_latest_0/inst/doLookUpInst/data3[6]
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.170     6.137 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51_n_0
    SLICE_X39Y104        MUXF7 (Prop_muxf7_I0_O)      0.127     6.264 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_32/O
                         net (fo=11, routed)          0.843     7.107    design_1_i/homography_latest_0/inst/doLookUpInst/C[12]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.165     7.272 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40/O
                         net (fo=1, routed)           0.237     7.509    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I3_O)        0.168     7.677 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     8.017 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.450     8.467    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1_n_5
    SLICE_X36Y103        LUT5 (Prop_lut5_I0_O)        0.152     8.619 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0/O
                         net (fo=27, routed)          0.762     9.381    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]
    SLICE_X35Y98         LUT6 (Prop_lut6_I2_O)        0.053     9.434 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.434    design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[0]_i_6_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.279     9.713 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[0]_i_2/CO[1]
                         net (fo=3, routed)           0.776    10.489    design_1_i/homography_latest_0/inst/doLookUpInst/flag229_out
    SLICE_X34Y104        LUT5 (Prop_lut5_I1_O)        0.164    10.653 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_13/O
                         net (fo=1, routed)           0.236    10.889    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_13_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.168    11.057 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8/O
                         net (fo=2, routed)           0.459    11.516    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_8_n_0
    SLICE_X33Y105        LUT5 (Prop_lut5_I2_O)        0.053    11.569 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_13/O
                         net (fo=1, routed)           0.486    12.054    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_13_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.053    12.107 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_9/O
                         net (fo=5, routed)           0.442    12.549    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_9_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.053    12.602 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_2/O
                         net (fo=1, routed)           0.558    13.159    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_2_n_0
    SLICE_X29Y106        LUT6 (Prop_lut6_I0_O)        0.053    13.212 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX[2]_i_1/O
                         net (fo=1, routed)           0.000    13.212    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GPX[2]
    SLICE_X29Y106        FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.308    14.008    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[2]/C
                         clock pessimism              0.000    14.008    
                         clock uncertainty           -0.104    13.904    
    SLICE_X29Y106        FDRE (Setup_fdre_C_D)        0.035    13.939    design_1_i/homography_latest_0/inst/doLookUpInst/stateGPX_reg[2]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.751ns  (logic 3.007ns (25.590%)  route 8.744ns (74.410%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 14.008 - 12.698 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.395     1.397    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X49Y97         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.269     1.666 r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/Q
                         net (fo=37, routed)          0.923     2.589    design_1_i/homography_latest_0/inst/doLookUpInst/valid_range41_return4__0[6]
    SLICE_X52Y93         LUT4 (Prop_lut4_I0_O)        0.053     2.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13/O
                         net (fo=1, routed)           0.000     2.642    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     2.858 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.858    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     3.031 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.470     3.501    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid2
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.153     3.654 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_1/O
                         net (fo=157, routed)         1.029     4.683    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid1
    SLICE_X44Y105        LUT6 (Prop_lut6_I5_O)        0.053     4.736 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2/O
                         net (fo=5, routed)           0.604     5.340    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I2_O)        0.067     5.407 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_1/O
                         net (fo=2, routed)           0.560     5.967    design_1_i/homography_latest_0/inst/doLookUpInst/data3[6]
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.170     6.137 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51_n_0
    SLICE_X39Y104        MUXF7 (Prop_muxf7_I0_O)      0.127     6.264 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_32/O
                         net (fo=11, routed)          0.843     7.107    design_1_i/homography_latest_0/inst/doLookUpInst/C[12]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.165     7.272 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40/O
                         net (fo=1, routed)           0.237     7.509    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I3_O)        0.168     7.677 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     8.051 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.350     8.401    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I0_O)        0.142     8.543 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[0]_i_17/O
                         net (fo=24, routed)          0.807     9.350    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[13]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.053     9.403 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6/O
                         net (fo=1, routed)           0.000     9.403    design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.275     9.678 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[6]_i_2/CO[1]
                         net (fo=3, routed)           0.747    10.425    design_1_i/homography_latest_0/inst/doLookUpInst/flag211_out
    SLICE_X33Y102        LUT5 (Prop_lut5_I1_O)        0.168    10.593 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11/O
                         net (fo=1, routed)           0.359    10.952    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.169    11.121 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6/O
                         net (fo=2, routed)           0.569    11.690    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.053    11.743 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.373    12.116    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.053    12.169 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.535    12.705    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X29Y103        LUT6 (Prop_lut6_I4_O)        0.053    12.758 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg[5]_i_2/O
                         net (fo=1, routed)           0.337    13.095    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg[5]_i_2_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I0_O)        0.053    13.148 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.148    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg[5]_i_1_n_0
    SLICE_X29Y103        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.308    14.008    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X29Y103        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg_reg[5]/C
                         clock pessimism              0.000    14.008    
                         clock uncertainty           -0.104    13.904    
    SLICE_X29Y103        FDSE (Setup_fdse_C_D)        0.034    13.938    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].flag_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                         -13.148    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.785ns  (logic 3.007ns (25.515%)  route 8.778ns (74.485%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 14.008 - 12.698 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.395     1.397    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X49Y97         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.269     1.666 r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[6]/Q
                         net (fo=37, routed)          0.923     2.589    design_1_i/homography_latest_0/inst/doLookUpInst/valid_range41_return4__0[6]
    SLICE_X52Y93         LUT4 (Prop_lut4_I0_O)        0.053     2.642 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13/O
                         net (fo=1, routed)           0.000     2.642    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_13_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     2.858 r  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.858    design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_4_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     3.031 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_2/CO[0]
                         net (fo=1, routed)           0.470     3.501    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid2
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.153     3.654 f  design_1_i/homography_latest_0/inst/doLookUpInst/en_image_in_b_INST_0_i_1/O
                         net (fo=157, routed)         1.029     4.683    design_1_i/homography_latest_0/inst/doLookUpInst/data_valid1
    SLICE_X44Y105        LUT6 (Prop_lut6_I5_O)        0.053     4.736 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2/O
                         net (fo=5, routed)           0.604     5.340    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I2_O)        0.067     5.407 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].y_a_val_reg[3][6]_i_1/O
                         net (fo=2, routed)           0.560     5.967    design_1_i/homography_latest_0/inst/doLookUpInst/data3[6]
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.170     6.137 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51/O
                         net (fo=1, routed)           0.000     6.137    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_51_n_0
    SLICE_X39Y104        MUXF7 (Prop_muxf7_I0_O)      0.127     6.264 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_32/O
                         net (fo=11, routed)          0.843     7.107    design_1_i/homography_latest_0/inst/doLookUpInst/C[12]
    SLICE_X38Y100        LUT2 (Prop_lut2_I1_O)        0.165     7.272 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40/O
                         net (fo=1, routed)           0.237     7.509    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_40_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I3_O)        0.168     7.677 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_11_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     8.051 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.350     8.401    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I0_O)        0.142     8.543 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[0]_i_17/O
                         net (fo=24, routed)          0.807     9.350    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_b[13]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.053     9.403 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6/O
                         net (fo=1, routed)           0.000     9.403    design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[6]_i_6_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.275     9.678 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[6]_i_2/CO[1]
                         net (fo=3, routed)           0.747    10.425    design_1_i/homography_latest_0/inst/doLookUpInst/flag211_out
    SLICE_X33Y102        LUT5 (Prop_lut5_I1_O)        0.168    10.593 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11/O
                         net (fo=1, routed)           0.359    10.952    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_11_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.169    11.121 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6/O
                         net (fo=2, routed)           0.569    11.690    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_6_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.053    11.743 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3/O
                         net (fo=1, routed)           0.373    12.116    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_3_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.053    12.169 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.588    12.757    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X30Y103        LUT6 (Prop_lut6_I4_O)        0.053    12.810 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg[3]_i_2/O
                         net (fo=1, routed)           0.319    13.129    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg[3]_i_2_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I0_O)        0.053    13.182 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.182    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg[3]_i_1_n_0
    SLICE_X30Y103        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.308    14.008    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X30Y103        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/C
                         clock pessimism              0.000    14.008    
                         clock uncertainty           -0.104    13.904    
    SLICE_X30Y103        FDSE (Setup_fdse_C_D)        0.071    13.975    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.974%)  route 0.210ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.546     0.548    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X32Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.118     0.666 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.210     0.876    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[2]
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.783     0.785    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     0.598    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.781    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.576     0.578    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X31Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.100     0.678 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.733    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X31Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.776     0.778    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X31Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.200     0.578    
    SLICE_X31Y89         FDCE (Hold_fdce_C_D)         0.047     0.625    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.576     0.578    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X31Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.100     0.678 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.733    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X31Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.776     0.778    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X31Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.200     0.578    
    SLICE_X31Y89         FDCE (Hold_fdce_C_D)         0.047     0.625    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.576     0.578    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X31Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.100     0.678 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.733    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X31Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.776     0.778    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X31Y89         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.200     0.578    
    SLICE_X31Y89         FDCE (Hold_fdce_C_D)         0.044     0.622    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.578     0.580    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X24Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.680 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.061     0.741    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X24Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.779     0.781    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X24Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.201     0.580    
    SLICE_X24Y91         FDPE (Hold_fdpe_C_D)         0.047     0.627    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.484%)  route 0.251ns (71.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.547     0.549    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X33Y90         FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.100     0.649 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.251     0.900    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[0]
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.783     0.785    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB18_X2Y36         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.187     0.598    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.781    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.540%)  route 0.277ns (73.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.539     0.541    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X56Y95         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.100     0.641 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[7]/Q
                         net (fo=6, routed)           0.277     0.918    design_1_i/homography_latest_0/inst/lut_offsets_inst/addr[7]
    RAMB18_X3Y38         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.778     0.780    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X3Y38         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.168     0.612    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.795    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.540%)  route 0.277ns (73.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.539     0.541    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X56Y95         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.100     0.641 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[7]/Q
                         net (fo=6, routed)           0.277     0.918    design_1_i/homography_latest_0/inst/lut_offsets_inst/addr[7]
    RAMB18_X3Y39         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.778     0.780    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X3Y39         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.168     0.612    
    RAMB18_X3Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.795    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/line_counter_homography_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/line_counter_homography_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.146ns (33.306%)  route 0.292ns (66.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.553     0.555    design_1_i/homography_latest_0/inst/clk
    SLICE_X26Y100        FDRE                                         r  design_1_i/homography_latest_0/inst/line_counter_homography_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.118     0.673 r  design_1_i/homography_latest_0/inst/line_counter_homography_reg[7]/Q
                         net (fo=3, routed)           0.292     0.965    design_1_i/homography_latest_0/inst/line_counter_homography[7]
    SLICE_X26Y99         LUT5 (Prop_lut5_I0_O)        0.028     0.993 r  design_1_i/homography_latest_0/inst/line_counter_homography[9]_i_3/O
                         net (fo=1, routed)           0.000     0.993    design_1_i/homography_latest_0/inst/line_counter_homography[9]_i_3_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_i/homography_latest_0/inst/line_counter_homography_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.781     0.783    design_1_i/homography_latest_0/inst/clk
    SLICE_X26Y99         FDRE                                         r  design_1_i/homography_latest_0/inst/line_counter_homography_reg[9]/C
                         clock pessimism              0.000     0.783    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.087     0.870    design_1_i/homography_latest_0/inst/line_counter_homography_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.549     0.551    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X26Y112        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y112        FDRE (Prop_fdre_C_Q)         0.118     0.669 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.724    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X26Y112        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.754     0.756    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X26Y112        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.205     0.551    
    SLICE_X26Y112        FDRE (Hold_fdre_C_D)         0.042     0.593    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.349 }
Period(ns):         12.698
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X3Y11    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X2Y10    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X1Y14    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X4Y13    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X1Y10    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X4Y5     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X3Y5     design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X4Y19    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X6Y19    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         12.698      10.247     RAMB36_X6Y15    design_1_i/homography_latest_0/inst/lut_bram_inst/RAM_reg_0_17/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       12.698      147.302    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X26Y113   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X26Y113   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X62Y112   design_1_i/bus_doubler_0/inst/out_den_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X31Y102   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].addr_reg_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X31Y102   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].addr_reg_reg[0][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X31Y102   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].addr_reg_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X29Y101   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         6.349       5.949      SLICE_X30Y103   design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X28Y102   design_1_i/homography_latest_0/inst/doLookUpInst/vsync_2q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X23Y99    design_1_i/homography_latest_0/inst/hsync_count_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X26Y113   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X26Y113   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X65Y114   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X64Y113   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X52Y105   design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X53Y104   design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X53Y104   design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X53Y106   design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X53Y104   design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X52Y105   design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y6   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_clk_p
  To Clock:  diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { diff_clock_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK
Min Period  n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.953ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.322ns (24.929%)  route 0.970ns (75.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 25.947 - 24.603 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.453     1.455    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X25Y90         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDPE (Prop_fdpe_C_Q)         0.269     1.724 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.465     2.189    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X25Y91         LUT2 (Prop_lut2_I0_O)        0.053     2.242 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.504     2.747    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X28Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.342    25.947    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X28Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.082    26.029    
                         clock uncertainty           -0.113    25.916    
    SLICE_X28Y91         FDPE (Recov_fdpe_C_PRE)     -0.217    25.699    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.699    
                         arrival time                          -2.747    
  -------------------------------------------------------------------
                         slack                                 22.953    

Slack (MET) :             22.953ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.322ns (24.929%)  route 0.970ns (75.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 25.947 - 24.603 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.453     1.455    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X25Y90         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDPE (Prop_fdpe_C_Q)         0.269     1.724 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.465     2.189    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X25Y91         LUT2 (Prop_lut2_I0_O)        0.053     2.242 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.504     2.747    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X28Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.342    25.947    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X28Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.082    26.029    
                         clock uncertainty           -0.113    25.916    
    SLICE_X28Y91         FDPE (Recov_fdpe_C_PRE)     -0.217    25.699    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.699    
                         arrival time                          -2.747    
  -------------------------------------------------------------------
                         slack                                 22.953    

Slack (MET) :             23.455ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.246ns (35.364%)  route 0.450ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 25.947 - 24.603 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.453     1.455    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X24Y90         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDPE (Prop_fdpe_C_Q)         0.246     1.701 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.450     2.151    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y90         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.342    25.947    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X25Y90         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.093    26.040    
                         clock uncertainty           -0.113    25.927    
    SLICE_X25Y90         FDPE (Recov_fdpe_C_PRE)     -0.322    25.605    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         25.605    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 23.455    

Slack (MET) :             23.515ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.246ns (38.881%)  route 0.387ns (61.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 25.947 - 24.603 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.453     1.455    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X24Y89         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDPE (Prop_fdpe_C_Q)         0.246     1.701 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.387     2.088    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X27Y89         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.342    25.947    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X27Y89         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.090    26.037    
                         clock uncertainty           -0.113    25.924    
    SLICE_X27Y89         FDPE (Recov_fdpe_C_PRE)     -0.322    25.602    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.602    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 23.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.495%)  route 0.152ns (62.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.577     0.579    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X24Y89         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDPE (Prop_fdpe_C_Q)         0.091     0.670 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.152     0.822    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X27Y89         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.778     0.780    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X27Y89         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.187     0.593    
    SLICE_X27Y89         FDPE (Remov_fdpe_C_PRE)     -0.110     0.483    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.602%)  route 0.158ns (63.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.578     0.580    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X24Y90         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDPE (Prop_fdpe_C_Q)         0.091     0.671 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.158     0.829    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y90         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.779     0.781    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X25Y90         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.190     0.591    
    SLICE_X25Y90         FDPE (Remov_fdpe_C_PRE)     -0.110     0.481    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.171%)  route 0.381ns (74.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.578     0.580    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X25Y91         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y91         FDRE (Prop_fdre_C_Q)         0.100     0.680 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.180     0.860    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.028     0.888 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.200     1.089    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X28Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.777     0.779    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X28Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.168     0.611    
    SLICE_X28Y91         FDPE (Remov_fdpe_C_PRE)     -0.072     0.539    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.171%)  route 0.381ns (74.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.578     0.580    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X25Y91         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y91         FDRE (Prop_fdre_C_Q)         0.100     0.680 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.180     0.860    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.028     0.888 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.200     1.089    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X28Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.777     0.779    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X28Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.168     0.611    
    SLICE_X28Y91         FDPE (Remov_fdpe_C_PRE)     -0.072     0.539    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.069ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.322ns (25.402%)  route 0.946ns (74.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 14.042 - 12.698 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.454     1.456    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X25Y92         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y92         FDRE (Prop_fdre_C_Q)         0.269     1.725 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.445     2.170    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.053     2.223 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.500     2.724    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X30Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.342    14.042    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X30Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.082    14.124    
                         clock uncertainty           -0.104    14.020    
    SLICE_X30Y91         FDPE (Recov_fdpe_C_PRE)     -0.228    13.792    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -2.724    
  -------------------------------------------------------------------
                         slack                                 11.069    

Slack (MET) :             11.069ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.322ns (25.402%)  route 0.946ns (74.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 14.042 - 12.698 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.454     1.456    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X25Y92         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y92         FDRE (Prop_fdre_C_Q)         0.269     1.725 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.445     2.170    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.053     2.223 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.500     2.724    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X30Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.342    14.042    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X30Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.082    14.124    
                         clock uncertainty           -0.104    14.020    
    SLICE_X30Y91         FDPE (Recov_fdpe_C_PRE)     -0.228    13.792    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -2.724    
  -------------------------------------------------------------------
                         slack                                 11.069    

Slack (MET) :             11.069ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.322ns (25.402%)  route 0.946ns (74.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 14.042 - 12.698 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.454     1.456    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X25Y92         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y92         FDRE (Prop_fdre_C_Q)         0.269     1.725 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.445     2.170    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X25Y92         LUT2 (Prop_lut2_I1_O)        0.053     2.223 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.500     2.724    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X30Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.342    14.042    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X30Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.082    14.124    
                         clock uncertainty           -0.104    14.020    
    SLICE_X30Y91         FDPE (Recov_fdpe_C_PRE)     -0.228    13.792    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -2.724    
  -------------------------------------------------------------------
                         slack                                 11.069    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.246ns (47.604%)  route 0.271ns (52.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 14.043 - 12.698 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.454     1.456    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X24Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDPE (Prop_fdpe_C_Q)         0.246     1.702 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.271     1.973    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X24Y92         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         1.343    14.043    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X24Y92         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.090    14.133    
                         clock uncertainty           -0.104    14.029    
    SLICE_X24Y92         FDPE (Recov_fdpe_C_PRE)     -0.322    13.707    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         13.707    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 11.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.702%)  route 0.100ns (52.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.578     0.580    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X24Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y91         FDPE (Prop_fdpe_C_Q)         0.091     0.671 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.100     0.771    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X24Y92         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.779     0.781    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X24Y92         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.187     0.594    
    SLICE_X24Y92         FDPE (Remov_fdpe_C_PRE)     -0.110     0.484    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.527%)  route 0.291ns (69.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.578     0.580    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X24Y92         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y92         FDPE (Prop_fdpe_C_Q)         0.100     0.680 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.780    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.028     0.808 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.191     0.999    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X30Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.777     0.779    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X30Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.168     0.611    
    SLICE_X30Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.559    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.527%)  route 0.291ns (69.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.578     0.580    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X24Y92         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y92         FDPE (Prop_fdpe_C_Q)         0.100     0.680 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.780    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.028     0.808 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.191     0.999    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X30Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.777     0.779    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X30Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.168     0.611    
    SLICE_X30Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.559    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.527%)  route 0.291ns (69.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.578     0.580    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X24Y92         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y92         FDPE (Prop_fdpe_C_Q)         0.100     0.680 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.780    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.028     0.808 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.191     0.999    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X30Y91         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=800, routed)         0.777     0.779    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X30Y91         FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.168     0.611    
    SLICE_X30Y91         FDPE (Remov_fdpe_C_PRE)     -0.052     0.559    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       29.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        1.153ns  (logic 0.373ns (32.354%)  route 0.780ns (67.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.520ns = ( 45.634 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X0Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.308    14.954 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=30, routed)          0.369    15.323    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.065    15.388 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.411    15.799    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/reset
    SLICE_X0Y75          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.396    45.634    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X0Y75          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.239    45.395    
                         clock uncertainty           -0.093    45.302    
    SLICE_X0Y75          FDPE (Recov_fdpe_C_PRE)     -0.343    44.959    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                         44.959    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 29.160    

Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        1.153ns  (logic 0.373ns (32.354%)  route 0.780ns (67.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.520ns = ( 45.634 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.738ns = ( 14.646 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.503    14.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X0Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.308    14.954 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=30, routed)          0.369    15.323    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.065    15.388 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.411    15.799    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X0Y75          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.396    45.634    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/rxclk_div
    SLICE_X0Y75          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/C
                         clock pessimism             -0.239    45.395    
                         clock uncertainty           -0.093    45.302    
    SLICE_X0Y75          FDPE (Recov_fdpe_C_PRE)     -0.343    44.959    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg
  -------------------------------------------------------------------
                         required time                         44.959    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 29.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.412ns  (logic 0.130ns (31.541%)  route 0.282ns (68.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 15.739 - 15.384 ) 
    Source Clock Delay      (SCD):    0.162ns = ( 15.547 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.604    15.547    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X1Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.100    15.647 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.103    15.750    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I2_O)        0.030    15.780 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.179    15.959    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/reset
    SLICE_X0Y75          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.802    15.739    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X0Y75          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.183    15.557    
    SLICE_X0Y75          FDPE (Remov_fdpe_C_PRE)     -0.092    15.465    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                        -15.465    
                         arrival time                          15.959    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.412ns  (logic 0.130ns (31.541%)  route 0.282ns (68.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 15.739 - 15.384 ) 
    Source Clock Delay      (SCD):    0.162ns = ( 15.547 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.604    15.547    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X1Y76          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.100    15.647 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.103    15.750    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I2_O)        0.030    15.780 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.179    15.959    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X0Y75          FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.802    15.739    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/rxclk_div
    SLICE_X0Y75          FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/C
                         clock pessimism             -0.183    15.557    
    SLICE_X0Y75          FDPE (Remov_fdpe_C_PRE)     -0.092    15.465    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg
  -------------------------------------------------------------------
                         required time                        -15.465    
                         arrival time                          15.959    
  -------------------------------------------------------------------
                         slack                                  0.494    





