// Seed: 17617964
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output tri1 id_2,
    output tri  id_3
);
  assign id_3 = -1;
  pulldown (1'b0, 1, 1);
  assign module_1.id_0 = 0;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output uwire id_5,
    output supply0 id_6,
    inout tri1 id_7,
    input supply0 id_8,
    output wor id_9,
    output tri0 id_10,
    input uwire id_11
);
  wire id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_6,
      id_5
  );
  always @* begin : LABEL_0
    $unsigned(28);
    ;
  end
endmodule
