gitdir: ../../../../../../.git/modules/pythondata_cpu_cva6/system_verilog/corev_apu/fpga/src/axi_slice
