P "CDS_LMAN_SYM_OUTLINE" "-500,1250,500,-1250" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
L -500 1250 -500 -1250 -1 0
L -500 1250 500 1250 -1 0
L 500 1250 500 -1250 -1 0
L -500 -1250 500 -1250 -1 0
T -475 1150 0 0 29 0 0 0 0 3 0
1/4
P "$LOCATION" "?" -500 1275 0 0 29 0 0 0 0 0 1 0 0
P "PATH" "?" 0 0 0 0 29 0 0 1 0 0 0 0 0
P "VALUE" "lpc32x0" -475 1200 0 0 29 0 0 0 0 0 1 0 0
L -550 1100 -500 1100 -1 0
C -550 1100 "VDD_CORE<0>" -575 1100 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[0]" -490 1100 0 0 29 0 0 0 0 0 1 0 0
L -550 1050 -500 1050 -1 0
C -550 1050 "VDD_CORE<1>" -575 1050 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[1]" -490 1050 0 0 29 0 0 0 0 0 1 0 0
L -550 1000 -500 1000 -1 0
C -550 1000 "VDD_CORE<2>" -575 1000 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[2]" -490 1000 0 0 29 0 0 0 0 0 1 0 0
L -550 950 -500 950 -1 0
C -550 950 "VDD_CORE<3>" -575 950 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[3]" -490 950 0 0 29 0 0 0 0 0 1 0 0
L -550 900 -500 900 -1 0
C -550 900 "VDD_CORE<4>" -575 900 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[4]" -490 900 0 0 29 0 0 0 0 0 1 0 0
L -550 850 -500 850 -1 0
C -550 850 "VDD_CORE<5>" -575 850 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[5]" -490 850 0 0 29 0 0 0 0 0 1 0 0
L -550 800 -500 800 -1 0
C -550 800 "VDD_CORE<6>" -575 800 0 1 29 0 R
X "PIN_TEXT" "VDD_CORE[6]" -490 800 0 0 29 0 0 0 0 0 1 0 0
L -550 700 -500 700 -1 0
C -550 700 "VDD_COREFXD<0>" -575 700 0 1 29 0 R
X "PIN_TEXT" "VDD_COREFXD[0]" -490 700 0 0 29 0 0 0 0 0 1 0 0
L -550 650 -500 650 -1 0
C -550 650 "VDD_COREFXD<1>" -575 650 0 1 29 0 R
X "PIN_TEXT" "VDD_COREFXD[1]" -490 650 0 0 29 0 0 0 0 0 1 0 0
L -550 550 -500 550 -1 0
C -550 550 "VDD_OSC" -575 550 0 1 29 0 R
X "PIN_TEXT" "VDD_OSC" -490 550 0 0 29 0 0 0 0 0 1 0 0
L -550 500 -500 500 -1 0
C -550 500 "VDD_PLL397" -575 500 0 1 29 0 R
X "PIN_TEXT" "VDD_PLL397" -490 500 0 0 29 0 0 0 0 0 1 0 0
L -550 450 -500 450 -1 0
C -550 450 "VDD_PLLHCLK" -575 450 0 1 29 0 R
X "PIN_TEXT" "VDD_PLLHCLK" -490 450 0 0 29 0 0 0 0 0 1 0 0
L -550 400 -500 400 -1 0
C -550 400 "VDD_PLLUSB" -575 400 0 1 29 0 R
X "PIN_TEXT" "VDD_PLLUSB" -490 400 0 0 29 0 0 0 0 0 1 0 0
L -550 350 -500 350 -1 0
C -550 350 "VDD_RTC" -575 350 0 1 29 0 R
X "PIN_TEXT" "VDD_RTC" -490 350 0 0 29 0 0 0 0 0 1 0 0
L -550 300 -500 300 -1 0
C -550 300 "VDD_RTCCORE" -575 300 0 1 29 0 R
X "PIN_TEXT" "VDD_RTCCORE" -490 300 0 0 29 0 0 0 0 0 1 0 0
L -550 250 -500 250 -1 0
C -550 250 "VDD_RTCOSC" -575 250 0 1 29 0 R
X "PIN_TEXT" "VDD_RTCOSC" -490 250 0 0 29 0 0 0 0 0 1 0 0
L -550 100 -500 100 -1 0
C -550 100 "VDD_EMC<0>" -575 100 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[0]" -490 100 0 0 29 0 0 0 0 0 1 0 0
L -550 50 -500 50 -1 0
C -550 50 "VDD_EMC<1>" -575 50 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[1]" -490 50 0 0 29 0 0 0 0 0 1 0 0
L -550 0 -500 0 -1 0
C -550 0 "VDD_EMC<2>" -575 0 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[2]" -490 0 0 0 29 0 0 0 0 0 1 0 0
L -550 -50 -500 -50 -1 0
C -550 -50 "VDD_EMC<3>" -575 -50 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[3]" -490 -50 0 0 29 0 0 0 0 0 1 0 0
L -550 -100 -500 -100 -1 0
C -550 -100 "VDD_EMC<4>" -575 -100 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[4]" -490 -100 0 0 29 0 0 0 0 0 1 0 0
L -550 -150 -500 -150 -1 0
C -550 -150 "VDD_EMC<5>" -575 -150 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[5]" -490 -150 0 0 29 0 0 0 0 0 1 0 0
L -550 -200 -500 -200 -1 0
C -550 -200 "VDD_EMC<6>" -575 -200 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[6]" -490 -200 0 0 29 0 0 0 0 0 1 0 0
L -550 -250 -500 -250 -1 0
C -550 -250 "VDD_EMC<7>" -575 -250 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[7]" -490 -250 0 0 29 0 0 0 0 0 1 0 0
L -550 -300 -500 -300 -1 0
C -550 -300 "VDD_EMC<8>" -575 -300 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[8]" -490 -300 0 0 29 0 0 0 0 0 1 0 0
L -550 -350 -500 -350 -1 0
C -550 -350 "VDD_EMC<9>" -575 -350 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[9]" -490 -350 0 0 29 0 0 0 0 0 1 0 0
L -550 -400 -500 -400 -1 0
C -550 -400 "VDD_EMC<10>" -575 -400 0 1 29 0 R
X "PIN_TEXT" "VDD_EMC[10]" -490 -400 0 0 29 0 0 0 0 0 1 0 0
L -550 -500 -500 -500 -1 0
C -550 -500 "VDD_IOA<0>" -575 -500 0 1 29 0 R
X "PIN_TEXT" "VDD_IOA[0]" -490 -500 0 0 29 0 0 0 0 0 1 0 0
L -550 -550 -500 -550 -1 0
C -550 -550 "VDD_IOA<1>" -575 -550 0 1 29 0 R
X "PIN_TEXT" "VDD_IOA[1]" -490 -550 0 0 29 0 0 0 0 0 1 0 0
L -550 -600 -500 -600 -1 0
C -550 -600 "VDD_IOB" -575 -600 0 1 29 0 R
X "PIN_TEXT" "VDD_IOB" -490 -600 0 0 29 0 0 0 0 0 1 0 0
L -550 -650 -500 -650 -1 0
C -550 -650 "VDD_IOC<0>" -575 -650 0 1 29 0 R
X "PIN_TEXT" "VDD_IOC[0]" -490 -650 0 0 29 0 0 0 0 0 1 0 0
L -550 -700 -500 -700 -1 0
C -550 -700 "VDD_IOC<1>" -575 -700 0 1 29 0 R
X "PIN_TEXT" "VDD_IOC[1]" -490 -700 0 0 29 0 0 0 0 0 1 0 0
L -550 -750 -500 -750 -1 0
C -550 -750 "VDD_IOC<2>" -575 -750 0 1 29 0 R
X "PIN_TEXT" "VDD_IOC[2]" -490 -750 0 0 29 0 0 0 0 0 1 0 0
L -550 -800 -500 -800 -1 0
C -550 -800 "VDD_IOC<3>" -575 -800 0 1 29 0 R
X "PIN_TEXT" "VDD_IOC[3]" -490 -800 0 0 29 0 0 0 0 0 1 0 0
L -550 -850 -500 -850 -1 0
C -550 -850 "VDD_IOD<0>" -575 -850 0 1 29 0 R
X "PIN_TEXT" "VDD_IOD[0]" -490 -850 0 0 29 0 0 0 0 0 1 0 0
L -550 -900 -500 -900 -1 0
C -550 -900 "VDD_IOD<1>" -575 -900 0 1 29 0 R
X "PIN_TEXT" "VDD_IOD[1]" -490 -900 0 0 29 0 0 0 0 0 1 0 0
L -550 200 -500 200 -1 0
C -550 200 "VDD_FUSE" -575 200 0 1 29 0 R
X "PIN_TEXT" "VDD_FUSE" -490 200 0 0 29 0 0 0 0 0 1 0 0
L -550 -1000 -500 -1000 -1 0
C -550 -1000 "VDD_AD<0>" -575 -1000 0 1 29 0 R
X "PIN_TEXT" "VDD_AD[0]" -490 -1000 0 0 29 0 0 0 0 0 1 0 0
L -550 -1050 -500 -1050 -1 0
C -550 -1050 "VDD_AD<1>" -575 -1050 0 1 29 0 R
X "PIN_TEXT" "VDD_AD[1]" -490 -1050 0 0 29 0 0 0 0 0 1 0 0
L 550 1100 500 1100 -1 0
C 550 1100 "VSS_AD" 575 1100 0 1 29 0 L
X "PIN_TEXT" "VSS_AD" 490 1100 0 0 29 0 0 2 0 0 1 0 0
L 550 1000 500 1000 -1 0
C 550 1000 "VSS_CORE<0>" 575 1000 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[0]" 490 1000 0 0 29 0 0 2 0 0 1 0 0
L 550 950 500 950 -1 0
C 550 950 "VSS_CORE<1>" 575 950 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[1]" 490 950 0 0 29 0 0 2 0 0 1 0 0
L 550 900 500 900 -1 0
C 550 900 "VSS_CORE<2>" 575 900 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[2]" 490 900 0 0 29 0 0 2 0 0 1 0 0
L 550 850 500 850 -1 0
C 550 850 "VSS_CORE<3>" 575 850 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[3]" 490 850 0 0 29 0 0 2 0 0 1 0 0
L 550 800 500 800 -1 0
C 550 800 "VSS_CORE<4>" 575 800 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[4]" 490 800 0 0 29 0 0 2 0 0 1 0 0
L 550 750 500 750 -1 0
C 550 750 "VSS_CORE<5>" 575 750 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[5]" 490 750 0 0 29 0 0 2 0 0 1 0 0
L 550 700 500 700 -1 0
C 550 700 "VSS_CORE<6>" 575 700 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[6]" 490 700 0 0 29 0 0 2 0 0 1 0 0
L 550 650 500 650 -1 0
C 550 650 "VSS_CORE<7>" 575 650 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[7]" 490 650 0 0 29 0 0 2 0 0 1 0 0
L 550 600 500 600 -1 0
C 550 600 "VSS_CORE<8>" 575 600 0 1 29 0 L
X "PIN_TEXT" "VSS_CORE[8]" 490 600 0 0 29 0 0 2 0 0 1 0 0
L 550 500 500 500 -1 0
C 550 500 "VSS_EMC<0>" 575 500 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[0]" 490 500 0 0 29 0 0 2 0 0 1 0 0
L 550 450 500 450 -1 0
C 550 450 "VSS_EMC<1>" 575 450 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[1]" 490 450 0 0 29 0 0 2 0 0 1 0 0
L 550 400 500 400 -1 0
C 550 400 "VSS_EMC<2>" 575 400 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[2]" 490 400 0 0 29 0 0 2 0 0 1 0 0
L 550 350 500 350 -1 0
C 550 350 "VSS_EMC<3>" 575 350 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[3]" 490 350 0 0 29 0 0 2 0 0 1 0 0
L 550 300 500 300 -1 0
C 550 300 "VSS_EMC<4>" 575 300 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[4]" 490 300 0 0 29 0 0 2 0 0 1 0 0
L 550 250 500 250 -1 0
C 550 250 "VSS_EMC<5>" 575 250 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[5]" 490 250 0 0 29 0 0 2 0 0 1 0 0
L 550 200 500 200 -1 0
C 550 200 "VSS_EMC<6>" 575 200 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[6]" 490 200 0 0 29 0 0 2 0 0 1 0 0
L 550 150 500 150 -1 0
C 550 150 "VSS_EMC<7>" 575 150 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[7]" 490 150 0 0 29 0 0 2 0 0 1 0 0
L 550 100 500 100 -1 0
C 550 100 "VSS_EMC<8>" 575 100 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[8]" 490 100 0 0 29 0 0 2 0 0 1 0 0
L 550 50 500 50 -1 0
C 550 50 "VSS_EMC<9>" 575 50 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[9]" 490 50 0 0 29 0 0 2 0 0 1 0 0
L 550 0 500 0 -1 0
C 550 0 "VSS_EMC<10>" 575 0 0 1 29 0 L
X "PIN_TEXT" "VSS_EMC[10]" 490 0 0 0 29 0 0 2 0 0 1 0 0
L 550 -100 500 -100 -1 0
C 550 -100 "VSS_IOA" 575 -100 0 1 29 0 L
X "PIN_TEXT" "VSS_IOA" 490 -100 0 0 29 0 0 2 0 0 1 0 0
L 550 -150 500 -150 -1 0
C 550 -150 "VSS_IOB" 575 -150 0 1 29 0 L
X "PIN_TEXT" "VSS_IOB" 490 -150 0 0 29 0 0 2 0 0 1 0 0
L 550 -200 500 -200 -1 0
C 550 -200 "VSS_IOC<0>" 575 -200 0 1 29 0 L
X "PIN_TEXT" "VSS_IOC[0]" 490 -200 0 0 29 0 0 2 0 0 1 0 0
L 550 -250 500 -250 -1 0
C 550 -250 "VSS_IOC<1>" 575 -250 0 1 29 0 L
X "PIN_TEXT" "VSS_IOC[1]" 490 -250 0 0 29 0 0 2 0 0 1 0 0
L 550 -300 500 -300 -1 0
C 550 -300 "VSS_IOC<2>" 575 -300 0 1 29 0 L
X "PIN_TEXT" "VSS_IOC[2]" 490 -300 0 0 29 0 0 2 0 0 1 0 0
L 550 -350 500 -350 -1 0
C 550 -350 "VSS_IOD<0>" 575 -350 0 1 29 0 L
X "PIN_TEXT" "VSS_IOD[0]" 490 -350 0 0 29 0 0 2 0 0 1 0 0
L 550 -400 500 -400 -1 0
C 550 -400 "VSS_IOD<1>" 575 -400 0 1 29 0 L
X "PIN_TEXT" "VSS_IOD[1]" 490 -400 0 0 29 0 0 2 0 0 1 0 0
L 550 -450 500 -450 -1 0
C 550 -450 "VSS_IOD<2>" 575 -450 0 1 29 0 L
X "PIN_TEXT" "VSS_IOD[2]" 490 -450 0 0 29 0 0 2 0 0 1 0 0
L 550 -500 500 -500 -1 0
C 550 -500 "VSS_IOD<3>" 575 -500 0 1 29 0 L
X "PIN_TEXT" "VSS_IOD[3]" 490 -500 0 0 29 0 0 2 0 0 1 0 0
L 550 -600 500 -600 -1 0
C 550 -600 "VSS_OSC" 575 -600 0 1 29 0 L
X "PIN_TEXT" "VSS_OSC" 490 -600 0 0 29 0 0 2 0 0 1 0 0
L 550 -650 500 -650 -1 0
C 550 -650 "VSS_PLL397" 575 -650 0 1 29 0 L
X "PIN_TEXT" "VSS_PLL397" 490 -650 0 0 29 0 0 2 0 0 1 0 0
L 550 -700 500 -700 -1 0
C 550 -700 "VSS_PLLHCLK" 575 -700 0 1 29 0 L
X "PIN_TEXT" "VSS_PLLHCLK" 490 -700 0 0 29 0 0 2 0 0 1 0 0
L 550 -750 500 -750 -1 0
C 550 -750 "VSS_PLLUSB" 575 -750 0 1 29 0 L
X "PIN_TEXT" "VSS_PLLUSB" 490 -750 0 0 29 0 0 2 0 0 1 0 0
L 550 -800 500 -800 -1 0
C 550 -800 "VSS_RTCCORE" 575 -800 0 1 29 0 L
X "PIN_TEXT" "VSS_RTCCORE" 490 -800 0 0 29 0 0 2 0 0 1 0 0
L 550 -850 500 -850 -1 0
C 550 -850 "VSS_RTCOSC" 575 -850 0 1 29 0 L
X "PIN_TEXT" "VSS_RTCOSC" 490 -850 0 0 29 0 0 2 0 0 1 0 0
L 550 -1150 500 -1150 -1 0
C 550 -1150 "N/C2" 575 -1150 0 1 29 0 L
X "PIN_TEXT" "N/C2" 490 -1150 0 0 29 0 0 2 0 0 1 0 0
L 550 -1100 500 -1100 -1 0
C 550 -1100 "N/C1" 575 -1100 0 1 29 0 L
X "PIN_TEXT" "N/C1" 490 -1100 0 0 29 0 0 2 0 0 1 0 0
L 550 -1200 500 -1200 -1 0
C 550 -1200 "N/C3" 575 -1200 0 1 29 0 L
X "PIN_TEXT" "N/C3" 490 -1200 0 0 29 0 0 2 0 0 1 0 0
L -550 -1200 -500 -1200 -1 0
C -550 -1200 "PLL397_LOOP" -575 -1200 0 1 29 0 R
X "PIN_TEXT" "PLL397_LOOP" -490 -1200 0 0 29 0 0 0 0 0 1 0 0


