Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 02b63766457d4e5ca7b00402c2d3419b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PutNum
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav
