/********************************************************************************************
 *     LEGAL DISCLAIMER
 *
 *     (Header of MediaTek Software/Firmware Release or Documentation)
 *
 *     BY OPENING OR USING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 *     THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE") RECEIVED
 *     FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON AN "AS-IS" BASIS
 *     ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED,
 *     INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR
 *     A PARTICULAR PURPOSE OR NONINFRINGEMENT. NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY
 *     WHATSOEVER WITH RESPECT TO THE SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY,
 *     INCORPORATED IN, OR SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK
 *     ONLY TO SUCH THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
 *     NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S SPECIFICATION
 *     OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
 *
 *     BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE LIABILITY WITH
 *     RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE, AT MEDIATEK'S OPTION,
TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE, OR REFUND ANY SOFTWARE LICENSE
 *     FEES OR SERVICE CHARGE PAID BY BUYER TO MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 *     THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE WITH THE LAWS
 *     OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF LAWS PRINCIPLES.
 ************************************************************************************************/
#ifndef _ISPIO_STDDEF_H_
#define _ISPIO_STDDEF_H_

#include <mtkcam/common.h>
#include <utils/Mutex.h>    // For android::Mutex.
using namespace NSCam;
#include <mtkcam/ispio_sw_scenario.h>
//#include "utils/Mutex.h"    // For android::Mutex.


/*******************************************************************************
*
*******************************************************************************/
namespace NSImageio {
namespace NSIspio   {
////////////////////////////////////////////////////////////////////////////////
/*******************************************************************************
* pipe support command list
********************************************************************************/
enum EPIPECmd {
    EPIPECmd_SET_SENSOR_DEV             = 0x1001,
    EPIPECmd_SET_SENSOR_GAIN            = 0x1002,
    EPIPECmd_SET_SENSOR_EXP             = 0x1003,
    EPIPECmd_SET_CAM_MODE               = 0x1004,
    EPIPECmd_SET_SCENE_MODE             = 0x1005,
    EPIPECmd_SET_ISO                    = 0x1006,
    EPIPECmd_SET_FLUORESCENT_CCT        = 0x1007,
    EPIPECmd_SET_SCENE_LIGHT_VALUE      = 0x1008,
    EPIPECmd_VALIDATE_FRAME             = 0x1009,
    EPIPECmd_SET_OPERATION_MODE         = 0x100A,
    EPIPECmd_SET_EFFECT                 = 0x100B,
    EPIPECmd_SET_ZOOM_RATIO             = 0x100C,
    EPIPECmd_SET_BRIGHTNESS             = 0x100D,
    EPIPECmd_SET_CONTRAST               = 0x100E,
    EPIPECmd_SET_EDGE                   = 0x100F,
    EPIPECmd_SET_HUE                    = 0x1010,
    EPIPECmd_SET_SATURATION             = 0x1011,
    EPIPECmd_SEND_TUNING_CMD            = 0x1012,
    EPIPECmd_DECIDE_OFFLINE_CAPTURE     = 0x1013,
    EPIPECmd_LOCK_REG                   = 0x1014,
    EPIPECmd_SET_SHADING_IDX            = 0x1018,
    EPIPECmd_SET_RRZ                    = 0x101A,
    EPIPECmd_SET_P1_UPDATE              = 0x101B,
    EPIPECmd_SET_BASE_ADDR              = 0x1102,
    EPIPECmd_SET_CQ_CHANNEL             = 0x1103,
    EPIPECmd_SET_CQ_TRIGGER_MODE        = 0x1104,
    EPIPECmd_SET_FMT_EN                 = 0x1107,
    EPIPECmd_SET_GDMA_LINK_EN           = 0x1108,
    EPIPECmd_SET_FMT_START              = 0x1109,
    EPIPECmd_SET_CAM_CTL_DBG            = 0x110A,
    EPIPECmd_SET_IMG_PLANE_BY_IMGI      = 0x110B,
    EPIPECmd_SET_P2_QUEUE_CONTROL_STATE = 0x110C,

    EPIPECmd_SET_D_CQ_CHANNEL           = 0x110C,
    EPIPECmd_SET_D_CQ_TRIGGER_MODE      = 0x110D,
    //EPIPECmd_SET_D_PATH_SCENARIO_TYPE   = 0x110E,
    EPIPECmd_GET_TG_OUT_SIZE            = 0x110F,
    EPIPECmd_GET_RMX_OUT_SIZE           = 0x1110,
    EPIPECmd_GET_HBIN_INFO              = 0x1111,
    EPIPECmd_GET_EIS_INFO               = 0x1112,
    EPIPECmd_GET_SUGG_BURST_QUEUE_NUM   = 0x1114,
    EPIPECmd_UPDATE_BURST_QUEUE_NUM     = 0x1115,
    EPIPECmd_GET_TWIN_INFO              = 0x1116,
    EPIPECmd_SET_EIS_CBFP               = 0X1117,
    EPIPECmd_SET_LCS_CBFP               = 0X1118,

    EPIPECmd_SET_NR3D_EN                = 0x1300,
    EPIPECmd_SET_NR3D_DMA_SEL           = 0x1301,
    EPIPECmd_SET_CRZ_EN                 = 0x1302,
    EPIPECmd_SET_JPEG_CFG               = 0x1303,
    EPIPECmd_SET_JPEG_WORKBUF_SIZE      = 0x1304,

    EPIPECmd_SET_MODULE_EN              = 0x1401, //config top control enable
    EPIPECmd_SET_MODULE_SEL             = 0x1402, //config top control sel mask
    EPIPECmd_SET_MODULE_CFG             = 0x1403,
    EPIPECmd_GET_MODULE_HANDLE          = 0x1404,
    EPIPECmd_SET_MODULE_CFG_DONE        = 0x1405,
    EPIPECmd_RELEASE_MODULE_HANDLE      = 0x1406,
    EPIPECmd_SET_MODULE_DBG_DUMP        = 0x1407, //only for dbg

    EPIPECmd_GET_SENSOR_PRV_RANGE       = 0x2001,
    EPIPECmd_GET_SENSOR_FULL_RANGE      = 0x2002,
    EPIPECmd_GET_RAW_DUMMY_RANGE        = 0x2003,
    EPIPECmd_GET_SENSOR_NUM             = 0x2004,
    EPIPECmd_GET_SENSOR_TYPE            = 0x2005,
    EPIPECmd_GET_RAW_INFO               = 0x2006,
    EPIPECmd_GET_EXIF_DEBUG_INFO        = 0x2007,
    EPIPECmd_GET_SHADING_IDX            = 0x2008,
    EPIPECmd_GET_ATV_DISP_DELAY         = 0x2009,
    EPIPECmd_GET_SENSOR_DELAY_FRAME_CNT = 0x200A,
    EPIPECmd_GET_CAM_CTL_DBG            = 0x200B,
    EPIPECmd_GET_FMT                    = 0x200C,
    EPIPECmd_GET_GDMA                   = 0x200D,
    EPIPECmd_GET_NR3D_GAIN              = 0x200E,
    EPIPECmd_ISP_RESET                  = 0x4001,
    EPIPECmd_MAX                        = 0xFFFF
};

enum EPIPE_BUFQUECmd {
    EPIPE_BUFQUECmd_ENQUE_FRAME         = 0x0000,   //enque frame
    EPIPE_BUFQUECmd_WAIT_DEQUE          = 0x0001,   //wait deque for deque thread
    EPIPE_BUFQUECmd_DEQUE_SUCCESS       = 0x0002,   //deque done
    EPIPE_BUFQUECmd_DEQUE_FAIL          = 0x0003,   //deque done
    EPIPE_BUFQUECmd_WAIT_FRAME          = 0x0004,   //wait frame for user
    EPIPE_BUFQUECmd_WAKE_WAITFRAME      = 0x0005,   //wake up user that wait for a frame to check
    EPIPE_BUFQUECmd_CLAER_ALL           = 0x0006    //clear all stored buffer in kernel list
};

/*******************************************************************************
* interrupr event
********************************************************************************/
enum EPipeIRQ {
    EPIPEIRQ_VSYNC      = 0,
    EPIPEIRQ_SOF,
    EPIPEIRQ_PATH_DONE
};


/*******************************************************************************
* CQ
********************************************************************************/
enum EPipeCQ {
    EPIPE_CQ_NONE = (-1),
    EPIPE_PASS1_CQ0 = 0,
    EPIPE_PASS1_CQ0B,
    EPIPE_PASS1_CQ0C,
    EPIPE_PASS1_CQ0_D,
    EPIPE_PASS1_CQ0B_D,
    EPIPE_PASS1_CQ0C_D,
    EPIPE_PASS2_CQ1,
    EPIPE_PASS2_CQ1_SYNC,
    EPIPE_PASS2_CQ2,
    EPIPE_PASS2_CQ2_SYNC,
    EPIPE_PASS2_CQ3
};
//
enum EPipeCQTriger {
    EPIPECQ_TRIGGER_SINGLE_IMMEDIATE = 0,
    EPIPECQ_TRIGGER_SINGLE_EVENT,
    EPIPECQ_TRIGGER_CONTINUOUS_EVENT
};
//
enum EPipeCQStart {
    EPIPECQ_TRIG_BY_START = 0,
    EPIPECQ_TRIG_BY_PASS1_DONE,
    EPIPECQ_TRIG_BY_PASS2_DONE,
    EPIPECQ_TRIG_BY_IMGO_DONE,
    EPIPECQ_TRIG_BY_IMG2O_DONE,
};

/*******************************************************************************
* buffer source type
********************************************************************************/
enum EBufType
{
    eBufType_PMEM       = 0,  //= ISP_BUF_TYPE_PMEM,
    eBufType_STD_M4U,         //= ISP_BUF_TYPE_STD_M4U,
    eBufType_ION,             //= ISP_BUF_TYPE_ION,
};
/*******************************************************************************
* free buffer mode.
********************************************************************************/
enum EFreeBufMode {
    eFreeBufMode_SINGLE         = 0x0000,   //
    eFreeBufMode_ALL            = 0x0001,   //
};


/*******************************************************************************
* Image Rotation.
********************************************************************************/
enum EImageRotation
{
    eImgRot_0      = 0, //
    eImgRot_90,         //90 CW
    eImgRot_180,
    eImgRot_270
};
/*******************************************************************************
* Image Rotation.
********************************************************************************/
enum EImageFlip
{
    eImgFlip_OFF     = 0, //
    eImgFlip_ON      = 1, //
};

/*******************************************************************************
* raw image pixel ID
********************************************************************************/
enum ERawPxlID
{
    ERawPxlID_B   = 0,  // B Gb Gr R
    ERawPxlID_Gb,       // Gb B R Gr
    ERawPxlID_Gr,       // Gr R B Gb
    ERawPxlID_R         // R Gr Gb B
};

/*******************************************************************************
* raw data memory footprint bit per pixel
********************************************************************************/
enum ERAW_MEM_FP_BPP
{
    ERAW8_MEM_FP_BPP   = 8,
    ERAW10_MEM_FP_BPP  = 10,
    ERAW12_MEM_FP_BPP  = 12,
};

/*******************************************************************************
* STRIDE INFO INDEX
********************************************************************************/
enum EIMAGE_STRIDE
{
    ESTRIDE_1ST_PLANE   = 0,
    ESTRIDE_2ND_PLANE   = 1,
    ESTRIDE_3RD_PLANE   = 2
};




/*******************************************************************************
* raw image Type setting
********************************************************************************/
enum ERawFmt
{
    eRawFmt_Processed          = 0x0000,   // processed Raw
    eRawFmt_Pure               = 0x0001,   // Pure Raw
};

/*******************************************************************************
* TG pixel sampling mode setting
********************************************************************************/
enum EPxlMode
{
    ePxlMode_One_Single   = 0x0000,   // 1 pixel mode single raw
    ePxlMode_One_Twin     = 0x0001,   // 1 pixel mode twin mode
    ePxlMode_Two_Single   = 0x0002,   // 2 pixel mode single raw
    ePxlMode_Two_Twin     = 0x0004,   // 2 pixel mode twin mode
    ePxlMode_RSVD         = 0x000FF   // 2 pixel mode twin mode
};

/*******************************************************************************
* pass1 module list
********************************************************************************/
enum EModule
{
    //raw
    EModule_OB          = 00,
    EModule_BNR         = 05,
    EModule_LSC         = 10,
    EModule_RPG         = 15,
    EModule_AE          = 20,
    EModule_AWB         = 25,
    EModule_SGG1        = 30,
    EModule_FLK         = 35,
    EModule_AF          = 40,
    EModule_SGG2        = 45,
    EModule_SGG3        = 46,
    EModule_EIS         = 50,
    EModule_LCS         = 55,
    EModule_BPCI        = 60,
    EModule_LSCI        = 65,
    EModule_AAO         = 70,
    EModule_ESFKO       = 75,
    EModule_AFO         = 80,
    EModule_EISO        = 85,
    EModule_LCSO        = 90,
    EModule_iHDR        = 95,
    EModule_CAMSV_IMGO  = 100,    
    //raw_d
    EModule_OB_D        = 1000,
    EModule_BNR_D         = 1005,
    EModule_LSC_D       = 1010,
    EModule_RPG_D       = 1015,
    EModule_BPCI_D      = 1020,
    EModule_LSCI_D      = 1025,
    EModule_AE_D        = 1030,
    EModule_AWB_D       = 1035,
    EModule_SGG1_D      = 1040,
    EModule_AF_D        = 1045,
    EModule_LCS_D       = 1050,
    EModule_AAO_D       = 1055,
    EModule_AFO_D       = 1060,
    EModule_LCSO_D      = 1065,
    EModule_iHDR_D		= 1070
};

/*******************************************************************************
* pass2 runtime module list
********************************************************************************/
enum EP2Module
{
    EP2Module_NONE      = 0x0000,
    EP2Module_NR3D      = 0x0001,
    EP2Module_STA_FEO   = 0x0010,  //statistic dma data(linke feo)
    EP2Module_SRZ1      = 0x0100,
    EP2Module_STA_LCEI  = 0x1000,  //when use statistic dma data in lcei (only for work around)
};

/*******************************************************************************
* image resizer
********************************************************************************/
struct STImgResize{
	public:
		MUINT32 src_x;
		MUINT32 src_y;
		MUINT32 src_w;
		MUINT32 src_h;
		MUINT32 tar_x;
		MUINT32 tar_y;
		MUINT32 tar_w;
		MUINT32 tar_h;
	public:
		STImgResize()
			:src_x(0)
			,src_y(0)
			,src_w(0)
			,src_h(0)
			,tar_x(0)
			,tar_y(0)
			,tar_w(0)
			,tar_h(0)
		{
		}
};

/*******************************************************************************
* image crop
********************************************************************************/
struct STImgCrop{
public:
    MUINT32 x;
    MUINT32 y;
    MUINT32 floatX; /* x float precise - 32 bit */
    MUINT32 floatY; /* y float precise - 32 bit */
    MUINT32 w;
    MUINT32 h;
public:
    STImgCrop()
        :x(0)
        ,y(0)
        ,floatX(0)
        ,floatY(0)
        ,w(0)
        ,h(0)
    {
    }
};

/*******************************************************************************
* Image Info.
********************************************************************************/
struct ImgInfo
{
public:     //// fields.
    typedef EImageFormat EImgFmt_t;
    typedef EImageRotation EImgRot_t;
    typedef EImageFlip EImgFlip_t;
    typedef ERawPxlID ERawPxlID_t;
    typedef EPxlMode EPxlMode_t;
    EImgFmt_t   eImgFmt;        //  Image Pixel Format
    EImgRot_t   eImgRot;        //  Image Rotation degree in CW
    EImgFlip_t  eImgFlip;       //  Image Flip ON/OFF
    ERawPxlID_t eRawPxlID;      //  raw data pixel ID
    EPxlMode_t  ePxlMode;       //  seninf/tg sampling mode
    //
    MFLOAT      rrzRatio;       //  for sl2
    MUINT32     rrzCropX;       //  for sl2
    MUINT32     rrzCropY;       //  for sl2
    MUINT32     u4MagicNum;     //  magic number for tuning queue
    MUINT32     u4PureRaw;
    MUINT32     u4PureRawPak;
    MUINT32     u4ImgWidth;     //  Image Width
    MUINT32     u4ImgHeight;    //  Image Height
    MUINT32     u4Offset;       //  Image offset byte size
    MUINT32     u4Stride[3];    //  Image line byte size,0 for one or Y plae/1 for u or uv plane/2 for v plane
    STImgCrop   crop1;           // image crop info. (ring buffer use curz to run crop)
	STImgResize resize1;
    STImgCrop   crop2;           // image crop info. (ring buffer use curz to run crop)
	STImgResize resize2;
    STImgCrop   crop3;           // image crop info. (ring buffer use curz to run crop)
    STImgResize resize3;
    //
public:     //// constructors.
    ImgInfo(
        EImgFmt_t const _eImgFmt = eImgFmt_UNKNOWN,
        EImgRot_t const _eImgFot = eImgRot_0,
        EImgFlip_t const _eImgFlip = eImgFlip_OFF,
        EPxlMode_t const _ePxlMode = ePxlMode_One_Single,
        MUINT32 const _u4PureRaw = 0,
        MUINT32 const _u4PureRawPak = 0,
        MUINT32 const _u4ImgWidth = 0,
        MUINT32 const _u4ImgHeight = 0
    )
        : eImgFmt(_eImgFmt)
        , eImgRot(_eImgFot)
        , eImgFlip(_eImgFlip)
        , ePxlMode(_ePxlMode)
        , u4PureRaw(_u4PureRaw)
        , u4PureRawPak(_u4PureRawPak)
        , u4ImgWidth(_u4ImgWidth)
        , u4ImgHeight(_u4ImgHeight)
        , crop1()
    {
    }
};


/*******************************************************************************
* Buffer Info.
********************************************************************************/
struct RRZ_INFO
{
   MUINT32                 srcX;
   MUINT32                 srcY;
   MUINT32                 srcW;
   MUINT32                 srcH;
   MUINT32                 dstW;
   MUINT32                 dstH;
};

struct BufInfo  //buffer for each dma port (size/va/pa/memid should be enlarge to 3 for multi-plane support in one dma port)
{
public:     //// fields.
    MUINT32     u4BufSize[3];  //  Per buffer size
    MUINT32     u4BufVA[3];    //  Vir Address of pool
    MUINT32     u4BufPA[3];    //  Phy Address of pool
    MINT32      memID[3];      //  memory ID
    MINT32      bufSecu[3];
    MINT32      bufCohe[3];
    //EBufType    eBufType;   // buffer type, by ION or other interface
    //
    MINT32      i4TimeStamp_sec;//  time stamp in seconds.
    MINT32      i4TimeStamp_us; //  time stamp in microseconds
    //
    MUINT32     img_w;
    MUINT32     img_h;
    MUINT32     img_stride;
    MUINT32     img_fmt;
    MUINT32     img_pxl_id;
    MUINT32     img_wbn;
    MUINT32     img_ob;
    MUINT32     img_lsc;
    MUINT32     img_rpg;
    MUINT32     m_num_0;
    MUINT32     m_num_1;
    MUINT32     frm_cnt;
    MUINT32     jpg_size;
    MVOID       *header; //refer to stISP_BUF_INFO*
    MUINT32     headerSize;

    MINT32      mBufIdx; // used for replace buffer
    MUINT32     xoffset;    //starting x-offset of dma
    MUINT32     yoffset;    //starting y-offset of dma
    //
public:     //// constructors.
    BufInfo()
        : u4BufSize({0,0,0})
        , u4BufVA({0,0,0})
        , u4BufPA({0,0,0})
        , memID({0,0,0})
        , bufSecu({0,0,0})
        , bufCohe({0,0,0})
        , i4TimeStamp_sec(0)
        , i4TimeStamp_us(0)
        , img_w(0)
        , img_h(0)
        , img_stride(0)
        , img_fmt(0)
        , img_pxl_id(0)
        , img_wbn(0)
        , img_ob(0)
        , img_lsc(0)
        , img_rpg(0)
        , m_num_0(0)
        , m_num_1(0)
        , frm_cnt(0)
        , xoffset(0)
        , yoffset(0)
    {
    }
    //

public: ////    operations.
    inline MINT64   getTimeStamp_ns() const
    {
        return  i4TimeStamp_sec * 1000000000LL + i4TimeStamp_us * 1000LL;
    }
    //
/*
    inline MBOOL    setTimeStamp()
    {
        struct timeval tv;
        if  ( 0 == ::gettimeofday(&tv, NULL) )
        {
            i4TimeStamp_sec = tv.tv_sec;
            i4TimeStamp_us  = tv.tv_usec;
            return  MTRUE;
        }
        return  MFALSE;
    }
*/
    //
};

/*******************************************************************************
* irq
********************************************************************************/
class Irq_t

{
public:
    MUINT32 Type;
    MUINT32 Status;
    MINT32  UserEnum;
    MUINT32 Timeout;
	MINT8*	UserName;
	MUINT32	irq_TStamp;
public:     //// constructors.
    Irq_t(
        MUINT32 const   _Type = 0,
        MUINT32 const   _Status = 0,
        MINT32  const   _UserEnum = 0,
        MUINT32 const   _Timeout = 0,
        MINT8*  const   _UserName = (MINT8* const)"default_usr",
        MUINT32 const   _irq_TStamp = 0
    )
        : Type(_Type)
        , Status(_Status)
        , UserEnum(_UserEnum)
        , Timeout(_Timeout)
        , UserName(_UserName)
        , irq_TStamp(_irq_TStamp)
    {}

};

////////////////////////////////////////////////////////////////////////////////
};  //namespace NSIspio
};  //namespace NSImageio
#endif // _ISPIO_STDDEF_H_

