\hypertarget{arm__iir__lattice__f32_8c_source}{}\doxysection{arm\+\_\+iir\+\_\+lattice\+\_\+f32.\+c}
\label{arm__iir__lattice__f32_8c_source}\index{Autodrone32/Libraries/CMSIS/DSP/FilteringFunctions/arm\_iir\_lattice\_f32.c@{Autodrone32/Libraries/CMSIS/DSP/FilteringFunctions/arm\_iir\_lattice\_f32.c}}
\mbox{\hyperlink{arm__iir__lattice__f32_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00001}00001 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00002}00002 \textcolor{comment}{ * Project:      CMSIS DSP Library}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00003}00003 \textcolor{comment}{ * Title:        arm\_iir\_lattice\_f32.c}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00004}00004 \textcolor{comment}{ * Description:  Floating-\/point IIR Lattice filter processing function}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00005}00005 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00006}00006 \textcolor{comment}{ * \$Date:        23 April 2021}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00007}00007 \textcolor{comment}{ * \$Revision:    V1.9.0}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00008}00008 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00009}00009 \textcolor{comment}{ * Target Processor: Cortex-\/M and Cortex-\/A cores}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00010}00010 \textcolor{comment}{ * -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00011}00011 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00012}00012 \textcolor{comment}{ * Copyright (C) 2010-\/2021 ARM Limited or its affiliates. All rights reserved.}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00013}00013 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00014}00014 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00015}00015 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00016}00016 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00017}00017 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00018}00018 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00019}00019 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00020}00020 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00021}00021 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00022}00022 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00023}00023 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00024}00024 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00025}00025 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00026}00026 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00027}00027 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00028}00028 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00029}00029 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{filtering__functions_8h}{dsp/filtering\_functions.h}}"{}}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00030}00030 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00121}\mbox{\hyperlink{group___i_i_r___lattice_ga754a44b604c386d132b4b05a3d9e0f44}{00121}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___i_i_r___lattice_ga754a44b604c386d132b4b05a3d9e0f44}{arm\_iir\_lattice\_f32}}(}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00122}00122   \textcolor{keyword}{const} \mbox{\hyperlink{structarm__iir__lattice__instance__f32}{arm\_iir\_lattice\_instance\_f32}} * S,}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00123}00123   \textcolor{keyword}{const} \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} * pSrc,}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00124}00124         \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} * pDst,}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00125}00125         uint32\_t blockSize)}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00126}00126 \{       }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00127}00127         \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} *pState = S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a335c87e6fdc4b96601d95a5de8b9c463}{pState}};                   \textcolor{comment}{/* State pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00128}00128         \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} *pStateCur;                            \textcolor{comment}{/* State current pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00129}00129         \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} acc;                                   \textcolor{comment}{/* Accumlator */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00130}00130         \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} fnext1, fnext2, gcurr1, gnext;         \textcolor{comment}{/* Temporary variables for lattice stages */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00131}00131         \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} *px1, *px2, *pk, *pv;                  \textcolor{comment}{/* Temporary pointers for state and coef */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00132}00132         uint32\_t numStages = S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a4cceb90547b3e585d4c7aabaa8057212}{numStages}};               \textcolor{comment}{/* Number of stages */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00133}00133         uint32\_t blkCnt, tapCnt;                         \textcolor{comment}{/* Temporary variables for counts */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00134}00134 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00135}00135 \textcolor{preprocessor}{\#if defined (ARM\_MATH\_LOOPUNROLL)}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00136}00136         \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} gcurr2;                                \textcolor{comment}{/* Temporary variables for lattice stages */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00137}00137         \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} k1, k2;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00138}00138         \mbox{\hyperlink{arm__math__types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}} v1, v2, v3, v4;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00139}00139 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00140}00140 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00141}00141   \textcolor{comment}{/* initialise loop count */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00142}00142   blkCnt = blockSize;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00143}00143 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00144}00144   \textcolor{comment}{/* Sample processing */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00145}00145   \textcolor{keywordflow}{while} (blkCnt > 0U)}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00146}00146   \{}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00147}00147     \textcolor{comment}{/* Read Sample from input buffer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00148}00148     \textcolor{comment}{/* fN(n) = x(n) */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00149}00149     fnext2 = *pSrc++;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00150}00150 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00151}00151     \textcolor{comment}{/* Initialize Ladder coeff pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00152}00152     pv = \&S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a0f8815744fade9c580d44277ff802308}{pvCoeffs}}[0];}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00153}00153 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00154}00154     \textcolor{comment}{/* Initialize Reflection coeff pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00155}00155     pk = \&S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a994889c5c4a866c50a0ee63326378816}{pkCoeffs}}[0];}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00156}00156 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00157}00157     \textcolor{comment}{/* Initialize state read pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00158}00158     px1 = pState;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00159}00159 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00160}00160     \textcolor{comment}{/* Initialize state write pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00161}00161     px2 = pState;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00162}00162 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00163}00163     \textcolor{comment}{/* Set accumulator to zero */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00164}00164     acc = 0.0;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00165}00165 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00166}00166 \textcolor{preprocessor}{\#if defined (ARM\_MATH\_LOOPUNROLL)}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00167}00167 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00168}00168     \textcolor{comment}{/* Loop unrolling: Compute 4 taps at a time. */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00169}00169     tapCnt = (numStages) >> 2U;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00170}00170 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00171}00171     \textcolor{keywordflow}{while} (tapCnt > 0U)}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00172}00172     \{}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00173}00173       \textcolor{comment}{/* Read gN-\/1(n-\/1) from state buffer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00174}00174       gcurr1 = *px1;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00175}00175 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00176}00176       \textcolor{comment}{/* read reflection coefficient kN */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00177}00177       k1 = *pk;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00178}00178 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00179}00179       \textcolor{comment}{/* fN-\/1(n) = fN(n) -\/ kN * gN-\/1(n-\/1) */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00180}00180       fnext1 = fnext2 -\/ (k1 * gcurr1);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00181}00181 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00182}00182       \textcolor{comment}{/* read ladder coefficient vN */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00183}00183       v1 = *pv;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00184}00184 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00185}00185       \textcolor{comment}{/* read next reflection coefficient kN-\/1 */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00186}00186       k2 = *(pk + 1U);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00187}00187 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00188}00188       \textcolor{comment}{/* Read gN-\/2(n-\/1) from state buffer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00189}00189       gcurr2 = *(px1 + 1U);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00190}00190 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00191}00191       \textcolor{comment}{/* read next ladder coefficient vN-\/1 */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00192}00192       v2 = *(pv + 1U);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00193}00193 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00194}00194       \textcolor{comment}{/* fN-\/2(n) = fN-\/1(n) -\/ kN-\/1 * gN-\/2(n-\/1) */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00195}00195       fnext2 = fnext1 -\/ (k2 * gcurr2);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00196}00196 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00197}00197       \textcolor{comment}{/* gN(n)   = kN * fN-\/1(n) + gN-\/1(n-\/1) */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00198}00198       gnext = gcurr1 + (k1 * fnext1);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00199}00199 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00200}00200       \textcolor{comment}{/* read reflection coefficient kN-\/2 */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00201}00201       k1 = *(pk + 2U);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00202}00202 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00203}00203       \textcolor{comment}{/* write gN(n) into state for next sample processing */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00204}00204       *px2++ = gnext;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00205}00205 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00206}00206       \textcolor{comment}{/* Read gN-\/3(n-\/1) from state buffer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00207}00207       gcurr1 = *(px1 + 2U);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00208}00208 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00209}00209       \textcolor{comment}{/* y(n) += gN(n) * vN  */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00210}00210       acc += (gnext * v1);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00211}00211 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00212}00212       \textcolor{comment}{/* fN-\/3(n) = fN-\/2(n) -\/ kN-\/2 * gN-\/3(n-\/1) */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00213}00213       fnext1 = fnext2 -\/ (k1 * gcurr1);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00214}00214 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00215}00215       \textcolor{comment}{/* gN-\/1(n)   = kN-\/1 * fN-\/2(n) + gN-\/2(n-\/1) */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00216}00216       gnext = gcurr2 + (k2 * fnext2);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00217}00217 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00218}00218       \textcolor{comment}{/* Read gN-\/4(n-\/1) from state buffer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00219}00219       gcurr2 = *(px1 + 3U);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00220}00220 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00221}00221       \textcolor{comment}{/* y(n) += gN-\/1(n) * vN-\/1  */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00222}00222       acc += (gnext * v2);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00223}00223 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00224}00224       \textcolor{comment}{/* read reflection coefficient kN-\/3 */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00225}00225       k2 = *(pk + 3U);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00226}00226 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00227}00227       \textcolor{comment}{/* write gN-\/1(n) into state for next sample processing */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00228}00228       *px2++ = gnext;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00229}00229 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00230}00230       \textcolor{comment}{/* fN-\/4(n) = fN-\/3(n) -\/ kN-\/3 * gN-\/4(n-\/1) */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00231}00231       fnext2 = fnext1 -\/ (k2 * gcurr2);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00232}00232 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00233}00233       \textcolor{comment}{/* gN-\/2(n) = kN-\/2 * fN-\/3(n) + gN-\/3(n-\/1) */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00234}00234       gnext = gcurr1 + (k1 * fnext1);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00235}00235 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00236}00236       \textcolor{comment}{/* read ladder coefficient vN-\/2 */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00237}00237       v3 = *(pv + 2U);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00238}00238 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00239}00239       \textcolor{comment}{/* y(n) += gN-\/2(n) * vN-\/2  */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00240}00240       acc += (gnext * v3);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00241}00241 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00242}00242       \textcolor{comment}{/* write gN-\/2(n) into state for next sample processing */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00243}00243       *px2++ = gnext;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00244}00244 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00245}00245       \textcolor{comment}{/* update pointer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00246}00246       pk += 4U;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00247}00247 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00248}00248       \textcolor{comment}{/* gN-\/3(n) = kN-\/3 * fN-\/4(n) + gN-\/4(n-\/1) */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00249}00249       gnext = (fnext2 * k2) + gcurr2;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00250}00250 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00251}00251       \textcolor{comment}{/* read next ladder coefficient vN-\/3 */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00252}00252       v4 = *(pv + 3U);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00253}00253 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00254}00254       \textcolor{comment}{/* y(n) += gN-\/4(n) * vN-\/4  */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00255}00255       acc += (gnext * v4);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00256}00256 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00257}00257       \textcolor{comment}{/* write gN-\/3(n) into state for next sample processing */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00258}00258       *px2++ = gnext;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00259}00259 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00260}00260       \textcolor{comment}{/* update pointers */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00261}00261       px1 += 4U;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00262}00262       pv += 4U;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00263}00263 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00264}00264       \textcolor{comment}{/* Decrement loop counter */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00265}00265       tapCnt-\/-\/;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00266}00266     \}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00267}00267 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00268}00268     \textcolor{comment}{/* Loop unrolling: Compute remaining taps */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00269}00269     tapCnt = numStages \% 0x4U;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00270}00270 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00271}00271 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00272}00272 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00273}00273     \textcolor{comment}{/* Initialize tapCnt with number of samples */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00274}00274     tapCnt = numStages;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00275}00275 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00276}00276 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \#if defined (ARM\_MATH\_LOOPUNROLL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00277}00277 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00278}00278     \textcolor{keywordflow}{while} (tapCnt > 0U)}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00279}00279     \{}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00280}00280       gcurr1 = *px1++;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00281}00281       \textcolor{comment}{/* Process sample for last taps */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00282}00282       fnext1 = fnext2 -\/ ((*pk) * gcurr1);}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00283}00283       gnext = (fnext1 * (*pk++)) + gcurr1;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00284}00284       \textcolor{comment}{/* Output samples for last taps */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00285}00285       acc += (gnext * (*pv++));}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00286}00286       *px2++ = gnext;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00287}00287       fnext2 = fnext1;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00288}00288 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00289}00289       \textcolor{comment}{/* Decrement loop counter */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00290}00290       tapCnt-\/-\/;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00291}00291     \}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00292}00292 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00293}00293     \textcolor{comment}{/* y(n) += g0(n) * v0 */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00294}00294     acc += (fnext2 * (*pv));}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00295}00295 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00296}00296     *px2++ = fnext2;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00297}00297 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00298}00298     \textcolor{comment}{/* write out into pDst */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00299}00299     *pDst++ = acc;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00300}00300 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00301}00301     \textcolor{comment}{/* Advance the state pointer by 4 to process the next group of 4 samples */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00302}00302     pState = pState + 1U;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00303}00303 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00304}00304     \textcolor{comment}{/* Decrement loop counter */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00305}00305     blkCnt-\/-\/;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00306}00306   \}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00307}00307 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00308}00308   \textcolor{comment}{/* Processing is complete. Now copy last S-\/>numStages samples to start of the buffer}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00309}00309 \textcolor{comment}{     for the preperation of next frame process */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00310}00310 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00311}00311   \textcolor{comment}{/* Points to the start of the state buffer */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00312}00312   pStateCur = \&S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a335c87e6fdc4b96601d95a5de8b9c463}{pState}}[0];}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00313}00313   pState = \&S-\/>\mbox{\hyperlink{structarm__iir__lattice__instance__f32_a335c87e6fdc4b96601d95a5de8b9c463}{pState}}[blockSize];}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00314}00314 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00315}00315   \textcolor{comment}{/* Copy data */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00316}00316 \textcolor{preprocessor}{\#if defined (ARM\_MATH\_LOOPUNROLL)}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00317}00317 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00318}00318   \textcolor{comment}{/* Loop unrolling: Compute 4 taps at a time. */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00319}00319   tapCnt = numStages >> 2U;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00320}00320 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00321}00321   \textcolor{keywordflow}{while} (tapCnt > 0U)}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00322}00322   \{}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00323}00323     *pStateCur++ = *pState++;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00324}00324     *pStateCur++ = *pState++;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00325}00325     *pStateCur++ = *pState++;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00326}00326     *pStateCur++ = *pState++;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00327}00327 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00328}00328     \textcolor{comment}{/* Decrement loop counter */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00329}00329     tapCnt-\/-\/;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00330}00330   \}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00331}00331 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00332}00332   \textcolor{comment}{/* Loop unrolling: Compute remaining taps */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00333}00333   tapCnt = numStages \% 0x4U;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00334}00334 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00335}00335 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00336}00336 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00337}00337   \textcolor{comment}{/* Initialize blkCnt with number of samples */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00338}00338   tapCnt = numStages;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00339}00339 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00340}00340 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \#if defined (ARM\_MATH\_LOOPUNROLL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00341}00341 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00342}00342   \textcolor{keywordflow}{while} (tapCnt > 0U)}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00343}00343   \{}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00344}00344     *pStateCur++ = *pState++;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00345}00345 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00346}00346     \textcolor{comment}{/* Decrement loop counter */}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00347}00347     tapCnt-\/-\/;}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00348}00348   \}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00349}00349 }
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00350}00350 \}}
\DoxyCodeLine{\Hypertarget{arm__iir__lattice__f32_8c_source_l00351}00351 }

\end{DoxyCode}
