(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = ((8'haf) ~^ ({((8'haa) ? (8'ha5) : (8'ha0))} ? (((8'ha4) >>> (8'ha4)) ^~ (+(8'ha9))) : {(-(8'hab))})))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire7;
  wire signed [(3'h4):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire [(3'h4):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (|wire0);
  assign wire5 = wire1;
  assign wire6 = (((wire2[(4'h8):(2'h3)] ? wire4 : (~&wire1)) ?
                     ($signed(wire2) == $signed(wire3)) : $unsigned((wire3 == wire0))) || wire2[(2'h3):(1'h0)]);
  assign wire7 = ({(((8'haa) ? wire2 : wire6) ?
                         wire5 : (~&wire0))} == ($unsigned((^wire0)) ?
                     ((wire2 ? wire4 : wire3) ^~ (~|(8'ha5))) : (~^(wire0 ?
                         wire0 : wire3))));
endmodule