#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 11 19:39:59 2022
# Process ID: 75148
# Current directory: /home/mashahed/projects/cva6/cva6/corev_apu/fpga
# Command line: vivado -nojournal -mode batch -source scripts/prologue.tcl -source scripts/write_cfgmem.tcl -tclargs work-fpga/ariane_xilinx.mcs work-fpga/ariane_xilinx.bit
# Log file: /home/mashahed/projects/cva6/cva6/corev_apu/fpga/vivado.log
# Journal file: 
# Running On: ubuntu, OS: Linux, CPU Frequency: 3312.003 MHz, CPU Physical cores: 12, Host memory: 16742 MB
#-----------------------------------------------------------
source scripts/prologue.tcl
# set project ariane
# create_project $project . -force -part $::env(XILINX_PART)
# set_property board_part $::env(XILINX_BOARD) [current_project]
# set_param general.maxThreads 8
# set_msg_config -id {[Synth 8-5858]} -new_severity "info"
# set_msg_config -id {[Synth 8-4480]} -limit 1000
source scripts/write_cfgmem.tcl
# if {$argc < 2 || $argc > 4} {
#     puts $argc
#     puts {Error: Invalid number of arguments}
#     puts {Usage: write_cfgmem.tcl mcsfile bitfile [datafile]}
#     exit 1
# }
# lassign $argv mcsfile bitfile
# if {$::env(BOARD) eq "genesys2"} {
#     write_cfgmem -format mcs -interface SPIx4 -size 256  -loadbit "up 0x0 $bitfile" -file $mcsfile -force
# } elseif {$::env(BOARD) eq "vc707"} {
#     write_cfgmem -format mcs -interface bpix16 -size 128 -loadbit "up 0x0 $bitfile" -file $mcsfile -force
# } elseif {$::env(BOARD) eq "kc705"} {
#     write_cfgmem -format mcs -interface SPIx4 -size 128  -loadbit "up 0x0 $bitfile" -file $mcsfile -force
# } else {
#       exit 1
# }
Command: write_cfgmem -format mcs -interface SPIx4 -size 256 -loadbit {up 0x0 work-fpga/ariane_xilinx.bit} -file work-fpga/ariane_xilinx.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile work-fpga/ariane_xilinx.bit
Writing file work-fpga/ariane_xilinx.mcs
Writing log file work-fpga/ariane_xilinx.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               256M
Start Address      0x00000000
End Address        0x0FFFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00AE9D9B    Feb 11 19:39:58 2022    work-fpga/ariane_xilinx.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Feb 11 19:40:13 2022...
