

================================================================
== Vivado HLS Report for 'SHA1ProcessMessageBlock_Swapping'
================================================================
* Date:           Tue Sep 13 17:20:29 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        sha1_hls
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.84|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 6.84ns
ST_1: temp_read_1 [1/1] 1.04ns
:0  %temp_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %temp_read)

ST_1: D_read_1 [1/1] 1.04ns
:1  %D_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %D_read)

ST_1: C_read_1 [1/1] 1.04ns
:2  %C_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %C_read)

ST_1: B_read_1 [1/1] 1.04ns
:3  %B_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B_r)

ST_1: A_read_1 [1/1] 1.04ns
:4  %A_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_read)

ST_1: C_write_assign [1/1] 5.80ns
:5  %C_write_assign = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %B_read_1)

ST_1: mrv [1/1] 0.00ns
:6  %mrv = insertvalue { i32, i32, i32, i32, i32 } undef, i32 %D_read_1, 0

ST_1: mrv_1 [1/1] 0.00ns
:7  %mrv_1 = insertvalue { i32, i32, i32, i32, i32 } %mrv, i32 %temp_read_1, 1

ST_1: mrv_2 [1/1] 0.00ns
:8  %mrv_2 = insertvalue { i32, i32, i32, i32, i32 } %mrv_1, i32 %A_read_1, 2

ST_1: mrv_3 [1/1] 0.00ns
:9  %mrv_3 = insertvalue { i32, i32, i32, i32, i32 } %mrv_2, i32 %C_write_assign, 3

ST_1: mrv_4 [1/1] 0.00ns
:10  %mrv_4 = insertvalue { i32, i32, i32, i32, i32 } %mrv_3, i32 %C_read_1, 4

ST_1: stg_13 [1/1] 0.00ns
:11  ret { i32, i32, i32, i32, i32 } %mrv_4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ E]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_read_1    (read       ) [ 00]
D_read_1       (read       ) [ 00]
C_read_1       (read       ) [ 00]
B_read_1       (read       ) [ 00]
A_read_1       (read       ) [ 00]
C_write_assign (call       ) [ 00]
mrv            (insertvalue) [ 00]
mrv_1          (insertvalue) [ 00]
mrv_2          (insertvalue) [ 00]
mrv_3          (insertvalue) [ 00]
mrv_4          (insertvalue) [ 00]
stg_13         (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="D">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="E">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA1ProcessMessageBlock_SHA1CircularShift"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="temp_read_1_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_read_1/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="D_read_1_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read_1/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="C_read_1_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="B_read_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="A_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="C_write_assign_SHA1ProcessMessageBlock_SHA1CircularShift_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_write_assign/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mrv_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="160" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mrv_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="160" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mrv_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="160" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mrv_3_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="160" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="mrv_4_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="160" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="10" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="8" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="36" pin="2"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="24" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="18" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="42" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="48" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="30" pin="2"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: SHA1ProcessMessageBlock_Swapping : B | {1 }
	Port: SHA1ProcessMessageBlock_Swapping : B_r | {1 }
	Port: SHA1ProcessMessageBlock_Swapping : D | {1 }
	Port: SHA1ProcessMessageBlock_Swapping : E | {1 }
	Port: SHA1ProcessMessageBlock_Swapping : A | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		stg_13 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                        |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|
|   call   | C_write_assign_SHA1ProcessMessageBlock_SHA1CircularShift_fu_48 |    0    |   226   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                     temp_read_1_read_fu_18                     |    0    |    0    |
|          |                       D_read_1_read_fu_24                      |    0    |    0    |
|   read   |                       C_read_1_read_fu_30                      |    0    |    0    |
|          |                       B_read_1_read_fu_36                      |    0    |    0    |
|          |                       A_read_1_read_fu_42                      |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                            mrv_fu_56                           |    0    |    0    |
|          |                           mrv_1_fu_62                          |    0    |    0    |
|insertvalue|                           mrv_2_fu_68                          |    0    |    0    |
|          |                           mrv_3_fu_74                          |    0    |    0    |
|          |                           mrv_4_fu_80                          |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   Total  |                                                                |    0    |   226   |
|----------|----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   226  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   226  |
+-----------+--------+--------+
