INITIAL VALUES:
Instruction #: 0 Operation: 2 3 <- 1 op 2
Instruction #: 1 Operation: 0 5 <- 4 op 3
Instruction #: 2 Operation: 2 6 <- 8 op 9
Instruction #: 3 Operation: 2 10 <- 5 op 6
RS #: 0 Busy: 0 op: 0 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 1 Busy: 0 op: 0 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 2 Busy: 0 op: 0 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 3 Busy: 0 op: 2 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 4 Busy: 0 op: 2 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 5 Busy: 0 op: 2 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 6 Busy: 0 op: 3 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 7 Busy: 0 op: 3 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 8 Busy: 0 op: 3 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Register Status:
1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   0-0     0  1
1       0   0-0     0  
2       0   0-0     0  
3       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  2
1       2   0-0     0  
2       0   0-0     0  
3       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  3
1       2   0-0     0  
2       3   0-0     0  
3       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  4
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  5
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  6
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  7
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  8
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  9
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  10
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  11
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  12
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    0  13
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 2 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  14
1       2   0-0     0  
2       3   4-0     0  
3       4   0-0     0

Register Content:
5000 1 2 2 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  15
1       2   15-0    0  
2       3   4-15    0  
3       4   0-0     0

Register Content:
5000 1 2 2 4 5 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  16
1       2   15-0    0  
2       3   4-15    16  
3       4   0-0     0

Register Content:
5000 1 2 2 4 5 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  17
1       2   15-0    0  
2       3   4-15    16  
3       4   0-0     0

Register Content:
5000 1 2 2 4 5 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  18
1       2   15-0    0  
2       3   4-15    16  
3       4   0-0     0

Register Content:
5000 1 2 2 4 5 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  19
1       2   15-19   0  
2       3   4-15    16  
3       4   0-0     0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  20
1       2   15-19   20  
2       3   4-15    16  
3       4   0-0     0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  21
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  22
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  23
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  24
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  25
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  26
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  27
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  28
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  29
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  30
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  31
1       2   15-19   20  
2       3   4-15    16  
3       4   21-0    0

Register Content:
5000 1 2 2 4 6 72 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  32
1       2   15-19   20  
2       3   4-15    16  
3       4   21-32   0

Register Content:
5000 1 2 2 4 6 72 7 8 9 432 11 12
Inst Issue Execute WB SystemClock
0       1   2-13    14  33
1       2   15-19   20  
2       3   4-15    16  
3       4   21-32   33
