timestamp=1724769757623

[~A]
LastVerilogToplevel=test_fifo
ModifyID=1
Version=74
design.sv_testbench.sv=0*831*2334

[~MFT]
0=5|0work.mgf|2334|0
1=3|1work.mgf|2524|0
3=6|3work.mgf|4988|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216e84113079fb0894f9bda2af86f88c0c9

[fifo]
A/fifo=22|../design.sv|4|1*374
BinL64/fifo=3*174
R=../design.sv|4
SLP=3*1549
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|af9652c152b2c954af45fb87fa26cfa58958057d05be46269f8cd55486448862

[test_fifo]
A/test_fifo=22|../testbench.sv|4|1*2524
BinL64/test_fifo=3*2738
R=../testbench.sv|4
SLP=3*4988
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|4a96e0559782d2474764309ea013ea13b9026f15b4eda400c3832a21ffdbeabd61485310013abdd5e96b36a42b911f87

[~U]
$root=12|0*0|
fifo=12|0*182|
test_fifo=12|0*433||0x10
