from ipxact.models.abstraction_types import AbstractionTypes
from ipxact.models.access_policies import AccessPolicies
from ipxact.models.access_type import AccessType
from ipxact.models.address_block import AddressBlock
from ipxact.models.address_block_type import AddressBlockType
from ipxact.models.base_address import BaseAddress
from ipxact.models.bus_interface import BusInterface
from ipxact.models.bus_interface_type import BusInterfaceType
from ipxact.models.bus_interfaces import BusInterfaces
from ipxact.models.component import Component
from ipxact.models.component_instantiation_type import ComponentInstantiationType
from ipxact.models.component_port_direction_type import ComponentPortDirectionType
from ipxact.models.configurable_library_ref_type import ConfigurableLibraryRefType
from ipxact.models.description import Description
from ipxact.models.field_type import FieldType
from ipxact.models.file import File
from ipxact.models.file_set import FileSet
from ipxact.models.file_set_ref import FileSetRef
from ipxact.models.file_sets import FileSets
from ipxact.models.file_type import FileType
from ipxact.models.format_type import FormatType
from ipxact.models.initiative import Initiative
from ipxact.models.initiative_type import InitiativeType
from ipxact.models.ipxact_uri import IpxactUri
from ipxact.models.language_type import LanguageType
from ipxact.models.memory_map_ref import MemoryMapRef
from ipxact.models.memory_map_type import MemoryMapType
from ipxact.models.memory_maps import MemoryMaps
from ipxact.models.model import Model
from ipxact.models.model_type import ModelType
from ipxact.models.parameter import Parameter
from ipxact.models.parameter_type_resolve import ParameterTypeResolve
from ipxact.models.parameters import Parameters
from ipxact.models.port import Port
from ipxact.models.port_access_handle import PortAccessHandle
from ipxact.models.port_access_type import PortAccessType
from ipxact.models.port_access_type_1 import PortAccessType1
from ipxact.models.port_path_segment_type import PortPathSegmentType
from ipxact.models.port_slice_type import PortSliceType
from ipxact.models.port_slices_type import PortSlicesType
from ipxact.models.port_transactional_type import PortTransactionalType
from ipxact.models.port_wire_type import PortWireType
from ipxact.models.reset import Reset
from ipxact.models.simple_file_type import SimpleFileType
from ipxact.models.simple_port_access_type import SimplePortAccessType
from ipxact.models.string_expression import StringExpression
from ipxact.models.trans_type_def import TransTypeDef
from ipxact.models.trans_type_defs import TransTypeDefs
from ipxact.models.type_parameter import TypeParameter
from ipxact.models.type_parameters import ServiceTypeDef
from ipxact.models.type_parameters import TypeParameters
from ipxact.models.unsigned_bit_vector_expression import UnsignedBitVectorExpression
from ipxact.models.unsigned_int_expression import UnsignedIntExpression
from ipxact.models.unsigned_longint_expression import UnsignedLongintExpression
from ipxact.models.unsigned_positive_int_expression import UnsignedPositiveIntExpression
from ipxact.models.unsigned_positive_longint_expression import UnsignedPositiveLongintExpression
from ipxact.models.usage_type import UsageType
from ipxact.models.value import Value
from ipxact.models.wire_type_def import WireTypeDef
from ipxact.models.wire_type_defs import WireTypeDefs


obj = Component(
    vendor='spiritconsortium.org',
    library='Leon2TLM',
    name='uart_scml',
    version='1.0',
    bus_interfaces=BusInterfaces(
        bus_interface=[
            BusInterface(
                name='ambaAPB',
                bus_type=ConfigurableLibraryRefType(
                    vendor='amba.com',
                    library='AMBA2',
                    name='APB',
                    version='r2p0_4'
                ),
                abstraction_types=AbstractionTypes(
                    abstraction_type=[
                        AbstractionTypes.AbstractionType(
                            abstraction_ref=ConfigurableLibraryRefType(
                                vendor='coware.com',
                                library='SCML',
                                name='APB_PV',
                                version='1.1'
                            ),
                            port_maps=AbstractionTypes.AbstractionType.PortMaps(
                                port_map=[
                                    AbstractionTypes.AbstractionType.PortMaps.PortMap(
                                        logical_port=AbstractionTypes.AbstractionType.PortMaps.PortMap.LogicalPort(
                                            name='PV'
                                        ),
                                        physical_port=AbstractionTypes.AbstractionType.PortMaps.PortMap.PhysicalPort(
                                            name='pPVTargetPort'
                                        )
                                    ),
                                ]
                            )
                        ),
                    ]
                ),
                target=BusInterfaceType.Target(
                    memory_map_ref=MemoryMapRef(
                        memory_map_ref='uartScmlMemoryMap'
                    )
                )
            ),
            BusInterface(
                name='Interrupt',
                bus_type=ConfigurableLibraryRefType(
                    vendor='spiritconsortium.org',
                    library='busdef.interrupt',
                    name='interrupt',
                    version='1.0'
                ),
                abstraction_types=AbstractionTypes(
                    abstraction_type=[
                        AbstractionTypes.AbstractionType(
                            abstraction_ref=ConfigurableLibraryRefType(
                                vendor='spiritconsortium.org',
                                library='busdef.interrupt',
                                name='interrupt_rtl',
                                version='1.0'
                            ),
                            port_maps=AbstractionTypes.AbstractionType.PortMaps(
                                port_map=[
                                    AbstractionTypes.AbstractionType.PortMaps.PortMap(
                                        logical_port=AbstractionTypes.AbstractionType.PortMaps.PortMap.LogicalPort(
                                            name='IRQ'
                                        ),
                                        physical_port=AbstractionTypes.AbstractionType.PortMaps.PortMap.PhysicalPort(
                                            name='pInterrupt'
                                        )
                                    ),
                                ]
                            )
                        ),
                    ]
                ),
                initiator=BusInterfaceType.Initiator(

                )
            ),
            BusInterface(
                name='SerialOut',
                bus_type=ConfigurableLibraryRefType(
                    vendor='spiritconsortium.org',
                    library='busdef.generic',
                    name='serial',
                    version='1.0'
                ),
                abstraction_types=AbstractionTypes(
                    abstraction_type=[
                        AbstractionTypes.AbstractionType(
                            abstraction_ref=ConfigurableLibraryRefType(
                                vendor='spiritconsortium.org',
                                library='abstractiondef.tlm',
                                name='serial_pv',
                                version='1.0'
                            ),
                            port_maps=AbstractionTypes.AbstractionType.PortMaps(
                                port_map=[
                                    AbstractionTypes.AbstractionType.PortMaps.PortMap(
                                        logical_port=AbstractionTypes.AbstractionType.PortMaps.PortMap.LogicalPort(
                                            name='RW_TRANSACTION'
                                        ),
                                        physical_port=AbstractionTypes.AbstractionType.PortMaps.PortMap.PhysicalPort(
                                            name='pSerialOut'
                                        )
                                    ),
                                ]
                            )
                        ),
                    ]
                ),
                initiator=BusInterfaceType.Initiator(

                )
            ),
            BusInterface(
                name='SerialIn',
                bus_type=ConfigurableLibraryRefType(
                    vendor='spiritconsortium.org',
                    library='busdef.generic',
                    name='serial',
                    version='1.0'
                ),
                abstraction_types=AbstractionTypes(
                    abstraction_type=[
                        AbstractionTypes.AbstractionType(
                            abstraction_ref=ConfigurableLibraryRefType(
                                vendor='spiritconsortium.org',
                                library='abstractiondef.tlm',
                                name='serial_pv',
                                version='1.0'
                            ),
                            port_maps=AbstractionTypes.AbstractionType.PortMaps(
                                port_map=[
                                    AbstractionTypes.AbstractionType.PortMaps.PortMap(
                                        logical_port=AbstractionTypes.AbstractionType.PortMaps.PortMap.LogicalPort(
                                            name='RW_TRANSACTION'
                                        ),
                                        physical_port=AbstractionTypes.AbstractionType.PortMaps.PortMap.PhysicalPort(
                                            name='pSerialIn'
                                        )
                                    ),
                                ]
                            )
                        ),
                    ]
                ),
                target=BusInterfaceType.Target(

                )
            ),
        ]
    ),
    memory_maps=MemoryMaps(
        memory_map=[
            MemoryMapType(
                name='uartScmlMemoryMap',
                address_block=[
                    AddressBlock(
                        name='UART_REG',
                        description=Description(
                            value='Receiver Buffer Register'
                        ),
                        base_address=BaseAddress(
                            value='uartScmlBaseAddress'
                        ),
                        range=UnsignedPositiveLongintExpression(
                            value='24'
                        ),
                        width=UnsignedPositiveIntExpression(
                            value='32'
                        ),
                        usage=UsageType.REGISTER,
                        parameters=Parameters(
                            parameter=[
                                Parameter(
                                    name='uartScmlBaseAddress',
                                    value=Value(
                                        value="'hB0000000"
                                    ),
                                    parameter_id='uartScmlBaseAddress',
                                    type_value=FormatType.LONGINT,
                                    resolve=ParameterTypeResolve.USER
                                ),
                            ]
                        ),
                        register=[
                            AddressBlockType.Register(
                                name='UART_REG_RBR',
                                address_offset=UnsignedLongintExpression(
                                    value="'h0"
                                ),
                                size=UnsignedPositiveIntExpression(
                                    value='32'
                                ),
                                access_policies=AccessPolicies(
                                    access_policy=[
                                        AccessPolicies.AccessPolicy(
                                            access=AccessType.READ_ONLY
                                        ),
                                    ]
                                ),
                                field_value=[
                                    FieldType(
                                        name='UART_REG_RBR',
                                        bit_offset=UnsignedIntExpression(
                                            value='0'
                                        ),
                                        bit_width=UnsignedPositiveIntExpression(
                                            value='32'
                                        ),
                                        resets=FieldType.Resets(
                                            reset=[
                                                Reset(
                                                    value=UnsignedBitVectorExpression(
                                                        value="'h00"
                                                    )
                                                ),
                                            ]
                                        )
                                    ),
                                ]
                            ),
                            AddressBlockType.Register(
                                name='UART_REG_THR',
                                description=Description(
                                    value='Transmitter Holding Register'
                                ),
                                address_offset=UnsignedLongintExpression(
                                    value="'h0"
                                ),
                                size=UnsignedPositiveIntExpression(
                                    value='32'
                                ),
                                access_policies=AccessPolicies(
                                    access_policy=[
                                        AccessPolicies.AccessPolicy(
                                            access=AccessType.WRITE_ONLY
                                        ),
                                    ]
                                ),
                                field_value=[
                                    FieldType(
                                        name='UART_REG_THR',
                                        bit_offset=UnsignedIntExpression(
                                            value='0'
                                        ),
                                        bit_width=UnsignedPositiveIntExpression(
                                            value='32'
                                        ),
                                        resets=FieldType.Resets(
                                            reset=[
                                                Reset(
                                                    value=UnsignedBitVectorExpression(
                                                        value="'h00"
                                                    )
                                                ),
                                            ]
                                        )
                                    ),
                                ]
                            ),
                            AddressBlockType.Register(
                                name='UART_REG_IER',
                                description=Description(
                                    value='Interrupt Enable (Mask) Register'
                                ),
                                address_offset=UnsignedLongintExpression(
                                    value="'h4"
                                ),
                                size=UnsignedPositiveIntExpression(
                                    value='32'
                                ),
                                access_policies=AccessPolicies(
                                    access_policy=[
                                        AccessPolicies.AccessPolicy(
                                            access=AccessType.READ_WRITE
                                        ),
                                    ]
                                ),
                                field_value=[
                                    FieldType(
                                        name='UART_REG_IER',
                                        bit_offset=UnsignedIntExpression(
                                            value='0'
                                        ),
                                        bit_width=UnsignedPositiveIntExpression(
                                            value='32'
                                        ),
                                        resets=FieldType.Resets(
                                            reset=[
                                                Reset(
                                                    value=UnsignedBitVectorExpression(
                                                        value="'h00"
                                                    )
                                                ),
                                            ]
                                        )
                                    ),
                                ]
                            ),
                            AddressBlockType.Register(
                                name='UART_REG_IIR',
                                description=Description(
                                    value='Interrupt Identification Register'
                                ),
                                address_offset=UnsignedLongintExpression(
                                    value="'h8"
                                ),
                                size=UnsignedPositiveIntExpression(
                                    value='32'
                                ),
                                access_policies=AccessPolicies(
                                    access_policy=[
                                        AccessPolicies.AccessPolicy(
                                            access=AccessType.READ_ONLY
                                        ),
                                    ]
                                ),
                                field_value=[
                                    FieldType(
                                        name='UART_REG_IIR',
                                        bit_offset=UnsignedIntExpression(
                                            value='0'
                                        ),
                                        bit_width=UnsignedPositiveIntExpression(
                                            value='32'
                                        ),
                                        resets=FieldType.Resets(
                                            reset=[
                                                Reset(
                                                    value=UnsignedBitVectorExpression(
                                                        value="'h01"
                                                    )
                                                ),
                                            ]
                                        )
                                    ),
                                ]
                            ),
                            AddressBlockType.Register(
                                name='UART_REG_FCR',
                                description=Description(
                                    value='FIFO Control Register'
                                ),
                                address_offset=UnsignedLongintExpression(
                                    value="'h8"
                                ),
                                size=UnsignedPositiveIntExpression(
                                    value='32'
                                ),
                                access_policies=AccessPolicies(
                                    access_policy=[
                                        AccessPolicies.AccessPolicy(
                                            access=AccessType.WRITE_ONLY
                                        ),
                                    ]
                                ),
                                field_value=[
                                    FieldType(
                                        name='UART_REG_FCR',
                                        bit_offset=UnsignedIntExpression(
                                            value='0'
                                        ),
                                        bit_width=UnsignedPositiveIntExpression(
                                            value='32'
                                        ),
                                        resets=FieldType.Resets(
                                            reset=[
                                                Reset(
                                                    value=UnsignedBitVectorExpression(
                                                        value="'h01"
                                                    )
                                                ),
                                            ]
                                        )
                                    ),
                                ]
                            ),
                            AddressBlockType.Register(
                                name='UART_REG_LCR',
                                description=Description(
                                    value='Line Control Register'
                                ),
                                address_offset=UnsignedLongintExpression(
                                    value="'hC"
                                ),
                                size=UnsignedPositiveIntExpression(
                                    value='32'
                                ),
                                access_policies=AccessPolicies(
                                    access_policy=[
                                        AccessPolicies.AccessPolicy(
                                            access=AccessType.READ_WRITE
                                        ),
                                    ]
                                ),
                                field_value=[
                                    FieldType(
                                        name='UART_REG_LCR',
                                        bit_offset=UnsignedIntExpression(
                                            value='0'
                                        ),
                                        bit_width=UnsignedPositiveIntExpression(
                                            value='32'
                                        ),
                                        resets=FieldType.Resets(
                                            reset=[
                                                Reset(
                                                    value=UnsignedBitVectorExpression(
                                                        value="'h0B"
                                                    )
                                                ),
                                            ]
                                        )
                                    ),
                                ]
                            ),
                            AddressBlockType.Register(
                                name='UART_REG_LSR',
                                description=Description(
                                    value='Line Status Register'
                                ),
                                address_offset=UnsignedLongintExpression(
                                    value="'h14"
                                ),
                                size=UnsignedPositiveIntExpression(
                                    value='32'
                                ),
                                access_policies=AccessPolicies(
                                    access_policy=[
                                        AccessPolicies.AccessPolicy(
                                            access=AccessType.READ_WRITE
                                        ),
                                    ]
                                ),
                                field_value=[
                                    FieldType(
                                        name='UART_REG_LSR',
                                        bit_offset=UnsignedIntExpression(
                                            value='0'
                                        ),
                                        bit_width=UnsignedPositiveIntExpression(
                                            value='32'
                                        ),
                                        resets=FieldType.Resets(
                                            reset=[
                                                Reset(
                                                    value=UnsignedBitVectorExpression(
                                                        value="'h20"
                                                    )
                                                ),
                                            ]
                                        )
                                    ),
                                ]
                            ),
                        ]
                    ),
                ]
            ),
        ]
    ),
    model=Model(
        views=ModelType.Views(
            view=[
                ModelType.Views.View(
                    name='PVPVT',
                    env_identifier=[
                        ModelType.Views.View.EnvIdentifier(
                            value=':*Simulation:'
                        ),
                    ],
                    component_instantiation_ref='PVPVT'
                ),
            ]
        ),
        instantiations=ModelType.Instantiations(
            component_instantiation=[
                ComponentInstantiationType(
                    name='PVPVT',
                    language=LanguageType(
                        value='systemc2.1'
                    ),
                    module_name='uart',
                    file_set_ref=[
                        FileSetRef(
                            local_name='uartScmlFileSet'
                        ),
                    ]
                ),
            ]
        ),
        ports=ModelType.Ports(
            port=[
                Port(
                    name='pPVTargetPort',
                    transactional=PortTransactionalType(
                        initiative=Initiative(
                            value=InitiativeType.PROVIDES
                        ),
                        trans_type_defs=TransTypeDefs(
                            trans_type_def=[
                                TransTypeDef(
                                    type_name=TransTypeDef.TypeName(
                                        value='PVTarget_port'
                                    ),
                                    type_definition=[
                                        TransTypeDef.TypeDefinition(
                                            value='PV/PV.h'
                                        ),
                                    ],
                                    type_parameters=TypeParameters(
                                        service_type_def=[
                                            ServiceTypeDef(
                                                type_name=ServiceTypeDef.TypeName(
                                                    value='SCML',
                                                    implicit=True
                                                ),
                                                type_parameters=TypeParameters(
                                                    type_parameter=[
                                                        TypeParameter(
                                                            name='DT',
                                                            value=Value(
                                                                value='DATA_TYPE'
                                                            )
                                                        ),
                                                        TypeParameter(
                                                            name='AT',
                                                            value=Value(
                                                                value='ADDRESS_TYPE'
                                                            )
                                                        ),
                                                    ]
                                                )
                                            ),
                                        ]
                                    )
                                ),
                            ]
                        )
                    ),
                    access=PortAccessType1(
                        port_access_type=PortAccessType(
                            value=SimplePortAccessType.REF
                        ),
                        access_handles=PortAccessType1.AccessHandles(
                            access_handle=[
                                PortAccessHandle(
                                    slices=PortSlicesType(
                                        slice=[
                                            PortSliceType(
                                                path_segments=PortSliceType.PathSegments(
                                                    path_segment=[
                                                        PortPathSegmentType(
                                                            value='pPVTargetPort'
                                                        ),
                                                    ]
                                                )
                                            ),
                                        ]
                                    )
                                ),
                            ]
                        )
                    )
                ),
                Port(
                    name='pSerialOut',
                    transactional=PortTransactionalType(
                        initiative=Initiative(
                            value=InitiativeType.REQUIRES
                        ),
                        trans_type_defs=TransTypeDefs(
                            trans_type_def=[
                                TransTypeDef(
                                    type_name=TransTypeDef.TypeName(
                                        value='sc_port'
                                    ),
                                    type_definition=[
                                        TransTypeDef.TypeDefinition(
                                            value='systemc.h'
                                        ),
                                    ],
                                    type_parameters=TypeParameters(
                                        service_type_def=[
                                            ServiceTypeDef(
                                                type_name=ServiceTypeDef.TypeName(
                                                    value='tlm::tlm_blocking_put_if'
                                                ),
                                                type_definition=[
                                                    ServiceTypeDef.TypeDefinition(
                                                        value='tlm_interfaces/tlm_core_ifs.h'
                                                    ),
                                                ],
                                                type_parameters=TypeParameters(
                                                    type_parameter=[
                                                        TypeParameter(
                                                            name='DATATYPE',
                                                            value=Value(
                                                                value='SERIAL_DATA_STRUCTURE'
                                                            )
                                                        ),
                                                    ]
                                                )
                                            ),
                                        ]
                                    )
                                ),
                            ]
                        )
                    ),
                    access=PortAccessType1(
                        port_access_type=PortAccessType(
                            value=SimplePortAccessType.REF
                        ),
                        access_handles=PortAccessType1.AccessHandles(
                            access_handle=[
                                PortAccessHandle(
                                    slices=PortSlicesType(
                                        slice=[
                                            PortSliceType(
                                                path_segments=PortSliceType.PathSegments(
                                                    path_segment=[
                                                        PortPathSegmentType(
                                                            value='pSerialOut'
                                                        ),
                                                    ]
                                                )
                                            ),
                                        ]
                                    )
                                ),
                            ]
                        )
                    )
                ),
                Port(
                    name='pSerialIn',
                    transactional=PortTransactionalType(
                        initiative=Initiative(
                            value=InitiativeType.PROVIDES
                        ),
                        trans_type_defs=TransTypeDefs(
                            trans_type_def=[
                                TransTypeDef(
                                    type_name=TransTypeDef.TypeName(
                                        value='sc_export'
                                    ),
                                    type_definition=[
                                        TransTypeDef.TypeDefinition(
                                            value='systemc.h'
                                        ),
                                    ],
                                    type_parameters=TypeParameters(
                                        service_type_def=[
                                            ServiceTypeDef(
                                                type_name=ServiceTypeDef.TypeName(
                                                    value='tlm::tlm_blocking_put_if'
                                                ),
                                                type_definition=[
                                                    ServiceTypeDef.TypeDefinition(
                                                        value='tlm_interfaces/tlm_core_ifs.h'
                                                    ),
                                                ],
                                                type_parameters=TypeParameters(
                                                    type_parameter=[
                                                        TypeParameter(
                                                            name='DATATYPE',
                                                            value=Value(
                                                                value='SERIAL_DATA_STRUCTURE'
                                                            )
                                                        ),
                                                    ]
                                                )
                                            ),
                                        ]
                                    )
                                ),
                            ]
                        )
                    ),
                    access=PortAccessType1(
                        port_access_type=PortAccessType(
                            value=SimplePortAccessType.REF
                        ),
                        access_handles=PortAccessType1.AccessHandles(
                            access_handle=[
                                PortAccessHandle(
                                    slices=PortSlicesType(
                                        slice=[
                                            PortSliceType(
                                                path_segments=PortSliceType.PathSegments(
                                                    path_segment=[
                                                        PortPathSegmentType(
                                                            value='pSerialIn'
                                                        ),
                                                    ]
                                                )
                                            ),
                                        ]
                                    )
                                ),
                            ]
                        )
                    )
                ),
                Port(
                    name='pReset',
                    wire=PortWireType(
                        direction=ComponentPortDirectionType.IN,
                        wire_type_defs=WireTypeDefs(
                            wire_type_def=[
                                WireTypeDef(
                                    type_name=WireTypeDef.TypeName(
                                        value='bool'
                                    ),
                                    type_definition=[
                                        WireTypeDef.TypeDefinition(
                                            value='systemc.h'
                                        ),
                                    ],
                                    view_ref=[
                                        WireTypeDef.ViewRef(
                                            value='PVPVT'
                                        ),
                                    ]
                                ),
                            ]
                        )
                    )
                ),
                Port(
                    name='pInterrupt',
                    wire=PortWireType(
                        direction=ComponentPortDirectionType.OUT,
                        wire_type_defs=WireTypeDefs(
                            wire_type_def=[
                                WireTypeDef(
                                    type_name=WireTypeDef.TypeName(
                                        value='int'
                                    ),
                                    type_definition=[
                                        WireTypeDef.TypeDefinition(
                                            value='systemc.h'
                                        ),
                                    ],
                                    view_ref=[
                                        WireTypeDef.ViewRef(
                                            value='PVPVT'
                                        ),
                                    ]
                                ),
                            ]
                        )
                    )
                ),
            ]
        )
    ),
    file_sets=FileSets(
        file_set=[
            FileSet(
                name='uartScmlFileSet',
                file=[
                    File(
                        name=IpxactUri(
                            value='./tlmsrc/inc/uart.h'
                        ),
                        file_type=[
                            FileType(
                                value=SimpleFileType.SYSTEM_CSOURCE_2_1
                            ),
                        ],
                        is_include_file=File.IsIncludeFile(
                            value=True,
                            external_declarations=True
                        ),
                        logical_name=File.LogicalName(
                            value='uartScml'
                        )
                    ),
                    File(
                        name=IpxactUri(
                            value='./tlmsrc/inc/uart_fifo.h'
                        ),
                        file_type=[
                            FileType(
                                value=SimpleFileType.SYSTEM_CSOURCE_2_1
                            ),
                        ],
                        is_include_file=File.IsIncludeFile(
                            value=True
                        ),
                        logical_name=File.LogicalName(
                            value='uartScml'
                        )
                    ),
                    File(
                        name=IpxactUri(
                            value='./tlmsrc/inc/uart_types.h'
                        ),
                        file_type=[
                            FileType(
                                value=SimpleFileType.SYSTEM_CSOURCE_2_1
                            ),
                        ],
                        is_include_file=File.IsIncludeFile(
                            value=True
                        ),
                        logical_name=File.LogicalName(
                            value='IphUartIF'
                        )
                    ),
                    File(
                        name=IpxactUri(
                            value='./tlmsrc/inc/uart_memory_map.h'
                        ),
                        file_type=[
                            FileType(
                                value=SimpleFileType.SYSTEM_CSOURCE_2_1
                            ),
                        ],
                        is_include_file=File.IsIncludeFile(
                            value=True
                        ),
                        logical_name=File.LogicalName(
                            value='IphUartIF'
                        )
                    ),
                    File(
                        name=IpxactUri(
                            value='./tlmsrc/src/uart.cpp'
                        ),
                        file_type=[
                            FileType(
                                value=SimpleFileType.SYSTEM_CSOURCE_2_1
                            ),
                        ],
                        logical_name=File.LogicalName(
                            value='uartScml'
                        ),
                        build_command=File.BuildCommand(
                            command=StringExpression(
                                value='true'
                            )
                        )
                    ),
                    File(
                        name=IpxactUri(
                            value='./tlmsrc/src/uart_register_bank.cpp'
                        ),
                        file_type=[
                            FileType(
                                value=SimpleFileType.SYSTEM_CSOURCE_2_1
                            ),
                        ],
                        logical_name=File.LogicalName(
                            value='uartScml'
                        ),
                        build_command=File.BuildCommand(
                            command=StringExpression(
                                value='true'
                            )
                        )
                    ),
                    File(
                        name=IpxactUri(
                            value='./tlmsrc/src/uart_interrupt_handler.cpp'
                        ),
                        file_type=[
                            FileType(
                                value=SimpleFileType.SYSTEM_CSOURCE_2_1
                            ),
                        ],
                        logical_name=File.LogicalName(
                            value='uartScml'
                        ),
                        build_command=File.BuildCommand(
                            command=StringExpression(
                                value='true'
                            )
                        )
                    ),
                    File(
                        name=IpxactUri(
                            value='./tlmsrc/src/uart_serial_tx_rx.cpp'
                        ),
                        file_type=[
                            FileType(
                                value=SimpleFileType.SYSTEM_CSOURCE_2_1
                            ),
                        ],
                        logical_name=File.LogicalName(
                            value='uartScml'
                        ),
                        build_command=File.BuildCommand(
                            command=StringExpression(
                                value='true'
                            )
                        )
                    ),
                ]
            ),
        ]
    )
)
