{
  "Top": "matrixmul_accel_core",
  "RtlTop": "matrixmul_accel_core",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrixmul_accel_core_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_address0",
          "name": "output_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce0",
          "name": "output_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_we0",
          "name": "output_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d0",
          "name": "output_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_inline matrixmul -off",
      "set_directive_top matrixmul_accel_core -name matrixmul_accel_core",
      "set_directive_pipeline read_inputs\/read_a2 ",
      "set_directive_pipeline read_inputs\/read_b2 ",
      "set_directive_pipeline transMatrix\/transMatrix_label1 ",
      "set_directive_array_partition transMatrix mat_b -type complete -dim 0",
      "set_directive_top matrixmul_accel_core -name matrixmul_accel_core"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrixmul_accel_core"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "23011"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrixmul_accel_core",
    "Version": "1.0",
    "DisplayName": "Matrixmul_accel_core",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrixmul_accel_core_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/matrix_ti_mul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrixmul_accel_core_Ainverse.vhd",
      "impl\/vhdl\/matrixmul_accel_core_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/matrixmul_accel_core_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/matrixmul_accel_core_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/matrixmul_accel_core_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/matrixmul_accel_core_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/matrixmul_accel_core_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/matrixmul_accel_core_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/matrixmul_accel_core_mat_res.vhd",
      "impl\/vhdl\/matrixmul_accel_core_matrixmul.vhd",
      "impl\/vhdl\/matrixmul_accel_core.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrixmul_accel_core_Ainverse.v",
      "impl\/verilog\/matrixmul_accel_core_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/matrixmul_accel_core_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/matrixmul_accel_core_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/matrixmul_accel_core_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/matrixmul_accel_core_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/matrixmul_accel_core_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/matrixmul_accel_core_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/matrixmul_accel_core_mat_res.v",
      "impl\/verilog\/matrixmul_accel_core_matrixmul.v",
      "impl\/verilog\/matrixmul_accel_core.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/matrixmul_accel_core_ap_dadd_5_full_dsp_64_ip.tcl",
      "impl\/misc\/matrixmul_accel_core_ap_dmul_5_max_dsp_64_ip.tcl",
      "impl\/misc\/matrixmul_accel_core_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/matrixmul_accel_core_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/matrixmul_accel_core_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/matrixmul_accel_core_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/matrixmul_accel_core_ap_fptrunc_0_no_dsp_64_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/matrixmul_accel_core.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["H:\/Bureau\/PROJET_HLS_versionf\/PROJET_HLS_zynq\/trans_matrix\/.debug\/matrixmul_accel_core.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "matrixmul_accel_core_ap_dadd_5_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name matrixmul_accel_core_ap_dadd_5_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "matrixmul_accel_core_ap_dmul_5_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name matrixmul_accel_core_ap_dmul_5_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "matrixmul_accel_core_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matrixmul_accel_core_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "matrixmul_accel_core_ap_fdiv_14_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matrixmul_accel_core_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "matrixmul_accel_core_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matrixmul_accel_core_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "matrixmul_accel_core_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name matrixmul_accel_core_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "matrixmul_accel_core_ap_fptrunc_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matrixmul_accel_core_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "11",
      "ports": ["input_r_address0"]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["input_r_q0"]
    },
    "output_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "10",
      "ports": ["output_r_address0"]
    },
    "output_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "ports": ["output_r_d0"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "11"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "10"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matrixmul_accel_core",
      "Instances": [{
          "ModuleName": "matrixmul",
          "InstanceName": "grp_matrixmul_fu_1890"
        }]
    },
    "Info": {
      "matrixmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrixmul_accel_core": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matrixmul": {
        "Latency": {
          "LatencyBest": "16536",
          "LatencyAvg": "16536",
          "LatencyWorst": "16536",
          "PipelineII": "16536",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.317"
        },
        "Loops": [{
            "Name": "Row_Col",
            "TripCount": "1024",
            "Latency": "16534",
            "PipelineII": "16",
            "PipelineDepth": "167"
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "5021",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "4273",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matrixmul_accel_core": {
        "Latency": {
          "LatencyBest": "23011",
          "LatencyAvg": "",
          "LatencyWorst": "76455",
          "PipelineIIMin": "23012",
          "PipelineIIMax": "76456",
          "PipelineII": "23012 ~ 76456",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.358"
        },
        "Loops": [
          {
            "Name": "read_a1_read_a2",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "read_b1_read_b2",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "A_B",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "C",
            "TripCount": "32",
            "LatencyMin": "96",
            "LatencyMax": "51680",
            "Latency": "96 ~ 51680",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1615",
            "PipelineDepth": "3 ~ 1615",
            "Loops": [{
                "Name": "D",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1612",
                "Latency": "0 ~ 1612",
                "PipelineII": "52",
                "PipelineDepth": "52"
              }]
          },
          {
            "Name": "F",
            "TripCount": "32",
            "Latency": "1087",
            "PipelineII": "33",
            "PipelineDepth": "65"
          },
          {
            "Name": "H_I",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "transMatrix_label0",
            "TripCount": "31",
            "LatencyMin": "155",
            "LatencyMax": "2015",
            "Latency": "155 ~ 2015",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "65",
            "PipelineDepth": "5 ~ 65",
            "Loops": [{
                "Name": "transMatrix_label1",
                "TripCount": "",
                "LatencyMin": "2",
                "LatencyMax": "62",
                "Latency": "2 ~ 62",
                "PipelineII": "2",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "write_res1_write_res2",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "88",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "40",
          "FF": "23903",
          "AVAIL_FF": "106400",
          "UTIL_FF": "22",
          "LUT": "18283",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-06 14:06:16 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
