Library IEEE;
use ieee.std_logic_1164.all;
entity compare_4bit is 
    port(
--		  clk:in std_logic;
        S, cmp:  in std_logic_vector (3 downto 0); 
        outp : out std_logic
     ); 
end compare_4bit; 
architecture compare_4bit_arch of compare_4bit  is 
--  signal cmp_s, cmpd_s : std_logic_vector(11 downto 0);
  signal rslt_s,clk_s : std_logic;
  
  begin 
  
	rslt_s<= not ((S(0) xor cmp(0))and(S(1) xor cmp(1))and(S(2) xor cmp(2))and(S(3) xor cmp(3)));
	end process clk_prcss;
	cmp_s<=cmp;cmpd_s<=S;clk_s<=clk;
	outp<=rslt_s;
  
  end compare_4bit_arch;