Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 16 23:40:40 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.489        0.000                      0                   25        0.094        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.489        0.000                      0                   25        0.094        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.923ns (79.986%)  route 0.481ns (20.014%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    count_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.259    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.373    count_reg[20]_i_1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.596 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.596    count_reg[24]_i_1_n_7
    SLICE_X65Y51         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)        0.062    15.085    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.920ns (79.961%)  route 0.481ns (20.039%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    count_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.259    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.593 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.593    count_reg[20]_i_1_n_6
    SLICE_X65Y50         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.062    15.085    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 1.899ns (79.784%)  route 0.481ns (20.216%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    count_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.259    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.572    count_reg[20]_i_1_n_4
    SLICE_X65Y50         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.062    15.085    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.825ns (79.135%)  route 0.481ns (20.865%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    count_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.259    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.498 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.498    count_reg[20]_i_1_n_5
    SLICE_X65Y50         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.062    15.085    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.809ns (78.989%)  route 0.481ns (21.011%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    count_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.259    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.482 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.482    count_reg[20]_i_1_n_7
    SLICE_X65Y50         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.062    15.085    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    count_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.478 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.478    count_reg[16]_i_1_n_6
    SLICE_X65Y49         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.062    15.194    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    count_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.457 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[16]_i_1_n_4
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.062    15.194    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.811ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    count_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.383 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.383    count_reg[16]_i_1_n_5
    SLICE_X65Y49         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.062    15.194    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  7.811    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.144    count_reg[12]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.367 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.367    count_reg[16]_i_1_n_7
    SLICE_X65Y49         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.062    15.194    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.192    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.128    count_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.802    count_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.916 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    count_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.030 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    count_reg[8]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.364 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.364    count_reg[12]_i_1_n_6
    SLICE_X65Y48         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.523    14.895    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.062    15.194    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  7.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.761    count_reg_n_0_[19]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.921 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    count_reg[20]_i_1_n_7
    SLICE_X65Y50         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.761    count_reg_n_0_[19]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.921 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    count_reg[20]_i_1_n_5
    SLICE_X65Y50         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.761    count_reg_n_0_[19]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.921 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    count_reg[20]_i_1_n_6
    SLICE_X65Y50         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.761    count_reg_n_0_[19]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.921 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    count_reg[20]_i_1_n_4
    SLICE_X65Y50         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.761    count_reg_n_0_[19]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.921 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    count_reg[16]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    count_reg[20]_i_1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    count_reg[24]_i_1_n_7
    SLICE_X65Y51         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.105     1.881    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.761    count_reg_n_0_[11]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    count_reg[8]_i_1_n_4
    SLICE_X65Y47         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.105     1.616    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.761    count_reg_n_0_[15]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    count_reg[12]_i_1_n_4
    SLICE_X65Y48         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.105     1.616    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.761    count_reg_n_0_[19]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    count_reg[16]_i_1_n_4
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.105     1.616    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.760    count_reg_n_0_[3]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    count_reg[0]_i_1_n_4
    SLICE_X65Y45         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.868     2.026    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.105     1.615    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.760    count_reg_n_0_[7]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    count_reg[4]_i_1_n_4
    SLICE_X65Y46         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.868     2.026    clk_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X65Y46         FDRE (Hold_fdre_C_D)         0.105     1.615    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y45    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y47    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y47    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y49    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y49    count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48    count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48    count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49    count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49    count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49    count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45    count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y50    count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y50    count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y50    count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y50    count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y51    count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45    count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45    count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46    count_reg[4]/C



