#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Jun 26 18:19:46 2015
# Process ID: 4244
# Log file: C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_srrc_synth_1/duc_srrc.vds
# Journal file: C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_srrc_synth_1\vivado.jou
#-----------------------------------------------------------
source duc_srrc.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'duc_srrc' generated file not found 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'duc_srrc' generated file not found 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'duc_srrc' generated file not found 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_stub.vhdl'. Please regenerate to continue.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.cache/wt [current_project]
# set_property parent.project_dir C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado [current_project]
# catch { write_hwdef -file duc_srrc.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top duc_srrc -part xc7k325tffg900-2 -mode out_of_context
Command: synth_design -top duc_srrc -part xc7k325tffg900-2 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 236.250 ; gain = 103.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'duc_srrc' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/synth/duc_srrc.vhd:71]
INFO: [Synth 8-3491] module 'fir_compiler_v7_1' declared at 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/synth/duc_srrc.vhd:193]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_1__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:233]
INFO: [Synth 8-3491] module 'fir_compiler_v7_1_viv' declared at 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:118' bound to instance 'i_synth' of component 'fir_compiler_v7_1_viv' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_1_viv__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:254]
INFO: [Synth 8-3491] module 'polyphase_interpolation' declared at 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:340' bound to instance 'i_polyphase_interpolation' of component 'polyphase_interpolation' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:788]
INFO: [Synth 8-638] synthesizing module 'polyphase_interpolation__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:458]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:196' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:199]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (1#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (2#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4189]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4192]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4197]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4236]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4247]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4588]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4590]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (3#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/global_pkg.vhd:4063]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/global_pkg.vhd:4080]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (4#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (5#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/mem.vhd:194]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/mem.vhd:196]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/sp_mem.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (5#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/sp_mem.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (5#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/mem.vhd:159]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/cntrl_delay.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (6#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/cntrl_delay.vhd:141]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/cntrl_delay.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized0' (6#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/cntrl_delay.vhd:141]
INFO: [Synth 8-638] synthesizing module 'buff' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/buff.vhd:147]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/buff.vhd:138]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (6#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'buff' (7#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/buff.vhd:147]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (7#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (7#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (7#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (7#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'calc' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (7#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/calc.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'calc' (8#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum' (9#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'rounder' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/rounder.vhd:137]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (9#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/calc.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (9#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'rounder' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/rounder.vhd:137]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum__parameterized0' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/calc.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized1' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/calc.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum__parameterized0' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (10#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:157]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:7544]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:8438]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:8466]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:8472]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:8478]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:8492]
INFO: [Synth 8-3919] null assignment ignored [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:8496]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[1].p_path_out_reg[1][fab]' and it is trimmed from '48' to '33' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6786]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[1].g_rounder.p_rounder_out_reg[fab]' and it is trimmed from '48' to '33' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6782]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '33' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6786]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[0].g_rounder.p_rounder_out_reg[fab]' and it is trimmed from '48' to '33' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6782]
INFO: [Synth 8-256] done synthesizing module 'polyphase_interpolation__parameterized0' (11#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:458]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_1_viv__parameterized0' (12#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_1__parameterized0' (13#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'duc_srrc' (14#1) [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/synth/duc_srrc.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 293.523 ; gain = 160.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :DINA[17] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :DINA[16] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :ADDRB[4] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :DINB[17] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem :DINB[16] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem :DINA[17] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem :DINA[16] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem :ADDRB[4] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem :DINB[17] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem :DINB[16] to constant 0 [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:6064]
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_srrc_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_srrc_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 534.191 ; gain = 401.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_srrc_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 534.191 ; gain = 401.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 534.191 ; gain = 401.379
---------------------------------------------------------------------------------
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4168]
INFO: [Synth 8-4471] merging register 'g_events_if.event_s_data_tlast_unexpected_reg' into 'g_events_if.event_s_data_tlast_missing_reg' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:8317]
INFO: [Synth 8-4471] merging register 'g_events_if.event_s_data_chanid_incorrect_reg' into 'g_events_if.event_s_data_tlast_missing_reg' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:8318]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.num_ops_for_ip_reg' into 'g_semi_parallel_and_smac.first_chan_full_reg' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4231]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4633]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_en_algn_reg' and it is trimmed from '3' to '2' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4638]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_algn_reg' and it is trimmed from '3' to '2' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4643]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.start_px_algn_reg' and it is trimmed from '3' to '2' bits. [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/polyphase_interpolation.vhd:4663]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 553.305 ; gain = 420.492
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[0][0:0]' into 'g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[0][0:0]' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:220]
INFO: [Synth 8-4471] merging register 'g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[1][0:0]' into 'g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[1][0:0]' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:220]
INFO: [Synth 8-4471] merging register 'g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[2][0:0]' into 'g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[2][0:0]' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:220]
INFO: [Synth 8-4471] merging register 'g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[3][0:0]' into 'g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[3][0:0]' [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/fir_compiler_v7_1/hdl/delay.vhd:220]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 553.305 ; gain = 420.492
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 553.305 ; gain = 420.492
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 561.504 ; gain = 428.691
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 561.504 ; gain = 428.691
Finished Parallel Section  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 561.504 ; gain = 428.691
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 635.793 ; gain = 502.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 636.820 ; gain = 504.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][3] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][5] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][7] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][8] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_reg[0][10] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][3] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][5] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][7] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][8] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_reg[0][10] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_address_reg[0][4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_address_reg[0][3] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_address_reg[0][2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_address_reg[0][1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_address_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][3] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][5] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][9] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_cntrl_pipe.path_cntrl_data_sym_reg[0][10] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][3] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][5] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][9] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_cntrl_pipe.path_cntrl_data_sym_reg[0][10] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[10].g_addsub.i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[8].g_others.i_delay_cntrl_data/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[3][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[5].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[3].g_others.i_delay_cntrl_data/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.flush_sym_data_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[5].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[3].g_others.i_delay_cntrl_data_sym/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[10].g_addsub.i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[5].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.we_flush_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[5].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[4].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[2].g_others.i_delay_cntrl_data_sym/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.addsub_gen_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.last_cntrl_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.sym_first_cntrl_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_reg[3] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_reg[2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_reg[1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_latch_op/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_reg[4] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_latch_op/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_reg[3] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_latch_op/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_reg[2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_latch_op/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_reg[1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_norm.i_latch_op/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_events_if.event_s_data_tlast_missing_reg ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[9] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[7] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[6] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[2] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[1] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[0] ) is unused and will be removed from module fir_compiler_v7_1_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (rd_avail_2_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 649.367 ; gain = 516.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :ADDR_IN[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :ADDR_IN[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :ADDR_IN[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :ADDR_IN[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :ADDR_IN[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr :CNTRL_IN[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin \g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym :CNTRL_IN[10] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 649.367 ; gain = 516.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 649.367 ; gain = 516.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 649.367 ; gain = 516.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |     2|
|3     |LUT1      |     5|
|4     |LUT2      |    56|
|5     |LUT3      |    13|
|6     |LUT4      |    13|
|7     |LUT5      |    31|
|8     |LUT6      |    25|
|9     |MUXF7     |     2|
|10    |SRL16E    |    99|
|11    |FDRE      |   445|
|12    |FDSE      |    17|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 649.367 ; gain = 516.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 649.367 ; gain = 516.555
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
279 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 649.367 ; gain = 458.797
# rename_ref -prefix_all duc_srrc_
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
# write_checkpoint -noxdef duc_srrc.dcp
# report_utilization -file duc_srrc_utilization_synth.rpt -pb duc_srrc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 649.367 ; gain = 0.000
# if { [catch {
#   file copy -force C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.runs/duc_srrc_synth_1/duc_srrc.dcp C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc.dcp
#   write_verilog -force -mode synth_stub C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_stub.v
#   write_vhdl -force -mode synth_stub C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_stub.vhdl
#   write_verilog -force -mode funcsim C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_funcsim.v
#   write_vhdl -force -mode funcsim C:/k7dsp_rtl_tut_sp_edit_v2/k7dsp_rtl_tut/RTL/RefDes/imp/VHDL/Vivado/Vivado.srcs/sources_1/ip/fir_compiler_v6_3_0/duc_srrc_funcsim.vhdl
# } _RESULT ] } { 
#   send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
#   return -code error
# }
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 18:20:51 2015...
