

================================================================
== Vivado HLS Report for 'circ_buff_read_many128'
================================================================
* Date:           Tue Jul 14 19:06:01 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        dirc
* Solution:       read6
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.500|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    9|  50330307|    9|  50330307|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+----------+--------------+-----------+-----------+-------------+----------+
        |                         |     Latency    |   Iteration  |  Initiation Interval  |     Trip    |          |
        |        Loop Name        | min |    max   |    Latency   |  achieved |   target  |    Count    | Pipelined|
        +-------------------------+-----+----------+--------------+-----------+-----------+-------------+----------+
        |- Loop 1                 |   12|        12|             2|          -|          -|            6|    no    |
        |- Loop 2                 |    6|         6|             1|          -|          -|            6|    no    |
        |- Loop 3                 |   66|  50330292| 11 ~ 8388382 |          -|          -|            6|    no    |
        | + gmem_read             |    0|     32775|            10|          1|          1|  0 ~ 32767  |    yes   |
        | + fifo_write_decompose  |    0|   8355586|             3|          1|          1| 0 ~ 8355585 |    yes   |
        +-------------------------+-----+----------+--------------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 2
  Pipeline-0 : II = 1, D = 10, States = { 14 15 16 17 18 19 20 21 22 23 }
  Pipeline-1 : II = 1, D = 3, States = { 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!first_load & !tmp_1)
	4  / (tmp_1 & !tmp_4) | (first_load & !tmp_4)
	36  / (tmp_1 & tmp_4) | (first_load & tmp_4)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
	37  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	35  / (tmp_8)
	14  / (!tmp_8)
14 --> 
	24  / (!tmp_s)
	15  / (tmp_s)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	14  / true
24 --> 
	25  / true
25 --> 
	28  / (exitcond_flatten)
	26  / (!exitcond_flatten)
26 --> 
	27  / true
27 --> 
	25  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	4  / true
36 --> 
	36  / (!exitcond)
	37  / (exitcond)
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%input_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_V)"   --->   Operation 38 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %input_V_read, i32 4, i32 31)"   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_16_cast8 = zext i28 %tmp to i29"   --->   Operation 40 'zext' 'tmp_16_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_read), !map !110"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_out_5_V), !map !116"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_out_4_V), !map !122"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_out_3_V), !map !128"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_out_2_V), !map !134"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_out_1_V), !map !140"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_out_0_V), !map !146"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %reset), !map !152"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %debug_register), !map !156"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %useable_words), !map !160"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @circ_buff_read_many1) nounwind"   --->   Operation 51 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%data_V = alloca [512 x i128], align 8" [hls_src/circ_buff_read_many_128.cpp:61]   --->   Operation 52 'alloca' 'data_V' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_read, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/circ_buff_read_many_128.cpp:32]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %debug_register, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/circ_buff_read_many_128.cpp:34]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i8]* %useable_words, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)" [hls_src/circ_buff_read_many_128.cpp:35]   --->   Operation 55 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i8]* %useable_words, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/circ_buff_read_many_128.cpp:35]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %reset, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/circ_buff_read_many_128.cpp:36]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/circ_buff_read_many_128.cpp:37]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/circ_buff_read_many_128.cpp:38]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_out_0_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_out_1_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_out_2_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_out_3_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_out_4_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_out_5_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1"   --->   Operation 66 'load' 'first_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.65ns)   --->   "br i1 %first_load, label %._crit_edge, label %.preheader253.preheader" [hls_src/circ_buff_read_many_128.cpp:70]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 68 [1/1] (0.65ns)   --->   "br label %.preheader253" [hls_src/circ_buff_read_many_128.cpp:72]   --->   Operation 68 'br' <Predicate = (!first_load)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %1 ], [ 0, %.preheader253.preheader ]"   --->   Operation 69 'phi' 'i' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.58ns)   --->   "%tmp_1 = icmp eq i3 %i, -2" [hls_src/circ_buff_read_many_128.cpp:72]   --->   Operation 70 'icmp' 'tmp_1' <Predicate = (!first_load)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 71 'speclooptripcount' 'empty_5' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.67ns)   --->   "%i_1 = add i3 %i, 1" [hls_src/circ_buff_read_many_128.cpp:72]   --->   Operation 72 'add' 'i_1' <Predicate = (!first_load)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %._crit_edge.loopexit, label %1" [hls_src/circ_buff_read_many_128.cpp:72]   --->   Operation 73 'br' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %i to i64" [hls_src/circ_buff_read_many_128.cpp:74]   --->   Operation 74 'zext' 'tmp_2' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%useable_words_addr = getelementptr [6 x i8]* %useable_words, i64 0, i64 %tmp_2" [hls_src/circ_buff_read_many_128.cpp:74]   --->   Operation 75 'getelementptr' 'useable_words_addr' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [hls_src/circ_buff_read_many_128.cpp:74]   --->   Operation 76 'load' 'useable_words_load' <Predicate = (!first_load & !tmp_1)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 77 [1/1] (0.65ns)   --->   "br label %._crit_edge"   --->   Operation 77 'br' <Predicate = (!first_load & tmp_1)> <Delay = 0.65>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%first_flag = phi i1 [ false, %0 ], [ true, %._crit_edge.loopexit ]"   --->   Operation 78 'phi' 'first_flag' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.00ns)   --->   "%reset_read = call i8 @_ssdm_op_Read.s_axilite.volatile.i8P(i8* %reset)" [hls_src/circ_buff_read_many_128.cpp:79]   --->   Operation 79 'read' 'reset_read' <Predicate = (tmp_1) | (first_load)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 80 [1/1] (0.84ns)   --->   "%tmp_4 = icmp eq i8 %reset_read, 1" [hls_src/circ_buff_read_many_128.cpp:79]   --->   Operation 80 'icmp' 'tmp_4' <Predicate = (tmp_1) | (first_load)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader252.preheader, label %.preheader250.preheader" [hls_src/circ_buff_read_many_128.cpp:79]   --->   Operation 81 'br' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.65ns)   --->   "br label %.preheader250" [hls_src/circ_buff_read_many_128.cpp:90]   --->   Operation 82 'br' <Predicate = (tmp_1 & !tmp_4) | (first_load & !tmp_4)> <Delay = 0.65>
ST_2 : Operation 83 [1/1] (0.65ns)   --->   "br label %.preheader252" [hls_src/circ_buff_read_many_128.cpp:81]   --->   Operation 83 'br' <Predicate = (tmp_1 & tmp_4) | (first_load & tmp_4)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 84 [1/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [hls_src/circ_buff_read_many_128.cpp:74]   --->   Operation 84 'load' 'useable_words_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%local_words_addr = getelementptr inbounds [6 x i8]* @local_words, i64 0, i64 %tmp_2" [hls_src/circ_buff_read_many_128.cpp:74]   --->   Operation 85 'getelementptr' 'local_words_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.67ns)   --->   "store i8 %useable_words_load, i8* %local_words_addr, align 1" [hls_src/circ_buff_read_many_128.cpp:74]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader253" [hls_src/circ_buff_read_many_128.cpp:72]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.78>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%stride = phi i3 [ %stride_1, %.loopexit ], [ 0, %.preheader250.preheader ]"   --->   Operation 88 'phi' 'stride' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.58ns)   --->   "%exitcond1 = icmp eq i3 %stride, -2" [hls_src/circ_buff_read_many_128.cpp:90]   --->   Operation 89 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 90 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.67ns)   --->   "%stride_1 = add i3 %stride, 1" [hls_src/circ_buff_read_many_128.cpp:90]   --->   Operation 91 'add' 'stride_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit251.loopexit, label %3" [hls_src/circ_buff_read_many_128.cpp:90]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%idx = call i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i3.i1(i3 %stride, i5 0, i3 %stride, i1 false)" [hls_src/circ_buff_read_many_128.cpp:96]   --->   Operation 93 'bitconcatenate' 'idx' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%idx_cast = zext i12 %idx to i13" [hls_src/circ_buff_read_many_128.cpp:96]   --->   Operation 94 'zext' 'idx_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.80ns)   --->   "%tmp_9 = add i13 %idx_cast, 513" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 95 'add' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_cast = zext i13 %tmp_9 to i29" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 96 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.97ns)   --->   "%input_V2_sum = add i29 %tmp_cast, %tmp_16_cast8" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 97 'add' 'input_V2_sum' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.65ns)   --->   "br label %.loopexit251"   --->   Operation 98 'br' <Predicate = (exitcond1)> <Delay = 0.65>

State 5 <SV = 3> <Delay = 3.50>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%input_V2_sum_cast = zext i29 %input_V2_sum to i64" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 99 'zext' 'input_V2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%gmem_read_addr = getelementptr i128* %gmem_read, i64 %input_V2_sum_cast" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 100 'getelementptr' 'gmem_read_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [7/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 101 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 3.50>
ST_6 : Operation 102 [6/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 102 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 3.50>
ST_7 : Operation 103 [5/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 103 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 3.50>
ST_8 : Operation 104 [4/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 104 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 3.50>
ST_9 : Operation 105 [3/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 105 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 3.50>
ST_10 : Operation 106 [2/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 106 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 3.50>
ST_11 : Operation 107 [1/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 107 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.50>
ST_12 : Operation 108 [1/1] (3.50ns)   --->   "%stream_head_V = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_read_addr)" [hls_src/circ_buff_read_many_128.cpp:97]   --->   Operation 108 'read' 'stream_head_V' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %stride to i64" [hls_src/circ_buff_read_many_128.cpp:98]   --->   Operation 109 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%tail_addr_1 = getelementptr inbounds [6 x i16]* @tail, i64 0, i64 %tmp_3" [hls_src/circ_buff_read_many_128.cpp:98]   --->   Operation 110 'getelementptr' 'tail_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [2/2] (0.67ns)   --->   "%stream_tail_1 = load i16* %tail_addr_1, align 2" [hls_src/circ_buff_read_many_128.cpp:98]   --->   Operation 111 'load' 'stream_tail_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%local_words_addr_1 = getelementptr inbounds [6 x i8]* @local_words, i64 0, i64 %tmp_3" [hls_src/circ_buff_read_many_128.cpp:99]   --->   Operation 112 'getelementptr' 'local_words_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [2/2] (0.67ns)   --->   "%words = load i8* %local_words_addr_1, align 1" [hls_src/circ_buff_read_many_128.cpp:99]   --->   Operation 113 'load' 'words' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 13 <SV = 11> <Delay = 2.83>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%idx_cast3 = zext i12 %idx to i17" [hls_src/circ_buff_read_many_128.cpp:96]   --->   Operation 114 'zext' 'idx_cast3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/2] (0.67ns)   --->   "%stream_tail_1 = load i16* %tail_addr_1, align 2" [hls_src/circ_buff_read_many_128.cpp:98]   --->   Operation 115 'load' 'stream_tail_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_13 : Operation 116 [1/2] (0.67ns)   --->   "%words = load i8* %local_words_addr_1, align 1" [hls_src/circ_buff_read_many_128.cpp:99]   --->   Operation 116 'load' 'words' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_6 = zext i16 %stream_tail_1 to i128" [hls_src/circ_buff_read_many_128.cpp:101]   --->   Operation 117 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (1.30ns)   --->   "%tmp_8 = icmp eq i128 %tmp_6, %stream_head_V" [hls_src/circ_buff_read_many_128.cpp:101]   --->   Operation 118 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.loopexit, label %4" [hls_src/circ_buff_read_many_128.cpp:101]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (1.30ns)   --->   "%tmp_7 = icmp ugt i128 %stream_head_V, %tmp_6" [hls_src/circ_buff_read_many_128.cpp:114]   --->   Operation 120 'icmp' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i128 %stream_head_V to i16" [hls_src/circ_buff_read_many_128.cpp:116]   --->   Operation 121 'trunc' 'tmp_10' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.85ns)   --->   "%p_s = add i16 512, %tmp_10" [hls_src/circ_buff_read_many_128.cpp:123]   --->   Operation 122 'add' 'p_s' <Predicate = (!tmp_8)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node bytes_read)   --->   "%p_pn = select i1 %tmp_7, i16 %tmp_10, i16 %p_s" [hls_src/circ_buff_read_many_128.cpp:114]   --->   Operation 123 'select' 'p_pn' <Predicate = (!tmp_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.85ns) (out node of the LUT)   --->   "%bytes_read = sub i16 %p_pn, %stream_tail_1" [hls_src/circ_buff_read_many_128.cpp:116]   --->   Operation 124 'sub' 'bytes_read' <Predicate = (!tmp_8)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.65ns)   --->   "br label %5" [hls_src/circ_buff_read_many_128.cpp:127]   --->   Operation 125 'br' <Predicate = (!tmp_8)> <Delay = 0.65>

State 14 <SV = 12> <Delay = 1.82>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%val_assign = phi i16 [ %stream_tail_1, %4 ], [ %stream_tail_1_cast, %6 ]"   --->   Operation 126 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%h = phi i15 [ 0, %4 ], [ %h_1, %6 ]"   --->   Operation 127 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%h_cast = zext i15 %h to i16" [hls_src/circ_buff_read_many_128.cpp:127]   --->   Operation 128 'zext' 'h_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (1.10ns)   --->   "%tmp_s = icmp slt i16 %h_cast, %bytes_read" [hls_src/circ_buff_read_many_128.cpp:127]   --->   Operation 129 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)"   --->   Operation 130 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.84ns)   --->   "%h_1 = add i15 %h, 1" [hls_src/circ_buff_read_many_128.cpp:127]   --->   Operation 131 'add' 'h_1' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %6, label %.preheader.preheader" [hls_src/circ_buff_read_many_128.cpp:127]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i16 %val_assign to i17" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 133 'zext' 'tmp_16_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.85ns)   --->   "%tmp_13 = add i17 %tmp_16_cast, %idx_cast3" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 134 'add' 'tmp_13' <Predicate = (tmp_s)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i17 %tmp_13 to i29" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 135 'zext' 'tmp_15_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.97ns)   --->   "%input_V2_sum4 = add i29 %tmp_16_cast8, %tmp_15_cast" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 136 'add' 'input_V2_sum4' <Predicate = (tmp_s)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i16 %val_assign to i9" [hls_src/circ_buff_read_many_128.cpp:133]   --->   Operation 137 'trunc' 'tmp_14' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.77ns)   --->   "%stream_tail = add i9 1, %tmp_14" [hls_src/circ_buff_read_many_128.cpp:133]   --->   Operation 138 'add' 'stream_tail' <Predicate = (tmp_s)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%stream_tail_1_cast = zext i9 %stream_tail to i16" [hls_src/circ_buff_read_many_128.cpp:134]   --->   Operation 139 'zext' 'stream_tail_1_cast' <Predicate = (tmp_s)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 3.50>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%input_V2_sum4_cast = zext i29 %input_V2_sum4 to i64" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 140 'zext' 'input_V2_sum4_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_read_addr_1 = getelementptr i128* %gmem_read, i64 %input_V2_sum4_cast" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 141 'getelementptr' 'gmem_read_addr_1' <Predicate = (tmp_s)> <Delay = 0.00>
ST_15 : Operation 142 [7/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 142 'readreq' 'gmem_read_load_req' <Predicate = (tmp_s)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 3.50>
ST_16 : Operation 143 [6/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 143 'readreq' 'gmem_read_load_req' <Predicate = (tmp_s)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 3.50>
ST_17 : Operation 144 [5/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 144 'readreq' 'gmem_read_load_req' <Predicate = (tmp_s)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 3.50>
ST_18 : Operation 145 [4/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 145 'readreq' 'gmem_read_load_req' <Predicate = (tmp_s)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 3.50>
ST_19 : Operation 146 [3/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 146 'readreq' 'gmem_read_load_req' <Predicate = (tmp_s)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 3.50>
ST_20 : Operation 147 [2/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 147 'readreq' 'gmem_read_load_req' <Predicate = (tmp_s)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 3.50>
ST_21 : Operation 148 [1/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 148 'readreq' 'gmem_read_load_req' <Predicate = (tmp_s)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 3.50>
ST_22 : Operation 149 [1/1] (3.50ns)   --->   "%gmem_read_addr_1_rea = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_read_addr_1)" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 149 'read' 'gmem_read_addr_1_rea' <Predicate = (tmp_s)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 1.23>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [hls_src/circ_buff_read_many_128.cpp:128]   --->   Operation 150 'specloopname' <Predicate = (tmp_s)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2)" [hls_src/circ_buff_read_many_128.cpp:128]   --->   Operation 151 'specregionbegin' 'tmp_11' <Predicate = (tmp_s)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hls_src/circ_buff_read_many_128.cpp:129]   --->   Operation 152 'specpipeline' <Predicate = (tmp_s)> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_12 = zext i15 %h to i64" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 153 'zext' 'tmp_12' <Predicate = (tmp_s)> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_12" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 154 'getelementptr' 'data_V_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (1.23ns)   --->   "store i128 %gmem_read_addr_1_rea, i128* %data_V_addr, align 16" [hls_src/circ_buff_read_many_128.cpp:131]   --->   Operation 155 'store' <Predicate = (tmp_s)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_11)" [hls_src/circ_buff_read_many_128.cpp:135]   --->   Operation 156 'specregionend' 'empty_9' <Predicate = (tmp_s)> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "br label %5" [hls_src/circ_buff_read_many_128.cpp:127]   --->   Operation 157 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 24 <SV = 13> <Delay = 2.53>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%cast = zext i16 %bytes_read to i24" [hls_src/circ_buff_read_many_128.cpp:116]   --->   Operation 158 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%cast2 = zext i8 %words to i24" [hls_src/circ_buff_read_many_128.cpp:99]   --->   Operation 159 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (2.53ns) (root node of the DSP)   --->   "%bound = mul i24 %cast2, %cast" [hls_src/circ_buff_read_many_128.cpp:99]   --->   Operation 160 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 161 [1/1] (0.65ns)   --->   "br label %7" [hls_src/circ_buff_read_many_128.cpp:137]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.65>

State 25 <SV = 14> <Delay = 2.38>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i24 [ 0, %.preheader.preheader ], [ %indvar_flatten_next, %8 ]"   --->   Operation 162 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%h2 = phi i15 [ 0, %.preheader.preheader ], [ %temp_V_mid2_v, %8 ]" [hls_src/circ_buff_read_many_128.cpp:139]   --->   Operation 163 'phi' 'h2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %.preheader.preheader ], [ %word_V, %8 ]"   --->   Operation 164 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i4 %t_V to i8" [hls_src/circ_buff_read_many_128.cpp:140]   --->   Operation 165 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.84ns)   --->   "%tmp_15 = icmp ult i8 %tmp_24_cast, %words" [hls_src/circ_buff_read_many_128.cpp:140]   --->   Operation 166 'icmp' 'tmp_15' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (1.04ns)   --->   "%exitcond_flatten = icmp eq i24 %indvar_flatten, %bound" [hls_src/circ_buff_read_many_128.cpp:99]   --->   Operation 167 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.04> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.93ns)   --->   "%indvar_flatten_next = add i24 %indvar_flatten, 1"   --->   Operation 168 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %9, label %.preheader" [hls_src/circ_buff_read_many_128.cpp:99]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.39ns)   --->   "%t_V_mid2 = select i1 %tmp_15, i4 %t_V, i4 0" [hls_src/circ_buff_read_many_128.cpp:140]   --->   Operation 170 'select' 't_V_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 171 [1/1] (0.84ns)   --->   "%h_s = add i15 1, %h2" [hls_src/circ_buff_read_many_128.cpp:137]   --->   Operation 171 'add' 'h_s' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.29ns)   --->   "%temp_V_mid2_v = select i1 %tmp_15, i15 %h2, i15 %h_s" [hls_src/circ_buff_read_many_128.cpp:139]   --->   Operation 172 'select' 'temp_V_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%temp_V_mid2 = zext i15 %temp_V_mid2_v to i64" [hls_src/circ_buff_read_many_128.cpp:139]   --->   Operation 173 'zext' 'temp_V_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [512 x i128]* %data_V, i64 0, i64 %temp_V_mid2" [hls_src/circ_buff_read_many_128.cpp:139]   --->   Operation 174 'getelementptr' 'data_V_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 175 [2/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 8" [hls_src/circ_buff_read_many_128.cpp:139]   --->   Operation 175 'load' 'data_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)" [hls_src/circ_buff_read_many_128.cpp:141]   --->   Operation 176 'specregionbegin' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.72ns)   --->   "switch i3 %stride, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 177 'switch' <Predicate = (!exitcond_flatten)> <Delay = 0.72>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_17)" [hls_src/circ_buff_read_many_128.cpp:145]   --->   Operation 178 'specregionend' 'empty_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.79ns)   --->   "%word_V = add i4 %t_V_mid2, 1" [hls_src/circ_buff_read_many_128.cpp:140]   --->   Operation 179 'add' 'word_V' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "br label %7" [hls_src/circ_buff_read_many_128.cpp:140]   --->   Operation 180 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 26 <SV = 15> <Delay = 2.75>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @fifo_write_decompose)"   --->   Operation 181 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 182 [1/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 8" [hls_src/circ_buff_read_many_128.cpp:139]   --->   Operation 182 'load' 'data_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [hls_src/circ_buff_read_many_128.cpp:141]   --->   Operation 183 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hls_src/circ_buff_read_many_128.cpp:142]   --->   Operation 184 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_18 = trunc i4 %t_V_mid2 to i2" [hls_src/circ_buff_read_many_128.cpp:143]   --->   Operation 185 'trunc' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%op2_assign = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 0, i8 32, i8 64, i8 96, i2 %tmp_18)" [hls_src/circ_buff_read_many_128.cpp:143]   --->   Operation 186 'mux' 'op2_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_19 = zext i8 %op2_assign to i128" [hls_src/circ_buff_read_many_128.cpp:143]   --->   Operation 187 'zext' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (1.51ns) (out node of the LUT)   --->   "%r_V = lshr i128 %data_V_load, %tmp_19" [hls_src/circ_buff_read_many_128.cpp:143]   --->   Operation 188 'lshr' 'r_V' <Predicate = (!exitcond_flatten)> <Delay = 1.51> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i128 %r_V to i32" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 189 'trunc' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 190 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_4_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 190 'write' <Predicate = (stride == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 191 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_3_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 191 'write' <Predicate = (stride == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 192 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_2_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 192 'write' <Predicate = (stride == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 193 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_1_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 193 'write' <Predicate = (stride == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 194 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_0_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 194 'write' <Predicate = (stride == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 195 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_5_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 195 'write' <Predicate = (stride == 7) | (stride == 6) | (stride == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 16> <Delay = 0.00>
ST_27 : Operation 196 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_4_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 196 'write' <Predicate = (stride == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "br label %8" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 197 'br' <Predicate = (stride == 4)> <Delay = 0.00>
ST_27 : Operation 198 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_3_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 198 'write' <Predicate = (stride == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "br label %8" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 199 'br' <Predicate = (stride == 3)> <Delay = 0.00>
ST_27 : Operation 200 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_2_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 200 'write' <Predicate = (stride == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "br label %8" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 201 'br' <Predicate = (stride == 2)> <Delay = 0.00>
ST_27 : Operation 202 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_1_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 202 'write' <Predicate = (stride == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 203 [1/1] (0.00ns)   --->   "br label %8" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 203 'br' <Predicate = (stride == 1)> <Delay = 0.00>
ST_27 : Operation 204 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_0_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 204 'write' <Predicate = (stride == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "br label %8" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 205 'br' <Predicate = (stride == 0)> <Delay = 0.00>
ST_27 : Operation 206 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %fifo_out_5_V, i32 %tmp_20)" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 206 'write' <Predicate = (stride == 7) | (stride == 6) | (stride == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "br label %8" [hls_src/circ_buff_read_many_128.cpp:144]   --->   Operation 207 'br' <Predicate = (stride == 7) | (stride == 6) | (stride == 5)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 1.78>
ST_28 : Operation 208 [1/1] (0.80ns)   --->   "%tmp_16 = add i13 %idx_cast, 512" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 208 'add' 'tmp_16' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i13 %tmp_16 to i29" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 209 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.97ns)   --->   "%input_V2_sum3 = add i29 %tmp_19_cast, %tmp_16_cast8" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 210 'add' 'input_V2_sum3' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [1/1] (0.67ns)   --->   "store i16 %val_assign, i16* %tail_addr_1, align 2" [hls_src/circ_buff_read_many_128.cpp:152]   --->   Operation 211 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 29 <SV = 16> <Delay = 3.50>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "%input_V2_sum3_cast = zext i29 %input_V2_sum3 to i64" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 212 'zext' 'input_V2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (0.00ns)   --->   "%gmem_read_addr_2 = getelementptr i128* %gmem_read, i64 %input_V2_sum3_cast" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 213 'getelementptr' 'gmem_read_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 214 [1/1] (3.50ns)   --->   "%gmem_read_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_read_addr_2, i32 1)" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 214 'writereq' 'gmem_read_addr_2_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 3.50>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%p_1 = zext i16 %val_assign to i128" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 215 'zext' 'p_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 216 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_read_addr_2, i128 %p_1, i16 -1)" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 216 'write' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 3.50>
ST_31 : Operation 217 [5/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 217 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 3.50>
ST_32 : Operation 218 [4/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 218 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 3.50>
ST_33 : Operation 219 [3/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 219 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 3.50>
ST_34 : Operation 220 [2/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 220 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 22> <Delay = 3.50>
ST_35 : Operation 221 [1/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [hls_src/circ_buff_read_many_128.cpp:151]   --->   Operation 221 'writeresp' 'gmem_read_addr_2_res' <Predicate = (!tmp_8)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 222 'br' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader250" [hls_src/circ_buff_read_many_128.cpp:90]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 2> <Delay = 0.87>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i_2, %2 ], [ 0, %.preheader252.preheader ]"   --->   Operation 224 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %i1, -2" [hls_src/circ_buff_read_many_128.cpp:81]   --->   Operation 225 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 226 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 226 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 227 [1/1] (0.67ns)   --->   "%i_2 = add i3 %i1, 1" [hls_src/circ_buff_read_many_128.cpp:81]   --->   Operation 227 'add' 'i_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit251.loopexit16, label %2" [hls_src/circ_buff_read_many_128.cpp:81]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_5 = zext i3 %i1 to i64" [hls_src/circ_buff_read_many_128.cpp:83]   --->   Operation 229 'zext' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (0.00ns)   --->   "%tail_addr = getelementptr inbounds [6 x i16]* @tail, i64 0, i64 %tmp_5" [hls_src/circ_buff_read_many_128.cpp:83]   --->   Operation 230 'getelementptr' 'tail_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 231 [1/1] (0.67ns)   --->   "store i16 0, i16* %tail_addr, align 2" [hls_src/circ_buff_read_many_128.cpp:83]   --->   Operation 231 'store' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_36 : Operation 232 [1/1] (0.00ns)   --->   "br label %.preheader252" [hls_src/circ_buff_read_many_128.cpp:81]   --->   Operation 232 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 233 [1/1] (0.65ns)   --->   "br label %.loopexit251"   --->   Operation 233 'br' <Predicate = (exitcond)> <Delay = 0.65>

State 37 <SV = 3> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (0.00ns)   --->   "%first_flag_1 = phi i1 [ %first_flag, %.loopexit251.loopexit ], [ true, %.loopexit251.loopexit16 ]"   --->   Operation 234 'phi' 'first_flag_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 235 [1/1] (0.00ns)   --->   "%first_new_1 = phi i1 [ true, %.loopexit251.loopexit ], [ false, %.loopexit251.loopexit16 ]"   --->   Operation 235 'phi' 'first_new_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %first_flag_1, label %mergeST, label %.loopexit251.new"   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "store i1 %first_new_1, i1* @first, align 1" [hls_src/circ_buff_read_many_128.cpp:76]   --->   Operation 237 'store' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "br label %.loopexit251.new"   --->   Operation 238 'br' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (0.00ns)   --->   "ret void" [hls_src/circ_buff_read_many_128.cpp:156]   --->   Operation 239 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_register]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ useable_words]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fifo_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_out_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_out_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_out_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tail]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read         (read             ) [ 00000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000]
tmp_16_cast8         (zext             ) [ 00111111111111111111111111111111111100]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_43          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_44          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_45          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_46          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_47          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_48          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_49          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_50          (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_51          (spectopmodule    ) [ 00000000000000000000000000000000000000]
data_V               (alloca           ) [ 00111111111111111111111111111111111100]
StgValue_53          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_54          (specinterface    ) [ 00000000000000000000000000000000000000]
empty                (specmemcore      ) [ 00000000000000000000000000000000000000]
StgValue_56          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_57          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_58          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_59          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_60          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_61          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_62          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_63          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_64          (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_65          (specinterface    ) [ 00000000000000000000000000000000000000]
first_load           (load             ) [ 01110000000000000000000000000000000000]
StgValue_67          (br               ) [ 01110000000000000000000000000000000000]
StgValue_68          (br               ) [ 01110000000000000000000000000000000000]
i                    (phi              ) [ 00100000000000000000000000000000000000]
tmp_1                (icmp             ) [ 00110000000000000000000000000000000000]
empty_5              (speclooptripcount) [ 00000000000000000000000000000000000000]
i_1                  (add              ) [ 01110000000000000000000000000000000000]
StgValue_73          (br               ) [ 00000000000000000000000000000000000000]
tmp_2                (zext             ) [ 00010000000000000000000000000000000000]
useable_words_addr   (getelementptr    ) [ 00010000000000000000000000000000000000]
StgValue_77          (br               ) [ 00000000000000000000000000000000000000]
first_flag           (phi              ) [ 00111111111111111111111111111111111111]
reset_read           (read             ) [ 00000000000000000000000000000000000000]
tmp_4                (icmp             ) [ 00110000000000000000000000000000000000]
StgValue_81          (br               ) [ 00000000000000000000000000000000000000]
StgValue_82          (br               ) [ 00111111111111111111111111111111111100]
StgValue_83          (br               ) [ 00110000000000000000000000000000000010]
useable_words_load   (load             ) [ 00000000000000000000000000000000000000]
local_words_addr     (getelementptr    ) [ 00000000000000000000000000000000000000]
StgValue_86          (store            ) [ 00000000000000000000000000000000000000]
StgValue_87          (br               ) [ 01110000000000000000000000000000000000]
stride               (phi              ) [ 00001111111111111111111111110000000000]
exitcond1            (icmp             ) [ 00001111111111111111111111111111111100]
empty_7              (speclooptripcount) [ 00000000000000000000000000000000000000]
stride_1             (add              ) [ 00101111111111111111111111111111111100]
StgValue_92          (br               ) [ 00000000000000000000000000000000000000]
idx                  (bitconcatenate   ) [ 00000111111111000000000000000000000000]
idx_cast             (zext             ) [ 00000111111111111111111111111000000000]
tmp_9                (add              ) [ 00000000000000000000000000000000000000]
tmp_cast             (zext             ) [ 00000000000000000000000000000000000000]
input_V2_sum         (add              ) [ 00000100000000000000000000000000000000]
StgValue_98          (br               ) [ 00001111111111111111111111111111111111]
input_V2_sum_cast    (zext             ) [ 00000000000000000000000000000000000000]
gmem_read_addr       (getelementptr    ) [ 00000011111110000000000000000000000000]
stream_head_V_req    (readreq          ) [ 00000000000000000000000000000000000000]
stream_head_V        (read             ) [ 00000000000001000000000000000000000000]
tmp_3                (zext             ) [ 00000000000000000000000000000000000000]
tail_addr_1          (getelementptr    ) [ 00000000000001111111111111111000000000]
local_words_addr_1   (getelementptr    ) [ 00000000000001000000000000000000000000]
idx_cast3            (zext             ) [ 00000000000000111111111100000000000000]
stream_tail_1        (load             ) [ 00001111111111111111111111111111111100]
words                (load             ) [ 00000000000000111111111111110000000000]
tmp_6                (zext             ) [ 00000000000000000000000000000000000000]
tmp_8                (icmp             ) [ 00001111111111111111111111111111111100]
StgValue_119         (br               ) [ 00000000000000000000000000000000000000]
tmp_7                (icmp             ) [ 00000000000000000000000000000000000000]
tmp_10               (trunc            ) [ 00000000000000000000000000000000000000]
p_s                  (add              ) [ 00000000000000000000000000000000000000]
p_pn                 (select           ) [ 00000000000000000000000000000000000000]
bytes_read           (sub              ) [ 00000000000000111111111110000000000000]
StgValue_125         (br               ) [ 00001111111111111111111111111111111100]
val_assign           (phi              ) [ 00000000000000100000000011111110000000]
h                    (phi              ) [ 00000000000000111111111100000000000000]
h_cast               (zext             ) [ 00000000000000000000000000000000000000]
tmp_s                (icmp             ) [ 00001111111111111111111111111111111100]
empty_8              (speclooptripcount) [ 00000000000000000000000000000000000000]
h_1                  (add              ) [ 00001111111111111111111111111111111100]
StgValue_132         (br               ) [ 00000000000000000000000000000000000000]
tmp_16_cast          (zext             ) [ 00000000000000000000000000000000000000]
tmp_13               (add              ) [ 00000000000000000000000000000000000000]
tmp_15_cast          (zext             ) [ 00000000000000000000000000000000000000]
input_V2_sum4        (add              ) [ 00000000000000110000000000000000000000]
tmp_14               (trunc            ) [ 00000000000000000000000000000000000000]
stream_tail          (add              ) [ 00000000000000000000000000000000000000]
stream_tail_1_cast   (zext             ) [ 00001111111111111111111111111111111100]
input_V2_sum4_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_read_addr_1     (getelementptr    ) [ 00000000000000101111111000000000000000]
gmem_read_load_req   (readreq          ) [ 00000000000000000000000000000000000000]
gmem_read_addr_1_rea (read             ) [ 00000000000000100000000100000000000000]
StgValue_150         (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_11               (specregionbegin  ) [ 00000000000000000000000000000000000000]
StgValue_152         (specpipeline     ) [ 00000000000000000000000000000000000000]
tmp_12               (zext             ) [ 00000000000000000000000000000000000000]
data_V_addr          (getelementptr    ) [ 00000000000000000000000000000000000000]
StgValue_155         (store            ) [ 00000000000000000000000000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000000000000000000000]
StgValue_157         (br               ) [ 00001111111111111111111111111111111100]
cast                 (zext             ) [ 00000000000000000000000000000000000000]
cast2                (zext             ) [ 00000000000000000000000000000000000000]
bound                (mul              ) [ 00000000000000000000000001110000000000]
StgValue_161         (br               ) [ 00001111111111111111111111111111111100]
indvar_flatten       (phi              ) [ 00000000000000000000000001110000000000]
h2                   (phi              ) [ 00000000000000000000000001110000000000]
t_V                  (phi              ) [ 00000000000000000000000001110000000000]
tmp_24_cast          (zext             ) [ 00000000000000000000000000000000000000]
tmp_15               (icmp             ) [ 00000000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 00001111111111111111111111111111111100]
indvar_flatten_next  (add              ) [ 00001111111111111111111111111111111100]
StgValue_169         (br               ) [ 00000000000000000000000000000000000000]
t_V_mid2             (select           ) [ 00000000000000000000000001100000000000]
h_s                  (add              ) [ 00000000000000000000000000000000000000]
temp_V_mid2_v        (select           ) [ 00001111111111111111111111111111111100]
temp_V_mid2          (zext             ) [ 00000000000000000000000000000000000000]
data_V_addr_1        (getelementptr    ) [ 00000000000000000000000001100000000000]
tmp_17               (specregionbegin  ) [ 00000000000000000000000000000000000000]
StgValue_177         (switch           ) [ 00000000000000000000000000000000000000]
empty_10             (specregionend    ) [ 00000000000000000000000000000000000000]
word_V               (add              ) [ 00001111111111111111111111111111111100]
StgValue_180         (br               ) [ 00001111111111111111111111111111111100]
StgValue_181         (specloopname     ) [ 00000000000000000000000000000000000000]
data_V_load          (load             ) [ 00000000000000000000000000000000000000]
StgValue_183         (specloopname     ) [ 00000000000000000000000000000000000000]
StgValue_184         (specpipeline     ) [ 00000000000000000000000000000000000000]
tmp_18               (trunc            ) [ 00000000000000000000000000000000000000]
op2_assign           (mux              ) [ 00000000000000000000000000000000000000]
tmp_19               (zext             ) [ 00000000000000000000000000000000000000]
r_V                  (lshr             ) [ 00000000000000000000000000000000000000]
tmp_20               (trunc            ) [ 00000000000000000000000001010000000000]
StgValue_196         (write            ) [ 00000000000000000000000000000000000000]
StgValue_197         (br               ) [ 00000000000000000000000000000000000000]
StgValue_198         (write            ) [ 00000000000000000000000000000000000000]
StgValue_199         (br               ) [ 00000000000000000000000000000000000000]
StgValue_200         (write            ) [ 00000000000000000000000000000000000000]
StgValue_201         (br               ) [ 00000000000000000000000000000000000000]
StgValue_202         (write            ) [ 00000000000000000000000000000000000000]
StgValue_203         (br               ) [ 00000000000000000000000000000000000000]
StgValue_204         (write            ) [ 00000000000000000000000000000000000000]
StgValue_205         (br               ) [ 00000000000000000000000000000000000000]
StgValue_206         (write            ) [ 00000000000000000000000000000000000000]
StgValue_207         (br               ) [ 00000000000000000000000000000000000000]
tmp_16               (add              ) [ 00000000000000000000000000000000000000]
tmp_19_cast          (zext             ) [ 00000000000000000000000000000000000000]
input_V2_sum3        (add              ) [ 00000000000000000000000000000100000000]
StgValue_211         (store            ) [ 00000000000000000000000000000000000000]
input_V2_sum3_cast   (zext             ) [ 00000000000000000000000000000000000000]
gmem_read_addr_2     (getelementptr    ) [ 00001111111111000000000000000011111100]
gmem_read_addr_2_req (writereq         ) [ 00000000000000000000000000000000000000]
p_1                  (zext             ) [ 00000000000000000000000000000000000000]
StgValue_216         (write            ) [ 00000000000000000000000000000000000000]
gmem_read_addr_2_res (writeresp        ) [ 00000000000000000000000000000000000000]
StgValue_222         (br               ) [ 00000000000000000000000000000000000000]
StgValue_223         (br               ) [ 00101111111111111111111111111111111100]
i1                   (phi              ) [ 00000000000000000000000000000000000010]
exitcond             (icmp             ) [ 00000000000000000000000000000000000010]
empty_6              (speclooptripcount) [ 00000000000000000000000000000000000000]
i_2                  (add              ) [ 00100000000000000000000000000000000010]
StgValue_228         (br               ) [ 00000000000000000000000000000000000000]
tmp_5                (zext             ) [ 00000000000000000000000000000000000000]
tail_addr            (getelementptr    ) [ 00000000000000000000000000000000000000]
StgValue_231         (store            ) [ 00000000000000000000000000000000000000]
StgValue_232         (br               ) [ 00100000000000000000000000000000000010]
StgValue_233         (br               ) [ 00001000000000000000000000000000000011]
first_flag_1         (phi              ) [ 00000000000000000000000000000000000001]
first_new_1          (phi              ) [ 00000000000000000000000000000000000001]
StgValue_236         (br               ) [ 00000000000000000000000000000000000000]
StgValue_237         (store            ) [ 00000000000000000000000000000000000000]
StgValue_238         (br               ) [ 00000000000000000000000000000000000000]
StgValue_239         (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_register">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_register"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="useable_words">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useable_words"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_out_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_out_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_out_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_out_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifo_out_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifo_out_5_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_out_5_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="first">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="local_words">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tail">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tail"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circ_buff_read_many1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i5.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_write_decompose"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="data_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_V_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="reset_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_readreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="stream_head_V_req/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="stream_head_V_read_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="128" slack="0"/>
<pin id="193" dir="0" index="1" bw="128" slack="7"/>
<pin id="194" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_head_V/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_readreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="128" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_read_load_req/15 "/>
</bind>
</comp>

<comp id="203" class="1004" name="gmem_read_addr_1_rea_read_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="128" slack="0"/>
<pin id="205" dir="0" index="1" bw="128" slack="7"/>
<pin id="206" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_read_addr_1_rea/22 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_190/26 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_write_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_191/26 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_192/26 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_193/26 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_194/26 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_write_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_195/26 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_writeresp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="128" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_read_addr_2_req/29 gmem_read_addr_2_res/31 "/>
</bind>
</comp>

<comp id="257" class="1004" name="StgValue_216_write_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="128" slack="1"/>
<pin id="260" dir="0" index="2" bw="16" slack="0"/>
<pin id="261" dir="0" index="3" bw="1" slack="0"/>
<pin id="262" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_216/30 "/>
</bind>
</comp>

<comp id="266" class="1004" name="useable_words_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="useable_words_addr/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="useable_words_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="local_words_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="3" slack="1"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_words_addr/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_86/3 words/12 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tail_addr_1_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tail_addr_1/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stream_tail_1/12 StgValue_211/28 StgValue_231/36 "/>
</bind>
</comp>

<comp id="306" class="1004" name="local_words_addr_1_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="3" slack="0"/>
<pin id="310" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_words_addr_1/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="data_V_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="15" slack="0"/>
<pin id="318" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/23 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="128" slack="1"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_155/23 data_V_load/25 "/>
</bind>
</comp>

<comp id="326" class="1004" name="data_V_addr_1_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="15" slack="0"/>
<pin id="330" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/25 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tail_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tail_addr/36 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="1"/>
<pin id="344" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="first_flag_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_flag (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="first_flag_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_flag/2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="stride_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="1"/>
<pin id="368" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="stride (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="stride_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stride/4 "/>
</bind>
</comp>

<comp id="378" class="1005" name="val_assign_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="3"/>
<pin id="380" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="val_assign_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="9" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/14 "/>
</bind>
</comp>

<comp id="389" class="1005" name="h_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="1"/>
<pin id="391" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="h_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="15" slack="0"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/14 "/>
</bind>
</comp>

<comp id="401" class="1005" name="indvar_flatten_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="24" slack="1"/>
<pin id="403" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="indvar_flatten_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="24" slack="0"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/25 "/>
</bind>
</comp>

<comp id="412" class="1005" name="h2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="1"/>
<pin id="414" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h2 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="h2_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="15" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h2/25 "/>
</bind>
</comp>

<comp id="423" class="1005" name="t_V_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="1"/>
<pin id="425" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="t_V_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/25 "/>
</bind>
</comp>

<comp id="434" class="1005" name="i1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="1"/>
<pin id="436" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="i1_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="0"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="1" slack="1"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/36 "/>
</bind>
</comp>

<comp id="445" class="1005" name="first_flag_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="first_flag_1_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="2"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="1" slack="1"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_flag_1/37 "/>
</bind>
</comp>

<comp id="457" class="1005" name="first_new_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_new_1 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="first_new_1_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="1" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_new_1/37 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="28" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_16_cast8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="28" slack="0"/>
<pin id="482" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast8/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="first_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="i_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="exitcond1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="stride_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stride_1/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="idx_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="0" index="3" bw="3" slack="0"/>
<pin id="528" dir="0" index="4" bw="1" slack="0"/>
<pin id="529" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="idx/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="idx_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="0"/>
<pin id="537" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_9_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="0"/>
<pin id="541" dir="0" index="1" bw="11" slack="0"/>
<pin id="542" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="13" slack="0"/>
<pin id="547" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="input_V2_sum_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="13" slack="0"/>
<pin id="551" dir="0" index="1" bw="28" slack="2"/>
<pin id="552" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="input_V2_sum_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="29" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum_cast/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="gmem_read_addr_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="128" slack="0"/>
<pin id="559" dir="0" index="1" bw="29" slack="0"/>
<pin id="560" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="8"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="570" class="1004" name="idx_cast3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="9"/>
<pin id="572" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast3/13 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_6_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_8_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="0" index="1" bw="128" slack="1"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_7_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="128" slack="1"/>
<pin id="584" dir="0" index="1" bw="16" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_10_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="128" slack="1"/>
<pin id="589" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_s_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="0"/>
<pin id="593" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_s/13 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_pn_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="16" slack="0"/>
<pin id="599" dir="0" index="2" bw="16" slack="0"/>
<pin id="600" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_pn/13 "/>
</bind>
</comp>

<comp id="604" class="1004" name="bytes_read_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="16" slack="0"/>
<pin id="607" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bytes_read/13 "/>
</bind>
</comp>

<comp id="610" class="1004" name="h_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="15" slack="0"/>
<pin id="612" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast/14 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_s_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="15" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="1"/>
<pin id="617" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="619" class="1004" name="h_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="15" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/14 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_16_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/14 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_13_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="0"/>
<pin id="631" dir="0" index="1" bw="12" slack="1"/>
<pin id="632" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_15_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="17" slack="0"/>
<pin id="636" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="input_V2_sum4_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="28" slack="12"/>
<pin id="640" dir="0" index="1" bw="17" slack="0"/>
<pin id="641" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum4/14 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_14_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="647" class="1004" name="stream_tail_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="9" slack="0"/>
<pin id="650" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stream_tail/14 "/>
</bind>
</comp>

<comp id="653" class="1004" name="stream_tail_1_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="9" slack="0"/>
<pin id="655" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stream_tail_1_cast/14 "/>
</bind>
</comp>

<comp id="657" class="1004" name="input_V2_sum4_cast_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="29" slack="1"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum4_cast/15 "/>
</bind>
</comp>

<comp id="660" class="1004" name="gmem_read_addr_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="128" slack="0"/>
<pin id="662" dir="0" index="1" bw="29" slack="0"/>
<pin id="663" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr_1/15 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_12_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="15" slack="9"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/23 "/>
</bind>
</comp>

<comp id="672" class="1004" name="cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="2"/>
<pin id="674" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/24 "/>
</bind>
</comp>

<comp id="675" class="1004" name="cast2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="2"/>
<pin id="677" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/24 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_24_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/25 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_15_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="8" slack="3"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/25 "/>
</bind>
</comp>

<comp id="687" class="1004" name="exitcond_flatten_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="24" slack="0"/>
<pin id="689" dir="0" index="1" bw="24" slack="1"/>
<pin id="690" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/25 "/>
</bind>
</comp>

<comp id="692" class="1004" name="indvar_flatten_next_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="24" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/25 "/>
</bind>
</comp>

<comp id="698" class="1004" name="t_V_mid2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="4" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_mid2/25 "/>
</bind>
</comp>

<comp id="706" class="1004" name="h_s_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="15" slack="0"/>
<pin id="709" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_s/25 "/>
</bind>
</comp>

<comp id="712" class="1004" name="temp_V_mid2_v_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="15" slack="0"/>
<pin id="715" dir="0" index="2" bw="15" slack="0"/>
<pin id="716" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V_mid2_v/25 "/>
</bind>
</comp>

<comp id="720" class="1004" name="temp_V_mid2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="15" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="temp_V_mid2/25 "/>
</bind>
</comp>

<comp id="725" class="1004" name="word_V_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="word_V/25 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_18_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="1"/>
<pin id="733" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/26 "/>
</bind>
</comp>

<comp id="734" class="1004" name="op2_assign_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="0" index="2" bw="7" slack="0"/>
<pin id="738" dir="0" index="3" bw="8" slack="0"/>
<pin id="739" dir="0" index="4" bw="8" slack="0"/>
<pin id="740" dir="0" index="5" bw="2" slack="0"/>
<pin id="741" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="op2_assign/26 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_19_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/26 "/>
</bind>
</comp>

<comp id="752" class="1004" name="r_V_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="128" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="0"/>
<pin id="755" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/26 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_20_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="128" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/26 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_16_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="13"/>
<pin id="770" dir="0" index="1" bw="11" slack="0"/>
<pin id="771" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/28 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_19_cast_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="13" slack="0"/>
<pin id="775" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/28 "/>
</bind>
</comp>

<comp id="777" class="1004" name="input_V2_sum3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="13" slack="0"/>
<pin id="779" dir="0" index="1" bw="28" slack="15"/>
<pin id="780" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum3/28 "/>
</bind>
</comp>

<comp id="782" class="1004" name="input_V2_sum3_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="29" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum3_cast/29 "/>
</bind>
</comp>

<comp id="785" class="1004" name="gmem_read_addr_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="128" slack="0"/>
<pin id="787" dir="0" index="1" bw="29" slack="0"/>
<pin id="788" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr_2/29 "/>
</bind>
</comp>

<comp id="792" class="1004" name="p_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="5"/>
<pin id="794" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1/30 "/>
</bind>
</comp>

<comp id="797" class="1004" name="exitcond_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="0"/>
<pin id="799" dir="0" index="1" bw="2" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/36 "/>
</bind>
</comp>

<comp id="803" class="1004" name="i_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="3" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/36 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_5_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="3" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/36 "/>
</bind>
</comp>

<comp id="814" class="1004" name="StgValue_237_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_237/37 "/>
</bind>
</comp>

<comp id="820" class="1007" name="bound_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="16" slack="0"/>
<pin id="823" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/24 "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_16_cast8_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="29" slack="2"/>
<pin id="828" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16_cast8 "/>
</bind>
</comp>

<comp id="833" class="1005" name="first_load_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_load "/>
</bind>
</comp>

<comp id="840" class="1005" name="i_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="3" slack="0"/>
<pin id="842" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="useable_words_addr_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="3" slack="1"/>
<pin id="852" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="useable_words_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="stride_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="0"/>
<pin id="863" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="stride_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="idx_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="12" slack="9"/>
<pin id="868" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="871" class="1005" name="idx_cast_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="13" slack="13"/>
<pin id="873" dir="1" index="1" bw="13" slack="13"/>
</pin_list>
<bind>
<opset="idx_cast "/>
</bind>
</comp>

<comp id="876" class="1005" name="input_V2_sum_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="29" slack="1"/>
<pin id="878" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="input_V2_sum "/>
</bind>
</comp>

<comp id="881" class="1005" name="gmem_read_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="128" slack="1"/>
<pin id="883" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="stream_head_V_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="128" slack="1"/>
<pin id="889" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="stream_head_V "/>
</bind>
</comp>

<comp id="894" class="1005" name="tail_addr_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="3" slack="1"/>
<pin id="896" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tail_addr_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="local_words_addr_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="1"/>
<pin id="901" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_words_addr_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="idx_cast3_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="17" slack="1"/>
<pin id="906" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="idx_cast3 "/>
</bind>
</comp>

<comp id="909" class="1005" name="stream_tail_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="1"/>
<pin id="911" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stream_tail_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="words_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="2"/>
<pin id="916" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="words "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_8_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="924" class="1005" name="bytes_read_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="1"/>
<pin id="926" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_read "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_s_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="934" class="1005" name="h_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="15" slack="0"/>
<pin id="936" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="input_V2_sum4_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="29" slack="1"/>
<pin id="941" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="input_V2_sum4 "/>
</bind>
</comp>

<comp id="944" class="1005" name="stream_tail_1_cast_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="0"/>
<pin id="946" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="stream_tail_1_cast "/>
</bind>
</comp>

<comp id="949" class="1005" name="gmem_read_addr_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="128" slack="1"/>
<pin id="951" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="gmem_read_addr_1_rea_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="128" slack="1"/>
<pin id="957" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr_1_rea "/>
</bind>
</comp>

<comp id="960" class="1005" name="bound_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="24" slack="1"/>
<pin id="962" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="965" class="1005" name="exitcond_flatten_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="969" class="1005" name="indvar_flatten_next_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="24" slack="0"/>
<pin id="971" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="974" class="1005" name="t_V_mid2_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="1"/>
<pin id="976" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V_mid2 "/>
</bind>
</comp>

<comp id="979" class="1005" name="temp_V_mid2_v_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="15" slack="0"/>
<pin id="981" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="temp_V_mid2_v "/>
</bind>
</comp>

<comp id="984" class="1005" name="data_V_addr_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="1"/>
<pin id="986" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="word_V_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="0"/>
<pin id="991" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="word_V "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_20_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="input_V2_sum3_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="29" slack="1"/>
<pin id="1006" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="input_V2_sum3 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="gmem_read_addr_2_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="128" slack="1"/>
<pin id="1011" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr_2 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="i_2_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="3" slack="0"/>
<pin id="1020" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="94" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="104" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="72" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="106" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="104" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="72" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="106" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="154" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="154" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="154" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="154" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="154" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="154" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="158" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="160" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="162" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="265"><net_src comp="164" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="88" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="88" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="273" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="88" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="319"><net_src comp="88" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="88" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="88" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="166" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="341"><net_src comp="333" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="345"><net_src comp="78" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="90" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="92" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="369"><net_src comp="78" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="388"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="392"><net_src comp="110" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="393" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="404"><net_src comp="126" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="110" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="128" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="448"><net_src comp="92" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="353" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="445" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="92" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="457" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="457" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="476"><net_src comp="30" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="172" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="470" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="22" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="346" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="346" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="346" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="509"><net_src comp="178" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="96" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="370" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="80" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="370" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="86" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="530"><net_src comp="98" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="370" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="100" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="370" pin="4"/><net_sink comp="523" pin=3"/></net>

<net id="534"><net_src comp="90" pin="0"/><net_sink comp="523" pin=4"/></net>

<net id="538"><net_src comp="523" pin="5"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="102" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="561"><net_src comp="0" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="557" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="567"><net_src comp="366" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="576"><net_src comp="300" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="573" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="594"><net_src comp="108" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="582" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="587" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="590" pin="2"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="300" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="393" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="393" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="114" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="382" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="382" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="116" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="664"><net_src comp="0" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="660" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="670"><net_src comp="389" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="681"><net_src comp="427" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="405" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="405" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="130" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="682" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="427" pin="4"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="128" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="114" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="416" pin="4"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="682" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="416" pin="4"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="706" pin="2"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="712" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="729"><net_src comp="698" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="140" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="742"><net_src comp="144" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="146" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="148" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="150" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="746"><net_src comp="152" pin="0"/><net_sink comp="734" pin=4"/></net>

<net id="747"><net_src comp="731" pin="1"/><net_sink comp="734" pin=5"/></net>

<net id="751"><net_src comp="734" pin="6"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="320" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="772"><net_src comp="156" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="789"><net_src comp="0" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="785" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="795"><net_src comp="378" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="801"><net_src comp="438" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="80" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="438" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="86" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="438" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="818"><net_src comp="462" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="22" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="675" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="672" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="480" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="836"><net_src comp="484" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="843"><net_src comp="494" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="848"><net_src comp="500" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="853"><net_src comp="266" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="864"><net_src comp="517" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="869"><net_src comp="523" pin="5"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="874"><net_src comp="535" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="879"><net_src comp="549" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="884"><net_src comp="557" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="890"><net_src comp="191" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="897"><net_src comp="293" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="902"><net_src comp="306" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="907"><net_src comp="570" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="912"><net_src comp="300" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="917"><net_src comp="286" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="923"><net_src comp="577" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="604" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="933"><net_src comp="614" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="619" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="942"><net_src comp="638" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="947"><net_src comp="653" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="952"><net_src comp="660" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="958"><net_src comp="203" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="963"><net_src comp="820" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="968"><net_src comp="687" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="692" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="977"><net_src comp="698" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="982"><net_src comp="712" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="987"><net_src comp="326" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="992"><net_src comp="725" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="997"><net_src comp="758" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1001"><net_src comp="994" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1002"><net_src comp="994" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1003"><net_src comp="994" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1007"><net_src comp="777" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1012"><net_src comp="785" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1021"><net_src comp="803" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="438" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_read | {29 30 31 32 33 34 35 }
	Port: fifo_out_0_V | {27 }
	Port: fifo_out_1_V | {27 }
	Port: fifo_out_2_V | {27 }
	Port: fifo_out_3_V | {27 }
	Port: fifo_out_4_V | {27 }
	Port: fifo_out_5_V | {27 }
	Port: first | {37 }
	Port: local_words | {3 }
	Port: tail | {28 36 }
 - Input state : 
	Port: circ_buff_read_many128 : gmem_read | {5 6 7 8 9 10 11 12 15 16 17 18 19 20 21 22 }
	Port: circ_buff_read_many128 : input_V | {1 }
	Port: circ_buff_read_many128 : reset | {2 }
	Port: circ_buff_read_many128 : useable_words | {2 3 }
	Port: circ_buff_read_many128 : first | {1 }
	Port: circ_buff_read_many128 : local_words | {12 13 }
	Port: circ_buff_read_many128 : tail | {12 13 }
  - Chain level:
	State 1
		tmp_16_cast8 : 1
		StgValue_67 : 1
	State 2
		tmp_1 : 1
		i_1 : 1
		StgValue_73 : 2
		tmp_2 : 1
		useable_words_addr : 2
		useable_words_load : 3
		first_flag : 1
		StgValue_81 : 1
	State 3
		StgValue_86 : 1
	State 4
		exitcond1 : 1
		stride_1 : 1
		StgValue_92 : 2
		idx : 1
		idx_cast : 2
		tmp_9 : 3
		tmp_cast : 4
		input_V2_sum : 5
	State 5
		gmem_read_addr : 1
		stream_head_V_req : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tail_addr_1 : 1
		stream_tail_1 : 2
		local_words_addr_1 : 1
		words : 2
	State 13
		tmp_6 : 1
		tmp_8 : 2
		StgValue_119 : 3
		tmp_7 : 2
		p_s : 1
		p_pn : 3
		bytes_read : 4
	State 14
		h_cast : 1
		tmp_s : 2
		h_1 : 1
		StgValue_132 : 3
		tmp_16_cast : 1
		tmp_13 : 2
		tmp_15_cast : 3
		input_V2_sum4 : 4
		tmp_14 : 1
		stream_tail : 2
		stream_tail_1_cast : 3
	State 15
		gmem_read_addr_1 : 1
		gmem_read_load_req : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		data_V_addr : 1
		StgValue_155 : 2
		empty_9 : 1
	State 24
		bound : 1
	State 25
		tmp_24_cast : 1
		tmp_15 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_169 : 2
		t_V_mid2 : 3
		h_s : 1
		temp_V_mid2_v : 3
		temp_V_mid2 : 4
		data_V_addr_1 : 5
		data_V_load : 6
		empty_10 : 1
		word_V : 4
	State 26
		op2_assign : 1
		tmp_19 : 2
		r_V : 3
		tmp_20 : 4
		StgValue_190 : 5
		StgValue_191 : 5
		StgValue_192 : 5
		StgValue_193 : 5
		StgValue_194 : 5
		StgValue_195 : 5
	State 27
	State 28
		tmp_19_cast : 1
		input_V2_sum3 : 2
	State 29
		gmem_read_addr_2 : 1
		gmem_read_addr_2_req : 2
	State 30
		StgValue_216 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		exitcond : 1
		i_2 : 1
		StgValue_228 : 2
		tmp_5 : 1
		tail_addr : 2
		StgValue_231 : 3
	State 37
		StgValue_236 : 1
		StgValue_237 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   lshr   |            r_V_fu_752            |    0    |    0    |   423   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_1_fu_494            |    0    |    0    |    11   |
|          |          stride_1_fu_517         |    0    |    0    |    11   |
|          |           tmp_9_fu_539           |    0    |    0    |    19   |
|          |        input_V2_sum_fu_549       |    0    |    0    |    35   |
|          |            p_s_fu_590            |    0    |    0    |    23   |
|          |            h_1_fu_619            |    0    |    0    |    22   |
|          |           tmp_13_fu_629          |    0    |    0    |    23   |
|    add   |       input_V2_sum4_fu_638       |    0    |    0    |    35   |
|          |        stream_tail_fu_647        |    0    |    0    |    16   |
|          |    indvar_flatten_next_fu_692    |    0    |    0    |    31   |
|          |            h_s_fu_706            |    0    |    0    |    22   |
|          |           word_V_fu_725          |    0    |    0    |    12   |
|          |           tmp_16_fu_768          |    0    |    0    |    19   |
|          |       input_V2_sum3_fu_777       |    0    |    0    |    35   |
|          |            i_2_fu_803            |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_488           |    0    |    0    |    9    |
|          |           tmp_4_fu_505           |    0    |    0    |    11   |
|          |         exitcond1_fu_511         |    0    |    0    |    9    |
|          |           tmp_8_fu_577           |    0    |    0    |    50   |
|   icmp   |           tmp_7_fu_582           |    0    |    0    |    50   |
|          |           tmp_s_fu_614           |    0    |    0    |    13   |
|          |           tmp_15_fu_682          |    0    |    0    |    11   |
|          |      exitcond_flatten_fu_687     |    0    |    0    |    20   |
|          |          exitcond_fu_797         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |            p_pn_fu_596           |    0    |    0    |    16   |
|  select  |          t_V_mid2_fu_698         |    0    |    0    |    4    |
|          |       temp_V_mid2_v_fu_712       |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |         bytes_read_fu_604        |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |         op2_assign_fu_734        |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           bound_fu_820           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     input_V_read_read_fu_172     |    0    |    0    |    0    |
|   read   |      reset_read_read_fu_178      |    0    |    0    |    0    |
|          |     stream_head_V_read_fu_191    |    0    |    0    |    0    |
|          | gmem_read_addr_1_rea_read_fu_203 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_184        |    0    |    0    |    0    |
|          |        grp_readreq_fu_196        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         grp_write_fu_208         |    0    |    0    |    0    |
|          |         grp_write_fu_215         |    0    |    0    |    0    |
|          |         grp_write_fu_222         |    0    |    0    |    0    |
|   write  |         grp_write_fu_229         |    0    |    0    |    0    |
|          |         grp_write_fu_236         |    0    |    0    |    0    |
|          |         grp_write_fu_243         |    0    |    0    |    0    |
|          |     StgValue_216_write_fu_257    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_250       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|            tmp_fu_470            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        tmp_16_cast8_fu_480       |    0    |    0    |    0    |
|          |           tmp_2_fu_500           |    0    |    0    |    0    |
|          |          idx_cast_fu_535         |    0    |    0    |    0    |
|          |          tmp_cast_fu_545         |    0    |    0    |    0    |
|          |     input_V2_sum_cast_fu_554     |    0    |    0    |    0    |
|          |           tmp_3_fu_564           |    0    |    0    |    0    |
|          |         idx_cast3_fu_570         |    0    |    0    |    0    |
|          |           tmp_6_fu_573           |    0    |    0    |    0    |
|          |           h_cast_fu_610          |    0    |    0    |    0    |
|          |        tmp_16_cast_fu_625        |    0    |    0    |    0    |
|          |        tmp_15_cast_fu_634        |    0    |    0    |    0    |
|   zext   |     stream_tail_1_cast_fu_653    |    0    |    0    |    0    |
|          |     input_V2_sum4_cast_fu_657    |    0    |    0    |    0    |
|          |           tmp_12_fu_667          |    0    |    0    |    0    |
|          |            cast_fu_672           |    0    |    0    |    0    |
|          |           cast2_fu_675           |    0    |    0    |    0    |
|          |        tmp_24_cast_fu_678        |    0    |    0    |    0    |
|          |        temp_V_mid2_fu_720        |    0    |    0    |    0    |
|          |           tmp_19_fu_748          |    0    |    0    |    0    |
|          |        tmp_19_cast_fu_773        |    0    |    0    |    0    |
|          |     input_V2_sum3_cast_fu_782    |    0    |    0    |    0    |
|          |            p_1_fu_792            |    0    |    0    |    0    |
|          |           tmp_5_fu_809           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|            idx_fu_523            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_10_fu_587          |    0    |    0    |    0    |
|   trunc  |           tmp_14_fu_643          |    0    |    0    |    0    |
|          |           tmp_18_fu_731          |    0    |    0    |    0    |
|          |           tmp_20_fu_758          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    1    |    0    |   1005  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|   data_V  |    4   |    0   |    0   |
|local_words|    0   |   16   |    1   |
|    tail   |    0   |   32   |    2   |
+-----------+--------+--------+--------+
|   Total   |    4   |   48   |    3   |
+-----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        bound_reg_960       |   24   |
|     bytes_read_reg_924     |   16   |
|    data_V_addr_1_reg_984   |    9   |
|  exitcond_flatten_reg_965  |    1   |
|    first_flag_1_reg_445    |    1   |
|     first_flag_reg_353     |    1   |
|     first_load_reg_833     |    1   |
|     first_new_1_reg_457    |    1   |
|gmem_read_addr_1_rea_reg_955|   128  |
|  gmem_read_addr_1_reg_949  |   128  |
|  gmem_read_addr_2_reg_1009 |   128  |
|   gmem_read_addr_reg_881   |   128  |
|         h2_reg_412         |   15   |
|         h_1_reg_934        |   15   |
|          h_reg_389         |   15   |
|         i1_reg_434         |    3   |
|         i_1_reg_840        |    3   |
|        i_2_reg_1018        |    3   |
|          i_reg_342         |    3   |
|      idx_cast3_reg_904     |   17   |
|      idx_cast_reg_871      |   13   |
|         idx_reg_866        |   12   |
| indvar_flatten_next_reg_969|   24   |
|   indvar_flatten_reg_401   |   24   |
|   input_V2_sum3_reg_1004   |   29   |
|    input_V2_sum4_reg_939   |   29   |
|    input_V2_sum_reg_876    |   29   |
| local_words_addr_1_reg_899 |    3   |
|    stream_head_V_reg_887   |   128  |
| stream_tail_1_cast_reg_944 |   16   |
|    stream_tail_1_reg_909   |   16   |
|      stride_1_reg_861      |    3   |
|       stride_reg_366       |    3   |
|      t_V_mid2_reg_974      |    4   |
|         t_V_reg_423        |    4   |
|     tail_addr_1_reg_894    |    3   |
|    temp_V_mid2_v_reg_979   |   15   |
|    tmp_16_cast8_reg_826    |   29   |
|       tmp_20_reg_994       |   32   |
|        tmp_2_reg_845       |   64   |
|        tmp_8_reg_920       |    1   |
|        tmp_s_reg_930       |    1   |
| useable_words_addr_reg_850 |    3   |
|     val_assign_reg_378     |   16   |
|       word_V_reg_989       |    4   |
|        words_reg_914       |    8   |
+----------------------------+--------+
|            Total           |  1153  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_184  |  p1  |   2  |  128 |   256  ||    9    |
|  grp_readreq_fu_196  |  p1  |   2  |  128 |   256  ||    9    |
|   grp_write_fu_208   |  p2  |   2  |  32  |   64   ||    9    |
|   grp_write_fu_215   |  p2  |   2  |  32  |   64   ||    9    |
|   grp_write_fu_222   |  p2  |   2  |  32  |   64   ||    9    |
|   grp_write_fu_229   |  p2  |   2  |  32  |   64   ||    9    |
|   grp_write_fu_236   |  p2  |   2  |  32  |   64   ||    9    |
|   grp_write_fu_243   |  p2  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_250 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_250 |  p1  |   2  |  128 |   256  ||    9    |
|   grp_access_fu_273  |  p0  |   2  |   3  |    6   ||    9    |
|   grp_access_fu_286  |  p0  |   3  |   3  |    9   ||    15   |
|   grp_access_fu_300  |  p0  |   3  |   3  |    9   ||    15   |
|   grp_access_fu_300  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_320  |  p0  |   3  |   9  |   27   ||    15   |
|  first_flag_reg_353  |  p0  |   2  |   1  |    2   ||    9    |
|    stride_reg_366    |  p0  |   2  |   3  |    6   ||    9    |
|       h_reg_389      |  p0  |   2  |  15  |   30   ||    9    |
|  first_new_1_reg_457 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1277  || 12.5203 ||   171   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |  1005  |
|   Memory  |    4   |    -   |    -   |   48   |    3   |
|Multiplexer|    -   |    -   |   12   |    -   |   171  |
|  Register |    -   |    -   |    -   |  1153  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   12   |  1201  |  1179  |
+-----------+--------+--------+--------+--------+--------+
