

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 07:23:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       unroll_4
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.255 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_loop  |       16|       16|         2|          -|          -|     8|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !80"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !86"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !90"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %theta_V)" [cordic_fixed.cpp:8]   --->   Operation 8 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%theta_V_buf_0_0 = phi i12 [ %theta_V_read, %ap_fixed_base.exit ], [ %select_ln1496_11, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:8]   --->   Operation 10 'phi' 'theta_V_buf_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2_0 = phi i12 [ 0, %ap_fixed_base.exit ], [ %select_ln1496_9, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:24]   --->   Operation 11 'phi' 'p_Val2_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i12 [ 621, %ap_fixed_base.exit ], [ %select_ln1496_10, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:24]   --->   Operation 12 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sh_assign_0 = phi i6 [ 0, %ap_fixed_base.exit ], [ %add_ln17, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:17]   --->   Operation 13 'phi' 'sh_assign_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sh_assign_0_cast4 = zext i6 %sh_assign_0 to i12" [cordic_fixed.cpp:17]   --->   Operation 14 'zext' 'sh_assign_0_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp eq i6 %sh_assign_0, -32" [cordic_fixed.cpp:17]   --->   Operation 16 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %1, label %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv" [cordic_fixed.cpp:17]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.14ns)   --->   "%ashr_ln1333 = ashr i12 %p_Val2_0, %sh_assign_0_cast4" [cordic_fixed.cpp:20]   --->   Operation 18 'ashr' 'ashr_ln1333' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%ashr_ln1333_1 = ashr i12 %p_Val2_2_0, %sh_assign_0_cast4" [cordic_fixed.cpp:21]   --->   Operation 19 'ashr' 'ashr_ln1333_1' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %theta_V_buf_0_0, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.96ns)   --->   "%sub_ln703 = sub i12 %p_Val2_0, %ashr_ln1333_1" [cordic_fixed.cpp:26]   --->   Operation 21 'sub' 'sub_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %p_Val2_2_0, %ashr_ln1333" [cordic_fixed.cpp:27]   --->   Operation 22 'add' 'add_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %sh_assign_0 to i64" [cordic_fixed.cpp:30]   --->   Operation 23 'zext' 'zext_ln30' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30" [cordic_fixed.cpp:30]   --->   Operation 24 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%cordic_phase_V_load = load i10* %cordic_phase_V_addr, align 8" [cordic_fixed.cpp:30]   --->   Operation 25 'load' 'cordic_phase_V_load' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/1] (0.96ns)   --->   "%add_ln703_4 = add i12 %p_Val2_0, %ashr_ln1333_1" [cordic_fixed.cpp:33]   --->   Operation 26 'add' 'add_ln703_4' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.96ns)   --->   "%sub_ln703_5 = sub i12 %p_Val2_2_0, %ashr_ln1333" [cordic_fixed.cpp:34]   --->   Operation 27 'sub' 'sub_ln703_5' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.43ns)   --->   "%select_ln1496 = select i1 %tmp, i12 %sub_ln703_5, i12 %add_ln703" [cordic_fixed.cpp:24]   --->   Operation 28 'select' 'select_ln1496' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.43ns)   --->   "%select_ln1496_1 = select i1 %tmp, i12 %add_ln703_4, i12 %sub_ln703" [cordic_fixed.cpp:24]   --->   Operation 29 'select' 'select_ln1496_1' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_2 = trunc i6 %sh_assign_0 to i5" [cordic_fixed.cpp:17]   --->   Operation 30 'trunc' 'empty_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln17 = or i5 %empty_2, 1" [cordic_fixed.cpp:17]   --->   Operation 31 'or' 'or_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %or_ln17 to i64" [cordic_fixed.cpp:30]   --->   Operation 32 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_1 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_1" [cordic_fixed.cpp:30]   --->   Operation 33 'getelementptr' 'cordic_phase_V_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_1 = load i10* %cordic_phase_V_addr_1, align 2" [cordic_fixed.cpp:30]   --->   Operation 34 'load' 'cordic_phase_V_load_1' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln17_1 = or i5 %empty_2, 2" [cordic_fixed.cpp:17]   --->   Operation 35 'or' 'or_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %or_ln17_1 to i64" [cordic_fixed.cpp:30]   --->   Operation 36 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_2 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_2" [cordic_fixed.cpp:30]   --->   Operation 37 'getelementptr' 'cordic_phase_V_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_2 = load i10* %cordic_phase_V_addr_2, align 4" [cordic_fixed.cpp:30]   --->   Operation 38 'load' 'cordic_phase_V_load_2' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln17_2 = or i5 %empty_2, 3" [cordic_fixed.cpp:17]   --->   Operation 39 'or' 'or_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i5 %or_ln17_2 to i64" [cordic_fixed.cpp:30]   --->   Operation 40 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_3 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_3" [cordic_fixed.cpp:30]   --->   Operation 41 'getelementptr' 'cordic_phase_V_addr_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_3 = load i10* %cordic_phase_V_addr_3, align 2" [cordic_fixed.cpp:30]   --->   Operation 42 'load' 'cordic_phase_V_load_3' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 43 [1/1] (0.88ns)   --->   "%add_ln17 = add i6 4, %sh_assign_0" [cordic_fixed.cpp:17]   --->   Operation 43 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %s_V, i12 %p_Val2_2_0)" [cordic_fixed.cpp:42]   --->   Operation 44 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %c_V, i12 %p_Val2_0)" [cordic_fixed.cpp:42]   --->   Operation 45 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [cordic_fixed.cpp:43]   --->   Operation 46 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [cordic_fixed.cpp:17]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (1.35ns)   --->   "%cordic_phase_V_load = load i10* %cordic_phase_V_addr, align 8" [cordic_fixed.cpp:30]   --->   Operation 48 'load' 'cordic_phase_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %cordic_phase_V_load to i12" [cordic_fixed.cpp:30]   --->   Operation 49 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.96ns)   --->   "%sub_ln703_4 = sub i12 %theta_V_buf_0_0, %zext_ln1265" [cordic_fixed.cpp:30]   --->   Operation 50 'sub' 'sub_ln703_4' <Predicate = (!tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.96ns)   --->   "%add_ln703_5 = add i12 %theta_V_buf_0_0, %zext_ln1265" [cordic_fixed.cpp:37]   --->   Operation 51 'add' 'add_ln703_5' <Predicate = (tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.43ns)   --->   "%select_ln1496_2 = select i1 %tmp, i12 %add_ln703_5, i12 %sub_ln703_4" [cordic_fixed.cpp:24]   --->   Operation 52 'select' 'select_ln1496_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %or_ln17 to i12" [cordic_fixed.cpp:17]   --->   Operation 53 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.14ns)   --->   "%ashr_ln1333_4 = ashr i12 %select_ln1496_1, %zext_ln17" [cordic_fixed.cpp:20]   --->   Operation 54 'ashr' 'ashr_ln1333_4' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.14ns)   --->   "%ashr_ln1333_5 = ashr i12 %select_ln1496, %zext_ln17" [cordic_fixed.cpp:21]   --->   Operation 55 'ashr' 'ashr_ln1333_5' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_2, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 56 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.96ns)   --->   "%sub_ln703_6 = sub i12 %select_ln1496_1, %ashr_ln1333_5" [cordic_fixed.cpp:26]   --->   Operation 57 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.96ns)   --->   "%add_ln703_6 = add i12 %select_ln1496, %ashr_ln1333_4" [cordic_fixed.cpp:27]   --->   Operation 58 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_1 = load i10* %cordic_phase_V_addr_1, align 2" [cordic_fixed.cpp:30]   --->   Operation 59 'load' 'cordic_phase_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i10 %cordic_phase_V_load_1 to i12" [cordic_fixed.cpp:30]   --->   Operation 60 'zext' 'zext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.96ns)   --->   "%sub_ln703_1 = sub i12 %select_ln1496_2, %zext_ln1265_1" [cordic_fixed.cpp:30]   --->   Operation 61 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.96ns)   --->   "%add_ln703_7 = add i12 %select_ln1496_1, %ashr_ln1333_5" [cordic_fixed.cpp:33]   --->   Operation 62 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.96ns)   --->   "%sub_ln703_7 = sub i12 %select_ln1496, %ashr_ln1333_4" [cordic_fixed.cpp:34]   --->   Operation 63 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.96ns)   --->   "%add_ln703_1 = add i12 %select_ln1496_2, %zext_ln1265_1" [cordic_fixed.cpp:37]   --->   Operation 64 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.43ns)   --->   "%select_ln1496_3 = select i1 %tmp_1, i12 %sub_ln703_7, i12 %add_ln703_6" [cordic_fixed.cpp:24]   --->   Operation 65 'select' 'select_ln1496_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.43ns)   --->   "%select_ln1496_4 = select i1 %tmp_1, i12 %add_ln703_7, i12 %sub_ln703_6" [cordic_fixed.cpp:24]   --->   Operation 66 'select' 'select_ln1496_4' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.43ns)   --->   "%select_ln1496_5 = select i1 %tmp_1, i12 %add_ln703_1, i12 %sub_ln703_1" [cordic_fixed.cpp:24]   --->   Operation 67 'select' 'select_ln1496_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i5 %or_ln17_1 to i12" [cordic_fixed.cpp:17]   --->   Operation 68 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.14ns)   --->   "%ashr_ln1333_2 = ashr i12 %select_ln1496_4, %zext_ln17_1" [cordic_fixed.cpp:20]   --->   Operation 69 'ashr' 'ashr_ln1333_2' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%ashr_ln1333_6 = ashr i12 %select_ln1496_3, %zext_ln17_1" [cordic_fixed.cpp:21]   --->   Operation 70 'ashr' 'ashr_ln1333_6' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_5, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 71 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.96ns)   --->   "%sub_ln703_8 = sub i12 %select_ln1496_4, %ashr_ln1333_6" [cordic_fixed.cpp:26]   --->   Operation 72 'sub' 'sub_ln703_8' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.96ns)   --->   "%add_ln703_8 = add i12 %select_ln1496_3, %ashr_ln1333_2" [cordic_fixed.cpp:27]   --->   Operation 73 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_2 = load i10* %cordic_phase_V_addr_2, align 4" [cordic_fixed.cpp:30]   --->   Operation 74 'load' 'cordic_phase_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i10 %cordic_phase_V_load_2 to i12" [cordic_fixed.cpp:30]   --->   Operation 75 'zext' 'zext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.96ns)   --->   "%sub_ln703_2 = sub i12 %select_ln1496_5, %zext_ln1265_2" [cordic_fixed.cpp:30]   --->   Operation 76 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.96ns)   --->   "%add_ln703_9 = add i12 %select_ln1496_4, %ashr_ln1333_6" [cordic_fixed.cpp:33]   --->   Operation 77 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.96ns)   --->   "%sub_ln703_9 = sub i12 %select_ln1496_3, %ashr_ln1333_2" [cordic_fixed.cpp:34]   --->   Operation 78 'sub' 'sub_ln703_9' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.96ns)   --->   "%add_ln703_2 = add i12 %select_ln1496_5, %zext_ln1265_2" [cordic_fixed.cpp:37]   --->   Operation 79 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.43ns)   --->   "%select_ln1496_6 = select i1 %tmp_2, i12 %sub_ln703_9, i12 %add_ln703_8" [cordic_fixed.cpp:24]   --->   Operation 80 'select' 'select_ln1496_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.43ns)   --->   "%select_ln1496_7 = select i1 %tmp_2, i12 %add_ln703_9, i12 %sub_ln703_8" [cordic_fixed.cpp:24]   --->   Operation 81 'select' 'select_ln1496_7' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.43ns)   --->   "%select_ln1496_8 = select i1 %tmp_2, i12 %add_ln703_2, i12 %sub_ln703_2" [cordic_fixed.cpp:24]   --->   Operation 82 'select' 'select_ln1496_8' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %or_ln17_2 to i12" [cordic_fixed.cpp:17]   --->   Operation 83 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.14ns)   --->   "%ashr_ln1333_3 = ashr i12 %select_ln1496_7, %zext_ln17_2" [cordic_fixed.cpp:20]   --->   Operation 84 'ashr' 'ashr_ln1333_3' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.14ns)   --->   "%ashr_ln1333_7 = ashr i12 %select_ln1496_6, %zext_ln17_2" [cordic_fixed.cpp:21]   --->   Operation 85 'ashr' 'ashr_ln1333_7' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_8, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 86 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.96ns)   --->   "%sub_ln703_10 = sub i12 %select_ln1496_7, %ashr_ln1333_7" [cordic_fixed.cpp:26]   --->   Operation 87 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.96ns)   --->   "%add_ln703_10 = add i12 %select_ln1496_6, %ashr_ln1333_3" [cordic_fixed.cpp:27]   --->   Operation 88 'add' 'add_ln703_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_3 = load i10* %cordic_phase_V_addr_3, align 2" [cordic_fixed.cpp:30]   --->   Operation 89 'load' 'cordic_phase_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i10 %cordic_phase_V_load_3 to i12" [cordic_fixed.cpp:30]   --->   Operation 90 'zext' 'zext_ln1265_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.96ns)   --->   "%sub_ln703_3 = sub i12 %select_ln1496_8, %zext_ln1265_3" [cordic_fixed.cpp:30]   --->   Operation 91 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.96ns)   --->   "%add_ln703_11 = add i12 %select_ln1496_7, %ashr_ln1333_7" [cordic_fixed.cpp:33]   --->   Operation 92 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.96ns)   --->   "%sub_ln703_11 = sub i12 %select_ln1496_6, %ashr_ln1333_3" [cordic_fixed.cpp:34]   --->   Operation 93 'sub' 'sub_ln703_11' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.96ns)   --->   "%add_ln703_3 = add i12 %select_ln1496_8, %zext_ln1265_3" [cordic_fixed.cpp:37]   --->   Operation 94 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.43ns)   --->   "%select_ln1496_9 = select i1 %tmp_3, i12 %sub_ln703_11, i12 %add_ln703_10" [cordic_fixed.cpp:24]   --->   Operation 95 'select' 'select_ln1496_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.43ns)   --->   "%select_ln1496_10 = select i1 %tmp_3, i12 %add_ln703_11, i12 %sub_ln703_10" [cordic_fixed.cpp:24]   --->   Operation 96 'select' 'select_ln1496_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.43ns)   --->   "%select_ln1496_11 = select i1 %tmp_3, i12 %add_ln703_3, i12 %sub_ln703_3" [cordic_fixed.cpp:24]   --->   Operation 97 'select' 'select_ln1496_11' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
spectopmodule_ln0     (spectopmodule    ) [ 0000]
theta_V_read          (read             ) [ 0111]
br_ln17               (br               ) [ 0111]
theta_V_buf_0_0       (phi              ) [ 0011]
p_Val2_2_0            (phi              ) [ 0010]
p_Val2_0              (phi              ) [ 0010]
sh_assign_0           (phi              ) [ 0010]
sh_assign_0_cast4     (zext             ) [ 0000]
empty                 (speclooptripcount) [ 0000]
icmp_ln17             (icmp             ) [ 0011]
br_ln17               (br               ) [ 0000]
ashr_ln1333           (ashr             ) [ 0000]
ashr_ln1333_1         (ashr             ) [ 0000]
tmp                   (bitselect        ) [ 0001]
sub_ln703             (sub              ) [ 0000]
add_ln703             (add              ) [ 0000]
zext_ln30             (zext             ) [ 0000]
cordic_phase_V_addr   (getelementptr    ) [ 0001]
add_ln703_4           (add              ) [ 0000]
sub_ln703_5           (sub              ) [ 0000]
select_ln1496         (select           ) [ 0001]
select_ln1496_1       (select           ) [ 0001]
empty_2               (trunc            ) [ 0000]
or_ln17               (or               ) [ 0001]
zext_ln30_1           (zext             ) [ 0000]
cordic_phase_V_addr_1 (getelementptr    ) [ 0001]
or_ln17_1             (or               ) [ 0001]
zext_ln30_2           (zext             ) [ 0000]
cordic_phase_V_addr_2 (getelementptr    ) [ 0001]
or_ln17_2             (or               ) [ 0001]
zext_ln30_3           (zext             ) [ 0000]
cordic_phase_V_addr_3 (getelementptr    ) [ 0001]
add_ln17              (add              ) [ 0111]
write_ln42            (write            ) [ 0000]
write_ln42            (write            ) [ 0000]
ret_ln43              (ret              ) [ 0000]
specloopname_ln17     (specloopname     ) [ 0000]
cordic_phase_V_load   (load             ) [ 0000]
zext_ln1265           (zext             ) [ 0000]
sub_ln703_4           (sub              ) [ 0000]
add_ln703_5           (add              ) [ 0000]
select_ln1496_2       (select           ) [ 0000]
zext_ln17             (zext             ) [ 0000]
ashr_ln1333_4         (ashr             ) [ 0000]
ashr_ln1333_5         (ashr             ) [ 0000]
tmp_1                 (bitselect        ) [ 0000]
sub_ln703_6           (sub              ) [ 0000]
add_ln703_6           (add              ) [ 0000]
cordic_phase_V_load_1 (load             ) [ 0000]
zext_ln1265_1         (zext             ) [ 0000]
sub_ln703_1           (sub              ) [ 0000]
add_ln703_7           (add              ) [ 0000]
sub_ln703_7           (sub              ) [ 0000]
add_ln703_1           (add              ) [ 0000]
select_ln1496_3       (select           ) [ 0000]
select_ln1496_4       (select           ) [ 0000]
select_ln1496_5       (select           ) [ 0000]
zext_ln17_1           (zext             ) [ 0000]
ashr_ln1333_2         (ashr             ) [ 0000]
ashr_ln1333_6         (ashr             ) [ 0000]
tmp_2                 (bitselect        ) [ 0000]
sub_ln703_8           (sub              ) [ 0000]
add_ln703_8           (add              ) [ 0000]
cordic_phase_V_load_2 (load             ) [ 0000]
zext_ln1265_2         (zext             ) [ 0000]
sub_ln703_2           (sub              ) [ 0000]
add_ln703_9           (add              ) [ 0000]
sub_ln703_9           (sub              ) [ 0000]
add_ln703_2           (add              ) [ 0000]
select_ln1496_6       (select           ) [ 0000]
select_ln1496_7       (select           ) [ 0000]
select_ln1496_8       (select           ) [ 0000]
zext_ln17_2           (zext             ) [ 0000]
ashr_ln1333_3         (ashr             ) [ 0000]
ashr_ln1333_7         (ashr             ) [ 0000]
tmp_3                 (bitselect        ) [ 0000]
sub_ln703_10          (sub              ) [ 0000]
add_ln703_10          (add              ) [ 0000]
cordic_phase_V_load_3 (load             ) [ 0000]
zext_ln1265_3         (zext             ) [ 0000]
sub_ln703_3           (sub              ) [ 0000]
add_ln703_11          (add              ) [ 0000]
sub_ln703_11          (sub              ) [ 0000]
add_ln703_3           (add              ) [ 0000]
select_ln1496_9       (select           ) [ 0111]
select_ln1496_10      (select           ) [ 0111]
select_ln1496_11      (select           ) [ 0111]
br_ln17               (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="theta_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="12" slack="0"/>
<pin id="50" dir="0" index="1" bw="12" slack="0"/>
<pin id="51" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln42_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="0" index="2" bw="12" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="write_ln42_write_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="12" slack="0"/>
<pin id="64" dir="0" index="2" bw="12" slack="0"/>
<pin id="65" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="cordic_phase_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="10" slack="0"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="8" bw="6" slack="0"/>
<pin id="101" dir="0" index="9" bw="10" slack="2147483647"/>
<pin id="102" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="113" dir="0" index="13" bw="10" slack="2147483647"/>
<pin id="114" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
<pin id="91" dir="1" index="7" bw="10" slack="0"/>
<pin id="103" dir="1" index="11" bw="10" slack="0"/>
<pin id="115" dir="1" index="15" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cordic_phase_V_load/2 cordic_phase_V_load_1/2 cordic_phase_V_load_2/2 cordic_phase_V_load_3/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="cordic_phase_V_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="5" slack="0"/>
<pin id="85" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="cordic_phase_V_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="cordic_phase_V_addr_3_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_3/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="theta_V_buf_0_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="1"/>
<pin id="119" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_buf_0_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="theta_V_buf_0_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="12" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="theta_V_buf_0_0/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="p_Val2_2_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="1"/>
<pin id="129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_Val2_2_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="12" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2_0/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="p_Val2_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="1"/>
<pin id="141" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_Val2_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="12" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_0/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="sh_assign_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="1"/>
<pin id="153" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="sh_assign_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sh_assign_0/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sh_assign_0_cast4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_assign_0_cast4/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln17_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ashr_ln1333_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ashr_ln1333_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub_ln703_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln703_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="12" slack="0"/>
<pin id="201" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln30_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln703_4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="12" slack="0"/>
<pin id="212" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sub_ln703_5_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_5/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln1496_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="12" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln1496_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="12" slack="0"/>
<pin id="232" dir="0" index="2" bw="12" slack="0"/>
<pin id="233" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="empty_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln17_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln30_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln17_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln30_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln17_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17_2/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln30_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln17_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln1265_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sub_ln703_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="1"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_4/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln703_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="1"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln1496_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="12" slack="0"/>
<pin id="299" dir="0" index="2" bw="12" slack="0"/>
<pin id="300" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_2/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln17_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="ashr_ln1333_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="1"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_4/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="ashr_ln1333_5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="1"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_5/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="12" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub_ln703_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="1"/>
<pin id="326" dir="0" index="1" bw="12" slack="0"/>
<pin id="327" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_6/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln703_6_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="1"/>
<pin id="331" dir="0" index="1" bw="12" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln1265_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln703_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln703_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="1"/>
<pin id="346" dir="0" index="1" bw="12" slack="0"/>
<pin id="347" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sub_ln703_7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="1"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_7/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln703_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="0"/>
<pin id="357" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln1496_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="12" slack="0"/>
<pin id="363" dir="0" index="2" bw="12" slack="0"/>
<pin id="364" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_3/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln1496_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="12" slack="0"/>
<pin id="371" dir="0" index="2" bw="12" slack="0"/>
<pin id="372" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_4/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln1496_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="12" slack="0"/>
<pin id="379" dir="0" index="2" bw="12" slack="0"/>
<pin id="380" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_5/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln17_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="1"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="ashr_ln1333_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_2/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="ashr_ln1333_6_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="0" index="1" bw="5" slack="0"/>
<pin id="396" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_6/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="12" slack="0"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sub_ln703_8_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="12" slack="0"/>
<pin id="410" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_8/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln703_8_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="12" slack="0"/>
<pin id="416" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln1265_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_2/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sub_ln703_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="0"/>
<pin id="425" dir="0" index="1" bw="10" slack="0"/>
<pin id="426" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln703_9_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="0" index="1" bw="12" slack="0"/>
<pin id="432" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sub_ln703_9_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_9/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln703_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="0" index="1" bw="10" slack="0"/>
<pin id="444" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln1496_6_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="12" slack="0"/>
<pin id="450" dir="0" index="2" bw="12" slack="0"/>
<pin id="451" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_6/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln1496_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="12" slack="0"/>
<pin id="458" dir="0" index="2" bw="12" slack="0"/>
<pin id="459" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_7/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln1496_8_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="12" slack="0"/>
<pin id="466" dir="0" index="2" bw="12" slack="0"/>
<pin id="467" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_8/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln17_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="1"/>
<pin id="473" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="ashr_ln1333_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_3/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="ashr_ln1333_7_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_7/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sub_ln703_10_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="0"/>
<pin id="496" dir="0" index="1" bw="12" slack="0"/>
<pin id="497" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_10/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln703_10_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="0"/>
<pin id="502" dir="0" index="1" bw="12" slack="0"/>
<pin id="503" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_10/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln1265_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_3/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln703_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="12" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln703_11_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="0"/>
<pin id="519" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_11/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sub_ln703_11_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="0"/>
<pin id="524" dir="0" index="1" bw="12" slack="0"/>
<pin id="525" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_11/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln703_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln1496_9_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="12" slack="0"/>
<pin id="537" dir="0" index="2" bw="12" slack="0"/>
<pin id="538" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_9/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln1496_10_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="12" slack="0"/>
<pin id="545" dir="0" index="2" bw="12" slack="0"/>
<pin id="546" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_10/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln1496_11_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="12" slack="0"/>
<pin id="553" dir="0" index="2" bw="12" slack="0"/>
<pin id="554" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_11/3 "/>
</bind>
</comp>

<comp id="558" class="1005" name="theta_V_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="1"/>
<pin id="560" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="571" class="1005" name="cordic_phase_V_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="1"/>
<pin id="573" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="select_ln1496_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="12" slack="1"/>
<pin id="578" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496 "/>
</bind>
</comp>

<comp id="583" class="1005" name="select_ln1496_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="1"/>
<pin id="585" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="or_ln17_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="1"/>
<pin id="592" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17 "/>
</bind>
</comp>

<comp id="595" class="1005" name="cordic_phase_V_addr_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="1"/>
<pin id="597" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="or_ln17_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="1"/>
<pin id="602" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17_1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="cordic_phase_V_addr_2_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="1"/>
<pin id="607" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_2 "/>
</bind>
</comp>

<comp id="610" class="1005" name="or_ln17_2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="1"/>
<pin id="612" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17_2 "/>
</bind>
</comp>

<comp id="615" class="1005" name="cordic_phase_V_addr_3_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="1"/>
<pin id="617" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_3 "/>
</bind>
</comp>

<comp id="620" class="1005" name="add_ln17_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="0"/>
<pin id="622" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="625" class="1005" name="select_ln1496_9_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="1"/>
<pin id="627" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_9 "/>
</bind>
</comp>

<comp id="630" class="1005" name="select_ln1496_10_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="1"/>
<pin id="632" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_10 "/>
</bind>
</comp>

<comp id="635" class="1005" name="select_ln1496_11_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="1"/>
<pin id="637" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="42" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="42" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="75" pin=5"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="75" pin=8"/></net>

<net id="126"><net_src comp="120" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="54" pin=2"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="61" pin=2"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="155" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="143" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="162" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="131" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="162" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="120" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="143" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="178" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="131" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="172" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="155" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="213"><net_src comp="143" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="178" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="131" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="172" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="184" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="198" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="184" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="209" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="192" pin="2"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="155" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="256"><net_src comp="237" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="267"><net_src comp="237" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="155" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="75" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="117" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="117" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="280" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="284" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="303" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="296" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="311" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="306" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="75" pin="7"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="296" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="311" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="306" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="296" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="334" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="316" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="349" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="329" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="316" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="344" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="324" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="316" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="354" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="338" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="391"><net_src comp="368" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="360" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="384" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="28" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="376" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="30" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="368" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="393" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="360" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="387" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="75" pin="11"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="376" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="368" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="393" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="360" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="387" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="376" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="419" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="399" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="435" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="413" pin="2"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="399" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="429" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="407" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="399" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="441" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="423" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="478"><net_src comp="455" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="447" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="471" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="463" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="30" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="455" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="480" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="447" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="474" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="75" pin="15"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="463" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="455" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="480" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="447" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="474" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="463" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="506" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="486" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="522" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="500" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="486" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="516" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="494" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="486" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="528" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="510" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="48" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="569"><net_src comp="184" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="574"><net_src comp="68" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="579"><net_src comp="221" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="586"><net_src comp="229" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="593"><net_src comp="241" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="598"><net_src comp="81" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="603"><net_src comp="252" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="608"><net_src comp="93" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="75" pin=5"/></net>

<net id="613"><net_src comp="263" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="618"><net_src comp="105" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="75" pin=8"/></net>

<net id="623"><net_src comp="274" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="628"><net_src comp="534" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="633"><net_src comp="542" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="638"><net_src comp="550" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="120" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {2 }
	Port: c_V | {2 }
 - Input state : 
	Port: cordic : theta_V | {1 }
	Port: cordic : cordic_phase_V | {2 3 }
  - Chain level:
	State 1
	State 2
		sh_assign_0_cast4 : 1
		icmp_ln17 : 1
		br_ln17 : 2
		ashr_ln1333 : 2
		ashr_ln1333_1 : 2
		tmp : 1
		sub_ln703 : 3
		add_ln703 : 3
		zext_ln30 : 1
		cordic_phase_V_addr : 2
		cordic_phase_V_load : 3
		add_ln703_4 : 3
		sub_ln703_5 : 3
		select_ln1496 : 4
		select_ln1496_1 : 4
		empty_2 : 1
		or_ln17 : 2
		zext_ln30_1 : 2
		cordic_phase_V_addr_1 : 3
		cordic_phase_V_load_1 : 4
		or_ln17_1 : 2
		zext_ln30_2 : 2
		cordic_phase_V_addr_2 : 3
		cordic_phase_V_load_2 : 4
		or_ln17_2 : 2
		zext_ln30_3 : 2
		cordic_phase_V_addr_3 : 3
		cordic_phase_V_load_3 : 4
		add_ln17 : 1
		write_ln42 : 1
		write_ln42 : 1
	State 3
		zext_ln1265 : 1
		sub_ln703_4 : 2
		add_ln703_5 : 2
		select_ln1496_2 : 3
		ashr_ln1333_4 : 1
		ashr_ln1333_5 : 1
		tmp_1 : 4
		sub_ln703_6 : 2
		add_ln703_6 : 2
		zext_ln1265_1 : 1
		sub_ln703_1 : 4
		add_ln703_7 : 2
		sub_ln703_7 : 2
		add_ln703_1 : 4
		select_ln1496_3 : 5
		select_ln1496_4 : 5
		select_ln1496_5 : 5
		ashr_ln1333_2 : 6
		ashr_ln1333_6 : 6
		tmp_2 : 6
		sub_ln703_8 : 7
		add_ln703_8 : 7
		zext_ln1265_2 : 1
		sub_ln703_2 : 6
		add_ln703_9 : 7
		sub_ln703_9 : 7
		add_ln703_2 : 6
		select_ln1496_6 : 8
		select_ln1496_7 : 8
		select_ln1496_8 : 7
		ashr_ln1333_3 : 9
		ashr_ln1333_7 : 9
		tmp_3 : 8
		sub_ln703_10 : 10
		add_ln703_10 : 10
		zext_ln1265_3 : 1
		sub_ln703_3 : 8
		add_ln703_11 : 10
		sub_ln703_11 : 10
		add_ln703_3 : 8
		select_ln1496_9 : 11
		select_ln1496_10 : 11
		select_ln1496_11 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln703_fu_198     |    0    |    19   |
|          |    add_ln703_4_fu_209    |    0    |    19   |
|          |      add_ln17_fu_274     |    0    |    15   |
|          |    add_ln703_5_fu_290    |    0    |    19   |
|          |    add_ln703_6_fu_329    |    0    |    19   |
|          |    add_ln703_7_fu_344    |    0    |    19   |
|    add   |    add_ln703_1_fu_354    |    0    |    19   |
|          |    add_ln703_8_fu_413    |    0    |    19   |
|          |    add_ln703_9_fu_429    |    0    |    19   |
|          |    add_ln703_2_fu_441    |    0    |    19   |
|          |    add_ln703_10_fu_500   |    0    |    19   |
|          |    add_ln703_11_fu_516   |    0    |    19   |
|          |    add_ln703_3_fu_528    |    0    |    19   |
|----------|--------------------------|---------|---------|
|          |     sub_ln703_fu_192     |    0    |    19   |
|          |    sub_ln703_5_fu_215    |    0    |    19   |
|          |    sub_ln703_4_fu_284    |    0    |    19   |
|          |    sub_ln703_6_fu_324    |    0    |    19   |
|          |    sub_ln703_1_fu_338    |    0    |    19   |
|    sub   |    sub_ln703_7_fu_349    |    0    |    19   |
|          |    sub_ln703_8_fu_407    |    0    |    19   |
|          |    sub_ln703_2_fu_423    |    0    |    19   |
|          |    sub_ln703_9_fu_435    |    0    |    19   |
|          |    sub_ln703_10_fu_494   |    0    |    19   |
|          |    sub_ln703_3_fu_510    |    0    |    19   |
|          |    sub_ln703_11_fu_522   |    0    |    19   |
|----------|--------------------------|---------|---------|
|          |    ashr_ln1333_fu_172    |    0    |    26   |
|          |   ashr_ln1333_1_fu_178   |    0    |    26   |
|          |   ashr_ln1333_4_fu_306   |    0    |    26   |
|   ashr   |   ashr_ln1333_5_fu_311   |    0    |    26   |
|          |   ashr_ln1333_2_fu_387   |    0    |    26   |
|          |   ashr_ln1333_6_fu_393   |    0    |    26   |
|          |   ashr_ln1333_3_fu_474   |    0    |    26   |
|          |   ashr_ln1333_7_fu_480   |    0    |    26   |
|----------|--------------------------|---------|---------|
|          |   select_ln1496_fu_221   |    0    |    12   |
|          |  select_ln1496_1_fu_229  |    0    |    12   |
|          |  select_ln1496_2_fu_296  |    0    |    12   |
|          |  select_ln1496_3_fu_360  |    0    |    12   |
|          |  select_ln1496_4_fu_368  |    0    |    12   |
|  select  |  select_ln1496_5_fu_376  |    0    |    12   |
|          |  select_ln1496_6_fu_447  |    0    |    12   |
|          |  select_ln1496_7_fu_455  |    0    |    12   |
|          |  select_ln1496_8_fu_463  |    0    |    12   |
|          |  select_ln1496_9_fu_534  |    0    |    12   |
|          |  select_ln1496_10_fu_542 |    0    |    12   |
|          |  select_ln1496_11_fu_550 |    0    |    12   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln17_fu_166     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |  theta_V_read_read_fu_48 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln42_write_fu_54  |    0    |    0    |
|          |  write_ln42_write_fu_61  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | sh_assign_0_cast4_fu_162 |    0    |    0    |
|          |     zext_ln30_fu_204     |    0    |    0    |
|          |    zext_ln30_1_fu_247    |    0    |    0    |
|          |    zext_ln30_2_fu_258    |    0    |    0    |
|          |    zext_ln30_3_fu_269    |    0    |    0    |
|   zext   |    zext_ln1265_fu_280    |    0    |    0    |
|          |     zext_ln17_fu_303     |    0    |    0    |
|          |   zext_ln1265_1_fu_334   |    0    |    0    |
|          |    zext_ln17_1_fu_384    |    0    |    0    |
|          |   zext_ln1265_2_fu_419   |    0    |    0    |
|          |    zext_ln17_2_fu_471    |    0    |    0    |
|          |   zext_ln1265_3_fu_506   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_184        |    0    |    0    |
| bitselect|       tmp_1_fu_316       |    0    |    0    |
|          |       tmp_2_fu_399       |    0    |    0    |
|          |       tmp_3_fu_486       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |      empty_2_fu_237      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      or_ln17_fu_241      |    0    |    0    |
|    or    |     or_ln17_1_fu_252     |    0    |    0    |
|          |     or_ln17_2_fu_263     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   834   |
|----------|--------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|cordic_phase_V|    0   |   40   |   10   |
+--------------+--------+--------+--------+
|     Total    |    0   |   40   |   10   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln17_reg_620      |    6   |
|cordic_phase_V_addr_1_reg_595|    6   |
|cordic_phase_V_addr_2_reg_605|    6   |
|cordic_phase_V_addr_3_reg_615|    6   |
| cordic_phase_V_addr_reg_571 |    6   |
|      or_ln17_1_reg_600      |    5   |
|      or_ln17_2_reg_610      |    5   |
|       or_ln17_reg_590       |    5   |
|       p_Val2_0_reg_139      |   12   |
|      p_Val2_2_0_reg_127     |   12   |
|   select_ln1496_10_reg_630  |   12   |
|   select_ln1496_11_reg_635  |   12   |
|   select_ln1496_1_reg_583   |   12   |
|   select_ln1496_9_reg_625   |   12   |
|    select_ln1496_reg_576    |   12   |
|     sh_assign_0_reg_151     |    6   |
|   theta_V_buf_0_0_reg_117   |   12   |
|     theta_V_read_reg_558    |   12   |
|         tmp_reg_566         |    1   |
+-----------------------------+--------+
|            Total            |   160  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_75 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_75 |  p5  |   2  |  10  |   20   ||    9    |
| grp_access_fu_75 |  p8  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||   3.02  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   834  |
|   Memory  |    0   |    -   |   40   |   10   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   200  |   880  |
+-----------+--------+--------+--------+--------+
