{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694620617513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694620617513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 12:56:57 2023 " "Processing started: Wed Sep 13 12:56:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694620617513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620617513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498_CONTROLADOR -c TEC498_CONTROLADOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498_CONTROLADOR -c TEC498_CONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620617513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694620617759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694620617759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autenticate_user.v 1 1 " "Found 1 design units, including 1 entities, in source file autenticate_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 autenticate_user " "Found entity 1: autenticate_user" {  } { { "autenticate_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_user.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f autenticate_permission.v(6) " "Verilog HDL Declaration information at autenticate_permission.v(6): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694620622799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autenticate_permission.v 1 1 " "Found 1 design units, including 1 entities, in source file autenticate_permission.v" { { "Info" "ISGN_ENTITY_NAME" "1 autenticate_permission " "Found entity 1: autenticate_permission" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_user.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_user " "Found entity 1: convert_user" {  } { { "convert_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/convert_user.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_users.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_users.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_users " "Found entity 1: compare_users" {  } { { "compare_users.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_users.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F1 f1 compare_funcionality.v(5) " "Verilog HDL Declaration information at compare_funcionality.v(5): object \"F1\" differs only in case from object \"f1\" in the same scope" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694620622800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F2 f2 compare_funcionality.v(6) " "Verilog HDL Declaration information at compare_funcionality.v(6): object \"F2\" differs only in case from object \"f2\" in the same scope" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694620622800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_funcionality.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_funcionality.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_funcionality " "Found entity 1: compare_funcionality" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verify_auto.v 1 1 " "Found 1 design units, including 1 entities, in source file verify_auto.v" { { "Info" "ISGN_ENTITY_NAME" "1 verify_auto " "Found entity 1: verify_auto" {  } { { "verify_auto.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/verify_auto.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_controller " "Found entity 1: output_controller" {  } { { "output_controller.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/output_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verify_funcionality2.v 1 1 " "Found 1 design units, including 1 entities, in source file verify_funcionality2.v" { { "Info" "ISGN_ENTITY_NAME" "1 verify_funcionality2 " "Found entity 1: verify_funcionality2" {  } { { "verify_funcionality2.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/verify_funcionality2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_decoder " "Found entity 1: matrix_decoder" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file leds_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds_decoder " "Found entity 1: leds_decoder" {  } { { "leds_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/leds_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file main_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_circuit " "Found entity 1: main_circuit" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694620622803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620622803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U0 autenticate_user.v(11) " "Verilog HDL Implicit Net warning at autenticate_user.v(11): created implicit net for \"not_U0\"" {  } { { "autenticate_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_user.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U1 autenticate_user.v(12) " "Verilog HDL Implicit Net warning at autenticate_user.v(12): created implicit net for \"not_U1\"" {  } { { "autenticate_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_user.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U2 autenticate_user.v(13) " "Verilog HDL Implicit Net warning at autenticate_user.v(13): created implicit net for \"not_U2\"" {  } { { "autenticate_user.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_user.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 autenticate_permission.v(20) " "Verilog HDL Implicit Net warning at autenticate_permission.v(20): created implicit net for \"T1\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 autenticate_permission.v(21) " "Verilog HDL Implicit Net warning at autenticate_permission.v(21): created implicit net for \"T2\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 autenticate_permission.v(22) " "Verilog HDL Implicit Net warning at autenticate_permission.v(22): created implicit net for \"T3\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 autenticate_permission.v(26) " "Verilog HDL Implicit Net warning at autenticate_permission.v(26): created implicit net for \"G1\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G2 autenticate_permission.v(27) " "Verilog HDL Implicit Net warning at autenticate_permission.v(27): created implicit net for \"G2\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G3 autenticate_permission.v(28) " "Verilog HDL Implicit Net warning at autenticate_permission.v(28): created implicit net for \"G3\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G4 autenticate_permission.v(29) " "Verilog HDL Implicit Net warning at autenticate_permission.v(29): created implicit net for \"G4\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G5 autenticate_permission.v(30) " "Verilog HDL Implicit Net warning at autenticate_permission.v(30): created implicit net for \"G5\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W1 autenticate_permission.v(34) " "Verilog HDL Implicit Net warning at autenticate_permission.v(34): created implicit net for \"W1\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W2 autenticate_permission.v(35) " "Verilog HDL Implicit Net warning at autenticate_permission.v(35): created implicit net for \"W2\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W3 autenticate_permission.v(36) " "Verilog HDL Implicit Net warning at autenticate_permission.v(36): created implicit net for \"W3\"" {  } { { "autenticate_permission.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/autenticate_permission.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F10 compare_funcionality.v(34) " "Verilog HDL Implicit Net warning at compare_funcionality.v(34): created implicit net for \"F10\"" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 matrix_decoder.v(23) " "Verilog HDL Implicit Net warning at matrix_decoder.v(23): created implicit net for \"T1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 matrix_decoder.v(24) " "Verilog HDL Implicit Net warning at matrix_decoder.v(24): created implicit net for \"T2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H1 matrix_decoder.v(28) " "Verilog HDL Implicit Net warning at matrix_decoder.v(28): created implicit net for \"H1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H2 matrix_decoder.v(29) " "Verilog HDL Implicit Net warning at matrix_decoder.v(29): created implicit net for \"H2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 matrix_decoder.v(33) " "Verilog HDL Implicit Net warning at matrix_decoder.v(33): created implicit net for \"G1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G2 matrix_decoder.v(34) " "Verilog HDL Implicit Net warning at matrix_decoder.v(34): created implicit net for \"G2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W1 matrix_decoder.v(38) " "Verilog HDL Implicit Net warning at matrix_decoder.v(38): created implicit net for \"W1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W2 matrix_decoder.v(39) " "Verilog HDL Implicit Net warning at matrix_decoder.v(39): created implicit net for \"W2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J1 matrix_decoder.v(43) " "Verilog HDL Implicit Net warning at matrix_decoder.v(43): created implicit net for \"J1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J2 matrix_decoder.v(44) " "Verilog HDL Implicit Net warning at matrix_decoder.v(44): created implicit net for \"J2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 matrix_decoder.v(48) " "Verilog HDL Implicit Net warning at matrix_decoder.v(48): created implicit net for \"D1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 matrix_decoder.v(49) " "Verilog HDL Implicit Net warning at matrix_decoder.v(49): created implicit net for \"D2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U1 matrix_decoder.v(53) " "Verilog HDL Implicit Net warning at matrix_decoder.v(53): created implicit net for \"U1\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U2 matrix_decoder.v(54) " "Verilog HDL Implicit Net warning at matrix_decoder.v(54): created implicit net for \"U2\"" {  } { { "matrix_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/matrix_decoder.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U10 display_decoder.v(20) " "Verilog HDL Implicit Net warning at display_decoder.v(20): created implicit net for \"not_U10\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U11 display_decoder.v(21) " "Verilog HDL Implicit Net warning at display_decoder.v(21): created implicit net for \"not_U11\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U20 display_decoder.v(22) " "Verilog HDL Implicit Net warning at display_decoder.v(22): created implicit net for \"not_U20\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_U21 display_decoder.v(23) " "Verilog HDL Implicit Net warning at display_decoder.v(23): created implicit net for \"not_U21\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_F0 display_decoder.v(24) " "Verilog HDL Implicit Net warning at display_decoder.v(24): created implicit net for \"not_F0\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_F1 display_decoder.v(25) " "Verilog HDL Implicit Net warning at display_decoder.v(25): created implicit net for \"not_F1\"" {  } { { "display_decoder.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/display_decoder.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622804 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(33) " "Verilog HDL Instantiation warning at main_circuit.v(33): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(34) " "Verilog HDL Instantiation warning at main_circuit.v(34): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(37) " "Verilog HDL Instantiation warning at main_circuit.v(37): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(40) " "Verilog HDL Instantiation warning at main_circuit.v(40): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(41) " "Verilog HDL Instantiation warning at main_circuit.v(41): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(44) " "Verilog HDL Instantiation warning at main_circuit.v(44): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(47) " "Verilog HDL Instantiation warning at main_circuit.v(47): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(48) " "Verilog HDL Instantiation warning at main_circuit.v(48): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(51) " "Verilog HDL Instantiation warning at main_circuit.v(51): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(54) " "Verilog HDL Instantiation warning at main_circuit.v(54): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(55) " "Verilog HDL Instantiation warning at main_circuit.v(55): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(58) " "Verilog HDL Instantiation warning at main_circuit.v(58): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(61) " "Verilog HDL Instantiation warning at main_circuit.v(61): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(64) " "Verilog HDL Instantiation warning at main_circuit.v(64): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_circuit.v(65) " "Verilog HDL Instantiation warning at main_circuit.v(65): instance has no name" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694620622805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_circuit " "Elaborating entity \"main_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694620622881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autenticate_user autenticate_user:comb_3 " "Elaborating entity \"autenticate_user\" for hierarchy \"autenticate_user:comb_3\"" {  } { { "main_circuit.v" "comb_3" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verify_auto verify_auto:comb_5 " "Elaborating entity \"verify_auto\" for hierarchy \"verify_auto:comb_5\"" {  } { { "main_circuit.v" "comb_5" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_user convert_user:comb_6 " "Elaborating entity \"convert_user\" for hierarchy \"convert_user:comb_6\"" {  } { { "main_circuit.v" "comb_6" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_users compare_users:comb_8 " "Elaborating entity \"compare_users\" for hierarchy \"compare_users:comb_8\"" {  } { { "main_circuit.v" "comb_8" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autenticate_permission autenticate_permission:comb_9 " "Elaborating entity \"autenticate_permission\" for hierarchy \"autenticate_permission:comb_9\"" {  } { { "main_circuit.v" "comb_9" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_funcionality compare_funcionality:comb_11 " "Elaborating entity \"compare_funcionality\" for hierarchy \"compare_funcionality:comb_11\"" {  } { { "main_circuit.v" "comb_11" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622901 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "F10 0 compare_funcionality.v(34) " "Net \"F10\" at compare_funcionality.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "compare_funcionality.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/compare_funcionality.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694620622902 "|main_circuit|compare_funcionality:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_controller output_controller:comb_12 " "Elaborating entity \"output_controller\" for hierarchy \"output_controller:comb_12\"" {  } { { "main_circuit.v" "comb_12" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_decoder matrix_decoder:comb_14 " "Elaborating entity \"matrix_decoder\" for hierarchy \"matrix_decoder:comb_14\"" {  } { { "main_circuit.v" "comb_14" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_decoder leds_decoder:comb_15 " "Elaborating entity \"leds_decoder\" for hierarchy \"leds_decoder:comb_15\"" {  } { { "main_circuit.v" "comb_15" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verify_funcionality2 verify_funcionality2:comb_16 " "Elaborating entity \"verify_funcionality2\" for hierarchy \"verify_funcionality2:comb_16\"" {  } { { "main_circuit.v" "comb_16" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:comb_17 " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:comb_17\"" {  } { { "main_circuit.v" "comb_17" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694620622905 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MATX_COLUNA VCC " "Pin \"MATX_COLUNA\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694620623483 "|main_circuit|MATX_COLUNA"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RGB\[2\] GND " "Pin \"LED_RGB\[2\]\" is stuck at GND" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694620623483 "|main_circuit|LED_RGB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[0\] GND " "Pin \"DIG\[0\]\" is stuck at GND" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694620623483 "|main_circuit|DIG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[1\] VCC " "Pin \"DIG\[1\]\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694620623483 "|main_circuit|DIG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[2\] VCC " "Pin \"DIG\[2\]\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694620623483 "|main_circuit|DIG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[3\] VCC " "Pin \"DIG\[3\]\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694620623483 "|main_circuit|DIG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DP VCC " "Pin \"DP\" is stuck at VCC" {  } { { "main_circuit.v" "" { Text "/home/aluno/Downloads/TEC498_CONTROLADOR-main/main_circuit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694620623483 "|main_circuit|DP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694620623483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694620623756 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694620623756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694620623756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694620623756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/TEC498_CONTROLADOR-main/output_files/TEC498_CONTROLADOR.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/TEC498_CONTROLADOR-main/output_files/TEC498_CONTROLADOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620624228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694620624238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 12:57:04 2023 " "Processing ended: Wed Sep 13 12:57:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694620624238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694620624238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694620624238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694620624238 ""}
