


ARM Macro Assembler    Page 1 


    1 00000000                 INCLUDE          reg_def.s
    1 00000000         ;AREA    |.text|, CODE, READONLY
    2 00000000         
    3 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    4 00000000 50004000 
                       GP_BA   EQU              0x50004000  ;
    5 00000000 00000080 
                       GPIOC_PMD
                               EQU              0x080       ;  R/W  GPIO Port C
                                                             Pin I/O Mode Contr
                                                            ol  0xFFFF_FFFF
    6 00000000 00000084 
                       GPIOC_OFFD
                               EQU              0x084       ;  R/W  GPIO Port C
                                                             Pin Digital Input 
                                                            Path Disable Contro
                                                            l  0x0000_0000 
    7 00000000 00000088 
                       GPIOC_DOUT
                               EQU              0x088       ;  R/W  GPIO Port C
                                                             Data Output Value 
                                                             0x0000_FFFF
    8 00000000 0000008C 
                       GPIOC_DMASK
                               EQU              0x08C       ;  R/W  GPIO Port C
                                                             Data Output Write 
                                                            Mask  0x0000_0000 
    9 00000000 00000090 
                       GPIOC_PIN
                               EQU              0x090       ;  R    GPIO Port C
                                                             Pin Value  0x0000_
                                                            XXXX
   10 00000000 00000094 
                       GPIOC_DBEN
                               EQU              0x094       ;  R/W  GPIO Port C
                                                             De-bounce Enable  
                                                            0x0000_0000 
   11 00000000 00000098 
                       GPIOC_IMD
                               EQU              0x098       ;  R/W  GPIO Port C
                                                             Interrupt Mode Con
                                                            trol  0x0000_0000
   12 00000000 0000009C 
                       GPIOC_IEN
                               EQU              0x09C       ;  R/W  GPIO Port C
                                                             Interrupt Enable  
                                                            0x0000_0000 
   13 00000000 000000A0 
                       GPIOC_ISRC
                               EQU              0x0A0       ;  R/W  GPIO Port C
                                                             Interrupt Source F
                                                            lag  0xXXXX_XXXX
   14 00000000         
   15 00000000 50000200 
                       CLK_BA  EQU              0x50000200  ;
   16 00000000         ;PWRCON   EQU  0x00;  R/W  System Power Down Control Reg
                       ister  0x0000_001X
   17 00000000         ;AHBCLK   EQU  0x04;  R/W  AHB Devices Clock Enable Cont
                       rol Register  0x0000_000D



ARM Macro Assembler    Page 2 


   18 00000000         ;APBCLK   EQU  0x08;  R/W  APB Devices Clock Enable Cont
                       rol Register  0x0000_000X
   19 00000000 0000000C 
                       CLKSTATUS
                               EQU              0x0C        ;  R/W  Clock statu
                                                            s monitor Register 
                                                             0x0000_00XX
   20 00000000 00000010 
                       CLKSEL0 EQU              0x10        ;  R/W  Clock Sourc
                                                            e Select Control Re
                                                            gister 0  0x0000_00
                                                            3X
   21 00000000         ;CLKSEL1  EQU  0x14;  R/W  Clock Source SelectControl Re
                       gister 1  0xFFFF_FFFF
   22 00000000 0000001C 
                       CLKSEL2 EQU              0x1C        ;  R/W  Clock Sourc
                                                            e Select Control Re
                                                            gister 2  0x0000_00
                                                            FF
   23 00000000 00000018 
                       CLKDIV  EQU              0x18        ;  R/W  Clock Divid
                                                            erNumber Register  
                                                            0x0000_0000 
   24 00000000 00000020 
                       PLLCON  EQU              0x20        ;  R/W  PLL Control
                                                             Register  0x0005_C
                                                            22E
   25 00000000 00000024 
                       FRQDIV  EQU              0x24        ;  R/W  Frequency D
                                                            ivider Control Regi
                                                            ster  0x0000_0000
   26 00000000         
   27 00000000 E000E000 
                       SCS_BA  EQU              0xE000E000  ;
   28 00000000 00000010 
                       SYST_CSR
                               EQU              0x10        ;  R/W  SysTick Con
                                                            trol and Status Reg
                                                            ister  0x0000_0000
   29 00000000 00000014 
                       SYST_RVR
                               EQU              0x14        ;  R/W  SysTick Rel
                                                            oad value Register 
                                                             0xXXXX_XXXX
   30 00000000 00000018 
                       SYST_CVR
                               EQU              0x18        ;  R/W  SysTick Cur
                                                            rent value Register
                                                              0xXXXX_XXXX
   31 00000000         
   32 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   33 00000000         
   34 00000000                 END
    2 00000000                 AREA             |.text|, CODE, READONLY
    3 00000000         
    4 00000000         SystemInit
                               PROC
    5 00000000                 EXPORT           SystemInit             [WEAK]
    6 00000000         ;IMPORT  ref_def



ARM Macro Assembler    Page 3 


    7 00000000 4812            LDR              R0, =0x50000100
    8 00000002         ; Unlock Register                
    9 00000002 4913            LDR              R1, =0x59
   10 00000004 6001            STR              R1, [R0]
   11 00000006 4913            LDR              R1, =0x16
   12 00000008 6001            STR              R1, [R0]
   13 0000000A 4913            LDR              R1, =0x88
   14 0000000C 6001            STR              R1, [R0]
   15 0000000E         
   16 0000000E         ;Init Clock Gen for 48 MHz
   17 0000000E 4813            LDR              R0, =CLK_BA
   18 00000010 4913            LDR              R1, =0x1D   ; Enable external 4
                                                            ~24 MHz high speed 
                                                            crystal
   19 00000012 6001            STR              R1, [R0]    ; XTL12M_EN = 1
   20 00000014         
   21 00000014 4913            LDR              R1, =0x0000C22E ; IN_DV = 0x1, 
                                                            OUT_DV = 0x3, FB_DV
                                                             = 0x2E
   22 00000016 6201            STR              R1, [R0, #PLLCON] ; PLLFOUT = 4
                                                            8 MHz from PLL  
   23 00000018         
   24 00000018 2103            MOVS             R1, #0x3    ; SysTick clock sou
                                                            rce select HCLK/2 
   25 0000001A 00C9            LSLS             R1, R1, #3
   26 0000001C 2202            MOVS             R2, #0x2
   27 0000001E 4311            ORRS             R1, R2      ; CLK SRC for CPUCL
                                                            K, HCLK, PCLK - PLL
                                                            FOUT
   28 00000020 6101            STR              R1, [R0, #CLKSEL0]
   29 00000022         
   30 00000022 2100            MOVS             R1, #0      ; HCLK_N = 0, divid
                                                            e by 1  
   31 00000024 6181            STR              R1, [R0, #CLKDIV] ; PLLFOUT = 4
                                                            8 MHz from PLL 
   32 00000026         
   33 00000026         ;Init GPIO for LED's
   34 00000026 4810            LDR              R0, =GP_BA
   35 00000028 4910            LDR              R1, =0x55000000
   36 0000002A 4A11            LDR              R2, =GPIOC_PMD
   37 0000002C 5081            STR              R1, [R0, R2]
   38 0000002E 4911            LDR              R1, =0x0000F000
   39 00000030 4A09            LDR              R2, =GPIOC_DOUT
   40 00000032 5081            STR              R1, [R0, R2]
   41 00000034         
   42 00000034         ;SysTick Timer Init to form 1 ms      
   43 00000034 4810            LDR              R0, =SCS_BA
   44 00000036 4911            LDR              R1, =47999
   45 00000038 6141            STR              R1, [R0, #SYST_RVR]
   46 0000003A 2100            MOVS             R1, #0
   47 0000003C 6181            STR              R1, [R0, #SYST_CVR]
   48 0000003E 2105            MOVS             R1, #5
   49 00000040 6101            STR              R1, [R0, #SYST_CSR]
   50 00000042         
   51 00000042         
   52 00000042         ; Lock register
   53 00000042 4802            LDR              R0, =0x50000100
   54 00000044 2100            MOVS             R1, #0
   55 00000046 6001            STR              R1, [R0]



ARM Macro Assembler    Page 4 


   56 00000048         
   57 00000048 4770            BX               LR
   58 0000004A                 ENDP
   59 0000004A         
   60 0000004A         
   61 0000004A                 END
              00 00 50000100 
              00000059 
              00000016 
              00000088 
              50000200 
              0000001D 
              0000C22E 
              50004000 
              55000000 
              00000080 
              0000F000 
              E000E000 
              0000BB7F 
Command Line: --debug --xref --cpu=Cortex-M0 --apcs=interwork --depend=.\system
init.d -o.\systeminit.o -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\ARM\PACK\ARM\CMS
IS\4.1.0\CMSIS\Include --predefine="__EVAL SETA 1" --list=.\systeminit.lst Syst
emInit.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 2 in file SystemInit.s
   Uses
      None
Comment: .text unused
SystemInit 00000000

Symbol: SystemInit
   Definitions
      At line 4 in file SystemInit.s
   Uses
      At line 5 in file SystemInit.s
Comment: SystemInit used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

CLKDIV 00000018

Symbol: CLKDIV
   Definitions
      At line 23 in file reg_def.s
   Uses
      At line 31 in file SystemInit.s
Comment: CLKDIV used once
CLKSEL0 00000010

Symbol: CLKSEL0
   Definitions
      At line 20 in file reg_def.s
   Uses
      At line 28 in file SystemInit.s
Comment: CLKSEL0 used once
CLKSEL2 0000001C

Symbol: CLKSEL2
   Definitions
      At line 22 in file reg_def.s
   Uses
      None
Comment: CLKSEL2 unused
CLKSTATUS 0000000C

Symbol: CLKSTATUS
   Definitions
      At line 19 in file reg_def.s
   Uses
      None
Comment: CLKSTATUS unused
CLK_BA 50000200

Symbol: CLK_BA
   Definitions
      At line 15 in file reg_def.s
   Uses
      At line 17 in file SystemInit.s
Comment: CLK_BA used once
FRQDIV 00000024

Symbol: FRQDIV
   Definitions
      At line 25 in file reg_def.s
   Uses
      None
Comment: FRQDIV unused
GPIOC_DBEN 00000094

Symbol: GPIOC_DBEN
   Definitions
      At line 10 in file reg_def.s
   Uses
      None
Comment: GPIOC_DBEN unused
GPIOC_DMASK 0000008C

Symbol: GPIOC_DMASK



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 8 in file reg_def.s
   Uses
      None
Comment: GPIOC_DMASK unused
GPIOC_DOUT 00000088

Symbol: GPIOC_DOUT
   Definitions
      At line 7 in file reg_def.s
   Uses
      At line 39 in file SystemInit.s
Comment: GPIOC_DOUT used once
GPIOC_IEN 0000009C

Symbol: GPIOC_IEN
   Definitions
      At line 12 in file reg_def.s
   Uses
      None
Comment: GPIOC_IEN unused
GPIOC_IMD 00000098

Symbol: GPIOC_IMD
   Definitions
      At line 11 in file reg_def.s
   Uses
      None
Comment: GPIOC_IMD unused
GPIOC_ISRC 000000A0

Symbol: GPIOC_ISRC
   Definitions
      At line 13 in file reg_def.s
   Uses
      None
Comment: GPIOC_ISRC unused
GPIOC_OFFD 00000084

Symbol: GPIOC_OFFD
   Definitions
      At line 6 in file reg_def.s
   Uses
      None
Comment: GPIOC_OFFD unused
GPIOC_PIN 00000090

Symbol: GPIOC_PIN
   Definitions
      At line 9 in file reg_def.s
   Uses
      None
Comment: GPIOC_PIN unused
GPIOC_PMD 00000080

Symbol: GPIOC_PMD
   Definitions
      At line 5 in file reg_def.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 36 in file SystemInit.s
Comment: GPIOC_PMD used once
GP_BA 50004000

Symbol: GP_BA
   Definitions
      At line 4 in file reg_def.s
   Uses
      At line 34 in file SystemInit.s
Comment: GP_BA used once
PLLCON 00000020

Symbol: PLLCON
   Definitions
      At line 24 in file reg_def.s
   Uses
      At line 22 in file SystemInit.s
Comment: PLLCON used once
SCS_BA E000E000

Symbol: SCS_BA
   Definitions
      At line 27 in file reg_def.s
   Uses
      At line 43 in file SystemInit.s
Comment: SCS_BA used once
SYST_CSR 00000010

Symbol: SYST_CSR
   Definitions
      At line 28 in file reg_def.s
   Uses
      At line 49 in file SystemInit.s
Comment: SYST_CSR used once
SYST_CVR 00000018

Symbol: SYST_CVR
   Definitions
      At line 30 in file reg_def.s
   Uses
      At line 47 in file SystemInit.s
Comment: SYST_CVR used once
SYST_RVR 00000014

Symbol: SYST_RVR
   Definitions
      At line 29 in file reg_def.s
   Uses
      At line 45 in file SystemInit.s
Comment: SYST_RVR used once
21 symbols
356 symbols in table
