m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_DATA_CONTROL
Eadder
Z0 w1606078193
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1252
Z5 dF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS
Z6 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/adder.vhd
Z7 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/adder.vhd
l0
L5 1
VQh2:HJ`:GN_fMP[[FC11A2
!s100 7YT:af3:Q=iQPOiHC4Ia51
Z8 OV;C;2020.1;71
33
Z9 !s110 1607971223
!i10b 1
Z10 !s108 1607971222.000000
Z11 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/adder.vhd|
Z12 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/adder.vhd|
!i113 1
Z13 o-work work -2008 -explicit
Z14 tExplicit 1 CvgOpt 0
Aadder32
R1
R2
R3
R4
Z15 DEx4 work 5 adder 0 22 Qh2:HJ`:GN_fMP[[FC11A2
!i122 1252
l14
L13 4
ViP>T<8P?PkMaDa1Z4eie12
!s100 X]hbMibkSdcjRN@iUgLDI0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealu
Z16 w1606165981
Z17 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R3
R4
!i122 1253
R5
Z18 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/alu.vhd
Z19 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/alu.vhd
l0
L5 1
VhEa3?iz3h4>z`2Uj3n4kh2
!s100 jo7M?j4M@][`M4z;6IQAl2
R8
33
R9
!i10b 1
Z20 !s108 1607971223.000000
Z21 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/alu.vhd|
Z22 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/alu.vhd|
!i113 1
R13
R14
Aarch_alu
R17
R3
R4
Z23 DEx4 work 3 alu 0 22 hEa3?iz3h4>z`2Uj3n4kh2
!i122 1253
l20
L16 114
V255fCC@3^NkC]2GDB7Q^`3
!s100 hI;HH0W5UId<5aj;VF;4[0
R8
33
R9
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Econtroller
Z24 w1607900832
R17
R3
R4
!i122 1254
R5
Z25 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd
Z26 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd
l0
L9 1
V>mLIdjL:jYH5:DK`Pkb]G2
!s100 dLchVIKY<bl42]SBWkl3L2
R8
33
R9
!i10b 1
R20
Z27 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd|
Z28 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd|
!i113 1
R13
R14
Abehavioral
R17
R3
R4
Z29 DEx4 work 10 controller 0 22 >mLIdjL:jYH5:DK`Pkb]G2
!i122 1254
l60
L31 497
VM>jgbQ[@jGE8G=@kbTo`Q2
!s100 VglAWS_G@Wo0gSo8Eh7:@2
R8
33
R9
!i10b 1
R20
R27
R28
!i113 1
R13
R14
Edatamem
Z30 w1607956130
R1
R2
R3
R4
!i122 1255
R5
Z31 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd
Z32 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd
l0
L5 1
VKD2VfazEoE[2:d2H4?8kH2
!s100 gOn@ZXk=idN[8<CVAmTZM0
R8
33
Z33 !s110 1607971224
!i10b 1
Z34 !s108 1607971224.000000
Z35 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd|
Z36 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd|
!i113 1
R13
R14
Abehavioural
R1
R2
R3
R4
Z37 DEx4 work 7 datamem 0 22 KD2VfazEoE[2:d2H4?8kH2
!i122 1255
l17
L14 12
V`R6l8hg3@g50FMkQX98n@0
!s100 1eclea2@5bh29ngLB;P8c0
R8
33
R33
!i10b 1
R34
R35
R36
!i113 1
R13
R14
Edatamem_interface
Z38 w1606576350
R17
R3
R4
!i122 1256
R5
Z39 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem_interface.vhd
Z40 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem_interface.vhd
l0
L6 1
VlG8i72=LzJ[`zj4Oe8Sh60
!s100 9c3QWBMia?>6SKXL6PMbW2
R8
33
R33
!i10b 1
R34
Z41 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem_interface.vhd|
Z42 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem_interface.vhd|
!i113 1
R13
R14
Abehavioural
R1
R2
R37
R17
R3
R4
Z43 DEx4 work 17 datamem_interface 0 22 lG8i72=LzJ[`zj4Oe8Sh60
!i122 1256
l33
L16 210
Vkz^Ka1SaR^d[An55Wn4GE3
!s100 ?PANC>_h>[Fo?_c_m@]`o1
R8
33
R33
!i10b 1
R34
R41
R42
!i113 1
R13
R14
Edatapath
Z44 w1607911189
R17
R3
R4
!i122 1279
R5
Z45 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datapath.vhd
Z46 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datapath.vhd
l0
L6 1
V;d6CBZTLT0:7O2K;WFXV=0
!s100 Q<593X2<AO8zl808GBbk62
R8
33
Z47 !s110 1607971234
!i10b 1
Z48 !s108 1607971233.000000
Z49 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datapath.vhd|
Z50 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datapath.vhd|
!i113 1
R13
R14
Aarch_datapath
Z51 DEx4 work 14 memwb_pipeline 0 22 Vk@Eg_6B:V3kA7AXoh0QG1
R43
Z52 DEx4 work 19 hazard_control_unit 0 22 nO5c0llXZL@5Fnln<OR_J0
Z53 DEx4 work 14 exmem_pipeline 0 22 ?D7<0MmG[a[;6DW6ZF^d10
Z54 DEx4 work 16 jump_target_unit 0 22 8F2n[MOmn`d1mM^?zbaIF3
R23
Z55 DEx4 work 6 mux5_1 0 22 ^;lSL7Ra?SoklGBN;3TlG2
Z56 DEx4 work 15 forwarding_unit 0 22 nGCLRmTGFD5RljK9C;PIa2
Z57 DEx4 work 13 idex_register 0 22 GfQZ4=[T?P:gMI]DjZ78d3
Z58 DEx4 work 13 register_bank 0 22 Pod]VU6zjS43MV5?b9bl90
Z59 DEx4 work 6 mux3_1 0 22 O9FMLSIY2Kj1f[1;4FRPR0
Z60 DEx4 work 13 ifid_register 0 22 7zfhzk<g0R[^MjgK7b03>3
Z61 DEx4 work 4 mux2 0 22 E]P6[hV6JC8gj>m2`oWWg1
R1
R2
R15
Z62 DEx4 work 7 instmem 0 22 B7T@CGeTJ6HV1J_]]OnUh0
Z63 DEx4 work 2 pc 0 22 TVlVXQC8:?MBQ;_XWiQkD0
R17
R3
R4
Z64 DEx4 work 8 datapath 0 22 ;d6CBZTLT0:7O2K;WFXV=0
!i122 1279
l135
L51 145
V_hlD4a^QOCIU[oFhVZiZk2
!s100 3FliX;NMiNCDX285:NlPb3
R8
33
R47
!i10b 1
R48
R49
R50
!i113 1
R13
R14
Eexmem_pipeline
Z65 w1607902100
R3
R4
!i122 1271
R5
Z66 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/exmem_pipeline.vhd
Z67 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/exmem_pipeline.vhd
l0
L5 1
V?D7<0MmG[a[;6DW6ZF^d10
!s100 PYz9cRgCjY<^cQK[4@>PH2
R8
33
Z68 !s110 1607971230
!i10b 1
Z69 !s108 1607971230.000000
Z70 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/exmem_pipeline.vhd|
Z71 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/exmem_pipeline.vhd|
!i113 1
R13
R14
Aarch_exmem
Z72 DEx4 work 10 register5b 0 22 QUhgKm8MHMg3@<9UhnlDC0
Z73 DEx4 work 10 register2b 0 22 7noj<1BaGeDGDmeFYKCT72
Z74 DEx4 work 10 register1b 0 22 gz?kZ579LDOIehJ__JTeA0
Z75 DEx4 work 10 register3b 0 22 @jUWeR@eS6dCFMOda56;e0
Z76 DEx4 work 11 register32b 0 22 ACE[e386mS?6@fEB9JTfX2
R3
R4
R53
!i122 1271
l98
L55 109
VOPmn`m7KR7daemO<PRfzb2
!s100 4IWkcTb;dI<GH6;]Cg;CE0
R8
33
R68
!i10b 1
R69
R70
R71
!i113 1
R13
R14
Eforwarding_unit
R16
R3
R4
!i122 1257
R5
Z77 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/forwarding_unit.vhd
Z78 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/forwarding_unit.vhd
l0
L5 1
VnGCLRmTGFD5RljK9C;PIa2
!s100 OKidCWWE1dK]X1M5SWTQM3
R8
33
Z79 !s110 1607971225
!i10b 1
R34
Z80 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/forwarding_unit.vhd|
Z81 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/forwarding_unit.vhd|
!i113 1
R13
R14
Aarch_forwarding
R3
R4
R56
!i122 1257
l28
L23 51
V`Y_5QNo6N6YJfKoMVTH;L1
!s100 C]HM3lYgzVQ8PS947k>Cf3
R8
33
R79
!i10b 1
R34
R80
R81
!i113 1
R13
R14
Efpga_riscv32_minimal
Z82 w1607871156
R3
R4
!i122 1280
R5
Z83 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/fpga_riscv32_minimal.vhd
Z84 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/fpga_riscv32_minimal.vhd
l0
L6 1
VRz6`3gJeAYTgaLVdC_MWg1
!s100 U:ENodHWcdzEkLC3WHmeX3
R8
33
R47
!i10b 1
Z85 !s108 1607971234.000000
Z86 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/fpga_riscv32_minimal.vhd|
Z87 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/fpga_riscv32_minimal.vhd|
!i113 1
R13
R14
Aarch_minimal_riscv32
R64
R17
R29
R3
R4
DEx4 work 20 fpga_riscv32_minimal 0 22 Rz6`3gJeAYTgaLVdC_MWg1
!i122 1280
l84
L65 33
V1KG=Pdbdn6FLKV>`^Uad@0
!s100 PcWMg_an:657P;Jgmf^1l3
R8
33
R47
!i10b 1
R85
R86
R87
!i113 1
R13
R14
Ehazard_control_unit
Z88 w1607960641
R3
R4
!i122 1258
R5
Z89 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/hazard_control_unit.vhd
Z90 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/hazard_control_unit.vhd
l0
L5 1
VnO5c0llXZL@5Fnln<OR_J0
!s100 e?EF=hKQ036^aaFg3B9dD3
R8
33
R79
!i10b 1
Z91 !s108 1607971225.000000
Z92 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/hazard_control_unit.vhd|
Z93 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/hazard_control_unit.vhd|
!i113 1
R13
R14
Aarch_hazard_unit
R3
R4
R52
!i122 1258
l17
L13 26
V<dbhmO`jKNPec]TJ=I@^40
!s100 :_;TM>F_jb2T5>z7h@N9O1
R8
33
R79
!i10b 1
R91
R92
R93
!i113 1
R13
R14
Eidex_register
Z94 w1607893340
R3
R4
!i122 1272
R5
Z95 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/idex_register.vhd
Z96 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/idex_register.vhd
l0
L8 1
VGfQZ4=[T?P:gMI]DjZ78d3
!s100 linP<@=`L@Tg]6k_ihM1E0
R8
33
Z97 !s110 1607971231
!i10b 1
Z98 !s108 1607971231.000000
Z99 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/idex_register.vhd|
Z100 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/idex_register.vhd|
!i113 1
R13
R14
Aarch_idex_register
R72
R73
R75
R74
Z101 DEx4 work 10 register4b 0 22 NQDCG?:;[oiBPOIRYDhgl1
R76
R3
R4
R57
!i122 1272
l141
L79 160
Vk2NDZ@0`i2V@f95JiBdeX3
!s100 e7nYRZNL?8:nn@VLR>Z@I0
R8
33
R97
!i10b 1
R98
R99
R100
!i113 1
R13
R14
Eifid_register
Z102 w1606576260
R3
R4
!i122 1273
R5
Z103 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/ifid_register.vhd
Z104 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/ifid_register.vhd
l0
L6 1
V7zfhzk<g0R[^MjgK7b03>3
!s100 Wc]SZ2]8;7>fUciaZ6RZF0
R8
33
R97
!i10b 1
R98
Z105 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/ifid_register.vhd|
Z106 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/ifid_register.vhd|
!i113 1
R13
R14
Abehavioral
R76
R3
R4
R60
!i122 1273
l20
L16 18
VXW:Zd2hkhn@JGIzdEU1SK3
!s100 j4N0W:W[nhig:QUzJ0Yai0
R8
33
R97
!i10b 1
R98
R105
R106
!i113 1
R13
R14
Einstmem
Z107 w1607971218
R3
R4
!i122 1259
R5
Z108 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/instmem.vhd
Z109 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/instmem.vhd
l0
L5 1
VB7T@CGeTJ6HV1J_]]OnUh0
!s100 >HQLGE76?B8IgbLSOWa052
R8
33
R79
!i10b 1
R91
Z110 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/instmem.vhd|
Z111 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/instmem.vhd|
!i113 1
R13
R14
Adescription
R3
R4
R62
!i122 1259
l16
L14 93
VbAI7no3SY47nIK6jNfLYe2
!s100 llg<JKn6H6cLjXj`h0>ga3
R8
33
R79
!i10b 1
R91
R110
R111
!i113 1
R13
R14
Ejump_target_unit
Z112 w1606597814
R17
R3
R4
!i122 1274
R5
Z113 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/jump_target_unit.vhd
Z114 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/jump_target_unit.vhd
l0
L6 1
V8F2n[MOmn`d1mM^?zbaIF3
!s100 gIU^V`V^2LVQ^LnCK:mW@2
R8
33
Z115 !s110 1607971232
!i10b 1
R98
Z116 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/jump_target_unit.vhd|
Z117 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/jump_target_unit.vhd|
!i113 1
R13
R14
Aarch_jump_unit
R1
R2
R15
R61
R17
R3
R4
R54
!i122 1274
l18
L16 6
VAT92[6[8k4IZX=2:kVH6<3
!s100 R1Ne9>YJzA12kJDlQ]=nn3
R8
33
R115
!i10b 1
R98
R116
R117
!i113 1
R13
R14
Ememwb_pipeline
Z118 w1606576148
R3
R4
!i122 1275
R5
Z119 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/memwb_pipeline.vhd
Z120 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/memwb_pipeline.vhd
l0
L5 1
VVk@Eg_6B:V3kA7AXoh0QG1
!s100 EXLVzoW<WOz=a_0PXTJ@C3
R8
33
R115
!i10b 1
Z121 !s108 1607971232.000000
Z122 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/memwb_pipeline.vhd|
Z123 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/memwb_pipeline.vhd|
!i113 1
R13
R14
Aarch_memwb_register
R76
R72
R74
R73
R3
R4
R51
!i122 1275
l60
L36 63
VcmO=LMm??ABU0i`^S3Dja0
!s100 O2:7V_^B_FO;G5:^QlUQD3
R8
33
R115
!i10b 1
R121
R122
R123
!i113 1
R13
R14
Emux2
Z124 w1606090434
R3
R4
!i122 1260
R5
Z125 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux2.vhd
Z126 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux2.vhd
l0
L5 1
VE]P6[hV6JC8gj>m2`oWWg1
!s100 1zCX@b`ib^^ROF<S9jY;13
R8
33
Z127 !s110 1607971226
!i10b 1
Z128 !s108 1607971226.000000
Z129 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux2.vhd|
Z130 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux2.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
R61
!i122 1260
l15
L13 13
VQhm9NBnL;e<MeNf8gj[Gf0
!s100 5Lj]495Y6A;JWQWYN_CFA1
R8
33
R127
!i10b 1
R128
R129
R130
!i113 1
R13
R14
Emux32_1
Z131 w1606570805
R3
R4
!i122 1263
R5
Z132 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux32_1.vhd
Z133 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux32_1.vhd
l0
L4 1
V:?SOn;T>gM6I]TdS8W]kl3
!s100 `9kQ4BknWlCkT5kJic>aP0
R8
33
Z134 !s110 1607971227
!i10b 1
Z135 !s108 1607971227.000000
Z136 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux32_1.vhd|
Z137 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux32_1.vhd|
!i113 1
R13
R14
Aarch_mux32_1
R3
R4
Z138 DEx4 work 7 mux32_1 0 22 :?SOn;T>gM6I]TdS8W]kl3
!i122 1263
l14
L13 39
V>VXFnn<ha:zl8^U5:cfNz3
!s100 kIeMfHE7G^o6B=]4X_oi73
R8
33
R134
!i10b 1
R135
R136
R137
!i113 1
R13
R14
Emux3_1
R16
R3
R4
!i122 1261
R5
Z139 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux3_1.vhd
Z140 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux3_1.vhd
l0
L4 1
VO9FMLSIY2Kj1f[1;4FRPR0
!s100 <2EGj0^40lhN?lHK4f3R>2
R8
33
R127
!i10b 1
R128
Z141 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux3_1.vhd|
Z142 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux3_1.vhd|
!i113 1
R13
R14
Aarch_mux3_1
R3
R4
R59
!i122 1261
l13
L12 9
VdCkYKSfh>P=L^l]bkThPO1
!s100 _KdjO3b<hSiB80Hm1:zaA2
R8
33
R127
!i10b 1
R128
R141
R142
!i113 1
R13
R14
Emux5_1
R16
R3
R4
!i122 1262
R5
Z143 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux5_1.vhd
Z144 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux5_1.vhd
l0
L4 1
V^;lSL7Ra?SoklGBN;3TlG2
!s100 6X>AUidin69K``W3_d4M^1
R8
33
R134
!i10b 1
R128
Z145 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux5_1.vhd|
Z146 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/mux5_1.vhd|
!i113 1
R13
R14
Aarch_mux5_1
R3
R4
R55
!i122 1262
l13
L12 11
V=8Q^9nfkQ=fY`[P@`<:c92
!s100 ?LhhI;RDZjUCLmToTb`U?3
R8
33
R134
!i10b 1
R128
R145
R146
!i113 1
R13
R14
Epc
Z147 w1607958410
R17
R3
R4
!i122 1276
R5
Z148 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/pc.vhd
Z149 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/pc.vhd
l0
L6 1
VTVlVXQC8:?MBQ;_XWiQkD0
!s100 XLX<iJ[mlETImfO`GH=mR0
R8
33
R115
!i10b 1
R121
Z150 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/pc.vhd|
Z151 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/pc.vhd|
!i113 1
R13
R14
Abehavioral
R76
R17
R3
R4
R63
!i122 1276
l19
L15 10
VC745XeNK^_[fY5TOh]^FU1
!s100 Q^jDRm[Xz_Ga7>L1IV;bd3
R8
33
R115
!i10b 1
R121
R150
R151
!i113 1
R13
R14
Eregister1b
Z152 w1606103326
R3
R4
!i122 1264
R5
Z153 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register1b.vhd
Z154 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register1b.vhd
l0
L7 1
Vgz?kZ579LDOIehJ__JTeA0
!s100 :[=f65zzIiWB>`P1Z?_9E0
R8
33
R134
!i10b 1
R135
Z155 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register1b.vhd|
Z156 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register1b.vhd|
!i113 1
R13
R14
Aarch_register1b
R3
R4
R74
!i122 1264
l17
Z157 L15 17
VTRmek4En0^X6Sk7>An^fo1
!s100 >:5H;^EVGdZ7F`_>LGPWY3
R8
33
R134
!i10b 1
R135
R155
R156
!i113 1
R13
R14
Eregister2b
Z158 w1606103316
R3
R4
!i122 1265
R5
Z159 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register2b.vhd
Z160 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register2b.vhd
l0
L7 1
V7noj<1BaGeDGDmeFYKCT72
!s100 7H@a7A>]K:OmE3<b9kbD_3
R8
33
Z161 !s110 1607971228
!i10b 1
Z162 !s108 1607971228.000000
Z163 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register2b.vhd|
Z164 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register2b.vhd|
!i113 1
R13
R14
Aarch_register2b
R3
R4
R73
!i122 1265
l17
R157
V[gZPMad4Oik:lHQ:mjH8H2
!s100 c>AmeOh3Z74fSnPVcQIo13
R8
33
R161
!i10b 1
R162
R163
R164
!i113 1
R13
R14
Eregister32b
Z165 w1606575619
R3
R4
!i122 1269
R5
Z166 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register32b.vhd
Z167 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register32b.vhd
l0
L5 1
VACE[e386mS?6@fEB9JTfX2
!s100 7:Uj[@IlIFSS2ibA[elRK2
R8
33
R68
!i10b 1
Z168 !s108 1607971229.000000
Z169 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register32b.vhd|
Z170 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register32b.vhd|
!i113 1
R13
R14
Aarch_register32b
R3
R4
R76
!i122 1269
l15
Z171 L13 17
Vf=`X3_ek8SoB=b=M`e2hV3
!s100 H?Y08V_[cJ3?846RJg9J70
R8
33
R68
!i10b 1
R168
R169
R170
!i113 1
R13
R14
Eregister32b_falling
Z172 w1606101565
R3
R4
!i122 1270
R5
Z173 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register32b_falling.vhd
Z174 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register32b_falling.vhd
l0
L5 1
VVj?2zQV@IEGl4cb5obW<P2
!s100 gNjTdgWXH0;Vi^Ec>2[W62
R8
33
R68
!i10b 1
R69
Z175 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register32b_falling.vhd|
Z176 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register32b_falling.vhd|
!i113 1
R13
R14
Aarch_register32b_falling
R3
R4
Z177 DEx4 work 19 register32b_falling 0 22 Vj?2zQV@IEGl4cb5obW<P2
!i122 1270
l15
R171
V4Y]S?288oZLdGI5:D[Ja70
!s100 UAz[oVz7_`9a0^da>TLG>0
R8
33
R68
!i10b 1
R69
R175
R176
!i113 1
R13
R14
Eregister3b
Z178 w1606103318
R3
R4
!i122 1266
R5
Z179 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register3b.vhd
Z180 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register3b.vhd
l0
L7 1
V@jUWeR@eS6dCFMOda56;e0
!s100 >l9kYO99Mb]blG6W5C6JV0
R8
33
R161
!i10b 1
R162
Z181 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register3b.vhd|
Z182 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register3b.vhd|
!i113 1
R13
R14
Aarch_register3b
R3
R4
R75
!i122 1266
l17
R157
VkMh4R=zlBJYjXcTbXZA;]2
!s100 d9;SFfPYb]@iKeeP?]XbN1
R8
33
R161
!i10b 1
R162
R181
R182
!i113 1
R13
R14
Eregister4b
Z183 w1606103395
R3
R4
!i122 1267
R5
Z184 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register4b.vhd
Z185 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register4b.vhd
l0
L4 1
VNQDCG?:;[oiBPOIRYDhgl1
!s100 GgBn:E8?W446Jb4Sz>:PR0
R8
33
Z186 !s110 1607971229
!i10b 1
R168
Z187 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register4b.vhd|
Z188 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register4b.vhd|
!i113 1
R13
R14
Aarch_register4b
R3
R4
R101
!i122 1267
l14
Z189 L12 17
V@VNcQMO9k]:EOeRQfna`S3
!s100 gf9SVm=5_bcRL08ezV0953
R8
33
R186
!i10b 1
R168
R187
R188
!i113 1
R13
R14
Eregister5b
Z190 w1606103472
R3
R4
!i122 1268
R5
Z191 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register5b.vhd
Z192 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register5b.vhd
l0
L4 1
VQUhgKm8MHMg3@<9UhnlDC0
!s100 oQPTKcE8d_6bJ>3[gDJoi1
R8
33
R186
!i10b 1
R168
Z193 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register5b.vhd|
Z194 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register5b.vhd|
!i113 1
R13
R14
Aarch_register5b
R3
R4
R72
!i122 1268
l14
R189
VIQ^ll6C683gzY^76:L]UD3
!s100 ^ZdJ8LCFAL[AIRR:Z>m_F1
R8
33
R186
!i10b 1
R168
R193
R194
!i113 1
R13
R14
Eregister_bank
Z195 w1607822721
R3
R4
!i122 1277
R5
Z196 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register_bank.vhd
Z197 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register_bank.vhd
l0
L9 1
VPod]VU6zjS43MV5?b9bl90
!s100 aIJniH?kW<igz3WEE=PjU1
R8
33
Z198 !s110 1607971233
!i10b 1
R48
Z199 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register_bank.vhd|
Z200 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/register_bank.vhd|
!i113 1
R13
R14
Aarch_register_bank
R138
R177
R3
R4
R58
!i122 1277
l54
L18 159
VHGMa>`:Hn`z;ga>cd`m?40
!s100 fk5@<1MP^@Aj>CHR;7P=N0
R8
33
R198
!i10b 1
R48
R199
R200
!i113 1
R13
R14
Etb
Z201 w1607813043
R1
R2
Z202 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R3
R4
!i122 1278
R5
Z203 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/tb.vhd
Z204 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/tb.vhd
l0
L9 1
VGaIi:3oO3L1bSAaCbGI]m0
!s100 ];BzKfgP_XP3];6OR8Q:m2
R8
32
R198
!i10b 1
R48
Z205 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/tb.vhd|
Z206 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/tb.vhd|
!i113 1
Z207 o-work work -2002 -explicit
R14
Atb_arch
R1
R2
R202
R3
R4
DEx4 work 2 tb 0 22 GaIi:3oO3L1bSAaCbGI]m0
!i122 1278
l68
Z208 L12 122
VbPH`ngA<zm2^@mlz62aDL1
!s100 W7D97g1W:V;57^o4D=S581
R8
32
R198
!i10b 1
R48
R205
R206
!i113 1
R207
R14
Etballinst
Z209 w1607957220
R1
R2
R202
R3
R4
!i122 1281
R5
Z210 8F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/tballinst.vhd
Z211 FF:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/tballinst.vhd
l0
L9 1
V81o`c0FmBB:>oh89k_0^@2
!s100 Eg0ZB`PIK8eGMQL[JMAmd3
R8
32
R47
!i10b 1
R85
Z212 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/tballinst.vhd|
Z213 !s107 F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/tballinst.vhd|
!i113 1
R207
R14
Atballinst_arch
R1
R2
R202
R3
R4
Z214 DEx4 work 9 tballinst 0 22 81o`c0FmBB:>oh89k_0^@2
!i122 1281
l68
R208
Z215 VzUEk;bWgW6U_IhSZmja7n3
Z216 !s100 3d]bdeO4VKOLH1mBInTH>1
R8
32
R47
!i10b 1
R85
R212
R213
!i113 1
R207
R14
