5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd sbit_sel2.1.vcd -o sbit_sel2.1.cdd -v sbit_sel2.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" sbit_sel2.1.v 9 30 1
2 1 14 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 11 83000a 1 0 4 1 4 33 aa
1 b 12 83000a 1 0 0 0 1 33 2
4 1 0 0
3 1 main.$u0 "main.$u0" sbit_sel2.1.v 0 19 1
2 2 15 8000b 1 0 20008 0 0 4 44 55
2 3 15 10001 0 1 400 0 0 a
2 4 15 1000b 1 37 1100a 2 3
2 5 16 f0012 1 0 20008 0 0 1 36 1
2 6 16 80008 0 1 400 0 0 b
2 7 16 80012 1 37 a 5 6
2 8 17 8000b 1 0 20004 0 0 1 36 0
2 9 17 30003 0 0 20400 0 0 32 96 0 0 0 0 0 0 0 0
2 10 17 10004 0 23 400 0 9 a
2 11 17 1000b 1 37 6 8 10
2 12 18 110011 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 13 18 f0012 1 23 0 0 12 a
2 14 18 80008 0 1 400 0 0 b
2 15 18 80012 1 37 2 13 14
4 15 0 0
4 11 15 15
4 7 11 11
4 4 7 7
3 1 main.$u1 "main.$u1" sbit_sel2.1.v 0 28 1
