// Seed: 1872595315
module module_0;
  parameter id_1 = -1'b0;
  tri0 id_2 = id_2;
  wor  id_3;
  assign module_1.id_0 = 0;
  assign id_2 = -1'b0;
  final id_2 = id_3;
endmodule
module module_1 (
    input  logic id_0,
    id_4 = 1,
    input  logic id_1,
    output logic id_2
);
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  always id_2 <= id_0;
endmodule
module module_2 (
    output tri   id_0,
    output uwire id_1,
    input  wand  id_2,
    output tri0  id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_1 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_8, id_9;
endmodule
