/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Fri Mar 25 15:59:20 CET 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkDM_Run_Control.h"


/* String declarations */
static std::string const __str_literal_3("    Both ndmreset [1] and hartreset [29] are asserted",
					 53u);
static std::string const __str_literal_8("    This behavior is 'undefined' in the spec; ignoring",
					 54u);
static std::string const __str_literal_2("    WARNING: %m.dmcontrol_write 0x%08h:", 39u);
static std::string const __str_literal_12("    WARNING: DM_Run_Control: dmcontrol_write 0x%08h:",
					  52u);
static std::string const __str_literal_13("    [1] (ndmreset) and [0] (dmactive) both asserted",
					  51u);
static std::string const __str_literal_15("    [29] (hartreset) and [0] (dmactive) both asserted",
					  53u);
static std::string const __str_literal_16("    dmactive has priority; ignoring hartreset", 45u);
static std::string const __str_literal_14("    dmactive has priority; ignoring ndmreset", 44u);
static std::string const __str_literal_4("    ndmreset has priority; ignoring hartreset", 45u);
static std::string const __str_literal_11("%0d: %m.dmcontrol_write 0x%08h (dmactive=0): resetting Debug Module",
					  67u);
static std::string const __str_literal_1("%0d: %m.dmcontrol_write 0x%0h: ndm reset in progress; ignoring this write",
					 73u);
static std::string const __str_literal_10("%0d: %m.dmcontrol_write: hart0 halt request", 43u);
static std::string const __str_literal_9("%0d: %m.dmcontrol_write: hart0 resume request", 45u);
static std::string const __str_literal_7("%0d:ERROR: %m.dmcontrol_write 0x%08h: haltreq=1 and resumereq=1",
					 63u);
static std::string const __str_literal_6("%0d:ERROR: %m.dmcontrol_write 0x%08h: hartsel 0x%0h not supported",
					 65u);
static std::string const __str_literal_5("%0d:ERROR: %m.dmcontrol_write 0x%08h: hasel is not supported",
					 60u);


/* Constructor */
MOD_mkDM_Run_Control::MOD_mkDM_Run_Control(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_f_hart0_other_reqs(simHdl, "f_hart0_other_reqs", this, 4u, 2u, (tUInt8)1u, 0u),
    INST_f_hart0_reset_reqs(simHdl, "f_hart0_reset_reqs", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_f_hart0_reset_rsps(simHdl, "f_hart0_reset_rsps", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_f_hart0_run_halt_reqs(simHdl, "f_hart0_run_halt_reqs", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_f_hart0_run_halt_rsps(simHdl, "f_hart0_run_halt_rsps", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_f_ndm_reset_reqs(simHdl, "f_ndm_reset_reqs", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_f_ndm_reset_rsps(simHdl, "f_ndm_reset_rsps", this, 1u, 2u, (tUInt8)1u, 0u),
    INST_rg_dmcontrol_dmactive(simHdl, "rg_dmcontrol_dmactive", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rg_dmcontrol_haltreq(simHdl, "rg_dmcontrol_haltreq", this, 1u),
    INST_rg_dmcontrol_hartreset(simHdl, "rg_dmcontrol_hartreset", this, 1u),
    INST_rg_dmcontrol_ndmreset(simHdl, "rg_dmcontrol_ndmreset", this, 1u),
    INST_rg_dmstatus_allresumeack(simHdl, "rg_dmstatus_allresumeack", this, 1u),
    INST_rg_dmstatus_allunavail(simHdl, "rg_dmstatus_allunavail", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rg_hart0_hasreset(simHdl, "rg_hart0_hasreset", this, 1u),
    INST_rg_hart0_running(simHdl, "rg_hart0_running", this, 1u),
    INST_rg_verbosity(simHdl, "rg_verbosity", this, 4u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h3200(2863311530u),
    DEF_v__h3151(2863311530u),
    DEF_v__h3016(2863311530u),
    DEF_v__h2905(2863311530u),
    DEF_v__h2803(2863311530u),
    DEF_v__h2228(2863311530u),
    DEF_v__h2180(2863311530u)
{
  symbol_count = 20u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkDM_Run_Control::init_symbols_0()
{
  init_symbol(&symbols[0u], "f_hart0_other_reqs", SYM_MODULE, &INST_f_hart0_other_reqs);
  init_symbol(&symbols[1u], "f_hart0_reset_reqs", SYM_MODULE, &INST_f_hart0_reset_reqs);
  init_symbol(&symbols[2u], "f_hart0_reset_rsps", SYM_MODULE, &INST_f_hart0_reset_rsps);
  init_symbol(&symbols[3u], "f_hart0_run_halt_reqs", SYM_MODULE, &INST_f_hart0_run_halt_reqs);
  init_symbol(&symbols[4u], "f_hart0_run_halt_rsps", SYM_MODULE, &INST_f_hart0_run_halt_rsps);
  init_symbol(&symbols[5u], "f_ndm_reset_reqs", SYM_MODULE, &INST_f_ndm_reset_reqs);
  init_symbol(&symbols[6u], "f_ndm_reset_rsps", SYM_MODULE, &INST_f_ndm_reset_rsps);
  init_symbol(&symbols[7u], "RL_rl_hart0_reset_rsp", SYM_RULE);
  init_symbol(&symbols[8u], "RL_rl_hart0_run_rsp", SYM_RULE);
  init_symbol(&symbols[9u], "RL_rl_ndm_reset_rsp", SYM_RULE);
  init_symbol(&symbols[10u], "rg_dmcontrol_dmactive", SYM_MODULE, &INST_rg_dmcontrol_dmactive);
  init_symbol(&symbols[11u], "rg_dmcontrol_haltreq", SYM_MODULE, &INST_rg_dmcontrol_haltreq);
  init_symbol(&symbols[12u], "rg_dmcontrol_hartreset", SYM_MODULE, &INST_rg_dmcontrol_hartreset);
  init_symbol(&symbols[13u], "rg_dmcontrol_ndmreset", SYM_MODULE, &INST_rg_dmcontrol_ndmreset);
  init_symbol(&symbols[14u], "rg_dmstatus_allresumeack", SYM_MODULE, &INST_rg_dmstatus_allresumeack);
  init_symbol(&symbols[15u], "rg_dmstatus_allunavail", SYM_MODULE, &INST_rg_dmstatus_allunavail);
  init_symbol(&symbols[16u],
	      "rg_dmstatus_allunavail__h1783",
	      SYM_DEF,
	      &DEF_rg_dmstatus_allunavail__h1783,
	      1u);
  init_symbol(&symbols[17u], "rg_hart0_hasreset", SYM_MODULE, &INST_rg_hart0_hasreset);
  init_symbol(&symbols[18u], "rg_hart0_running", SYM_MODULE, &INST_rg_hart0_running);
  init_symbol(&symbols[19u], "rg_verbosity", SYM_MODULE, &INST_rg_verbosity);
}


/* Rule actions */

void MOD_mkDM_Run_Control::RL_rl_hart0_reset_rsp()
{
  tUInt8 DEF_f_hart0_reset_rsps_first____d2;
  DEF_f_hart0_reset_rsps_first____d2 = INST_f_hart0_reset_rsps.METH_first();
  INST_f_hart0_reset_rsps.METH_deq();
  INST_rg_hart0_hasreset.METH_write((tUInt8)0u);
  INST_rg_hart0_running.METH_write(DEF_f_hart0_reset_rsps_first____d2);
}

void MOD_mkDM_Run_Control::RL_rl_ndm_reset_rsp()
{
  tUInt8 DEF_f_ndm_reset_rsps_first____d4;
  DEF_f_ndm_reset_rsps_first____d4 = INST_f_ndm_reset_rsps.METH_first();
  INST_f_ndm_reset_rsps.METH_deq();
  INST_rg_hart0_running.METH_write(DEF_f_ndm_reset_rsps_first____d4);
  INST_rg_dmstatus_allunavail.METH_write((tUInt8)0u);
}

void MOD_mkDM_Run_Control::RL_rl_hart0_run_rsp()
{
  tUInt8 DEF_f_hart0_run_halt_rsps_first____d9;
  DEF_f_hart0_run_halt_rsps_first____d9 = INST_f_hart0_run_halt_rsps.METH_first();
  INST_f_hart0_run_halt_rsps.METH_deq();
  INST_rg_hart0_running.METH_write(DEF_f_hart0_run_halt_rsps_first____d9);
  if (DEF_f_hart0_run_halt_rsps_first____d9)
    INST_rg_dmstatus_allresumeack.METH_write((tUInt8)1u);
}


/* Methods */

tUInt8 MOD_mkDM_Run_Control::METH_dmactive()
{
  tUInt8 PORT_dmactive;
  DEF_rg_dmcontrol_dmactive_read____d10 = INST_rg_dmcontrol_dmactive.METH_read();
  PORT_dmactive = DEF_rg_dmcontrol_dmactive_read____d10;
  return PORT_dmactive;
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_dmactive()
{
  tUInt8 DEF_CAN_FIRE_dmactive;
  tUInt8 PORT_RDY_dmactive;
  DEF_CAN_FIRE_dmactive = (tUInt8)1u;
  PORT_RDY_dmactive = DEF_CAN_FIRE_dmactive;
  return PORT_RDY_dmactive;
}

void MOD_mkDM_Run_Control::METH_reset()
{
  INST_f_ndm_reset_reqs.METH_clear();
  INST_f_ndm_reset_rsps.METH_clear();
  INST_f_hart0_reset_reqs.METH_clear();
  INST_f_hart0_reset_rsps.METH_clear();
  INST_rg_hart0_running.METH_write((tUInt8)1u);
  INST_f_hart0_run_halt_reqs.METH_clear();
  INST_f_hart0_run_halt_rsps.METH_clear();
  INST_rg_dmcontrol_haltreq.METH_write((tUInt8)0u);
  INST_rg_dmcontrol_hartreset.METH_write((tUInt8)0u);
  INST_rg_dmcontrol_ndmreset.METH_write((tUInt8)0u);
  INST_rg_dmcontrol_dmactive.METH_write((tUInt8)1u);
  INST_rg_hart0_hasreset.METH_write((tUInt8)0u);
  INST_rg_dmstatus_allresumeack.METH_write((tUInt8)0u);
  INST_rg_verbosity.METH_write((tUInt8)0u);
  INST_rg_dmstatus_allunavail.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_reset()
{
  tUInt8 DEF_CAN_FIRE_reset;
  tUInt8 PORT_RDY_reset;
  DEF_CAN_FIRE_reset = (tUInt8)1u;
  PORT_RDY_reset = DEF_CAN_FIRE_reset;
  return PORT_RDY_reset;
}

tUInt32 MOD_mkDM_Run_Control::METH_av_read(tUInt8 ARG_av_read_dm_addr)
{
  tUInt32 DEF_virt_rg_dmcontrol__h900;
  tUInt32 DEF_haltsum__h708;
  tUInt32 DEF_IF_av_read_dm_addr_EQ_0x60_2_THEN_0_CONCAT_rg__ETC___d35;
  tUInt32 DEF_virt_rg_dmstatus__h798;
  tUInt8 DEF_rg_hart0_hasreset__h1779;
  tUInt8 DEF_rg_dmstatus_allresumeack__h1781;
  tUInt8 DEF_rg_dmcontrol_hartreset__h1764;
  tUInt8 DEF_x__h1825;
  tUInt32 PORT_av_read;
  DEF_rg_hart0_running__h1785 = INST_rg_hart0_running.METH_read();
  DEF_rg_dmcontrol_ndmreset__h1767 = INST_rg_dmcontrol_ndmreset.METH_read();
  DEF_x__h1825 = INST_rg_verbosity.METH_read();
  DEF_rg_dmcontrol_dmactive_read____d10 = INST_rg_dmcontrol_dmactive.METH_read();
  DEF_rg_dmstatus_allunavail__h1783 = INST_rg_dmstatus_allunavail.METH_read();
  DEF_rg_dmcontrol_hartreset__h1764 = INST_rg_dmcontrol_hartreset.METH_read();
  DEF_rg_dmstatus_allresumeack__h1781 = INST_rg_dmstatus_allresumeack.METH_read();
  DEF_rg_hart0_hasreset__h1779 = INST_rg_hart0_hasreset.METH_read();
  DEF_IF_av_read_dm_addr_EQ_0x60_2_THEN_0_CONCAT_rg__ETC___d35 = (tUInt32)(DEF_x__h1825);
  DEF_NOT_rg_hart0_running_0___d21 = !DEF_rg_hart0_running__h1785;
  DEF_virt_rg_dmstatus__h798 = (((((((((((((tUInt32)(DEF_rg_hart0_hasreset__h1779)) << 19u) | (((tUInt32)(DEF_rg_hart0_hasreset__h1779)) << 18u)) | (((tUInt32)(DEF_rg_dmstatus_allresumeack__h1781)) << 17u)) | (((tUInt32)(DEF_rg_dmstatus_allresumeack__h1781)) << 16u)) | (((tUInt32)((tUInt8)0u)) << 14u)) | (((tUInt32)(DEF_rg_dmstatus_allunavail__h1783)) << 13u)) | (((tUInt32)(DEF_rg_dmstatus_allunavail__h1783)) << 12u)) | (((tUInt32)(DEF_rg_hart0_running__h1785)) << 11u)) | (((tUInt32)(DEF_rg_hart0_running__h1785)) << 10u)) | (((tUInt32)(DEF_NOT_rg_hart0_running_0___d21)) << 9u)) | (((tUInt32)(DEF_NOT_rg_hart0_running_0___d21)) << 8u)) | (tUInt32)((tUInt8)130u);
  DEF_haltsum__h708 = (tUInt32)(DEF_NOT_rg_hart0_running_0___d21);
  DEF_virt_rg_dmcontrol__h900 = (((((tUInt32)((tUInt8)0u)) << 30u) | (((tUInt32)(DEF_rg_dmcontrol_hartreset__h1764)) << 29u)) | (((tUInt32)(DEF_rg_dmcontrol_ndmreset__h1767)) << 1u)) | (tUInt32)(DEF_rg_dmcontrol_dmactive_read____d10);
  switch (ARG_av_read_dm_addr) {
  case (tUInt8)16u:
    PORT_av_read = DEF_virt_rg_dmcontrol__h900;
    break;
  case (tUInt8)17u:
    PORT_av_read = DEF_virt_rg_dmstatus__h798;
    break;
  case (tUInt8)19u:
  case (tUInt8)64u:
    PORT_av_read = DEF_haltsum__h708;
    break;
  default:
    PORT_av_read = DEF_IF_av_read_dm_addr_EQ_0x60_2_THEN_0_CONCAT_rg__ETC___d35;
  }
  return PORT_av_read;
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_av_read()
{
  tUInt8 DEF_CAN_FIRE_av_read;
  tUInt8 PORT_RDY_av_read;
  DEF_CAN_FIRE_av_read = (tUInt8)1u;
  PORT_RDY_av_read = DEF_CAN_FIRE_av_read;
  return PORT_RDY_av_read;
}

void MOD_mkDM_Run_Control::METH_write(tUInt8 ARG_write_dm_addr, tUInt32 ARG_write_dm_word)
{
  tUInt32 DEF_v__h2797;
  tUInt32 DEF_v__h2222;
  tUInt32 DEF_v__h2899;
  tUInt32 DEF_v__h3010;
  tUInt32 DEF_v__h3145;
  tUInt32 DEF_v__h3194;
  tUInt32 DEF_v__h2174;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d44;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d52;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d57;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d65;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d73;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d84;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d94;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d108;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d115;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d124;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d128;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d132;
  tUInt8 DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d134;
  tUInt8 DEF_NOT_rg_dmstatus_allunavail_9___d47;
  tUInt8 DEF_rg_dmcontrol_ndmreset_3_AND_NOT_write_dm_word__ETC___d49;
  tUInt8 DEF_NOT_write_dm_word_BIT_29_0___d66;
  tUInt8 DEF_NOT_write_dm_word_BIT_0_2___d127;
  tUInt8 DEF_NOT_write_dm_word_BIT_30_7___d97;
  tUInt8 DEF_NOT_write_dm_word_BIT_31_9___d53;
  tUInt8 DEF_write_dm_word_BIT_31_9_AND_rg_hart0_running_0___d100;
  tUInt8 DEF_write_dm_word_BIT_30_7_AND_NOT_rg_hart0_runnin_ETC___d99;
  tUInt8 DEF_write_dm_addr_EQ_0x10___d38;
  tUInt8 DEF_write_dm_addr_EQ_0x60___d135;
  tUInt8 DEF_x__h3312;
  tUInt8 DEF_write_dm_word_BIT_1___d41;
  tUInt8 DEF_NOT_write_dm_word_BIT_1_1___d48;
  tUInt8 DEF_write_dm_word_BIT_29___d40;
  tUInt32 DEF_hartsel__h1901;
  tUInt8 DEF_write_dm_word_BIT_30___d87;
  tUInt8 DEF_write_dm_word_BIT_0___d42;
  tUInt8 DEF_write_dm_word_BIT_31___d39;
  tUInt8 DEF_NOT_rg_dmcontrol_ndmreset_3_9_OR_write_dm_word_ETC___d60;
  tUInt8 DEF_rg_dmcontrol_ndmreset_3_OR_NOT_write_dm_word_B_ETC___d58;
  DEF_write_dm_word_BIT_31___d39 = (tUInt8)(ARG_write_dm_word >> 31u);
  DEF_rg_hart0_running__h1785 = INST_rg_hart0_running.METH_read();
  DEF_write_dm_word_BIT_0___d42 = (tUInt8)((tUInt8)1u & ARG_write_dm_word);
  DEF_write_dm_word_BIT_30___d87 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 30u));
  DEF_hartsel__h1901 = (tUInt32)(1023u & (ARG_write_dm_word >> 16u));
  DEF_write_dm_word_BIT_29___d40 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 29u));
  DEF_rg_dmcontrol_ndmreset__h1767 = INST_rg_dmcontrol_ndmreset.METH_read();
  DEF_write_dm_word_BIT_1___d41 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 1u));
  DEF_NOT_rg_dmcontrol_ndmreset_3_9_OR_write_dm_word_ETC___d60 = !DEF_rg_dmcontrol_ndmreset__h1767 || DEF_write_dm_word_BIT_1___d41;
  DEF_NOT_write_dm_word_BIT_1_1___d48 = !DEF_write_dm_word_BIT_1___d41;
  DEF_rg_dmcontrol_ndmreset_3_OR_NOT_write_dm_word_B_ETC___d58 = DEF_rg_dmcontrol_ndmreset__h1767 || DEF_NOT_write_dm_word_BIT_1_1___d48;
  DEF_rg_dmstatus_allunavail__h1783 = INST_rg_dmstatus_allunavail.METH_read();
  DEF_x__h3312 = (tUInt8)((tUInt8)15u & ARG_write_dm_word);
  DEF_write_dm_addr_EQ_0x60___d135 = ARG_write_dm_addr == (tUInt8)96u;
  DEF_write_dm_addr_EQ_0x10___d38 = ARG_write_dm_addr == (tUInt8)16u;
  DEF_write_dm_word_BIT_31_9_AND_rg_hart0_running_0___d100 = DEF_write_dm_word_BIT_31___d39 && DEF_rg_hart0_running__h1785;
  DEF_NOT_write_dm_word_BIT_31_9___d53 = !DEF_write_dm_word_BIT_31___d39;
  DEF_NOT_write_dm_word_BIT_30_7___d97 = !DEF_write_dm_word_BIT_30___d87;
  DEF_NOT_rg_hart0_running_0___d21 = !DEF_rg_hart0_running__h1785;
  DEF_write_dm_word_BIT_30_7_AND_NOT_rg_hart0_runnin_ETC___d99 = DEF_write_dm_word_BIT_30___d87 && DEF_NOT_rg_hart0_running_0___d21;
  DEF_NOT_write_dm_word_BIT_0_2___d127 = !DEF_write_dm_word_BIT_0___d42;
  DEF_NOT_write_dm_word_BIT_29_0___d66 = !DEF_write_dm_word_BIT_29___d40;
  DEF_rg_dmcontrol_ndmreset_3_AND_NOT_write_dm_word__ETC___d49 = DEF_rg_dmcontrol_ndmreset__h1767 && DEF_NOT_write_dm_word_BIT_1_1___d48;
  DEF_NOT_rg_dmstatus_allunavail_9___d47 = !DEF_rg_dmstatus_allunavail__h1783;
  DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d134 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_NOT_write_dm_word_BIT_0_2___d127 && DEF_write_dm_word_BIT_29___d40);
  DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d132 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_NOT_write_dm_word_BIT_0_2___d127 && DEF_write_dm_word_BIT_1___d41);
  DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d128 = DEF_write_dm_addr_EQ_0x10___d38 && DEF_NOT_write_dm_word_BIT_0_2___d127;
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d124 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && (DEF_NOT_rg_dmstatus_allunavail_9___d47 && (DEF_rg_dmcontrol_ndmreset_3_OR_NOT_write_dm_word_B_ETC___d58 && (DEF_NOT_rg_dmcontrol_ndmreset_3_9_OR_write_dm_word_ETC___d60 && (DEF_NOT_write_dm_word_BIT_29_0___d66 && (DEF_NOT_write_dm_word_BIT_30_7___d97 && DEF_write_dm_word_BIT_31_9_AND_rg_hart0_running_0___d100))))));
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d115 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && (DEF_NOT_rg_dmstatus_allunavail_9___d47 && (DEF_rg_dmcontrol_ndmreset_3_OR_NOT_write_dm_word_B_ETC___d58 && (DEF_NOT_rg_dmcontrol_ndmreset_3_9_OR_write_dm_word_ETC___d60 && (DEF_NOT_write_dm_word_BIT_29_0___d66 && (DEF_NOT_write_dm_word_BIT_31_9___d53 && DEF_write_dm_word_BIT_30_7_AND_NOT_rg_hart0_runnin_ETC___d99))))));
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d108 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && (DEF_NOT_rg_dmstatus_allunavail_9___d47 && (DEF_rg_dmcontrol_ndmreset_3_OR_NOT_write_dm_word_B_ETC___d58 && (DEF_NOT_rg_dmcontrol_ndmreset_3_9_OR_write_dm_word_ETC___d60 && (DEF_NOT_write_dm_word_BIT_29_0___d66 && ((DEF_NOT_write_dm_word_BIT_31_9___d53 || DEF_NOT_write_dm_word_BIT_30_7___d97) && (DEF_write_dm_word_BIT_30_7_AND_NOT_rg_hart0_runnin_ETC___d99 || DEF_write_dm_word_BIT_31_9_AND_rg_hart0_running_0___d100)))))));
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d84 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && (DEF_NOT_rg_dmstatus_allunavail_9___d47 && (DEF_rg_dmcontrol_ndmreset_3_OR_NOT_write_dm_word_B_ETC___d58 && (DEF_NOT_rg_dmcontrol_ndmreset_3_9_OR_write_dm_word_ETC___d60 && (DEF_NOT_write_dm_word_BIT_29_0___d66 && !(DEF_hartsel__h1901 == 0u))))));
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d94 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && (DEF_NOT_rg_dmstatus_allunavail_9___d47 && (DEF_rg_dmcontrol_ndmreset_3_OR_NOT_write_dm_word_B_ETC___d58 && (DEF_NOT_rg_dmcontrol_ndmreset_3_9_OR_write_dm_word_ETC___d60 && (DEF_NOT_write_dm_word_BIT_29_0___d66 && (DEF_write_dm_word_BIT_31___d39 && DEF_write_dm_word_BIT_30___d87))))));
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d73 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && (DEF_NOT_rg_dmstatus_allunavail_9___d47 && (DEF_rg_dmcontrol_ndmreset_3_OR_NOT_write_dm_word_B_ETC___d58 && (DEF_NOT_rg_dmcontrol_ndmreset_3_9_OR_write_dm_word_ETC___d60 && (DEF_NOT_write_dm_word_BIT_29_0___d66 && (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 26u)))))));
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d65 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && (DEF_NOT_rg_dmstatus_allunavail_9___d47 && (DEF_rg_dmcontrol_ndmreset_3_OR_NOT_write_dm_word_B_ETC___d58 && (DEF_NOT_rg_dmcontrol_ndmreset_3_9_OR_write_dm_word_ETC___d60 && DEF_write_dm_word_BIT_29___d40))));
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d57 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && (DEF_NOT_rg_dmstatus_allunavail_9___d47 && (DEF_rg_dmcontrol_ndmreset_3_AND_NOT_write_dm_word__ETC___d49 && DEF_write_dm_word_BIT_29___d40)));
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d52 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && (DEF_NOT_rg_dmstatus_allunavail_9___d47 && DEF_rg_dmcontrol_ndmreset_3_AND_NOT_write_dm_word__ETC___d49));
  DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d44 = DEF_write_dm_addr_EQ_0x10___d38 && (DEF_write_dm_word_BIT_0___d42 && DEF_rg_dmstatus_allunavail__h1783);
  if (DEF_write_dm_addr_EQ_0x10___d38)
    INST_rg_dmcontrol_haltreq.METH_write(DEF_write_dm_word_BIT_31___d39);
  if (DEF_write_dm_addr_EQ_0x10___d38)
    INST_rg_dmcontrol_hartreset.METH_write(DEF_write_dm_word_BIT_29___d40);
  if (DEF_write_dm_addr_EQ_0x10___d38)
    INST_rg_dmcontrol_ndmreset.METH_write(DEF_write_dm_word_BIT_1___d41);
  if (DEF_write_dm_addr_EQ_0x10___d38)
    INST_rg_dmcontrol_dmactive.METH_write(DEF_write_dm_word_BIT_0___d42);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d44)
      DEF_v__h2228 = dollar_stime(sim_hdl);
    else
      DEF_v__h2228 = 2863311530u;
  DEF_v__h2222 = DEF_v__h2228 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d44)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_1, DEF_v__h2222, ARG_write_dm_word);
  if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d52)
    INST_f_ndm_reset_reqs.METH_enq(DEF_NOT_write_dm_word_BIT_31_9___d53);
  if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d52)
    INST_rg_dmstatus_allunavail.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d57)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_2, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d57)
      dollar_display(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d57)
      dollar_display(sim_hdl, this, "s", &__str_literal_4);
  }
  if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d65)
    INST_f_hart0_reset_reqs.METH_enq(DEF_NOT_write_dm_word_BIT_31_9___d53);
  if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d65)
    INST_rg_hart0_hasreset.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d73)
      DEF_v__h2803 = dollar_stime(sim_hdl);
    else
      DEF_v__h2803 = 2863311530u;
  DEF_v__h2797 = DEF_v__h2803 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d73)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_5, DEF_v__h2797, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d84)
      DEF_v__h2905 = dollar_stime(sim_hdl);
    else
      DEF_v__h2905 = 2863311530u;
  }
  DEF_v__h2899 = DEF_v__h2905 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d84)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32,10",
		     &__str_literal_6,
		     DEF_v__h2899,
		     ARG_write_dm_word,
		     DEF_hartsel__h1901);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d94)
      DEF_v__h3016 = dollar_stime(sim_hdl);
    else
      DEF_v__h3016 = 2863311530u;
  }
  DEF_v__h3010 = DEF_v__h3016 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d94)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_7, DEF_v__h3010, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d94)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
  }
  if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d108)
    INST_f_hart0_run_halt_reqs.METH_enq(DEF_write_dm_word_BIT_30_7_AND_NOT_rg_hart0_runnin_ETC___d99);
  if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d115)
    INST_rg_dmstatus_allresumeack.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d115)
      DEF_v__h3151 = dollar_stime(sim_hdl);
    else
      DEF_v__h3151 = 2863311530u;
  DEF_v__h3145 = DEF_v__h3151 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d115)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_9, DEF_v__h3145);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d124)
      DEF_v__h3200 = dollar_stime(sim_hdl);
    else
      DEF_v__h3200 = 2863311530u;
  }
  DEF_v__h3194 = DEF_v__h3200 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x10_8_AND_write_dm_word_BIT__ETC___d124)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_10, DEF_v__h3194);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d128)
      DEF_v__h2180 = dollar_stime(sim_hdl);
    else
      DEF_v__h2180 = 2863311530u;
  }
  DEF_v__h2174 = DEF_v__h2180 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d128)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_11, DEF_v__h2174, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d132)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_12, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d132)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d132)
      dollar_display(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d134)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_12, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d134)
      dollar_display(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_write_dm_addr_EQ_0x10_8_AND_NOT_write_dm_word__ETC___d134)
      dollar_display(sim_hdl, this, "s", &__str_literal_16);
  }
  if (DEF_write_dm_addr_EQ_0x60___d135)
    INST_rg_verbosity.METH_write(DEF_x__h3312);
  if (DEF_write_dm_addr_EQ_0x60___d135)
    INST_f_hart0_other_reqs.METH_enq(DEF_x__h3312);
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_write()
{
  tUInt8 DEF_CAN_FIRE_write;
  tUInt8 PORT_RDY_write;
  DEF_rg_dmstatus_allunavail__h1783 = INST_rg_dmstatus_allunavail.METH_read();
  DEF_CAN_FIRE_write = (DEF_rg_dmstatus_allunavail__h1783 || (INST_f_ndm_reset_reqs.METH_i_notFull() && (INST_f_hart0_reset_reqs.METH_i_notFull() && INST_f_hart0_run_halt_reqs.METH_i_notFull()))) && INST_f_hart0_other_reqs.METH_i_notFull();
  PORT_RDY_write = DEF_CAN_FIRE_write;
  return PORT_RDY_write;
}

tUInt8 MOD_mkDM_Run_Control::METH_hart0_reset_client_request_get()
{
  tUInt8 DEF_hart0_reset_client_request_get__avValue1;
  tUInt8 PORT_hart0_reset_client_request_get;
  DEF_hart0_reset_client_request_get__avValue1 = INST_f_hart0_reset_reqs.METH_first();
  PORT_hart0_reset_client_request_get = DEF_hart0_reset_client_request_get__avValue1;
  INST_f_hart0_reset_reqs.METH_deq();
  return PORT_hart0_reset_client_request_get;
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_hart0_reset_client_request_get()
{
  tUInt8 DEF_CAN_FIRE_hart0_reset_client_request_get;
  tUInt8 PORT_RDY_hart0_reset_client_request_get;
  DEF_CAN_FIRE_hart0_reset_client_request_get = INST_f_hart0_reset_reqs.METH_i_notEmpty();
  PORT_RDY_hart0_reset_client_request_get = DEF_CAN_FIRE_hart0_reset_client_request_get;
  return PORT_RDY_hart0_reset_client_request_get;
}

void MOD_mkDM_Run_Control::METH_hart0_reset_client_response_put(tUInt8 ARG_hart0_reset_client_response_put)
{
  INST_f_hart0_reset_rsps.METH_enq(ARG_hart0_reset_client_response_put);
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_hart0_reset_client_response_put()
{
  tUInt8 DEF_CAN_FIRE_hart0_reset_client_response_put;
  tUInt8 PORT_RDY_hart0_reset_client_response_put;
  DEF_CAN_FIRE_hart0_reset_client_response_put = INST_f_hart0_reset_rsps.METH_i_notFull();
  PORT_RDY_hart0_reset_client_response_put = DEF_CAN_FIRE_hart0_reset_client_response_put;
  return PORT_RDY_hart0_reset_client_response_put;
}

tUInt8 MOD_mkDM_Run_Control::METH_hart0_client_run_halt_request_get()
{
  tUInt8 DEF_hart0_client_run_halt_request_get__avValue2;
  tUInt8 PORT_hart0_client_run_halt_request_get;
  DEF_hart0_client_run_halt_request_get__avValue2 = INST_f_hart0_run_halt_reqs.METH_first();
  PORT_hart0_client_run_halt_request_get = DEF_hart0_client_run_halt_request_get__avValue2;
  INST_f_hart0_run_halt_reqs.METH_deq();
  return PORT_hart0_client_run_halt_request_get;
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_hart0_client_run_halt_request_get()
{
  tUInt8 DEF_CAN_FIRE_hart0_client_run_halt_request_get;
  tUInt8 PORT_RDY_hart0_client_run_halt_request_get;
  DEF_CAN_FIRE_hart0_client_run_halt_request_get = INST_f_hart0_run_halt_reqs.METH_i_notEmpty();
  PORT_RDY_hart0_client_run_halt_request_get = DEF_CAN_FIRE_hart0_client_run_halt_request_get;
  return PORT_RDY_hart0_client_run_halt_request_get;
}

void MOD_mkDM_Run_Control::METH_hart0_client_run_halt_response_put(tUInt8 ARG_hart0_client_run_halt_response_put)
{
  INST_f_hart0_run_halt_rsps.METH_enq(ARG_hart0_client_run_halt_response_put);
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_hart0_client_run_halt_response_put()
{
  tUInt8 DEF_CAN_FIRE_hart0_client_run_halt_response_put;
  tUInt8 PORT_RDY_hart0_client_run_halt_response_put;
  DEF_CAN_FIRE_hart0_client_run_halt_response_put = INST_f_hart0_run_halt_rsps.METH_i_notFull();
  PORT_RDY_hart0_client_run_halt_response_put = DEF_CAN_FIRE_hart0_client_run_halt_response_put;
  return PORT_RDY_hart0_client_run_halt_response_put;
}

tUInt8 MOD_mkDM_Run_Control::METH_hart0_get_other_req_get()
{
  tUInt8 DEF_hart0_get_other_req_get__avValue3;
  tUInt8 PORT_hart0_get_other_req_get;
  DEF_hart0_get_other_req_get__avValue3 = INST_f_hart0_other_reqs.METH_first();
  PORT_hart0_get_other_req_get = DEF_hart0_get_other_req_get__avValue3;
  INST_f_hart0_other_reqs.METH_deq();
  return PORT_hart0_get_other_req_get;
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_hart0_get_other_req_get()
{
  tUInt8 DEF_CAN_FIRE_hart0_get_other_req_get;
  tUInt8 PORT_RDY_hart0_get_other_req_get;
  DEF_CAN_FIRE_hart0_get_other_req_get = INST_f_hart0_other_reqs.METH_i_notEmpty();
  PORT_RDY_hart0_get_other_req_get = DEF_CAN_FIRE_hart0_get_other_req_get;
  return PORT_RDY_hart0_get_other_req_get;
}

tUInt8 MOD_mkDM_Run_Control::METH_ndm_reset_client_request_get()
{
  tUInt8 DEF_ndm_reset_client_request_get__avValue4;
  tUInt8 PORT_ndm_reset_client_request_get;
  DEF_ndm_reset_client_request_get__avValue4 = INST_f_ndm_reset_reqs.METH_first();
  PORT_ndm_reset_client_request_get = DEF_ndm_reset_client_request_get__avValue4;
  INST_f_ndm_reset_reqs.METH_deq();
  return PORT_ndm_reset_client_request_get;
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_ndm_reset_client_request_get()
{
  tUInt8 DEF_CAN_FIRE_ndm_reset_client_request_get;
  tUInt8 PORT_RDY_ndm_reset_client_request_get;
  DEF_CAN_FIRE_ndm_reset_client_request_get = INST_f_ndm_reset_reqs.METH_i_notEmpty();
  PORT_RDY_ndm_reset_client_request_get = DEF_CAN_FIRE_ndm_reset_client_request_get;
  return PORT_RDY_ndm_reset_client_request_get;
}

void MOD_mkDM_Run_Control::METH_ndm_reset_client_response_put(tUInt8 ARG_ndm_reset_client_response_put)
{
  INST_f_ndm_reset_rsps.METH_enq(ARG_ndm_reset_client_response_put);
}

tUInt8 MOD_mkDM_Run_Control::METH_RDY_ndm_reset_client_response_put()
{
  tUInt8 DEF_CAN_FIRE_ndm_reset_client_response_put;
  tUInt8 PORT_RDY_ndm_reset_client_response_put;
  DEF_CAN_FIRE_ndm_reset_client_response_put = INST_f_ndm_reset_rsps.METH_i_notFull();
  PORT_RDY_ndm_reset_client_response_put = DEF_CAN_FIRE_ndm_reset_client_response_put;
  return PORT_RDY_ndm_reset_client_response_put;
}


/* Reset routines */

void MOD_mkDM_Run_Control::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rg_dmstatus_allunavail.reset_RST(ARG_rst_in);
  INST_rg_dmcontrol_dmactive.reset_RST(ARG_rst_in);
  INST_f_ndm_reset_rsps.reset_RST(ARG_rst_in);
  INST_f_ndm_reset_reqs.reset_RST(ARG_rst_in);
  INST_f_hart0_run_halt_rsps.reset_RST(ARG_rst_in);
  INST_f_hart0_run_halt_reqs.reset_RST(ARG_rst_in);
  INST_f_hart0_reset_rsps.reset_RST(ARG_rst_in);
  INST_f_hart0_reset_reqs.reset_RST(ARG_rst_in);
  INST_f_hart0_other_reqs.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkDM_Run_Control::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkDM_Run_Control::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_f_hart0_other_reqs.dump_state(indent + 2u);
  INST_f_hart0_reset_reqs.dump_state(indent + 2u);
  INST_f_hart0_reset_rsps.dump_state(indent + 2u);
  INST_f_hart0_run_halt_reqs.dump_state(indent + 2u);
  INST_f_hart0_run_halt_rsps.dump_state(indent + 2u);
  INST_f_ndm_reset_reqs.dump_state(indent + 2u);
  INST_f_ndm_reset_rsps.dump_state(indent + 2u);
  INST_rg_dmcontrol_dmactive.dump_state(indent + 2u);
  INST_rg_dmcontrol_haltreq.dump_state(indent + 2u);
  INST_rg_dmcontrol_hartreset.dump_state(indent + 2u);
  INST_rg_dmcontrol_ndmreset.dump_state(indent + 2u);
  INST_rg_dmstatus_allresumeack.dump_state(indent + 2u);
  INST_rg_dmstatus_allunavail.dump_state(indent + 2u);
  INST_rg_hart0_hasreset.dump_state(indent + 2u);
  INST_rg_hart0_running.dump_state(indent + 2u);
  INST_rg_verbosity.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkDM_Run_Control::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 29u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rg_hart0_running_0___d21", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dmcontrol_dmactive_read____d10", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dmcontrol_ndmreset__h1767", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dmstatus_allunavail__h1783", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_hart0_running__h1785", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2180", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2228", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2803", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2905", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3016", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3151", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3200", 32u);
  num = INST_f_hart0_other_reqs.dump_VCD_defs(num);
  num = INST_f_hart0_reset_reqs.dump_VCD_defs(num);
  num = INST_f_hart0_reset_rsps.dump_VCD_defs(num);
  num = INST_f_hart0_run_halt_reqs.dump_VCD_defs(num);
  num = INST_f_hart0_run_halt_rsps.dump_VCD_defs(num);
  num = INST_f_ndm_reset_reqs.dump_VCD_defs(num);
  num = INST_f_ndm_reset_rsps.dump_VCD_defs(num);
  num = INST_rg_dmcontrol_dmactive.dump_VCD_defs(num);
  num = INST_rg_dmcontrol_haltreq.dump_VCD_defs(num);
  num = INST_rg_dmcontrol_hartreset.dump_VCD_defs(num);
  num = INST_rg_dmcontrol_ndmreset.dump_VCD_defs(num);
  num = INST_rg_dmstatus_allresumeack.dump_VCD_defs(num);
  num = INST_rg_dmstatus_allunavail.dump_VCD_defs(num);
  num = INST_rg_hart0_hasreset.dump_VCD_defs(num);
  num = INST_rg_hart0_running.dump_VCD_defs(num);
  num = INST_rg_verbosity.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkDM_Run_Control::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_mkDM_Run_Control &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkDM_Run_Control::vcd_defs(tVCDDumpType dt, MOD_mkDM_Run_Control &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_rg_hart0_running_0___d21) != DEF_NOT_rg_hart0_running_0___d21)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rg_hart0_running_0___d21, 1u);
	backing.DEF_NOT_rg_hart0_running_0___d21 = DEF_NOT_rg_hart0_running_0___d21;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_rg_dmcontrol_dmactive_read____d10) != DEF_rg_dmcontrol_dmactive_read____d10)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dmcontrol_dmactive_read____d10, 1u);
	backing.DEF_rg_dmcontrol_dmactive_read____d10 = DEF_rg_dmcontrol_dmactive_read____d10;
      }
      ++num;
      if ((backing.DEF_rg_dmcontrol_ndmreset__h1767) != DEF_rg_dmcontrol_ndmreset__h1767)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dmcontrol_ndmreset__h1767, 1u);
	backing.DEF_rg_dmcontrol_ndmreset__h1767 = DEF_rg_dmcontrol_ndmreset__h1767;
      }
      ++num;
      if ((backing.DEF_rg_dmstatus_allunavail__h1783) != DEF_rg_dmstatus_allunavail__h1783)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dmstatus_allunavail__h1783, 1u);
	backing.DEF_rg_dmstatus_allunavail__h1783 = DEF_rg_dmstatus_allunavail__h1783;
      }
      ++num;
      if ((backing.DEF_rg_hart0_running__h1785) != DEF_rg_hart0_running__h1785)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_hart0_running__h1785, 1u);
	backing.DEF_rg_hart0_running__h1785 = DEF_rg_hart0_running__h1785;
      }
      ++num;
      if ((backing.DEF_v__h2180) != DEF_v__h2180)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2180, 32u);
	backing.DEF_v__h2180 = DEF_v__h2180;
      }
      ++num;
      if ((backing.DEF_v__h2228) != DEF_v__h2228)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2228, 32u);
	backing.DEF_v__h2228 = DEF_v__h2228;
      }
      ++num;
      if ((backing.DEF_v__h2803) != DEF_v__h2803)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2803, 32u);
	backing.DEF_v__h2803 = DEF_v__h2803;
      }
      ++num;
      if ((backing.DEF_v__h2905) != DEF_v__h2905)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2905, 32u);
	backing.DEF_v__h2905 = DEF_v__h2905;
      }
      ++num;
      if ((backing.DEF_v__h3016) != DEF_v__h3016)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3016, 32u);
	backing.DEF_v__h3016 = DEF_v__h3016;
      }
      ++num;
      if ((backing.DEF_v__h3151) != DEF_v__h3151)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3151, 32u);
	backing.DEF_v__h3151 = DEF_v__h3151;
      }
      ++num;
      if ((backing.DEF_v__h3200) != DEF_v__h3200)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3200, 32u);
	backing.DEF_v__h3200 = DEF_v__h3200;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_rg_hart0_running_0___d21, 1u);
      backing.DEF_NOT_rg_hart0_running_0___d21 = DEF_NOT_rg_hart0_running_0___d21;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_rg_dmcontrol_dmactive_read____d10, 1u);
      backing.DEF_rg_dmcontrol_dmactive_read____d10 = DEF_rg_dmcontrol_dmactive_read____d10;
      vcd_write_val(sim_hdl, num++, DEF_rg_dmcontrol_ndmreset__h1767, 1u);
      backing.DEF_rg_dmcontrol_ndmreset__h1767 = DEF_rg_dmcontrol_ndmreset__h1767;
      vcd_write_val(sim_hdl, num++, DEF_rg_dmstatus_allunavail__h1783, 1u);
      backing.DEF_rg_dmstatus_allunavail__h1783 = DEF_rg_dmstatus_allunavail__h1783;
      vcd_write_val(sim_hdl, num++, DEF_rg_hart0_running__h1785, 1u);
      backing.DEF_rg_hart0_running__h1785 = DEF_rg_hart0_running__h1785;
      vcd_write_val(sim_hdl, num++, DEF_v__h2180, 32u);
      backing.DEF_v__h2180 = DEF_v__h2180;
      vcd_write_val(sim_hdl, num++, DEF_v__h2228, 32u);
      backing.DEF_v__h2228 = DEF_v__h2228;
      vcd_write_val(sim_hdl, num++, DEF_v__h2803, 32u);
      backing.DEF_v__h2803 = DEF_v__h2803;
      vcd_write_val(sim_hdl, num++, DEF_v__h2905, 32u);
      backing.DEF_v__h2905 = DEF_v__h2905;
      vcd_write_val(sim_hdl, num++, DEF_v__h3016, 32u);
      backing.DEF_v__h3016 = DEF_v__h3016;
      vcd_write_val(sim_hdl, num++, DEF_v__h3151, 32u);
      backing.DEF_v__h3151 = DEF_v__h3151;
      vcd_write_val(sim_hdl, num++, DEF_v__h3200, 32u);
      backing.DEF_v__h3200 = DEF_v__h3200;
    }
}

void MOD_mkDM_Run_Control::vcd_prims(tVCDDumpType dt, MOD_mkDM_Run_Control &backing)
{
  INST_f_hart0_other_reqs.dump_VCD(dt, backing.INST_f_hart0_other_reqs);
  INST_f_hart0_reset_reqs.dump_VCD(dt, backing.INST_f_hart0_reset_reqs);
  INST_f_hart0_reset_rsps.dump_VCD(dt, backing.INST_f_hart0_reset_rsps);
  INST_f_hart0_run_halt_reqs.dump_VCD(dt, backing.INST_f_hart0_run_halt_reqs);
  INST_f_hart0_run_halt_rsps.dump_VCD(dt, backing.INST_f_hart0_run_halt_rsps);
  INST_f_ndm_reset_reqs.dump_VCD(dt, backing.INST_f_ndm_reset_reqs);
  INST_f_ndm_reset_rsps.dump_VCD(dt, backing.INST_f_ndm_reset_rsps);
  INST_rg_dmcontrol_dmactive.dump_VCD(dt, backing.INST_rg_dmcontrol_dmactive);
  INST_rg_dmcontrol_haltreq.dump_VCD(dt, backing.INST_rg_dmcontrol_haltreq);
  INST_rg_dmcontrol_hartreset.dump_VCD(dt, backing.INST_rg_dmcontrol_hartreset);
  INST_rg_dmcontrol_ndmreset.dump_VCD(dt, backing.INST_rg_dmcontrol_ndmreset);
  INST_rg_dmstatus_allresumeack.dump_VCD(dt, backing.INST_rg_dmstatus_allresumeack);
  INST_rg_dmstatus_allunavail.dump_VCD(dt, backing.INST_rg_dmstatus_allunavail);
  INST_rg_hart0_hasreset.dump_VCD(dt, backing.INST_rg_hart0_hasreset);
  INST_rg_hart0_running.dump_VCD(dt, backing.INST_rg_hart0_running);
  INST_rg_verbosity.dump_VCD(dt, backing.INST_rg_verbosity);
}
