\hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable}{}\doxysection{APB2 Peripheral Low Power Enable Disable}
\label{group___r_c_c___a_p_b2___low_power___enable___disable}\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}


Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga454514918be60a95069da332eb212712}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga04863ff5c2174552387c549f0410df43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga531cefe824de1fa7461b34030d30d75f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wake-\/up from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga04863ff5c2174552387c549f0410df43}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga04863ff5c2174552387c549f0410df43}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}\label{group___r_c_c___a_p_b2___low_power___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga531cefe824de1fa7461b34030d30d75f}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga531cefe824de1fa7461b34030d30d75f}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga454514918be60a95069da332eb212712}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga454514918be60a95069da332eb212712}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}))}

\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}} 
\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}!APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}))}

