<stg><name>fft</name>


<trans_list>

<trans id="791" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="2" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="12" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="22" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="36" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="36" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="44" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="46" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="47" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="54" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="56" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="57" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="70" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln9_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="70" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %log_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="log_0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="28" op_0_bw="32">
<![CDATA[
entry:1 %span_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="span_2_0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_twid_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_twid_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_twid_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_twid_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_twid_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_twid_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_twid_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_twid_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:19 %store_ln8 = store i28 512, i28 %span_2_0

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:20 %store_ln8 = store i4 0, i4 %log_0

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln8 = br void %for.cond.0

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.cond.0:0 %log_0_load = load i4 %log_0

]]></Node>
<StgValue><ssdm name="log_0_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond.0:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.0:2 %icmp_ln8 = icmp_eq  i4 %log_0_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond.0:3 %br_ln8 = br i1 %icmp_ln8, void %inner.0, void %for.end55

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
inner.0:0 %span_2_0_load = load i28 %span_2_0

]]></Node>
<StgValue><ssdm name="span_2_0_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="28">
<![CDATA[
inner.0:1 %span_2_0_cast = sext i28 %span_2_0_load

]]></Node>
<StgValue><ssdm name="span_2_0_cast"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="4">
<![CDATA[
inner.0:2 %log_0_cast = zext i4 %log_0_load

]]></Node>
<StgValue><ssdm name="log_0_cast"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
inner.0:3 %specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
inner.0:4 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner.0:5 %tmp = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %span_2_0_load, i32 10, i32 27

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
inner.0:6 %icmp_ln9 = icmp_slt  i18 %tmp, i18 1

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
inner.0:7 %br_ln9 = br i1 %icmp_ln9, void %for.inc53.0, void %for.body2.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="28">
<![CDATA[
for.body2.0.preheader:0 %trunc_ln10 = trunc i28 %span_2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="28">
<![CDATA[
for.body2.0.preheader:1 %trunc_ln10_1 = trunc i28 %span_2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln10_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="28">
<![CDATA[
for.body2.0.preheader:2 %trunc_ln11 = trunc i28 %span_2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body2.0.preheader:3 %xor_ln11_2 = xor i10 %trunc_ln11, i10 1023

]]></Node>
<StgValue><ssdm name="xor_ln11_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.body2.0.preheader:4 %br_ln4 = br void %fpga_resource_hint.for.body2.5

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0">
<![CDATA[
for.end55:0 %ret_ln31 = ret

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.5:0 %odd_1_0 = phi i32 %add_ln9, void %for.inc.0, i32 %span_2_0_cast, void %for.body2.0.preheader

]]></Node>
<StgValue><ssdm name="odd_1_0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:2 %trunc_ln10_2 = trunc i32 %odd_1_0

]]></Node>
<StgValue><ssdm name="trunc_ln10_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:3 %trunc_ln10_3 = trunc i32 %odd_1_0

]]></Node>
<StgValue><ssdm name="trunc_ln10_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:4 %trunc_ln10_4 = trunc i32 %odd_1_0

]]></Node>
<StgValue><ssdm name="trunc_ln10_4"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:6 %or_ln11 = or i8 %trunc_ln10_3, i8 %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body2.5:7 %or_ln11_1 = or i9 %trunc_ln10_2, i9 %trunc_ln10

]]></Node>
<StgValue><ssdm name="or_ln11_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body2.5:9 %and_ln11 = and i10 %trunc_ln10_4, i10 %xor_ln11_2

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:11 %xor_ln11_3 = xor i8 %or_ln11, i8 %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="xor_ln11_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body2.5:12 %xor_ln11_4 = xor i9 %or_ln11_1, i9 %trunc_ln10

]]></Node>
<StgValue><ssdm name="xor_ln11_4"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:15 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln11_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:17 %zext_ln13 = zext i8 %xor_ln11_3

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:18 %real_0_addr = getelementptr i128 %real_0, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="real_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:19 %real_0_load = load i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="real_0_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:24 %real_1_addr = getelementptr i128 %real_1, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="real_1_addr"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:25 %real_1_load = load i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="real_1_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:32 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %or_ln11_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:34 %zext_ln13_3 = zext i8 %or_ln11

]]></Node>
<StgValue><ssdm name="zext_ln13_3"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:35 %real_0_addr_1 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="real_0_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:36 %real_0_load_1 = load i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="real_0_load_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:41 %real_1_addr_1 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="real_1_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:42 %real_1_load_1 = load i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="real_1_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="132" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:5 %or_ln10 = or i32 %odd_1_0, i32 %span_2_0_cast

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:8 %xor_ln11 = xor i32 %or_ln10, i32 %span_2_0_cast

]]></Node>
<StgValue><ssdm name="xor_ln11"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:14 %lshr_ln = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %xor_ln11, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body2.5:16 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:19 %real_0_load = load i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="real_0_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:20 %zext_ln13_1 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:21 %lshr_ln13 = lshr i128 %real_0_load, i128 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="lshr_ln13"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:22 %trunc_ln13 = trunc i128 %lshr_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:23 %bitcast_ln13 = bitcast i64 %trunc_ln13

]]></Node>
<StgValue><ssdm name="bitcast_ln13"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:25 %real_1_load = load i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="real_1_load"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:26 %zext_ln13_2 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln13_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:27 %lshr_ln13_1 = lshr i128 %real_1_load, i128 %zext_ln13_2

]]></Node>
<StgValue><ssdm name="lshr_ln13_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:28 %trunc_ln13_1 = trunc i128 %lshr_ln13_1

]]></Node>
<StgValue><ssdm name="trunc_ln13_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:29 %bitcast_ln13_1 = bitcast i64 %trunc_ln13_1

]]></Node>
<StgValue><ssdm name="bitcast_ln13_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.for.body2.5:30 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13, i64 %bitcast_ln13_1, i23 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:31 %lshr_ln13_2 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln10, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln13_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body2.5:33 %shl_ln13_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln13_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:36 %real_0_load_1 = load i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="real_0_load_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:37 %zext_ln13_4 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13_4"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:38 %lshr_ln13_3 = lshr i128 %real_0_load_1, i128 %zext_ln13_4

]]></Node>
<StgValue><ssdm name="lshr_ln13_3"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:39 %trunc_ln13_2 = trunc i128 %lshr_ln13_3

]]></Node>
<StgValue><ssdm name="trunc_ln13_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:40 %bitcast_ln13_2 = bitcast i64 %trunc_ln13_2

]]></Node>
<StgValue><ssdm name="bitcast_ln13_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:42 %real_1_load_1 = load i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="real_1_load_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:43 %zext_ln13_6 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13_6"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:44 %lshr_ln13_5 = lshr i128 %real_1_load_1, i128 %zext_ln13_6

]]></Node>
<StgValue><ssdm name="lshr_ln13_5"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:45 %trunc_ln13_3 = trunc i128 %lshr_ln13_5

]]></Node>
<StgValue><ssdm name="trunc_ln13_3"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:46 %bitcast_ln13_3 = bitcast i64 %trunc_ln13_3

]]></Node>
<StgValue><ssdm name="bitcast_ln13_3"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.for.body2.5:47 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_2, i64 %bitcast_ln13_3, i23 %lshr_ln13_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:52 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln10, i32 9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="161" st_id="5" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="163" st_id="6" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="165" st_id="7" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="167" st_id="8" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:49 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.5:1 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body2.5:10 %zext_ln11 = zext i10 %and_ln11

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.5:13 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:50 %rend6_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6_0"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:53 %bitcast_ln14 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:54 %zext_ln14 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:55 %shl_ln14 = shl i128 18446744073709551615, i128 %zext_ln14

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:56 %xor_ln14 = xor i128 %shl_ln14, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.5:57 %br_ln14 = br i1 %tmp_4, void %arrayidx42.case.0.0, void %arrayidx42.case.1.0

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.0:0 %and_ln14_1 = and i128 %real_0_load_1, i128 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14_1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.0.0:1 %zext_ln14_2 = zext i64 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.0:2 %shl_ln14_2 = shl i128 %zext_ln14_2, i128 %zext_ln14

]]></Node>
<StgValue><ssdm name="shl_ln14_2"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.0:3 %or_ln14_1 = or i128 %and_ln14_1, i128 %shl_ln14_2

]]></Node>
<StgValue><ssdm name="or_ln14_1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx42.case.0.0:4 %store_ln14 = store i128 %or_ln14_1, i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.0.0:5 %br_ln14 = br void %arrayidx42.exit.0

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.0:0 %and_ln14 = and i128 %real_1_load_1, i128 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.1.0:1 %zext_ln14_1 = zext i64 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.0:2 %shl_ln14_1 = shl i128 %zext_ln14_1, i128 %zext_ln14

]]></Node>
<StgValue><ssdm name="shl_ln14_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.0:3 %or_ln14 = or i128 %and_ln14, i128 %shl_ln14_1

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx42.case.1.0:4 %store_ln14 = store i128 %or_ln14, i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.1.0:5 %br_ln14 = br void %arrayidx42.exit.0

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx42.exit.0:0 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln11, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
arrayidx42.exit.0:1 %bitcast_ln15 = bitcast i64 %temp

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx42.exit.0:2 %br_ln15 = br i1 %tmp_6, void %arrayidx1.case.0.0, void %arrayidx1.case.1.0

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="196" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.0:0 %real_0_load_2 = load i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="real_0_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.0:0 %real_0_load_2 = load i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="real_0_load_2"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="7">
<![CDATA[
arrayidx1.case.0.0:1 %zext_ln15_2 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:2 %shl_ln15_2 = shl i128 18446744073709551615, i128 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="shl_ln15_2"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:3 %xor_ln15_1 = xor i128 %shl_ln15_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln15_1"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:4 %and_ln15_1 = and i128 %real_0_load_2, i128 %xor_ln15_1

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="128" op_0_bw="64">
<![CDATA[
arrayidx1.case.0.0:5 %zext_ln15_3 = zext i64 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:6 %shl_ln15_3 = shl i128 %zext_ln15_3, i128 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="shl_ln15_3"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:7 %or_ln15_1 = or i128 %and_ln15_1, i128 %shl_ln15_3

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx1.case.0.0:8 %store_ln15 = store i128 %or_ln15_1, i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.0.0:9 %br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.3

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.1.0:0 %real_1_load_2 = load i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="real_1_load_2"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="128" op_0_bw="7">
<![CDATA[
arrayidx1.case.1.0:1 %zext_ln15 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:2 %shl_ln15 = shl i128 18446744073709551615, i128 %zext_ln15

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:3 %xor_ln15 = xor i128 %shl_ln15, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:4 %and_ln15 = and i128 %real_1_load_2, i128 %xor_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="64">
<![CDATA[
arrayidx1.case.1.0:5 %zext_ln15_1 = zext i64 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:6 %shl_ln15_1 = shl i128 %zext_ln15_1, i128 %zext_ln15

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:7 %or_ln15 = or i128 %and_ln15, i128 %shl_ln15_1

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx1.case.1.0:8 %store_ln15 = store i128 %or_ln15, i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.1.0:9 %br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.3

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:1 %img_0_addr = getelementptr i128 %img_0, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="img_0_addr"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:2 %img_0_load = load i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="img_0_load"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:7 %img_1_addr = getelementptr i128 %img_1, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="img_1_addr"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:8 %img_1_load = load i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="img_1_load"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:14 %img_0_addr_1 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="img_0_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:15 %img_0_load_1 = load i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="img_0_load_1"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:20 %img_1_addr_1 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="img_1_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:21 %img_1_load_1 = load i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="img_1_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="225" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.1.0:0 %real_1_load_2 = load i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="real_1_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="226" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:2 %img_0_load = load i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="img_0_load"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:3 %zext_ln17 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:4 %lshr_ln17 = lshr i128 %img_0_load, i128 %zext_ln17

]]></Node>
<StgValue><ssdm name="lshr_ln17"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:5 %trunc_ln17 = trunc i128 %lshr_ln17

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:6 %bitcast_ln17 = bitcast i64 %trunc_ln17

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:8 %img_1_load = load i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="img_1_load"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:9 %zext_ln17_1 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:10 %lshr_ln17_1 = lshr i128 %img_1_load, i128 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="lshr_ln17_1"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:11 %trunc_ln17_1 = trunc i128 %lshr_ln17_1

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:12 %bitcast_ln17_1 = bitcast i64 %trunc_ln17_1

]]></Node>
<StgValue><ssdm name="bitcast_ln17_1"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:13 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17, i64 %bitcast_ln17_1, i23 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:15 %img_0_load_1 = load i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="img_0_load_1"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:16 %zext_ln17_2 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:17 %lshr_ln17_2 = lshr i128 %img_0_load_1, i128 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="lshr_ln17_2"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:18 %trunc_ln17_2 = trunc i128 %lshr_ln17_2

]]></Node>
<StgValue><ssdm name="trunc_ln17_2"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:19 %bitcast_ln17_2 = bitcast i64 %trunc_ln17_2

]]></Node>
<StgValue><ssdm name="bitcast_ln17_2"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:21 %img_1_load_1 = load i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="img_1_load_1"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:22 %zext_ln17_3 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:23 %lshr_ln17_3 = lshr i128 %img_1_load_1, i128 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="lshr_ln17_3"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:24 %trunc_ln17_3 = trunc i128 %lshr_ln17_3

]]></Node>
<StgValue><ssdm name="trunc_ln17_3"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:25 %bitcast_ln17_3 = bitcast i64 %trunc_ln17_3

]]></Node>
<StgValue><ssdm name="bitcast_ln17_3"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:26 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_2, i64 %bitcast_ln17_3, i23 %lshr_ln13_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="248" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="250" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="252" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="254" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="256" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:28 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:0 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:29 %rend2_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2_0"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:31 %bitcast_ln18 = bitcast i64 %sub1

]]></Node>
<StgValue><ssdm name="bitcast_ln18"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:32 %zext_ln18 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:33 %shl_ln18 = shl i128 18446744073709551615, i128 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:34 %xor_ln18 = xor i128 %shl_ln18, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:35 %br_ln18 = br i1 %tmp_4, void %arrayidx164.case.0.0, void %arrayidx164.case.1.0

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.0:0 %and_ln18_1 = and i128 %img_0_load_1, i128 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18_1"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="64">
<![CDATA[
arrayidx164.case.0.0:1 %zext_ln18_2 = zext i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.0:2 %shl_ln18_2 = shl i128 %zext_ln18_2, i128 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18_2"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.0:3 %or_ln18_1 = or i128 %and_ln18_1, i128 %shl_ln18_2

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx164.case.0.0:4 %store_ln18 = store i128 %or_ln18_1, i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.case.0.0:5 %br_ln18 = br void %arrayidx164.exit.0

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.0:0 %and_ln18 = and i128 %img_1_load_1, i128 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="64">
<![CDATA[
arrayidx164.case.1.0:1 %zext_ln18_1 = zext i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.0:2 %shl_ln18_1 = shl i128 %zext_ln18_1, i128 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18_1"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.0:3 %or_ln18 = or i128 %and_ln18, i128 %shl_ln18_1

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx164.case.1.0:4 %store_ln18 = store i128 %or_ln18, i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.case.1.0:5 %br_ln18 = br void %arrayidx164.exit.0

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64">
<![CDATA[
arrayidx164.exit.0:0 %bitcast_ln19 = bitcast i64 %temp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx164.exit.0:1 %br_ln19 = br i1 %tmp_6, void %arrayidx143.case.0.0, void %arrayidx143.case.1.0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="280" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.0.0:0 %img_0_load_2 = load i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="img_0_load_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="281" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.0.0:0 %img_0_load_2 = load i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="img_0_load_2"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="7">
<![CDATA[
arrayidx143.case.0.0:1 %zext_ln19_2 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln19_2"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:2 %shl_ln19_2 = shl i128 18446744073709551615, i128 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="shl_ln19_2"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:3 %xor_ln19_1 = xor i128 %shl_ln19_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln19_1"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:4 %and_ln19_1 = and i128 %img_0_load_2, i128 %xor_ln19_1

]]></Node>
<StgValue><ssdm name="and_ln19_1"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="128" op_0_bw="64">
<![CDATA[
arrayidx143.case.0.0:5 %zext_ln19_3 = zext i64 %bitcast_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_3"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:6 %shl_ln19_3 = shl i128 %zext_ln19_3, i128 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="shl_ln19_3"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:7 %or_ln19_1 = or i128 %and_ln19_1, i128 %shl_ln19_3

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx143.case.0.0:8 %store_ln19 = store i128 %or_ln19_1, i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.case.0.0:9 %br_ln19 = br void %arrayidx143.exit.0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.1.0:0 %img_1_load_2 = load i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="img_1_load_2"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="7">
<![CDATA[
arrayidx143.case.1.0:1 %zext_ln19 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:2 %shl_ln19 = shl i128 18446744073709551615, i128 %zext_ln19

]]></Node>
<StgValue><ssdm name="shl_ln19"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:3 %xor_ln19 = xor i128 %shl_ln19, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:4 %and_ln19 = and i128 %img_1_load_2, i128 %xor_ln19

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="64">
<![CDATA[
arrayidx143.case.1.0:5 %zext_ln19_1 = zext i64 %bitcast_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:6 %shl_ln19_1 = shl i128 %zext_ln19_1, i128 %zext_ln19

]]></Node>
<StgValue><ssdm name="shl_ln19_1"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:7 %or_ln19 = or i128 %and_ln19, i128 %shl_ln19_1

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx143.case.1.0:8 %store_ln19 = store i128 %or_ln19, i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.case.1.0:9 %br_ln19 = br void %arrayidx143.exit.0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx143.exit.0:0 %shl_ln21 = shl i11 %zext_ln11, i11 %log_0_cast

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="11">
<![CDATA[
arrayidx143.exit.0:1 %trunc_ln21 = trunc i11 %shl_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="11">
<![CDATA[
arrayidx143.exit.0:2 %trunc_ln21_1 = trunc i11 %shl_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx143.exit.0:3 %icmp_ln22 = icmp_eq  i10 %trunc_ln21, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx143.exit.0:4 %br_ln22 = br i1 %icmp_ln22, void %fpga_resource_hint.if.then.1, void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then.1:1 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %shl_ln21, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.1:2 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %shl_ln21, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="308" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.1.0:0 %img_1_load_2 = load i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="img_1_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:4 %zext_ln23 = zext i7 %trunc_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:5 %real_twid_0_addr = getelementptr i128 %real_twid_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="real_twid_0_addr"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:6 %real_twid_0_load = load i7 %real_twid_0_addr

]]></Node>
<StgValue><ssdm name="real_twid_0_load"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:11 %real_twid_1_addr = getelementptr i128 %real_twid_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="real_twid_1_addr"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:12 %real_twid_1_load = load i7 %real_twid_1_addr

]]></Node>
<StgValue><ssdm name="real_twid_1_load"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:18 %real_0_load_3 = load i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="real_0_load_3"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:23 %real_1_load_3 = load i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="real_1_load_3"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:31 %img_twid_0_addr = getelementptr i128 %img_twid_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="img_twid_0_addr"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:32 %img_twid_0_load = load i7 %img_twid_0_addr

]]></Node>
<StgValue><ssdm name="img_twid_0_load"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:37 %img_twid_1_addr = getelementptr i128 %img_twid_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="img_twid_1_addr"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:38 %img_twid_1_load = load i7 %img_twid_1_addr

]]></Node>
<StgValue><ssdm name="img_twid_1_load"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:44 %img_0_load_3 = load i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="img_0_load_3"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:49 %img_1_load_3 = load i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="img_1_load_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.if.then.1:3 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_8, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:6 %real_twid_0_load = load i7 %real_twid_0_addr

]]></Node>
<StgValue><ssdm name="real_twid_0_load"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:7 %zext_ln23_1 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:8 %lshr_ln23 = lshr i128 %real_twid_0_load, i128 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="lshr_ln23"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:9 %trunc_ln23 = trunc i128 %lshr_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:10 %bitcast_ln23 = bitcast i64 %trunc_ln23

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:12 %real_twid_1_load = load i7 %real_twid_1_addr

]]></Node>
<StgValue><ssdm name="real_twid_1_load"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:13 %zext_ln23_2 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:14 %lshr_ln23_1 = lshr i128 %real_twid_1_load, i128 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="lshr_ln23_1"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:15 %trunc_ln23_1 = trunc i128 %lshr_ln23_1

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:16 %bitcast_ln23_1 = bitcast i64 %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.if.then.1:17 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln23, i64 %bitcast_ln23_1, i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:18 %real_0_load_3 = load i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="real_0_load_3"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:19 %zext_ln23_4 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:20 %lshr_ln23_3 = lshr i128 %real_0_load_3, i128 %zext_ln23_4

]]></Node>
<StgValue><ssdm name="lshr_ln23_3"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:21 %trunc_ln23_2 = trunc i128 %lshr_ln23_3

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:22 %bitcast_ln23_2 = bitcast i64 %trunc_ln23_2

]]></Node>
<StgValue><ssdm name="bitcast_ln23_2"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:23 %real_1_load_3 = load i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="real_1_load_3"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:24 %zext_ln23_5 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:25 %lshr_ln23_4 = lshr i128 %real_1_load_3, i128 %zext_ln23_5

]]></Node>
<StgValue><ssdm name="lshr_ln23_4"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:26 %trunc_ln23_3 = trunc i128 %lshr_ln23_4

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:27 %bitcast_ln23_3 = bitcast i64 %trunc_ln23_3

]]></Node>
<StgValue><ssdm name="bitcast_ln23_3"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.if.then.1:28 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln23_2, i64 %bitcast_ln23_3, i23 %lshr_ln13_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:32 %img_twid_0_load = load i7 %img_twid_0_addr

]]></Node>
<StgValue><ssdm name="img_twid_0_load"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:33 %zext_ln24 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:34 %lshr_ln24 = lshr i128 %img_twid_0_load, i128 %zext_ln24

]]></Node>
<StgValue><ssdm name="lshr_ln24"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:35 %trunc_ln24 = trunc i128 %lshr_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:36 %bitcast_ln24 = bitcast i64 %trunc_ln24

]]></Node>
<StgValue><ssdm name="bitcast_ln24"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:38 %img_twid_1_load = load i7 %img_twid_1_addr

]]></Node>
<StgValue><ssdm name="img_twid_1_load"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:39 %zext_ln24_1 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:40 %lshr_ln24_1 = lshr i128 %img_twid_1_load, i128 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="lshr_ln24_1"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:41 %trunc_ln24_1 = trunc i128 %lshr_ln24_1

]]></Node>
<StgValue><ssdm name="trunc_ln24_1"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:42 %bitcast_ln24_1 = bitcast i64 %trunc_ln24_1

]]></Node>
<StgValue><ssdm name="bitcast_ln24_1"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.if.then.1:43 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24, i64 %bitcast_ln24_1, i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:44 %img_0_load_3 = load i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="img_0_load_3"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:45 %zext_ln24_2 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:46 %lshr_ln24_2 = lshr i128 %img_0_load_3, i128 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="lshr_ln24_2"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:47 %trunc_ln24_2 = trunc i128 %lshr_ln24_2

]]></Node>
<StgValue><ssdm name="trunc_ln24_2"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:48 %bitcast_ln24_2 = bitcast i64 %trunc_ln24_2

]]></Node>
<StgValue><ssdm name="bitcast_ln24_2"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:49 %img_1_load_3 = load i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="img_1_load_3"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:50 %zext_ln24_3 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:51 %lshr_ln24_3 = lshr i128 %img_1_load_3, i128 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="lshr_ln24_3"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:52 %trunc_ln24_3 = trunc i128 %lshr_ln24_3

]]></Node>
<StgValue><ssdm name="trunc_ln24_3"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:53 %bitcast_ln24_3 = bitcast i64 %trunc_ln24_3

]]></Node>
<StgValue><ssdm name="bitcast_ln24_3"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.if.then.1:54 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln24_2, i64 %bitcast_ln24_3, i23 %lshr_ln13_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="367" st_id="26" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="371" st_id="27" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="375" st_id="28" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="379" st_id="29" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="383" st_id="30" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:30 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:56 %specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln23"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="389" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="391" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="393" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="394" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="395" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="397" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:62 %bitcast_ln25 = bitcast i64 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln25"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="400" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:0 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="401" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.1:58 %rend12_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend12_0"/></StgValue>
</operation>

<operation id="402" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:63 %bitcast_ln27 = bitcast i64 %temp_2

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="403" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:64 %zext_ln25 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="404" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:65 %shl_ln25 = shl i128 18446744073709551615, i128 %zext_ln25

]]></Node>
<StgValue><ssdm name="shl_ln25"/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:66 %xor_ln25 = xor i128 %shl_ln25, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:67 %br_ln25 = br i1 %tmp_4, void %arrayidx42.case.019.0, void %arrayidx42.case.120.0

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:0 %and_ln25_1 = and i128 %img_0_load_3, i128 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25_1"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.019.0:1 %zext_ln25_2 = zext i64 %bitcast_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:2 %shl_ln25_2 = shl i128 %zext_ln25_2, i128 %zext_ln25

]]></Node>
<StgValue><ssdm name="shl_ln25_2"/></StgValue>
</operation>

<operation id="410" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:3 %or_ln25_1 = or i128 %and_ln25_1, i128 %shl_ln25_2

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.019.0:4 %store_ln25 = store i128 %or_ln25_1, i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="128" op_0_bw="7">
<![CDATA[
arrayidx42.case.019.0:5 %zext_ln27_2 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:6 %shl_ln27_2 = shl i128 18446744073709551615, i128 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="shl_ln27_2"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:7 %xor_ln27_1 = xor i128 %shl_ln27_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln27_1"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:8 %and_ln27_1 = and i128 %real_0_load_3, i128 %xor_ln27_1

]]></Node>
<StgValue><ssdm name="and_ln27_1"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.019.0:9 %zext_ln27_3 = zext i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:10 %shl_ln27_3 = shl i128 %zext_ln27_3, i128 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="shl_ln27_3"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:11 %or_ln27_1 = or i128 %and_ln27_1, i128 %shl_ln27_3

]]></Node>
<StgValue><ssdm name="or_ln27_1"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.019.0:12 %store_ln27 = store i128 %or_ln27_1, i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.019.0:13 %br_ln27 = br void %arrayidx42.exit18.0

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:0 %and_ln25 = and i128 %img_1_load_3, i128 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.120.0:1 %zext_ln25_1 = zext i64 %bitcast_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:2 %shl_ln25_1 = shl i128 %zext_ln25_1, i128 %zext_ln25

]]></Node>
<StgValue><ssdm name="shl_ln25_1"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:3 %or_ln25 = or i128 %and_ln25, i128 %shl_ln25_1

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.120.0:4 %store_ln25 = store i128 %or_ln25, i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="128" op_0_bw="7">
<![CDATA[
arrayidx42.case.120.0:5 %zext_ln27 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:6 %shl_ln27 = shl i128 18446744073709551615, i128 %zext_ln27

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:7 %xor_ln27 = xor i128 %shl_ln27, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:8 %and_ln27 = and i128 %real_1_load_3, i128 %xor_ln27

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.120.0:9 %zext_ln27_1 = zext i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:10 %shl_ln27_1 = shl i128 %zext_ln27_1, i128 %zext_ln27

]]></Node>
<StgValue><ssdm name="shl_ln27_1"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:11 %or_ln27 = or i128 %and_ln27, i128 %shl_ln27_1

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.120.0:12 %store_ln27 = store i128 %or_ln27, i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.120.0:13 %br_ln27 = br void %arrayidx42.exit18.0

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.exit18.0:0 %br_ln28 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="436" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.0:0 %add_ln9 = add i32 %or_ln10, i32 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="437" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.0:1 %tmp_13 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln9, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="438" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc.0:2 %icmp_ln9_1 = icmp_slt  i22 %tmp_13, i22 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="439" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0:3 %br_ln9 = br i1 %icmp_ln9_1, void %for.inc53.0.loopexit, void %fpga_resource_hint.for.body2.5

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="440" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.0.loopexit:0 %br_ln0 = br void %for.inc53.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="441" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
for.inc53.0:0 %span_2_0_load_1 = load i28 %span_2_0

]]></Node>
<StgValue><ssdm name="span_2_0_load_1"/></StgValue>
</operation>

<operation id="442" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.0:1 %tmp_14 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="443" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="27">
<![CDATA[
for.inc53.0:2 %sext_ln8 = sext i27 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="444" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.0:3 %or_ln8 = or i4 %log_0_load, i4 1

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="445" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="4">
<![CDATA[
for.inc53.0:4 %zext_ln9 = zext i4 %or_ln8

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="446" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="17" op_0_bw="17" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.0:5 %tmp_15 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %span_2_0_load_1, i32 11, i32 27

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="447" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc53.0:6 %icmp_ln9_2 = icmp_slt  i17 %tmp_15, i17 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="448" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53.0:7 %br_ln9 = br i1 %icmp_ln9_2, void %for.inc53.1, void %for.body2.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="449" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body2.1.preheader:0 %trunc_ln10_5 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln10_5"/></StgValue>
</operation>

<operation id="450" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body2.1.preheader:1 %trunc_ln10_7 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln10_7"/></StgValue>
</operation>

<operation id="451" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body2.1.preheader:2 %trunc_ln11_5 = partselect i10 @_ssdm_op_PartSelect.i10.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln11_5"/></StgValue>
</operation>

<operation id="452" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body2.1.preheader:3 %xor_ln11_5 = xor i10 %trunc_ln11_5, i10 1023

]]></Node>
<StgValue><ssdm name="xor_ln11_5"/></StgValue>
</operation>

<operation id="453" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
for.body2.1.preheader:4 %br_ln4 = br void %fpga_resource_hint.for.body2.51

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="454" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.51:0 %odd_1_1 = phi i32 %add_ln9_1, void %for.inc.1, i32 %sext_ln8, void %for.body2.1.preheader

]]></Node>
<StgValue><ssdm name="odd_1_1"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:2 %trunc_ln10_6 = trunc i32 %odd_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln10_6"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:3 %trunc_ln10_8 = trunc i32 %odd_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln10_8"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:4 %trunc_ln10_9 = trunc i32 %odd_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln10_9"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:6 %or_ln11_2 = or i8 %trunc_ln10_8, i8 %trunc_ln10_7

]]></Node>
<StgValue><ssdm name="or_ln11_2"/></StgValue>
</operation>

<operation id="459" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body2.51:7 %or_ln11_3 = or i9 %trunc_ln10_6, i9 %trunc_ln10_5

]]></Node>
<StgValue><ssdm name="or_ln11_3"/></StgValue>
</operation>

<operation id="460" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body2.51:9 %and_ln11_1 = and i10 %trunc_ln10_9, i10 %xor_ln11_5

]]></Node>
<StgValue><ssdm name="and_ln11_1"/></StgValue>
</operation>

<operation id="461" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:11 %xor_ln11_6 = xor i8 %or_ln11_2, i8 %trunc_ln10_7

]]></Node>
<StgValue><ssdm name="xor_ln11_6"/></StgValue>
</operation>

<operation id="462" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body2.51:12 %xor_ln11_7 = xor i9 %or_ln11_3, i9 %trunc_ln10_5

]]></Node>
<StgValue><ssdm name="xor_ln11_7"/></StgValue>
</operation>

<operation id="463" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:15 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln11_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="464" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:17 %zext_ln13_5 = zext i8 %xor_ln11_6

]]></Node>
<StgValue><ssdm name="zext_ln13_5"/></StgValue>
</operation>

<operation id="465" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:18 %real_0_addr_2 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="real_0_addr_2"/></StgValue>
</operation>

<operation id="466" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:19 %real_0_load_4 = load i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="real_0_load_4"/></StgValue>
</operation>

<operation id="467" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:24 %real_1_addr_2 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="real_1_addr_2"/></StgValue>
</operation>

<operation id="468" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:25 %real_1_load_4 = load i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="real_1_load_4"/></StgValue>
</operation>

<operation id="469" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:32 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %or_ln11_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:34 %zext_ln13_7 = zext i8 %or_ln11_2

]]></Node>
<StgValue><ssdm name="zext_ln13_7"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:35 %real_0_addr_3 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_7

]]></Node>
<StgValue><ssdm name="real_0_addr_3"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:36 %real_0_load_5 = load i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="real_0_load_5"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:41 %real_1_addr_3 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_7

]]></Node>
<StgValue><ssdm name="real_1_addr_3"/></StgValue>
</operation>

<operation id="474" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:42 %real_1_load_5 = load i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="real_1_load_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="475" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:5 %or_ln10_1 = or i32 %odd_1_1, i32 %sext_ln8

]]></Node>
<StgValue><ssdm name="or_ln10_1"/></StgValue>
</operation>

<operation id="476" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:8 %xor_ln11_1 = xor i32 %or_ln10_1, i32 %sext_ln8

]]></Node>
<StgValue><ssdm name="xor_ln11_1"/></StgValue>
</operation>

<operation id="477" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:14 %lshr_ln13_4 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %xor_ln11_1, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln13_4"/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body2.51:16 %shl_ln13_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_16, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln13_2"/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:19 %real_0_load_4 = load i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="real_0_load_4"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:20 %zext_ln13_8 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln13_8"/></StgValue>
</operation>

<operation id="481" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:21 %lshr_ln13_7 = lshr i128 %real_0_load_4, i128 %zext_ln13_8

]]></Node>
<StgValue><ssdm name="lshr_ln13_7"/></StgValue>
</operation>

<operation id="482" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:22 %trunc_ln13_4 = trunc i128 %lshr_ln13_7

]]></Node>
<StgValue><ssdm name="trunc_ln13_4"/></StgValue>
</operation>

<operation id="483" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:23 %bitcast_ln13_4 = bitcast i64 %trunc_ln13_4

]]></Node>
<StgValue><ssdm name="bitcast_ln13_4"/></StgValue>
</operation>

<operation id="484" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:25 %real_1_load_4 = load i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="real_1_load_4"/></StgValue>
</operation>

<operation id="485" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:26 %zext_ln13_9 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln13_9"/></StgValue>
</operation>

<operation id="486" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:27 %lshr_ln13_8 = lshr i128 %real_1_load_4, i128 %zext_ln13_9

]]></Node>
<StgValue><ssdm name="lshr_ln13_8"/></StgValue>
</operation>

<operation id="487" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:28 %trunc_ln13_5 = trunc i128 %lshr_ln13_8

]]></Node>
<StgValue><ssdm name="trunc_ln13_5"/></StgValue>
</operation>

<operation id="488" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:29 %bitcast_ln13_5 = bitcast i64 %trunc_ln13_5

]]></Node>
<StgValue><ssdm name="bitcast_ln13_5"/></StgValue>
</operation>

<operation id="489" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.for.body2.51:30 %tmp_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_4, i64 %bitcast_ln13_5, i23 %lshr_ln13_4

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="490" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:31 %lshr_ln13_6 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln10_1, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln13_6"/></StgValue>
</operation>

<operation id="491" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body2.51:33 %shl_ln13_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_17, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln13_3"/></StgValue>
</operation>

<operation id="492" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:36 %real_0_load_5 = load i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="real_0_load_5"/></StgValue>
</operation>

<operation id="493" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:37 %zext_ln13_10 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln13_10"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:38 %lshr_ln13_9 = lshr i128 %real_0_load_5, i128 %zext_ln13_10

]]></Node>
<StgValue><ssdm name="lshr_ln13_9"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:39 %trunc_ln13_6 = trunc i128 %lshr_ln13_9

]]></Node>
<StgValue><ssdm name="trunc_ln13_6"/></StgValue>
</operation>

<operation id="496" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:40 %bitcast_ln13_6 = bitcast i64 %trunc_ln13_6

]]></Node>
<StgValue><ssdm name="bitcast_ln13_6"/></StgValue>
</operation>

<operation id="497" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:42 %real_1_load_5 = load i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="real_1_load_5"/></StgValue>
</operation>

<operation id="498" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:43 %zext_ln13_11 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln13_11"/></StgValue>
</operation>

<operation id="499" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:44 %lshr_ln13_10 = lshr i128 %real_1_load_5, i128 %zext_ln13_11

]]></Node>
<StgValue><ssdm name="lshr_ln13_10"/></StgValue>
</operation>

<operation id="500" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:45 %trunc_ln13_7 = trunc i128 %lshr_ln13_10

]]></Node>
<StgValue><ssdm name="trunc_ln13_7"/></StgValue>
</operation>

<operation id="501" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:46 %bitcast_ln13_7 = bitcast i64 %trunc_ln13_7

]]></Node>
<StgValue><ssdm name="bitcast_ln13_7"/></StgValue>
</operation>

<operation id="502" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.for.body2.51:47 %tmp_5_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_6, i64 %bitcast_ln13_7, i23 %lshr_ln13_6

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="503" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:52 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln10_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="504" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="505" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="506" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="507" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="508" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="509" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="510" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="511" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="512" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:49 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_s, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="515" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.51:1 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="516" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body2.51:10 %zext_ln11_1 = zext i10 %and_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln11_1"/></StgValue>
</operation>

<operation id="517" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.51:13 %rbegin5_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin5_1"/></StgValue>
</operation>

<operation id="518" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:50 %rend6_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5_1

]]></Node>
<StgValue><ssdm name="rend6_1"/></StgValue>
</operation>

<operation id="519" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:53 %bitcast_ln14_1 = bitcast i64 %sub_1

]]></Node>
<StgValue><ssdm name="bitcast_ln14_1"/></StgValue>
</operation>

<operation id="520" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:54 %zext_ln14_3 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="521" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:55 %shl_ln14_3 = shl i128 18446744073709551615, i128 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="shl_ln14_3"/></StgValue>
</operation>

<operation id="522" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:56 %xor_ln14_1 = xor i128 %shl_ln14_3, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln14_1"/></StgValue>
</operation>

<operation id="523" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.51:57 %br_ln14 = br i1 %tmp_18, void %arrayidx42.case.0.1, void %arrayidx42.case.1.1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="524" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.1:0 %and_ln14_3 = and i128 %real_0_load_5, i128 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="and_ln14_3"/></StgValue>
</operation>

<operation id="525" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.0.1:1 %zext_ln14_5 = zext i64 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="526" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.1:2 %shl_ln14_5 = shl i128 %zext_ln14_5, i128 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="shl_ln14_5"/></StgValue>
</operation>

<operation id="527" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.1:3 %or_ln14_3 = or i128 %and_ln14_3, i128 %shl_ln14_5

]]></Node>
<StgValue><ssdm name="or_ln14_3"/></StgValue>
</operation>

<operation id="528" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx42.case.0.1:4 %store_ln14 = store i128 %or_ln14_3, i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="529" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.0.1:5 %br_ln14 = br void %arrayidx42.exit.1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="530" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.1:0 %and_ln14_2 = and i128 %real_1_load_5, i128 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="and_ln14_2"/></StgValue>
</operation>

<operation id="531" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.1.1:1 %zext_ln14_4 = zext i64 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="532" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.1:2 %shl_ln14_4 = shl i128 %zext_ln14_4, i128 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="shl_ln14_4"/></StgValue>
</operation>

<operation id="533" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.1:3 %or_ln14_2 = or i128 %and_ln14_2, i128 %shl_ln14_4

]]></Node>
<StgValue><ssdm name="or_ln14_2"/></StgValue>
</operation>

<operation id="534" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx42.case.1.1:4 %store_ln14 = store i128 %or_ln14_2, i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="535" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.1.1:5 %br_ln14 = br void %arrayidx42.exit.1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="536" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx42.exit.1:0 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln11_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="537" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64">
<![CDATA[
arrayidx42.exit.1:1 %bitcast_ln15_1 = bitcast i64 %temp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln15_1"/></StgValue>
</operation>

<operation id="538" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx42.exit.1:2 %br_ln15 = br i1 %tmp_19, void %arrayidx1.case.0.1, void %arrayidx1.case.1.1

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="539" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.1:0 %real_0_load_6 = load i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="real_0_load_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="540" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.1:0 %real_0_load_6 = load i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="real_0_load_6"/></StgValue>
</operation>

<operation id="541" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="128" op_0_bw="7">
<![CDATA[
arrayidx1.case.0.1:1 %zext_ln15_6 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="542" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:2 %shl_ln15_6 = shl i128 18446744073709551615, i128 %zext_ln15_6

]]></Node>
<StgValue><ssdm name="shl_ln15_6"/></StgValue>
</operation>

<operation id="543" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:3 %xor_ln15_3 = xor i128 %shl_ln15_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln15_3"/></StgValue>
</operation>

<operation id="544" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:4 %and_ln15_3 = and i128 %real_0_load_6, i128 %xor_ln15_3

]]></Node>
<StgValue><ssdm name="and_ln15_3"/></StgValue>
</operation>

<operation id="545" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="128" op_0_bw="64">
<![CDATA[
arrayidx1.case.0.1:5 %zext_ln15_7 = zext i64 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_7"/></StgValue>
</operation>

<operation id="546" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:6 %shl_ln15_7 = shl i128 %zext_ln15_7, i128 %zext_ln15_6

]]></Node>
<StgValue><ssdm name="shl_ln15_7"/></StgValue>
</operation>

<operation id="547" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:7 %or_ln15_3 = or i128 %and_ln15_3, i128 %shl_ln15_7

]]></Node>
<StgValue><ssdm name="or_ln15_3"/></StgValue>
</operation>

<operation id="548" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx1.case.0.1:8 %store_ln15 = store i128 %or_ln15_3, i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="549" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.0.1:9 %br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.31

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="550" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.1.1:0 %real_1_load_6 = load i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="real_1_load_6"/></StgValue>
</operation>

<operation id="551" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="128" op_0_bw="7">
<![CDATA[
arrayidx1.case.1.1:1 %zext_ln15_4 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="552" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:2 %shl_ln15_4 = shl i128 18446744073709551615, i128 %zext_ln15_4

]]></Node>
<StgValue><ssdm name="shl_ln15_4"/></StgValue>
</operation>

<operation id="553" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:3 %xor_ln15_2 = xor i128 %shl_ln15_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln15_2"/></StgValue>
</operation>

<operation id="554" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:4 %and_ln15_2 = and i128 %real_1_load_6, i128 %xor_ln15_2

]]></Node>
<StgValue><ssdm name="and_ln15_2"/></StgValue>
</operation>

<operation id="555" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="128" op_0_bw="64">
<![CDATA[
arrayidx1.case.1.1:5 %zext_ln15_5 = zext i64 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="556" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:6 %shl_ln15_5 = shl i128 %zext_ln15_5, i128 %zext_ln15_4

]]></Node>
<StgValue><ssdm name="shl_ln15_5"/></StgValue>
</operation>

<operation id="557" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:7 %or_ln15_2 = or i128 %and_ln15_2, i128 %shl_ln15_5

]]></Node>
<StgValue><ssdm name="or_ln15_2"/></StgValue>
</operation>

<operation id="558" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx1.case.1.1:8 %store_ln15 = store i128 %or_ln15_2, i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="559" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.1.1:9 %br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.31

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="560" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:1 %img_0_addr_2 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="img_0_addr_2"/></StgValue>
</operation>

<operation id="561" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:2 %img_0_load_4 = load i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="img_0_load_4"/></StgValue>
</operation>

<operation id="562" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:7 %img_1_addr_2 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="img_1_addr_2"/></StgValue>
</operation>

<operation id="563" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:8 %img_1_load_4 = load i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="img_1_load_4"/></StgValue>
</operation>

<operation id="564" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:14 %img_0_addr_3 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_7

]]></Node>
<StgValue><ssdm name="img_0_addr_3"/></StgValue>
</operation>

<operation id="565" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:15 %img_0_load_5 = load i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="img_0_load_5"/></StgValue>
</operation>

<operation id="566" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:20 %img_1_addr_3 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_7

]]></Node>
<StgValue><ssdm name="img_1_addr_3"/></StgValue>
</operation>

<operation id="567" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:21 %img_1_load_5 = load i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="img_1_load_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="568" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.1.1:0 %real_1_load_6 = load i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="real_1_load_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="569" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:2 %img_0_load_4 = load i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="img_0_load_4"/></StgValue>
</operation>

<operation id="570" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:3 %zext_ln17_4 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="571" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:4 %lshr_ln17_4 = lshr i128 %img_0_load_4, i128 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="lshr_ln17_4"/></StgValue>
</operation>

<operation id="572" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:5 %trunc_ln17_4 = trunc i128 %lshr_ln17_4

]]></Node>
<StgValue><ssdm name="trunc_ln17_4"/></StgValue>
</operation>

<operation id="573" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:6 %bitcast_ln17_4 = bitcast i64 %trunc_ln17_4

]]></Node>
<StgValue><ssdm name="bitcast_ln17_4"/></StgValue>
</operation>

<operation id="574" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:8 %img_1_load_4 = load i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="img_1_load_4"/></StgValue>
</operation>

<operation id="575" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:9 %zext_ln17_5 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="576" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:10 %lshr_ln17_5 = lshr i128 %img_1_load_4, i128 %zext_ln17_5

]]></Node>
<StgValue><ssdm name="lshr_ln17_5"/></StgValue>
</operation>

<operation id="577" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:11 %trunc_ln17_5 = trunc i128 %lshr_ln17_5

]]></Node>
<StgValue><ssdm name="trunc_ln17_5"/></StgValue>
</operation>

<operation id="578" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:12 %bitcast_ln17_5 = bitcast i64 %trunc_ln17_5

]]></Node>
<StgValue><ssdm name="bitcast_ln17_5"/></StgValue>
</operation>

<operation id="579" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:13 %tmp_11_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_4, i64 %bitcast_ln17_5, i23 %lshr_ln13_4

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="580" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:15 %img_0_load_5 = load i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="img_0_load_5"/></StgValue>
</operation>

<operation id="581" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:16 %zext_ln17_6 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln17_6"/></StgValue>
</operation>

<operation id="582" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:17 %lshr_ln17_6 = lshr i128 %img_0_load_5, i128 %zext_ln17_6

]]></Node>
<StgValue><ssdm name="lshr_ln17_6"/></StgValue>
</operation>

<operation id="583" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:18 %trunc_ln17_6 = trunc i128 %lshr_ln17_6

]]></Node>
<StgValue><ssdm name="trunc_ln17_6"/></StgValue>
</operation>

<operation id="584" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:19 %bitcast_ln17_6 = bitcast i64 %trunc_ln17_6

]]></Node>
<StgValue><ssdm name="bitcast_ln17_6"/></StgValue>
</operation>

<operation id="585" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:21 %img_1_load_5 = load i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="img_1_load_5"/></StgValue>
</operation>

<operation id="586" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:22 %zext_ln17_7 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln17_7"/></StgValue>
</operation>

<operation id="587" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:23 %lshr_ln17_7 = lshr i128 %img_1_load_5, i128 %zext_ln17_7

]]></Node>
<StgValue><ssdm name="lshr_ln17_7"/></StgValue>
</operation>

<operation id="588" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:24 %trunc_ln17_7 = trunc i128 %lshr_ln17_7

]]></Node>
<StgValue><ssdm name="trunc_ln17_7"/></StgValue>
</operation>

<operation id="589" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:25 %bitcast_ln17_7 = bitcast i64 %trunc_ln17_7

]]></Node>
<StgValue><ssdm name="bitcast_ln17_7"/></StgValue>
</operation>

<operation id="590" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:26 %tmp_14_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_6, i64 %bitcast_ln17_7, i23 %lshr_ln13_6

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="591" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="592" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="593" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="594" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="595" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="596" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="597" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="598" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="599" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="600" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:28 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_1_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="601" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>

<operation id="602" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:31 %bitcast_ln18_1 = bitcast i64 %sub1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln18_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="603" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:0 %rbegin1_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1_1"/></StgValue>
</operation>

<operation id="604" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:29 %rend2_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1_1

]]></Node>
<StgValue><ssdm name="rend2_1"/></StgValue>
</operation>

<operation id="605" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:32 %zext_ln18_3 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="606" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:33 %shl_ln18_3 = shl i128 18446744073709551615, i128 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shl_ln18_3"/></StgValue>
</operation>

<operation id="607" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:34 %xor_ln18_1 = xor i128 %shl_ln18_3, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="608" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:35 %br_ln18 = br i1 %tmp_18, void %arrayidx164.case.0.1, void %arrayidx164.case.1.1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="609" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.1:0 %and_ln18_3 = and i128 %img_0_load_5, i128 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18_3"/></StgValue>
</operation>

<operation id="610" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="128" op_0_bw="64">
<![CDATA[
arrayidx164.case.0.1:1 %zext_ln18_5 = zext i64 %bitcast_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="611" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.1:2 %shl_ln18_5 = shl i128 %zext_ln18_5, i128 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shl_ln18_5"/></StgValue>
</operation>

<operation id="612" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.1:3 %or_ln18_3 = or i128 %and_ln18_3, i128 %shl_ln18_5

]]></Node>
<StgValue><ssdm name="or_ln18_3"/></StgValue>
</operation>

<operation id="613" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx164.case.0.1:4 %store_ln18 = store i128 %or_ln18_3, i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="614" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.case.0.1:5 %br_ln18 = br void %arrayidx164.exit.1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="615" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.1:0 %and_ln18_2 = and i128 %img_1_load_5, i128 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18_2"/></StgValue>
</operation>

<operation id="616" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="64">
<![CDATA[
arrayidx164.case.1.1:1 %zext_ln18_4 = zext i64 %bitcast_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="617" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.1:2 %shl_ln18_4 = shl i128 %zext_ln18_4, i128 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shl_ln18_4"/></StgValue>
</operation>

<operation id="618" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.1:3 %or_ln18_2 = or i128 %and_ln18_2, i128 %shl_ln18_4

]]></Node>
<StgValue><ssdm name="or_ln18_2"/></StgValue>
</operation>

<operation id="619" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx164.case.1.1:4 %store_ln18 = store i128 %or_ln18_2, i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="620" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.case.1.1:5 %br_ln18 = br void %arrayidx164.exit.1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="621" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64">
<![CDATA[
arrayidx164.exit.1:0 %bitcast_ln19_1 = bitcast i64 %temp_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln19_1"/></StgValue>
</operation>

<operation id="622" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx164.exit.1:1 %br_ln19 = br i1 %tmp_19, void %arrayidx143.case.0.1, void %arrayidx143.case.1.1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="623" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.0.1:0 %img_0_load_6 = load i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="img_0_load_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="624" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.0.1:0 %img_0_load_6 = load i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="img_0_load_6"/></StgValue>
</operation>

<operation id="625" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="7">
<![CDATA[
arrayidx143.case.0.1:1 %zext_ln19_6 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln19_6"/></StgValue>
</operation>

<operation id="626" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:2 %shl_ln19_6 = shl i128 18446744073709551615, i128 %zext_ln19_6

]]></Node>
<StgValue><ssdm name="shl_ln19_6"/></StgValue>
</operation>

<operation id="627" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:3 %xor_ln19_3 = xor i128 %shl_ln19_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln19_3"/></StgValue>
</operation>

<operation id="628" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:4 %and_ln19_3 = and i128 %img_0_load_6, i128 %xor_ln19_3

]]></Node>
<StgValue><ssdm name="and_ln19_3"/></StgValue>
</operation>

<operation id="629" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="64">
<![CDATA[
arrayidx143.case.0.1:5 %zext_ln19_7 = zext i64 %bitcast_ln19_1

]]></Node>
<StgValue><ssdm name="zext_ln19_7"/></StgValue>
</operation>

<operation id="630" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:6 %shl_ln19_7 = shl i128 %zext_ln19_7, i128 %zext_ln19_6

]]></Node>
<StgValue><ssdm name="shl_ln19_7"/></StgValue>
</operation>

<operation id="631" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:7 %or_ln19_3 = or i128 %and_ln19_3, i128 %shl_ln19_7

]]></Node>
<StgValue><ssdm name="or_ln19_3"/></StgValue>
</operation>

<operation id="632" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx143.case.0.1:8 %store_ln19 = store i128 %or_ln19_3, i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="633" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.case.0.1:9 %br_ln19 = br void %arrayidx143.exit.1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="634" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.1.1:0 %img_1_load_6 = load i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="img_1_load_6"/></StgValue>
</operation>

<operation id="635" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="128" op_0_bw="7">
<![CDATA[
arrayidx143.case.1.1:1 %zext_ln19_4 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln19_4"/></StgValue>
</operation>

<operation id="636" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:2 %shl_ln19_4 = shl i128 18446744073709551615, i128 %zext_ln19_4

]]></Node>
<StgValue><ssdm name="shl_ln19_4"/></StgValue>
</operation>

<operation id="637" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:3 %xor_ln19_2 = xor i128 %shl_ln19_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln19_2"/></StgValue>
</operation>

<operation id="638" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:4 %and_ln19_2 = and i128 %img_1_load_6, i128 %xor_ln19_2

]]></Node>
<StgValue><ssdm name="and_ln19_2"/></StgValue>
</operation>

<operation id="639" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="128" op_0_bw="64">
<![CDATA[
arrayidx143.case.1.1:5 %zext_ln19_5 = zext i64 %bitcast_ln19_1

]]></Node>
<StgValue><ssdm name="zext_ln19_5"/></StgValue>
</operation>

<operation id="640" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:6 %shl_ln19_5 = shl i128 %zext_ln19_5, i128 %zext_ln19_4

]]></Node>
<StgValue><ssdm name="shl_ln19_5"/></StgValue>
</operation>

<operation id="641" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:7 %or_ln19_2 = or i128 %and_ln19_2, i128 %shl_ln19_5

]]></Node>
<StgValue><ssdm name="or_ln19_2"/></StgValue>
</operation>

<operation id="642" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx143.case.1.1:8 %store_ln19 = store i128 %or_ln19_2, i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="643" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.case.1.1:9 %br_ln19 = br void %arrayidx143.exit.1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="644" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx143.exit.1:0 %shl_ln21_1 = shl i16 %zext_ln11_1, i16 %zext_ln9

]]></Node>
<StgValue><ssdm name="shl_ln21_1"/></StgValue>
</operation>

<operation id="645" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="16">
<![CDATA[
arrayidx143.exit.1:1 %trunc_ln21_2 = trunc i16 %shl_ln21_1

]]></Node>
<StgValue><ssdm name="trunc_ln21_2"/></StgValue>
</operation>

<operation id="646" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="7" op_0_bw="16">
<![CDATA[
arrayidx143.exit.1:2 %trunc_ln21_3 = trunc i16 %shl_ln21_1

]]></Node>
<StgValue><ssdm name="trunc_ln21_3"/></StgValue>
</operation>

<operation id="647" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx143.exit.1:3 %icmp_ln22_1 = icmp_eq  i10 %trunc_ln21_2, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="648" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx143.exit.1:4 %br_ln22 = br i1 %icmp_ln22_1, void %fpga_resource_hint.if.then.11, void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="649" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then.11:1 %lshr_ln23_2 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %shl_ln21_1, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln23_2"/></StgValue>
</operation>

<operation id="650" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.11:2 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %shl_ln21_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="651" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.1.1:0 %img_1_load_6 = load i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="img_1_load_6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="652" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:4 %zext_ln23_3 = zext i7 %trunc_ln21_3

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="653" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:5 %real_twid_0_addr_1 = getelementptr i128 %real_twid_0, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="real_twid_0_addr_1"/></StgValue>
</operation>

<operation id="654" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:6 %real_twid_0_load_1 = load i7 %real_twid_0_addr_1

]]></Node>
<StgValue><ssdm name="real_twid_0_load_1"/></StgValue>
</operation>

<operation id="655" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:11 %real_twid_1_addr_1 = getelementptr i128 %real_twid_1, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="real_twid_1_addr_1"/></StgValue>
</operation>

<operation id="656" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:12 %real_twid_1_load_1 = load i7 %real_twid_1_addr_1

]]></Node>
<StgValue><ssdm name="real_twid_1_load_1"/></StgValue>
</operation>

<operation id="657" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:18 %real_0_load_7 = load i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="real_0_load_7"/></StgValue>
</operation>

<operation id="658" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:23 %real_1_load_7 = load i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="real_1_load_7"/></StgValue>
</operation>

<operation id="659" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:31 %img_twid_0_addr_1 = getelementptr i128 %img_twid_0, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="img_twid_0_addr_1"/></StgValue>
</operation>

<operation id="660" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:32 %img_twid_0_load_1 = load i7 %img_twid_0_addr_1

]]></Node>
<StgValue><ssdm name="img_twid_0_load_1"/></StgValue>
</operation>

<operation id="661" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:37 %img_twid_1_addr_1 = getelementptr i128 %img_twid_1, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="img_twid_1_addr_1"/></StgValue>
</operation>

<operation id="662" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:38 %img_twid_1_load_1 = load i7 %img_twid_1_addr_1

]]></Node>
<StgValue><ssdm name="img_twid_1_load_1"/></StgValue>
</operation>

<operation id="663" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:44 %img_0_load_7 = load i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="img_0_load_7"/></StgValue>
</operation>

<operation id="664" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:49 %img_1_load_7 = load i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="img_1_load_7"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="665" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.if.then.11:3 %shl_ln23_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_20, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln23_1"/></StgValue>
</operation>

<operation id="666" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:6 %real_twid_0_load_1 = load i7 %real_twid_0_addr_1

]]></Node>
<StgValue><ssdm name="real_twid_0_load_1"/></StgValue>
</operation>

<operation id="667" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:7 %zext_ln23_6 = zext i7 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="668" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:8 %lshr_ln23_5 = lshr i128 %real_twid_0_load_1, i128 %zext_ln23_6

]]></Node>
<StgValue><ssdm name="lshr_ln23_5"/></StgValue>
</operation>

<operation id="669" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:9 %trunc_ln23_4 = trunc i128 %lshr_ln23_5

]]></Node>
<StgValue><ssdm name="trunc_ln23_4"/></StgValue>
</operation>

<operation id="670" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:10 %bitcast_ln23_4 = bitcast i64 %trunc_ln23_4

]]></Node>
<StgValue><ssdm name="bitcast_ln23_4"/></StgValue>
</operation>

<operation id="671" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:12 %real_twid_1_load_1 = load i7 %real_twid_1_addr_1

]]></Node>
<StgValue><ssdm name="real_twid_1_load_1"/></StgValue>
</operation>

<operation id="672" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:13 %zext_ln23_7 = zext i7 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="673" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:14 %lshr_ln23_6 = lshr i128 %real_twid_1_load_1, i128 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="lshr_ln23_6"/></StgValue>
</operation>

<operation id="674" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:15 %trunc_ln23_5 = trunc i128 %lshr_ln23_6

]]></Node>
<StgValue><ssdm name="trunc_ln23_5"/></StgValue>
</operation>

<operation id="675" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:16 %bitcast_ln23_5 = bitcast i64 %trunc_ln23_5

]]></Node>
<StgValue><ssdm name="bitcast_ln23_5"/></StgValue>
</operation>

<operation id="676" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.if.then.11:17 %tmp_21_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln23_4, i64 %bitcast_ln23_5, i2 %lshr_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="677" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:18 %real_0_load_7 = load i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="real_0_load_7"/></StgValue>
</operation>

<operation id="678" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:19 %zext_ln23_8 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="679" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:20 %lshr_ln23_7 = lshr i128 %real_0_load_7, i128 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="lshr_ln23_7"/></StgValue>
</operation>

<operation id="680" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:21 %trunc_ln23_6 = trunc i128 %lshr_ln23_7

]]></Node>
<StgValue><ssdm name="trunc_ln23_6"/></StgValue>
</operation>

<operation id="681" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:22 %bitcast_ln23_6 = bitcast i64 %trunc_ln23_6

]]></Node>
<StgValue><ssdm name="bitcast_ln23_6"/></StgValue>
</operation>

<operation id="682" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:23 %real_1_load_7 = load i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="real_1_load_7"/></StgValue>
</operation>

<operation id="683" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:24 %zext_ln23_9 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="684" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:25 %lshr_ln23_8 = lshr i128 %real_1_load_7, i128 %zext_ln23_9

]]></Node>
<StgValue><ssdm name="lshr_ln23_8"/></StgValue>
</operation>

<operation id="685" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:26 %trunc_ln23_7 = trunc i128 %lshr_ln23_8

]]></Node>
<StgValue><ssdm name="trunc_ln23_7"/></StgValue>
</operation>

<operation id="686" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:27 %bitcast_ln23_7 = bitcast i64 %trunc_ln23_7

]]></Node>
<StgValue><ssdm name="bitcast_ln23_7"/></StgValue>
</operation>

<operation id="687" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.if.then.11:28 %tmp_24_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln23_6, i64 %bitcast_ln23_7, i23 %lshr_ln13_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="688" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:32 %img_twid_0_load_1 = load i7 %img_twid_0_addr_1

]]></Node>
<StgValue><ssdm name="img_twid_0_load_1"/></StgValue>
</operation>

<operation id="689" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:33 %zext_ln24_4 = zext i7 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="690" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:34 %lshr_ln24_4 = lshr i128 %img_twid_0_load_1, i128 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="lshr_ln24_4"/></StgValue>
</operation>

<operation id="691" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:35 %trunc_ln24_4 = trunc i128 %lshr_ln24_4

]]></Node>
<StgValue><ssdm name="trunc_ln24_4"/></StgValue>
</operation>

<operation id="692" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:36 %bitcast_ln24_4 = bitcast i64 %trunc_ln24_4

]]></Node>
<StgValue><ssdm name="bitcast_ln24_4"/></StgValue>
</operation>

<operation id="693" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:38 %img_twid_1_load_1 = load i7 %img_twid_1_addr_1

]]></Node>
<StgValue><ssdm name="img_twid_1_load_1"/></StgValue>
</operation>

<operation id="694" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:39 %zext_ln24_5 = zext i7 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="695" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:40 %lshr_ln24_5 = lshr i128 %img_twid_1_load_1, i128 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="lshr_ln24_5"/></StgValue>
</operation>

<operation id="696" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:41 %trunc_ln24_5 = trunc i128 %lshr_ln24_5

]]></Node>
<StgValue><ssdm name="trunc_ln24_5"/></StgValue>
</operation>

<operation id="697" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:42 %bitcast_ln24_5 = bitcast i64 %trunc_ln24_5

]]></Node>
<StgValue><ssdm name="bitcast_ln24_5"/></StgValue>
</operation>

<operation id="698" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.if.then.11:43 %tmp_27_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24_4, i64 %bitcast_ln24_5, i2 %lshr_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="699" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:44 %img_0_load_7 = load i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="img_0_load_7"/></StgValue>
</operation>

<operation id="700" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:45 %zext_ln24_6 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="701" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:46 %lshr_ln24_6 = lshr i128 %img_0_load_7, i128 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="lshr_ln24_6"/></StgValue>
</operation>

<operation id="702" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:47 %trunc_ln24_6 = trunc i128 %lshr_ln24_6

]]></Node>
<StgValue><ssdm name="trunc_ln24_6"/></StgValue>
</operation>

<operation id="703" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:48 %bitcast_ln24_6 = bitcast i64 %trunc_ln24_6

]]></Node>
<StgValue><ssdm name="bitcast_ln24_6"/></StgValue>
</operation>

<operation id="704" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:49 %img_1_load_7 = load i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="img_1_load_7"/></StgValue>
</operation>

<operation id="705" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:50 %zext_ln24_7 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="706" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:51 %lshr_ln24_7 = lshr i128 %img_1_load_7, i128 %zext_ln24_7

]]></Node>
<StgValue><ssdm name="lshr_ln24_7"/></StgValue>
</operation>

<operation id="707" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:52 %trunc_ln24_7 = trunc i128 %lshr_ln24_7

]]></Node>
<StgValue><ssdm name="trunc_ln24_7"/></StgValue>
</operation>

<operation id="708" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:53 %bitcast_ln24_7 = bitcast i64 %trunc_ln24_7

]]></Node>
<StgValue><ssdm name="bitcast_ln24_7"/></StgValue>
</operation>

<operation id="709" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.if.then.11:54 %tmp_30_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln24_6, i64 %bitcast_ln24_7, i23 %lshr_ln13_6

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="710" st_id="60" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="711" st_id="60" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="712" st_id="60" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="713" st_id="60" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="714" st_id="61" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="715" st_id="61" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="716" st_id="61" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="717" st_id="61" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="718" st_id="62" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="719" st_id="62" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="720" st_id="62" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="721" st_id="62" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="722" st_id="63" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="723" st_id="63" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="724" st_id="63" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="725" st_id="63" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="726" st_id="64" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="727" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:30 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="728" st_id="64" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="729" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:56 %specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln23"/></StgValue>
</operation>

<operation id="730" st_id="64" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="731" st_id="64" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="732" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="733" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="734" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="735" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="736" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="737" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="738" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="739" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="740" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="741" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="742" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:63 %bitcast_ln27_1 = bitcast i64 %temp_2_1

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="743" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:0 %rbegin2_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin2_1"/></StgValue>
</operation>

<operation id="744" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.11:58 %rend12_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2_1

]]></Node>
<StgValue><ssdm name="rend12_1"/></StgValue>
</operation>

<operation id="745" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:62 %bitcast_ln25_1 = bitcast i64 %add_1

]]></Node>
<StgValue><ssdm name="bitcast_ln25_1"/></StgValue>
</operation>

<operation id="746" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:64 %zext_ln25_3 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="747" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:65 %shl_ln25_3 = shl i128 18446744073709551615, i128 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="shl_ln25_3"/></StgValue>
</operation>

<operation id="748" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:66 %xor_ln25_1 = xor i128 %shl_ln25_3, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln25_1"/></StgValue>
</operation>

<operation id="749" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:67 %br_ln25 = br i1 %tmp_18, void %arrayidx42.case.019.1, void %arrayidx42.case.120.1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="750" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:0 %and_ln25_3 = and i128 %img_0_load_7, i128 %xor_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln25_3"/></StgValue>
</operation>

<operation id="751" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.019.1:1 %zext_ln25_5 = zext i64 %bitcast_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="752" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:2 %shl_ln25_5 = shl i128 %zext_ln25_5, i128 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="shl_ln25_5"/></StgValue>
</operation>

<operation id="753" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:3 %or_ln25_3 = or i128 %and_ln25_3, i128 %shl_ln25_5

]]></Node>
<StgValue><ssdm name="or_ln25_3"/></StgValue>
</operation>

<operation id="754" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.019.1:4 %store_ln25 = store i128 %or_ln25_3, i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="755" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="128" op_0_bw="7">
<![CDATA[
arrayidx42.case.019.1:5 %zext_ln27_6 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="756" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:6 %shl_ln27_6 = shl i128 18446744073709551615, i128 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="shl_ln27_6"/></StgValue>
</operation>

<operation id="757" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:7 %xor_ln27_3 = xor i128 %shl_ln27_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln27_3"/></StgValue>
</operation>

<operation id="758" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:8 %and_ln27_3 = and i128 %real_0_load_7, i128 %xor_ln27_3

]]></Node>
<StgValue><ssdm name="and_ln27_3"/></StgValue>
</operation>

<operation id="759" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.019.1:9 %zext_ln27_7 = zext i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="760" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:10 %shl_ln27_7 = shl i128 %zext_ln27_7, i128 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="shl_ln27_7"/></StgValue>
</operation>

<operation id="761" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:11 %or_ln27_3 = or i128 %and_ln27_3, i128 %shl_ln27_7

]]></Node>
<StgValue><ssdm name="or_ln27_3"/></StgValue>
</operation>

<operation id="762" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.019.1:12 %store_ln27 = store i128 %or_ln27_3, i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="763" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.019.1:13 %br_ln27 = br void %arrayidx42.exit18.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="764" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:0 %and_ln25_2 = and i128 %img_1_load_7, i128 %xor_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln25_2"/></StgValue>
</operation>

<operation id="765" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.120.1:1 %zext_ln25_4 = zext i64 %bitcast_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="766" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:2 %shl_ln25_4 = shl i128 %zext_ln25_4, i128 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="shl_ln25_4"/></StgValue>
</operation>

<operation id="767" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:3 %or_ln25_2 = or i128 %and_ln25_2, i128 %shl_ln25_4

]]></Node>
<StgValue><ssdm name="or_ln25_2"/></StgValue>
</operation>

<operation id="768" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.120.1:4 %store_ln25 = store i128 %or_ln25_2, i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="769" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="128" op_0_bw="7">
<![CDATA[
arrayidx42.case.120.1:5 %zext_ln27_4 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="770" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:6 %shl_ln27_4 = shl i128 18446744073709551615, i128 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="shl_ln27_4"/></StgValue>
</operation>

<operation id="771" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:7 %xor_ln27_2 = xor i128 %shl_ln27_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln27_2"/></StgValue>
</operation>

<operation id="772" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:8 %and_ln27_2 = and i128 %real_1_load_7, i128 %xor_ln27_2

]]></Node>
<StgValue><ssdm name="and_ln27_2"/></StgValue>
</operation>

<operation id="773" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.120.1:9 %zext_ln27_5 = zext i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="774" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:10 %shl_ln27_5 = shl i128 %zext_ln27_5, i128 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="shl_ln27_5"/></StgValue>
</operation>

<operation id="775" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:11 %or_ln27_2 = or i128 %and_ln27_2, i128 %shl_ln27_5

]]></Node>
<StgValue><ssdm name="or_ln27_2"/></StgValue>
</operation>

<operation id="776" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.120.1:12 %store_ln27 = store i128 %or_ln27_2, i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="777" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.120.1:13 %br_ln27 = br void %arrayidx42.exit18.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="778" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.exit18.1:0 %br_ln28 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="779" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:0 %add_ln9_1 = add i32 %or_ln10_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="780" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.1:1 %tmp_21 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln9_1, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="781" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc.1:2 %icmp_ln9_3 = icmp_slt  i22 %tmp_21, i22 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_3"/></StgValue>
</operation>

<operation id="782" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:3 %br_ln9 = br i1 %icmp_ln9_3, void %for.inc53.1.loopexit, void %fpga_resource_hint.for.body2.51

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="783" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.1.loopexit:0 %br_ln0 = br void %for.inc53.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="784" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
for.inc53.1:0 %span_2_0_load_2 = load i28 %span_2_0

]]></Node>
<StgValue><ssdm name="span_2_0_load_2"/></StgValue>
</operation>

<operation id="785" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="26" op_0_bw="26" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.1:1 %tmp_22 = partselect i26 @_ssdm_op_PartSelect.i26.i28.i32.i32, i28 %span_2_0_load_2, i32 2, i32 27

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="786" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="28" op_0_bw="26">
<![CDATA[
for.inc53.1:2 %sext_ln8_1 = sext i26 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="787" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.1:3 %add_ln8 = add i4 %log_0_load, i4 2

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="788" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc53.1:4 %store_ln8 = store i28 %sext_ln8_1, i28 %span_2_0

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="789" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.1:5 %store_ln8 = store i4 %add_ln8, i4 %log_0

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="790" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.1:6 %br_ln8 = br void %for.cond.0

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="885" name="real_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="real_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="886" name="real_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="real_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="887" name="img_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="img_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="888" name="img_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="img_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="889" name="real_twid_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="real_twid_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="890" name="real_twid_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="real_twid_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="891" name="img_twid_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="img_twid_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="892" name="img_twid_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="img_twid_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="894" from="StgValue_893" to="log_0" fromId="893" toId="71">
</dataflow>
<dataflow id="895" from="StgValue_893" to="span_2_0" fromId="893" toId="72">
</dataflow>
<dataflow id="897" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="896" toId="73">
</dataflow>
<dataflow id="899" from="empty_4" to="spectopmodule_ln0" fromId="898" toId="73">
</dataflow>
<dataflow id="901" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="900" toId="74">
</dataflow>
<dataflow id="902" from="real_0" to="specinterface_ln0" fromId="885" toId="74">
</dataflow>
<dataflow id="904" from="empty_2" to="specinterface_ln0" fromId="903" toId="74">
</dataflow>
<dataflow id="906" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="74">
</dataflow>
<dataflow id="907" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="74">
</dataflow>
<dataflow id="909" from="empty_3" to="specinterface_ln0" fromId="908" toId="74">
</dataflow>
<dataflow id="911" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="74">
</dataflow>
<dataflow id="912" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="74">
</dataflow>
<dataflow id="913" from="empty_3" to="specinterface_ln0" fromId="908" toId="74">
</dataflow>
<dataflow id="914" from="empty_3" to="specinterface_ln0" fromId="908" toId="74">
</dataflow>
<dataflow id="915" from="empty_3" to="specinterface_ln0" fromId="908" toId="74">
</dataflow>
<dataflow id="916" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="74">
</dataflow>
<dataflow id="917" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="74">
</dataflow>
<dataflow id="918" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="74">
</dataflow>
<dataflow id="919" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="74">
</dataflow>
<dataflow id="920" from="empty_3" to="specinterface_ln0" fromId="908" toId="74">
</dataflow>
<dataflow id="921" from="empty_3" to="specinterface_ln0" fromId="908" toId="74">
</dataflow>
<dataflow id="922" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="74">
</dataflow>
<dataflow id="923" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="74">
</dataflow>
<dataflow id="925" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="924" toId="75">
</dataflow>
<dataflow id="926" from="real_0" to="specbitsmap_ln0" fromId="885" toId="75">
</dataflow>
<dataflow id="927" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="900" toId="76">
</dataflow>
<dataflow id="928" from="real_1" to="specinterface_ln0" fromId="886" toId="76">
</dataflow>
<dataflow id="929" from="empty_2" to="specinterface_ln0" fromId="903" toId="76">
</dataflow>
<dataflow id="930" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="76">
</dataflow>
<dataflow id="931" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="76">
</dataflow>
<dataflow id="932" from="empty_3" to="specinterface_ln0" fromId="908" toId="76">
</dataflow>
<dataflow id="933" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="76">
</dataflow>
<dataflow id="934" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="76">
</dataflow>
<dataflow id="935" from="empty_3" to="specinterface_ln0" fromId="908" toId="76">
</dataflow>
<dataflow id="936" from="empty_3" to="specinterface_ln0" fromId="908" toId="76">
</dataflow>
<dataflow id="937" from="empty_3" to="specinterface_ln0" fromId="908" toId="76">
</dataflow>
<dataflow id="938" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="76">
</dataflow>
<dataflow id="939" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="76">
</dataflow>
<dataflow id="940" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="76">
</dataflow>
<dataflow id="941" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="76">
</dataflow>
<dataflow id="942" from="empty_3" to="specinterface_ln0" fromId="908" toId="76">
</dataflow>
<dataflow id="943" from="empty_3" to="specinterface_ln0" fromId="908" toId="76">
</dataflow>
<dataflow id="944" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="76">
</dataflow>
<dataflow id="945" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="76">
</dataflow>
<dataflow id="946" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="924" toId="77">
</dataflow>
<dataflow id="947" from="real_1" to="specbitsmap_ln0" fromId="886" toId="77">
</dataflow>
<dataflow id="948" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="900" toId="78">
</dataflow>
<dataflow id="949" from="img_0" to="specinterface_ln0" fromId="887" toId="78">
</dataflow>
<dataflow id="950" from="empty_2" to="specinterface_ln0" fromId="903" toId="78">
</dataflow>
<dataflow id="951" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="78">
</dataflow>
<dataflow id="952" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="78">
</dataflow>
<dataflow id="953" from="empty_3" to="specinterface_ln0" fromId="908" toId="78">
</dataflow>
<dataflow id="954" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="78">
</dataflow>
<dataflow id="955" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="78">
</dataflow>
<dataflow id="956" from="empty_3" to="specinterface_ln0" fromId="908" toId="78">
</dataflow>
<dataflow id="957" from="empty_3" to="specinterface_ln0" fromId="908" toId="78">
</dataflow>
<dataflow id="958" from="empty_3" to="specinterface_ln0" fromId="908" toId="78">
</dataflow>
<dataflow id="959" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="78">
</dataflow>
<dataflow id="960" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="78">
</dataflow>
<dataflow id="961" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="78">
</dataflow>
<dataflow id="962" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="78">
</dataflow>
<dataflow id="963" from="empty_3" to="specinterface_ln0" fromId="908" toId="78">
</dataflow>
<dataflow id="964" from="empty_3" to="specinterface_ln0" fromId="908" toId="78">
</dataflow>
<dataflow id="965" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="78">
</dataflow>
<dataflow id="966" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="78">
</dataflow>
<dataflow id="967" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="924" toId="79">
</dataflow>
<dataflow id="968" from="img_0" to="specbitsmap_ln0" fromId="887" toId="79">
</dataflow>
<dataflow id="969" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="900" toId="80">
</dataflow>
<dataflow id="970" from="img_1" to="specinterface_ln0" fromId="888" toId="80">
</dataflow>
<dataflow id="971" from="empty_2" to="specinterface_ln0" fromId="903" toId="80">
</dataflow>
<dataflow id="972" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="80">
</dataflow>
<dataflow id="973" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="80">
</dataflow>
<dataflow id="974" from="empty_3" to="specinterface_ln0" fromId="908" toId="80">
</dataflow>
<dataflow id="975" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="80">
</dataflow>
<dataflow id="976" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="80">
</dataflow>
<dataflow id="977" from="empty_3" to="specinterface_ln0" fromId="908" toId="80">
</dataflow>
<dataflow id="978" from="empty_3" to="specinterface_ln0" fromId="908" toId="80">
</dataflow>
<dataflow id="979" from="empty_3" to="specinterface_ln0" fromId="908" toId="80">
</dataflow>
<dataflow id="980" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="80">
</dataflow>
<dataflow id="981" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="80">
</dataflow>
<dataflow id="982" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="80">
</dataflow>
<dataflow id="983" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="80">
</dataflow>
<dataflow id="984" from="empty_3" to="specinterface_ln0" fromId="908" toId="80">
</dataflow>
<dataflow id="985" from="empty_3" to="specinterface_ln0" fromId="908" toId="80">
</dataflow>
<dataflow id="986" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="80">
</dataflow>
<dataflow id="987" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="80">
</dataflow>
<dataflow id="988" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="924" toId="81">
</dataflow>
<dataflow id="989" from="img_1" to="specbitsmap_ln0" fromId="888" toId="81">
</dataflow>
<dataflow id="990" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="900" toId="82">
</dataflow>
<dataflow id="991" from="real_twid_0" to="specinterface_ln0" fromId="889" toId="82">
</dataflow>
<dataflow id="992" from="empty_2" to="specinterface_ln0" fromId="903" toId="82">
</dataflow>
<dataflow id="993" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="82">
</dataflow>
<dataflow id="994" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="82">
</dataflow>
<dataflow id="995" from="empty_3" to="specinterface_ln0" fromId="908" toId="82">
</dataflow>
<dataflow id="996" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="82">
</dataflow>
<dataflow id="997" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="82">
</dataflow>
<dataflow id="998" from="empty_3" to="specinterface_ln0" fromId="908" toId="82">
</dataflow>
<dataflow id="999" from="empty_3" to="specinterface_ln0" fromId="908" toId="82">
</dataflow>
<dataflow id="1000" from="empty_3" to="specinterface_ln0" fromId="908" toId="82">
</dataflow>
<dataflow id="1001" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="82">
</dataflow>
<dataflow id="1002" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="82">
</dataflow>
<dataflow id="1003" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="82">
</dataflow>
<dataflow id="1004" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="82">
</dataflow>
<dataflow id="1005" from="empty_3" to="specinterface_ln0" fromId="908" toId="82">
</dataflow>
<dataflow id="1006" from="empty_3" to="specinterface_ln0" fromId="908" toId="82">
</dataflow>
<dataflow id="1007" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="82">
</dataflow>
<dataflow id="1008" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="82">
</dataflow>
<dataflow id="1009" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="924" toId="83">
</dataflow>
<dataflow id="1010" from="real_twid_0" to="specbitsmap_ln0" fromId="889" toId="83">
</dataflow>
<dataflow id="1011" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="900" toId="84">
</dataflow>
<dataflow id="1012" from="real_twid_1" to="specinterface_ln0" fromId="890" toId="84">
</dataflow>
<dataflow id="1013" from="empty_2" to="specinterface_ln0" fromId="903" toId="84">
</dataflow>
<dataflow id="1014" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="84">
</dataflow>
<dataflow id="1015" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="84">
</dataflow>
<dataflow id="1016" from="empty_3" to="specinterface_ln0" fromId="908" toId="84">
</dataflow>
<dataflow id="1017" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="84">
</dataflow>
<dataflow id="1018" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="84">
</dataflow>
<dataflow id="1019" from="empty_3" to="specinterface_ln0" fromId="908" toId="84">
</dataflow>
<dataflow id="1020" from="empty_3" to="specinterface_ln0" fromId="908" toId="84">
</dataflow>
<dataflow id="1021" from="empty_3" to="specinterface_ln0" fromId="908" toId="84">
</dataflow>
<dataflow id="1022" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="84">
</dataflow>
<dataflow id="1023" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="84">
</dataflow>
<dataflow id="1024" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="84">
</dataflow>
<dataflow id="1025" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="84">
</dataflow>
<dataflow id="1026" from="empty_3" to="specinterface_ln0" fromId="908" toId="84">
</dataflow>
<dataflow id="1027" from="empty_3" to="specinterface_ln0" fromId="908" toId="84">
</dataflow>
<dataflow id="1028" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="84">
</dataflow>
<dataflow id="1029" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="84">
</dataflow>
<dataflow id="1030" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="924" toId="85">
</dataflow>
<dataflow id="1031" from="real_twid_1" to="specbitsmap_ln0" fromId="890" toId="85">
</dataflow>
<dataflow id="1032" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="900" toId="86">
</dataflow>
<dataflow id="1033" from="img_twid_0" to="specinterface_ln0" fromId="891" toId="86">
</dataflow>
<dataflow id="1034" from="empty_2" to="specinterface_ln0" fromId="903" toId="86">
</dataflow>
<dataflow id="1035" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="86">
</dataflow>
<dataflow id="1036" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="86">
</dataflow>
<dataflow id="1037" from="empty_3" to="specinterface_ln0" fromId="908" toId="86">
</dataflow>
<dataflow id="1038" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="86">
</dataflow>
<dataflow id="1039" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="86">
</dataflow>
<dataflow id="1040" from="empty_3" to="specinterface_ln0" fromId="908" toId="86">
</dataflow>
<dataflow id="1041" from="empty_3" to="specinterface_ln0" fromId="908" toId="86">
</dataflow>
<dataflow id="1042" from="empty_3" to="specinterface_ln0" fromId="908" toId="86">
</dataflow>
<dataflow id="1043" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="86">
</dataflow>
<dataflow id="1044" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="86">
</dataflow>
<dataflow id="1045" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="86">
</dataflow>
<dataflow id="1046" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="86">
</dataflow>
<dataflow id="1047" from="empty_3" to="specinterface_ln0" fromId="908" toId="86">
</dataflow>
<dataflow id="1048" from="empty_3" to="specinterface_ln0" fromId="908" toId="86">
</dataflow>
<dataflow id="1049" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="86">
</dataflow>
<dataflow id="1050" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="86">
</dataflow>
<dataflow id="1051" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="924" toId="87">
</dataflow>
<dataflow id="1052" from="img_twid_0" to="specbitsmap_ln0" fromId="891" toId="87">
</dataflow>
<dataflow id="1053" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="900" toId="88">
</dataflow>
<dataflow id="1054" from="img_twid_1" to="specinterface_ln0" fromId="892" toId="88">
</dataflow>
<dataflow id="1055" from="empty_2" to="specinterface_ln0" fromId="903" toId="88">
</dataflow>
<dataflow id="1056" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="88">
</dataflow>
<dataflow id="1057" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="88">
</dataflow>
<dataflow id="1058" from="empty_3" to="specinterface_ln0" fromId="908" toId="88">
</dataflow>
<dataflow id="1059" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="88">
</dataflow>
<dataflow id="1060" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="88">
</dataflow>
<dataflow id="1061" from="empty_3" to="specinterface_ln0" fromId="908" toId="88">
</dataflow>
<dataflow id="1062" from="empty_3" to="specinterface_ln0" fromId="908" toId="88">
</dataflow>
<dataflow id="1063" from="empty_3" to="specinterface_ln0" fromId="908" toId="88">
</dataflow>
<dataflow id="1064" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="88">
</dataflow>
<dataflow id="1065" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="88">
</dataflow>
<dataflow id="1066" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="88">
</dataflow>
<dataflow id="1067" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="88">
</dataflow>
<dataflow id="1068" from="empty_3" to="specinterface_ln0" fromId="908" toId="88">
</dataflow>
<dataflow id="1069" from="empty_3" to="specinterface_ln0" fromId="908" toId="88">
</dataflow>
<dataflow id="1070" from="StgValue_910" to="specinterface_ln0" fromId="910" toId="88">
</dataflow>
<dataflow id="1071" from="StgValue_905" to="specinterface_ln0" fromId="905" toId="88">
</dataflow>
<dataflow id="1072" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="924" toId="89">
</dataflow>
<dataflow id="1073" from="img_twid_1" to="specbitsmap_ln0" fromId="892" toId="89">
</dataflow>
<dataflow id="1075" from="StgValue_1074" to="store_ln8" fromId="1074" toId="90">
</dataflow>
<dataflow id="1076" from="span_2_0" to="store_ln8" fromId="72" toId="90">
</dataflow>
<dataflow id="1078" from="StgValue_1077" to="store_ln8" fromId="1077" toId="91">
</dataflow>
<dataflow id="1079" from="log_0" to="store_ln8" fromId="71" toId="91">
</dataflow>
<dataflow id="1080" from="log_0" to="log_0_load" fromId="71" toId="93">
</dataflow>
<dataflow id="1082" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="1081" toId="94">
</dataflow>
<dataflow id="1084" from="StgValue_1083" to="empty" fromId="1083" toId="94">
</dataflow>
<dataflow id="1085" from="StgValue_1083" to="empty" fromId="1083" toId="94">
</dataflow>
<dataflow id="1086" from="StgValue_1083" to="empty" fromId="1083" toId="94">
</dataflow>
<dataflow id="1087" from="log_0_load" to="icmp_ln8" fromId="93" toId="95">
</dataflow>
<dataflow id="1089" from="StgValue_1088" to="icmp_ln8" fromId="1088" toId="95">
</dataflow>
<dataflow id="1090" from="icmp_ln8" to="br_ln8" fromId="95" toId="96">
</dataflow>
<dataflow id="1091" from="span_2_0" to="span_2_0_load" fromId="72" toId="97">
</dataflow>
<dataflow id="1092" from="span_2_0_load" to="span_2_0_cast" fromId="97" toId="98">
</dataflow>
<dataflow id="1093" from="log_0_load" to="log_0_cast" fromId="93" toId="99">
</dataflow>
<dataflow id="1095" from="_ssdm_op_SpecPipeline" to="specpipeline_ln2" fromId="1094" toId="100">
</dataflow>
<dataflow id="1096" from="StgValue_910" to="specpipeline_ln2" fromId="910" toId="100">
</dataflow>
<dataflow id="1097" from="StgValue_893" to="specpipeline_ln2" fromId="893" toId="100">
</dataflow>
<dataflow id="1098" from="StgValue_905" to="specpipeline_ln2" fromId="905" toId="100">
</dataflow>
<dataflow id="1099" from="StgValue_905" to="specpipeline_ln2" fromId="905" toId="100">
</dataflow>
<dataflow id="1100" from="empty_3" to="specpipeline_ln2" fromId="908" toId="100">
</dataflow>
<dataflow id="1102" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="1101" toId="101">
</dataflow>
<dataflow id="1104" from="empty_6" to="specloopname_ln4" fromId="1103" toId="101">
</dataflow>
<dataflow id="1106" from="_ssdm_op_PartSelect.i18.i28.i32.i32" to="tmp" fromId="1105" toId="102">
</dataflow>
<dataflow id="1107" from="span_2_0_load" to="tmp" fromId="97" toId="102">
</dataflow>
<dataflow id="1109" from="StgValue_1108" to="tmp" fromId="1108" toId="102">
</dataflow>
<dataflow id="1111" from="StgValue_1110" to="tmp" fromId="1110" toId="102">
</dataflow>
<dataflow id="1112" from="tmp" to="icmp_ln9" fromId="102" toId="103">
</dataflow>
<dataflow id="1114" from="StgValue_1113" to="icmp_ln9" fromId="1113" toId="103">
</dataflow>
<dataflow id="1115" from="icmp_ln9" to="br_ln9" fromId="103" toId="104">
</dataflow>
<dataflow id="1116" from="span_2_0_load" to="trunc_ln10" fromId="97" toId="105">
</dataflow>
<dataflow id="1117" from="span_2_0_load" to="trunc_ln10_1" fromId="97" toId="106">
</dataflow>
<dataflow id="1118" from="span_2_0_load" to="trunc_ln11" fromId="97" toId="107">
</dataflow>
<dataflow id="1119" from="trunc_ln11" to="xor_ln11_2" fromId="107" toId="108">
</dataflow>
<dataflow id="1121" from="StgValue_1120" to="xor_ln11_2" fromId="1120" toId="108">
</dataflow>
<dataflow id="1122" from="add_ln9" to="odd_1_0" fromId="436" toId="111">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1123" from="br_ln9" to="odd_1_0" fromId="439" toId="111">
<BackEdge/>
</dataflow>
<dataflow id="1124" from="span_2_0_cast" to="odd_1_0" fromId="98" toId="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1125" from="br_ln4" to="odd_1_0" fromId="109" toId="111">
</dataflow>
<dataflow id="1126" from="odd_1_0" to="trunc_ln10_2" fromId="111" toId="112">
</dataflow>
<dataflow id="1127" from="odd_1_0" to="trunc_ln10_3" fromId="111" toId="113">
</dataflow>
<dataflow id="1128" from="odd_1_0" to="trunc_ln10_4" fromId="111" toId="114">
</dataflow>
<dataflow id="1129" from="trunc_ln10_3" to="or_ln11" fromId="113" toId="115">
</dataflow>
<dataflow id="1130" from="trunc_ln10_1" to="or_ln11" fromId="106" toId="115">
</dataflow>
<dataflow id="1131" from="trunc_ln10_2" to="or_ln11_1" fromId="112" toId="116">
</dataflow>
<dataflow id="1132" from="trunc_ln10" to="or_ln11_1" fromId="105" toId="116">
</dataflow>
<dataflow id="1133" from="trunc_ln10_4" to="and_ln11" fromId="114" toId="117">
</dataflow>
<dataflow id="1134" from="xor_ln11_2" to="and_ln11" fromId="108" toId="117">
</dataflow>
<dataflow id="1135" from="or_ln11" to="xor_ln11_3" fromId="115" toId="118">
</dataflow>
<dataflow id="1136" from="trunc_ln10_1" to="xor_ln11_3" fromId="106" toId="118">
</dataflow>
<dataflow id="1137" from="or_ln11_1" to="xor_ln11_4" fromId="116" toId="119">
</dataflow>
<dataflow id="1138" from="trunc_ln10" to="xor_ln11_4" fromId="105" toId="119">
</dataflow>
<dataflow id="1140" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_1" fromId="1139" toId="120">
</dataflow>
<dataflow id="1141" from="xor_ln11_4" to="tmp_1" fromId="119" toId="120">
</dataflow>
<dataflow id="1143" from="StgValue_1142" to="tmp_1" fromId="1142" toId="120">
</dataflow>
<dataflow id="1144" from="xor_ln11_3" to="zext_ln13" fromId="118" toId="121">
</dataflow>
<dataflow id="1145" from="real_0" to="real_0_addr" fromId="885" toId="122">
</dataflow>
<dataflow id="1147" from="StgValue_1146" to="real_0_addr" fromId="1146" toId="122">
</dataflow>
<dataflow id="1148" from="zext_ln13" to="real_0_addr" fromId="121" toId="122">
</dataflow>
<dataflow id="1149" from="real_0_addr" to="real_0_load" fromId="122" toId="123">
</dataflow>
<dataflow id="1150" from="real_1" to="real_1_addr" fromId="886" toId="124">
</dataflow>
<dataflow id="1151" from="StgValue_1146" to="real_1_addr" fromId="1146" toId="124">
</dataflow>
<dataflow id="1152" from="zext_ln13" to="real_1_addr" fromId="121" toId="124">
</dataflow>
<dataflow id="1153" from="real_1_addr" to="real_1_load" fromId="124" toId="125">
</dataflow>
<dataflow id="1154" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_3" fromId="1139" toId="126">
</dataflow>
<dataflow id="1155" from="or_ln11_1" to="tmp_3" fromId="116" toId="126">
</dataflow>
<dataflow id="1156" from="StgValue_1142" to="tmp_3" fromId="1142" toId="126">
</dataflow>
<dataflow id="1157" from="or_ln11" to="zext_ln13_3" fromId="115" toId="127">
</dataflow>
<dataflow id="1158" from="real_0" to="real_0_addr_1" fromId="885" toId="128">
</dataflow>
<dataflow id="1159" from="StgValue_1146" to="real_0_addr_1" fromId="1146" toId="128">
</dataflow>
<dataflow id="1160" from="zext_ln13_3" to="real_0_addr_1" fromId="127" toId="128">
</dataflow>
<dataflow id="1161" from="real_0_addr_1" to="real_0_load_1" fromId="128" toId="129">
</dataflow>
<dataflow id="1162" from="real_1" to="real_1_addr_1" fromId="886" toId="130">
</dataflow>
<dataflow id="1163" from="StgValue_1146" to="real_1_addr_1" fromId="1146" toId="130">
</dataflow>
<dataflow id="1164" from="zext_ln13_3" to="real_1_addr_1" fromId="127" toId="130">
</dataflow>
<dataflow id="1165" from="real_1_addr_1" to="real_1_load_1" fromId="130" toId="131">
</dataflow>
<dataflow id="1166" from="odd_1_0" to="or_ln10" fromId="111" toId="132">
</dataflow>
<dataflow id="1167" from="span_2_0_cast" to="or_ln10" fromId="98" toId="132">
</dataflow>
<dataflow id="1168" from="or_ln10" to="xor_ln11" fromId="132" toId="133">
</dataflow>
<dataflow id="1169" from="span_2_0_cast" to="xor_ln11" fromId="98" toId="133">
</dataflow>
<dataflow id="1171" from="_ssdm_op_PartSelect.i23.i32.i32.i32" to="lshr_ln" fromId="1170" toId="134">
</dataflow>
<dataflow id="1172" from="xor_ln11" to="lshr_ln" fromId="133" toId="134">
</dataflow>
<dataflow id="1174" from="StgValue_1173" to="lshr_ln" fromId="1173" toId="134">
</dataflow>
<dataflow id="1176" from="StgValue_1175" to="lshr_ln" fromId="1175" toId="134">
</dataflow>
<dataflow id="1178" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln" fromId="1177" toId="135">
</dataflow>
<dataflow id="1179" from="tmp_1" to="shl_ln" fromId="120" toId="135">
</dataflow>
<dataflow id="1181" from="StgValue_1180" to="shl_ln" fromId="1180" toId="135">
</dataflow>
<dataflow id="1182" from="real_0_addr" to="real_0_load" fromId="122" toId="136">
</dataflow>
<dataflow id="1183" from="shl_ln" to="zext_ln13_1" fromId="135" toId="137">
</dataflow>
<dataflow id="1184" from="real_0_load" to="lshr_ln13" fromId="136" toId="138">
</dataflow>
<dataflow id="1185" from="zext_ln13_1" to="lshr_ln13" fromId="137" toId="138">
</dataflow>
<dataflow id="1186" from="lshr_ln13" to="trunc_ln13" fromId="138" toId="139">
</dataflow>
<dataflow id="1187" from="trunc_ln13" to="bitcast_ln13" fromId="139" toId="140">
</dataflow>
<dataflow id="1188" from="real_1_addr" to="real_1_load" fromId="124" toId="141">
</dataflow>
<dataflow id="1189" from="shl_ln" to="zext_ln13_2" fromId="135" toId="142">
</dataflow>
<dataflow id="1190" from="real_1_load" to="lshr_ln13_1" fromId="141" toId="143">
</dataflow>
<dataflow id="1191" from="zext_ln13_2" to="lshr_ln13_1" fromId="142" toId="143">
</dataflow>
<dataflow id="1192" from="lshr_ln13_1" to="trunc_ln13_1" fromId="143" toId="144">
</dataflow>
<dataflow id="1193" from="trunc_ln13_1" to="bitcast_ln13_1" fromId="144" toId="145">
</dataflow>
<dataflow id="1195" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_2" fromId="1194" toId="146">
</dataflow>
<dataflow id="1196" from="bitcast_ln13" to="tmp_2" fromId="140" toId="146">
</dataflow>
<dataflow id="1197" from="bitcast_ln13_1" to="tmp_2" fromId="145" toId="146">
</dataflow>
<dataflow id="1198" from="lshr_ln" to="tmp_2" fromId="134" toId="146">
</dataflow>
<dataflow id="1199" from="_ssdm_op_PartSelect.i23.i32.i32.i32" to="lshr_ln13_2" fromId="1170" toId="147">
</dataflow>
<dataflow id="1200" from="or_ln10" to="lshr_ln13_2" fromId="132" toId="147">
</dataflow>
<dataflow id="1201" from="StgValue_1173" to="lshr_ln13_2" fromId="1173" toId="147">
</dataflow>
<dataflow id="1202" from="StgValue_1175" to="lshr_ln13_2" fromId="1175" toId="147">
</dataflow>
<dataflow id="1203" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln13_1" fromId="1177" toId="148">
</dataflow>
<dataflow id="1204" from="tmp_3" to="shl_ln13_1" fromId="126" toId="148">
</dataflow>
<dataflow id="1205" from="StgValue_1180" to="shl_ln13_1" fromId="1180" toId="148">
</dataflow>
<dataflow id="1206" from="real_0_addr_1" to="real_0_load_1" fromId="128" toId="149">
</dataflow>
<dataflow id="1207" from="shl_ln13_1" to="zext_ln13_4" fromId="148" toId="150">
</dataflow>
<dataflow id="1208" from="real_0_load_1" to="lshr_ln13_3" fromId="149" toId="151">
</dataflow>
<dataflow id="1209" from="zext_ln13_4" to="lshr_ln13_3" fromId="150" toId="151">
</dataflow>
<dataflow id="1210" from="lshr_ln13_3" to="trunc_ln13_2" fromId="151" toId="152">
</dataflow>
<dataflow id="1211" from="trunc_ln13_2" to="bitcast_ln13_2" fromId="152" toId="153">
</dataflow>
<dataflow id="1212" from="real_1_addr_1" to="real_1_load_1" fromId="130" toId="154">
</dataflow>
<dataflow id="1213" from="shl_ln13_1" to="zext_ln13_6" fromId="148" toId="155">
</dataflow>
<dataflow id="1214" from="real_1_load_1" to="lshr_ln13_5" fromId="154" toId="156">
</dataflow>
<dataflow id="1215" from="zext_ln13_6" to="lshr_ln13_5" fromId="155" toId="156">
</dataflow>
<dataflow id="1216" from="lshr_ln13_5" to="trunc_ln13_3" fromId="156" toId="157">
</dataflow>
<dataflow id="1217" from="trunc_ln13_3" to="bitcast_ln13_3" fromId="157" toId="158">
</dataflow>
<dataflow id="1218" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_5" fromId="1194" toId="159">
</dataflow>
<dataflow id="1219" from="bitcast_ln13_2" to="tmp_5" fromId="153" toId="159">
</dataflow>
<dataflow id="1220" from="bitcast_ln13_3" to="tmp_5" fromId="158" toId="159">
</dataflow>
<dataflow id="1221" from="lshr_ln13_2" to="tmp_5" fromId="147" toId="159">
</dataflow>
<dataflow id="1223" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_4" fromId="1222" toId="160">
</dataflow>
<dataflow id="1224" from="or_ln10" to="tmp_4" fromId="132" toId="160">
</dataflow>
<dataflow id="1225" from="StgValue_1173" to="tmp_4" fromId="1173" toId="160">
</dataflow>
<dataflow id="1226" from="tmp_2" to="temp" fromId="146" toId="161">
</dataflow>
<dataflow id="1227" from="tmp_5" to="temp" fromId="159" toId="161">
</dataflow>
<dataflow id="1228" from="tmp_2" to="sub" fromId="146" toId="162">
</dataflow>
<dataflow id="1229" from="tmp_5" to="sub" fromId="159" toId="162">
</dataflow>
<dataflow id="1230" from="tmp_2" to="temp" fromId="146" toId="163">
</dataflow>
<dataflow id="1231" from="tmp_5" to="temp" fromId="159" toId="163">
</dataflow>
<dataflow id="1232" from="tmp_2" to="sub" fromId="146" toId="164">
</dataflow>
<dataflow id="1233" from="tmp_5" to="sub" fromId="159" toId="164">
</dataflow>
<dataflow id="1234" from="tmp_2" to="temp" fromId="146" toId="165">
</dataflow>
<dataflow id="1235" from="tmp_5" to="temp" fromId="159" toId="165">
</dataflow>
<dataflow id="1236" from="tmp_2" to="sub" fromId="146" toId="166">
</dataflow>
<dataflow id="1237" from="tmp_5" to="sub" fromId="159" toId="166">
</dataflow>
<dataflow id="1238" from="tmp_2" to="temp" fromId="146" toId="167">
</dataflow>
<dataflow id="1239" from="tmp_5" to="temp" fromId="159" toId="167">
</dataflow>
<dataflow id="1240" from="tmp_2" to="sub" fromId="146" toId="168">
</dataflow>
<dataflow id="1241" from="tmp_5" to="sub" fromId="159" toId="168">
</dataflow>
<dataflow id="1242" from="tmp_2" to="temp" fromId="146" toId="169">
</dataflow>
<dataflow id="1243" from="tmp_5" to="temp" fromId="159" toId="169">
</dataflow>
<dataflow id="1245" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="1244" toId="170">
</dataflow>
<dataflow id="1246" from="temp" to="specfucore_ln5" fromId="169" toId="170">
</dataflow>
<dataflow id="1248" from="StgValue_1247" to="specfucore_ln5" fromId="1247" toId="170">
</dataflow>
<dataflow id="1250" from="StgValue_1249" to="specfucore_ln5" fromId="1249" toId="170">
</dataflow>
<dataflow id="1252" from="StgValue_1251" to="specfucore_ln5" fromId="1251" toId="170">
</dataflow>
<dataflow id="1253" from="tmp_2" to="sub" fromId="146" toId="171">
</dataflow>
<dataflow id="1254" from="tmp_5" to="sub" fromId="159" toId="171">
</dataflow>
<dataflow id="1255" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="1101" toId="172">
</dataflow>
<dataflow id="1257" from="empty_5" to="specloopname_ln4" fromId="1256" toId="172">
</dataflow>
<dataflow id="1258" from="and_ln11" to="zext_ln11" fromId="117" toId="173">
</dataflow>
<dataflow id="1260" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="1259" toId="174">
</dataflow>
<dataflow id="1262" from="empty_1" to="rbegin5" fromId="1261" toId="174">
</dataflow>
<dataflow id="1264" from="_ssdm_op_SpecRegionEnd" to="rend6_0" fromId="1263" toId="175">
</dataflow>
<dataflow id="1265" from="empty_1" to="rend6_0" fromId="1261" toId="175">
</dataflow>
<dataflow id="1266" from="rbegin5" to="rend6_0" fromId="174" toId="175">
</dataflow>
<dataflow id="1267" from="sub" to="bitcast_ln14" fromId="171" toId="176">
</dataflow>
<dataflow id="1268" from="shl_ln13_1" to="zext_ln14" fromId="148" toId="177">
</dataflow>
<dataflow id="1270" from="StgValue_1269" to="shl_ln14" fromId="1269" toId="178">
</dataflow>
<dataflow id="1271" from="zext_ln14" to="shl_ln14" fromId="177" toId="178">
</dataflow>
<dataflow id="1272" from="shl_ln14" to="xor_ln14" fromId="178" toId="179">
</dataflow>
<dataflow id="1274" from="StgValue_1273" to="xor_ln14" fromId="1273" toId="179">
</dataflow>
<dataflow id="1275" from="tmp_4" to="br_ln14" fromId="160" toId="180">
</dataflow>
<dataflow id="1276" from="real_0_load_1" to="and_ln14_1" fromId="149" toId="181">
</dataflow>
<dataflow id="1277" from="xor_ln14" to="and_ln14_1" fromId="179" toId="181">
</dataflow>
<dataflow id="1278" from="bitcast_ln14" to="zext_ln14_2" fromId="176" toId="182">
</dataflow>
<dataflow id="1279" from="zext_ln14_2" to="shl_ln14_2" fromId="182" toId="183">
</dataflow>
<dataflow id="1280" from="zext_ln14" to="shl_ln14_2" fromId="177" toId="183">
</dataflow>
<dataflow id="1281" from="and_ln14_1" to="or_ln14_1" fromId="181" toId="184">
</dataflow>
<dataflow id="1282" from="shl_ln14_2" to="or_ln14_1" fromId="183" toId="184">
</dataflow>
<dataflow id="1283" from="or_ln14_1" to="store_ln14" fromId="184" toId="185">
</dataflow>
<dataflow id="1284" from="real_0_addr_1" to="store_ln14" fromId="128" toId="185">
</dataflow>
<dataflow id="1285" from="real_1_load_1" to="and_ln14" fromId="154" toId="187">
</dataflow>
<dataflow id="1286" from="xor_ln14" to="and_ln14" fromId="179" toId="187">
</dataflow>
<dataflow id="1287" from="bitcast_ln14" to="zext_ln14_1" fromId="176" toId="188">
</dataflow>
<dataflow id="1288" from="zext_ln14_1" to="shl_ln14_1" fromId="188" toId="189">
</dataflow>
<dataflow id="1289" from="zext_ln14" to="shl_ln14_1" fromId="177" toId="189">
</dataflow>
<dataflow id="1290" from="and_ln14" to="or_ln14" fromId="187" toId="190">
</dataflow>
<dataflow id="1291" from="shl_ln14_1" to="or_ln14" fromId="189" toId="190">
</dataflow>
<dataflow id="1292" from="or_ln14" to="store_ln14" fromId="190" toId="191">
</dataflow>
<dataflow id="1293" from="real_1_addr_1" to="store_ln14" fromId="130" toId="191">
</dataflow>
<dataflow id="1294" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_6" fromId="1222" toId="193">
</dataflow>
<dataflow id="1295" from="xor_ln11" to="tmp_6" fromId="133" toId="193">
</dataflow>
<dataflow id="1296" from="StgValue_1173" to="tmp_6" fromId="1173" toId="193">
</dataflow>
<dataflow id="1297" from="temp" to="bitcast_ln15" fromId="169" toId="194">
</dataflow>
<dataflow id="1298" from="tmp_6" to="br_ln15" fromId="193" toId="195">
</dataflow>
<dataflow id="1299" from="real_0_addr" to="real_0_load_2" fromId="122" toId="196">
</dataflow>
<dataflow id="1300" from="real_0_addr" to="real_0_load_2" fromId="122" toId="197">
</dataflow>
<dataflow id="1301" from="shl_ln" to="zext_ln15_2" fromId="135" toId="198">
</dataflow>
<dataflow id="1302" from="StgValue_1269" to="shl_ln15_2" fromId="1269" toId="199">
</dataflow>
<dataflow id="1303" from="zext_ln15_2" to="shl_ln15_2" fromId="198" toId="199">
</dataflow>
<dataflow id="1304" from="shl_ln15_2" to="xor_ln15_1" fromId="199" toId="200">
</dataflow>
<dataflow id="1305" from="StgValue_1273" to="xor_ln15_1" fromId="1273" toId="200">
</dataflow>
<dataflow id="1306" from="real_0_load_2" to="and_ln15_1" fromId="197" toId="201">
</dataflow>
<dataflow id="1307" from="xor_ln15_1" to="and_ln15_1" fromId="200" toId="201">
</dataflow>
<dataflow id="1308" from="bitcast_ln15" to="zext_ln15_3" fromId="194" toId="202">
</dataflow>
<dataflow id="1309" from="zext_ln15_3" to="shl_ln15_3" fromId="202" toId="203">
</dataflow>
<dataflow id="1310" from="zext_ln15_2" to="shl_ln15_3" fromId="198" toId="203">
</dataflow>
<dataflow id="1311" from="and_ln15_1" to="or_ln15_1" fromId="201" toId="204">
</dataflow>
<dataflow id="1312" from="shl_ln15_3" to="or_ln15_1" fromId="203" toId="204">
</dataflow>
<dataflow id="1313" from="or_ln15_1" to="store_ln15" fromId="204" toId="205">
</dataflow>
<dataflow id="1314" from="real_0_addr" to="store_ln15" fromId="122" toId="205">
</dataflow>
<dataflow id="1315" from="real_1_addr" to="real_1_load_2" fromId="124" toId="207">
</dataflow>
<dataflow id="1316" from="shl_ln" to="zext_ln15" fromId="135" toId="208">
</dataflow>
<dataflow id="1317" from="StgValue_1269" to="shl_ln15" fromId="1269" toId="209">
</dataflow>
<dataflow id="1318" from="zext_ln15" to="shl_ln15" fromId="208" toId="209">
</dataflow>
<dataflow id="1319" from="shl_ln15" to="xor_ln15" fromId="209" toId="210">
</dataflow>
<dataflow id="1320" from="StgValue_1273" to="xor_ln15" fromId="1273" toId="210">
</dataflow>
<dataflow id="1321" from="real_1_load_2" to="and_ln15" fromId="207" toId="211">
</dataflow>
<dataflow id="1322" from="xor_ln15" to="and_ln15" fromId="210" toId="211">
</dataflow>
<dataflow id="1323" from="bitcast_ln15" to="zext_ln15_1" fromId="194" toId="212">
</dataflow>
<dataflow id="1324" from="zext_ln15_1" to="shl_ln15_1" fromId="212" toId="213">
</dataflow>
<dataflow id="1325" from="zext_ln15" to="shl_ln15_1" fromId="208" toId="213">
</dataflow>
<dataflow id="1326" from="and_ln15" to="or_ln15" fromId="211" toId="214">
</dataflow>
<dataflow id="1327" from="shl_ln15_1" to="or_ln15" fromId="213" toId="214">
</dataflow>
<dataflow id="1328" from="or_ln15" to="store_ln15" fromId="214" toId="215">
</dataflow>
<dataflow id="1329" from="real_1_addr" to="store_ln15" fromId="124" toId="215">
</dataflow>
<dataflow id="1330" from="img_0" to="img_0_addr" fromId="887" toId="217">
</dataflow>
<dataflow id="1331" from="StgValue_1146" to="img_0_addr" fromId="1146" toId="217">
</dataflow>
<dataflow id="1332" from="zext_ln13" to="img_0_addr" fromId="121" toId="217">
</dataflow>
<dataflow id="1333" from="img_0_addr" to="img_0_load" fromId="217" toId="218">
</dataflow>
<dataflow id="1334" from="img_1" to="img_1_addr" fromId="888" toId="219">
</dataflow>
<dataflow id="1335" from="StgValue_1146" to="img_1_addr" fromId="1146" toId="219">
</dataflow>
<dataflow id="1336" from="zext_ln13" to="img_1_addr" fromId="121" toId="219">
</dataflow>
<dataflow id="1337" from="img_1_addr" to="img_1_load" fromId="219" toId="220">
</dataflow>
<dataflow id="1338" from="img_0" to="img_0_addr_1" fromId="887" toId="221">
</dataflow>
<dataflow id="1339" from="StgValue_1146" to="img_0_addr_1" fromId="1146" toId="221">
</dataflow>
<dataflow id="1340" from="zext_ln13_3" to="img_0_addr_1" fromId="127" toId="221">
</dataflow>
<dataflow id="1341" from="img_0_addr_1" to="img_0_load_1" fromId="221" toId="222">
</dataflow>
<dataflow id="1342" from="img_1" to="img_1_addr_1" fromId="888" toId="223">
</dataflow>
<dataflow id="1343" from="StgValue_1146" to="img_1_addr_1" fromId="1146" toId="223">
</dataflow>
<dataflow id="1344" from="zext_ln13_3" to="img_1_addr_1" fromId="127" toId="223">
</dataflow>
<dataflow id="1345" from="img_1_addr_1" to="img_1_load_1" fromId="223" toId="224">
</dataflow>
<dataflow id="1346" from="real_1_addr" to="real_1_load_2" fromId="124" toId="225">
</dataflow>
<dataflow id="1347" from="img_0_addr" to="img_0_load" fromId="217" toId="226">
</dataflow>
<dataflow id="1348" from="shl_ln" to="zext_ln17" fromId="135" toId="227">
</dataflow>
<dataflow id="1349" from="img_0_load" to="lshr_ln17" fromId="226" toId="228">
</dataflow>
<dataflow id="1350" from="zext_ln17" to="lshr_ln17" fromId="227" toId="228">
</dataflow>
<dataflow id="1351" from="lshr_ln17" to="trunc_ln17" fromId="228" toId="229">
</dataflow>
<dataflow id="1352" from="trunc_ln17" to="bitcast_ln17" fromId="229" toId="230">
</dataflow>
<dataflow id="1353" from="img_1_addr" to="img_1_load" fromId="219" toId="231">
</dataflow>
<dataflow id="1354" from="shl_ln" to="zext_ln17_1" fromId="135" toId="232">
</dataflow>
<dataflow id="1355" from="img_1_load" to="lshr_ln17_1" fromId="231" toId="233">
</dataflow>
<dataflow id="1356" from="zext_ln17_1" to="lshr_ln17_1" fromId="232" toId="233">
</dataflow>
<dataflow id="1357" from="lshr_ln17_1" to="trunc_ln17_1" fromId="233" toId="234">
</dataflow>
<dataflow id="1358" from="trunc_ln17_1" to="bitcast_ln17_1" fromId="234" toId="235">
</dataflow>
<dataflow id="1359" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_s" fromId="1194" toId="236">
</dataflow>
<dataflow id="1360" from="bitcast_ln17" to="tmp_s" fromId="230" toId="236">
</dataflow>
<dataflow id="1361" from="bitcast_ln17_1" to="tmp_s" fromId="235" toId="236">
</dataflow>
<dataflow id="1362" from="lshr_ln" to="tmp_s" fromId="134" toId="236">
</dataflow>
<dataflow id="1363" from="img_0_addr_1" to="img_0_load_1" fromId="221" toId="237">
</dataflow>
<dataflow id="1364" from="shl_ln13_1" to="zext_ln17_2" fromId="148" toId="238">
</dataflow>
<dataflow id="1365" from="img_0_load_1" to="lshr_ln17_2" fromId="237" toId="239">
</dataflow>
<dataflow id="1366" from="zext_ln17_2" to="lshr_ln17_2" fromId="238" toId="239">
</dataflow>
<dataflow id="1367" from="lshr_ln17_2" to="trunc_ln17_2" fromId="239" toId="240">
</dataflow>
<dataflow id="1368" from="trunc_ln17_2" to="bitcast_ln17_2" fromId="240" toId="241">
</dataflow>
<dataflow id="1369" from="img_1_addr_1" to="img_1_load_1" fromId="223" toId="242">
</dataflow>
<dataflow id="1370" from="shl_ln13_1" to="zext_ln17_3" fromId="148" toId="243">
</dataflow>
<dataflow id="1371" from="img_1_load_1" to="lshr_ln17_3" fromId="242" toId="244">
</dataflow>
<dataflow id="1372" from="zext_ln17_3" to="lshr_ln17_3" fromId="243" toId="244">
</dataflow>
<dataflow id="1373" from="lshr_ln17_3" to="trunc_ln17_3" fromId="244" toId="245">
</dataflow>
<dataflow id="1374" from="trunc_ln17_3" to="bitcast_ln17_3" fromId="245" toId="246">
</dataflow>
<dataflow id="1375" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_7" fromId="1194" toId="247">
</dataflow>
<dataflow id="1376" from="bitcast_ln17_2" to="tmp_7" fromId="241" toId="247">
</dataflow>
<dataflow id="1377" from="bitcast_ln17_3" to="tmp_7" fromId="246" toId="247">
</dataflow>
<dataflow id="1378" from="lshr_ln13_2" to="tmp_7" fromId="147" toId="247">
</dataflow>
<dataflow id="1379" from="tmp_s" to="temp_1" fromId="236" toId="248">
</dataflow>
<dataflow id="1380" from="tmp_7" to="temp_1" fromId="247" toId="248">
</dataflow>
<dataflow id="1381" from="tmp_s" to="sub1" fromId="236" toId="249">
</dataflow>
<dataflow id="1382" from="tmp_7" to="sub1" fromId="247" toId="249">
</dataflow>
<dataflow id="1383" from="tmp_s" to="temp_1" fromId="236" toId="250">
</dataflow>
<dataflow id="1384" from="tmp_7" to="temp_1" fromId="247" toId="250">
</dataflow>
<dataflow id="1385" from="tmp_s" to="sub1" fromId="236" toId="251">
</dataflow>
<dataflow id="1386" from="tmp_7" to="sub1" fromId="247" toId="251">
</dataflow>
<dataflow id="1387" from="tmp_s" to="temp_1" fromId="236" toId="252">
</dataflow>
<dataflow id="1388" from="tmp_7" to="temp_1" fromId="247" toId="252">
</dataflow>
<dataflow id="1389" from="tmp_s" to="sub1" fromId="236" toId="253">
</dataflow>
<dataflow id="1390" from="tmp_7" to="sub1" fromId="247" toId="253">
</dataflow>
<dataflow id="1391" from="tmp_s" to="temp_1" fromId="236" toId="254">
</dataflow>
<dataflow id="1392" from="tmp_7" to="temp_1" fromId="247" toId="254">
</dataflow>
<dataflow id="1393" from="tmp_s" to="sub1" fromId="236" toId="255">
</dataflow>
<dataflow id="1394" from="tmp_7" to="sub1" fromId="247" toId="255">
</dataflow>
<dataflow id="1395" from="tmp_s" to="temp_1" fromId="236" toId="256">
</dataflow>
<dataflow id="1396" from="tmp_7" to="temp_1" fromId="247" toId="256">
</dataflow>
<dataflow id="1397" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="1244" toId="257">
</dataflow>
<dataflow id="1398" from="temp_1" to="specfucore_ln5" fromId="256" toId="257">
</dataflow>
<dataflow id="1399" from="StgValue_1247" to="specfucore_ln5" fromId="1247" toId="257">
</dataflow>
<dataflow id="1400" from="StgValue_1249" to="specfucore_ln5" fromId="1249" toId="257">
</dataflow>
<dataflow id="1401" from="StgValue_1251" to="specfucore_ln5" fromId="1251" toId="257">
</dataflow>
<dataflow id="1402" from="tmp_s" to="sub1" fromId="236" toId="258">
</dataflow>
<dataflow id="1403" from="tmp_7" to="sub1" fromId="247" toId="258">
</dataflow>
<dataflow id="1404" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="1259" toId="259">
</dataflow>
<dataflow id="1406" from="empty_0" to="rbegin1" fromId="1405" toId="259">
</dataflow>
<dataflow id="1407" from="_ssdm_op_SpecRegionEnd" to="rend2_0" fromId="1263" toId="260">
</dataflow>
<dataflow id="1408" from="empty_0" to="rend2_0" fromId="1405" toId="260">
</dataflow>
<dataflow id="1409" from="rbegin1" to="rend2_0" fromId="259" toId="260">
</dataflow>
<dataflow id="1410" from="sub1" to="bitcast_ln18" fromId="258" toId="261">
</dataflow>
<dataflow id="1411" from="shl_ln13_1" to="zext_ln18" fromId="148" toId="262">
</dataflow>
<dataflow id="1412" from="StgValue_1269" to="shl_ln18" fromId="1269" toId="263">
</dataflow>
<dataflow id="1413" from="zext_ln18" to="shl_ln18" fromId="262" toId="263">
</dataflow>
<dataflow id="1414" from="shl_ln18" to="xor_ln18" fromId="263" toId="264">
</dataflow>
<dataflow id="1415" from="StgValue_1273" to="xor_ln18" fromId="1273" toId="264">
</dataflow>
<dataflow id="1416" from="tmp_4" to="br_ln18" fromId="160" toId="265">
</dataflow>
<dataflow id="1417" from="img_0_load_1" to="and_ln18_1" fromId="237" toId="266">
</dataflow>
<dataflow id="1418" from="xor_ln18" to="and_ln18_1" fromId="264" toId="266">
</dataflow>
<dataflow id="1419" from="bitcast_ln18" to="zext_ln18_2" fromId="261" toId="267">
</dataflow>
<dataflow id="1420" from="zext_ln18_2" to="shl_ln18_2" fromId="267" toId="268">
</dataflow>
<dataflow id="1421" from="zext_ln18" to="shl_ln18_2" fromId="262" toId="268">
</dataflow>
<dataflow id="1422" from="and_ln18_1" to="or_ln18_1" fromId="266" toId="269">
</dataflow>
<dataflow id="1423" from="shl_ln18_2" to="or_ln18_1" fromId="268" toId="269">
</dataflow>
<dataflow id="1424" from="or_ln18_1" to="store_ln18" fromId="269" toId="270">
</dataflow>
<dataflow id="1425" from="img_0_addr_1" to="store_ln18" fromId="221" toId="270">
</dataflow>
<dataflow id="1426" from="img_1_load_1" to="and_ln18" fromId="242" toId="272">
</dataflow>
<dataflow id="1427" from="xor_ln18" to="and_ln18" fromId="264" toId="272">
</dataflow>
<dataflow id="1428" from="bitcast_ln18" to="zext_ln18_1" fromId="261" toId="273">
</dataflow>
<dataflow id="1429" from="zext_ln18_1" to="shl_ln18_1" fromId="273" toId="274">
</dataflow>
<dataflow id="1430" from="zext_ln18" to="shl_ln18_1" fromId="262" toId="274">
</dataflow>
<dataflow id="1431" from="and_ln18" to="or_ln18" fromId="272" toId="275">
</dataflow>
<dataflow id="1432" from="shl_ln18_1" to="or_ln18" fromId="274" toId="275">
</dataflow>
<dataflow id="1433" from="or_ln18" to="store_ln18" fromId="275" toId="276">
</dataflow>
<dataflow id="1434" from="img_1_addr_1" to="store_ln18" fromId="223" toId="276">
</dataflow>
<dataflow id="1435" from="temp_1" to="bitcast_ln19" fromId="256" toId="278">
</dataflow>
<dataflow id="1436" from="tmp_6" to="br_ln19" fromId="193" toId="279">
</dataflow>
<dataflow id="1437" from="img_0_addr" to="img_0_load_2" fromId="217" toId="280">
</dataflow>
<dataflow id="1438" from="img_0_addr" to="img_0_load_2" fromId="217" toId="281">
</dataflow>
<dataflow id="1439" from="shl_ln" to="zext_ln19_2" fromId="135" toId="282">
</dataflow>
<dataflow id="1440" from="StgValue_1269" to="shl_ln19_2" fromId="1269" toId="283">
</dataflow>
<dataflow id="1441" from="zext_ln19_2" to="shl_ln19_2" fromId="282" toId="283">
</dataflow>
<dataflow id="1442" from="shl_ln19_2" to="xor_ln19_1" fromId="283" toId="284">
</dataflow>
<dataflow id="1443" from="StgValue_1273" to="xor_ln19_1" fromId="1273" toId="284">
</dataflow>
<dataflow id="1444" from="img_0_load_2" to="and_ln19_1" fromId="281" toId="285">
</dataflow>
<dataflow id="1445" from="xor_ln19_1" to="and_ln19_1" fromId="284" toId="285">
</dataflow>
<dataflow id="1446" from="bitcast_ln19" to="zext_ln19_3" fromId="278" toId="286">
</dataflow>
<dataflow id="1447" from="zext_ln19_3" to="shl_ln19_3" fromId="286" toId="287">
</dataflow>
<dataflow id="1448" from="zext_ln19_2" to="shl_ln19_3" fromId="282" toId="287">
</dataflow>
<dataflow id="1449" from="and_ln19_1" to="or_ln19_1" fromId="285" toId="288">
</dataflow>
<dataflow id="1450" from="shl_ln19_3" to="or_ln19_1" fromId="287" toId="288">
</dataflow>
<dataflow id="1451" from="or_ln19_1" to="store_ln19" fromId="288" toId="289">
</dataflow>
<dataflow id="1452" from="img_0_addr" to="store_ln19" fromId="217" toId="289">
</dataflow>
<dataflow id="1453" from="img_1_addr" to="img_1_load_2" fromId="219" toId="291">
</dataflow>
<dataflow id="1454" from="shl_ln" to="zext_ln19" fromId="135" toId="292">
</dataflow>
<dataflow id="1455" from="StgValue_1269" to="shl_ln19" fromId="1269" toId="293">
</dataflow>
<dataflow id="1456" from="zext_ln19" to="shl_ln19" fromId="292" toId="293">
</dataflow>
<dataflow id="1457" from="shl_ln19" to="xor_ln19" fromId="293" toId="294">
</dataflow>
<dataflow id="1458" from="StgValue_1273" to="xor_ln19" fromId="1273" toId="294">
</dataflow>
<dataflow id="1459" from="img_1_load_2" to="and_ln19" fromId="291" toId="295">
</dataflow>
<dataflow id="1460" from="xor_ln19" to="and_ln19" fromId="294" toId="295">
</dataflow>
<dataflow id="1461" from="bitcast_ln19" to="zext_ln19_1" fromId="278" toId="296">
</dataflow>
<dataflow id="1462" from="zext_ln19_1" to="shl_ln19_1" fromId="296" toId="297">
</dataflow>
<dataflow id="1463" from="zext_ln19" to="shl_ln19_1" fromId="292" toId="297">
</dataflow>
<dataflow id="1464" from="and_ln19" to="or_ln19" fromId="295" toId="298">
</dataflow>
<dataflow id="1465" from="shl_ln19_1" to="or_ln19" fromId="297" toId="298">
</dataflow>
<dataflow id="1466" from="or_ln19" to="store_ln19" fromId="298" toId="299">
</dataflow>
<dataflow id="1467" from="img_1_addr" to="store_ln19" fromId="219" toId="299">
</dataflow>
<dataflow id="1468" from="zext_ln11" to="shl_ln21" fromId="173" toId="301">
</dataflow>
<dataflow id="1469" from="log_0_cast" to="shl_ln21" fromId="99" toId="301">
</dataflow>
<dataflow id="1470" from="shl_ln21" to="trunc_ln21" fromId="301" toId="302">
</dataflow>
<dataflow id="1471" from="shl_ln21" to="trunc_ln21_1" fromId="301" toId="303">
</dataflow>
<dataflow id="1472" from="trunc_ln21" to="icmp_ln22" fromId="302" toId="304">
</dataflow>
<dataflow id="1474" from="StgValue_1473" to="icmp_ln22" fromId="1473" toId="304">
</dataflow>
<dataflow id="1475" from="icmp_ln22" to="br_ln22" fromId="304" toId="305">
</dataflow>
<dataflow id="1477" from="_ssdm_op_PartSelect.i2.i11.i32.i32" to="lshr_ln1" fromId="1476" toId="306">
</dataflow>
<dataflow id="1478" from="shl_ln21" to="lshr_ln1" fromId="301" toId="306">
</dataflow>
<dataflow id="1479" from="StgValue_1142" to="lshr_ln1" fromId="1142" toId="306">
</dataflow>
<dataflow id="1480" from="StgValue_1173" to="lshr_ln1" fromId="1173" toId="306">
</dataflow>
<dataflow id="1482" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_8" fromId="1481" toId="307">
</dataflow>
<dataflow id="1483" from="shl_ln21" to="tmp_8" fromId="301" toId="307">
</dataflow>
<dataflow id="1485" from="StgValue_1484" to="tmp_8" fromId="1484" toId="307">
</dataflow>
<dataflow id="1486" from="img_1_addr" to="img_1_load_2" fromId="219" toId="308">
</dataflow>
<dataflow id="1487" from="trunc_ln21_1" to="zext_ln23" fromId="303" toId="309">
</dataflow>
<dataflow id="1488" from="real_twid_0" to="real_twid_0_addr" fromId="889" toId="310">
</dataflow>
<dataflow id="1489" from="StgValue_1146" to="real_twid_0_addr" fromId="1146" toId="310">
</dataflow>
<dataflow id="1490" from="zext_ln23" to="real_twid_0_addr" fromId="309" toId="310">
</dataflow>
<dataflow id="1491" from="real_twid_0_addr" to="real_twid_0_load" fromId="310" toId="311">
</dataflow>
<dataflow id="1492" from="real_twid_1" to="real_twid_1_addr" fromId="890" toId="312">
</dataflow>
<dataflow id="1493" from="StgValue_1146" to="real_twid_1_addr" fromId="1146" toId="312">
</dataflow>
<dataflow id="1494" from="zext_ln23" to="real_twid_1_addr" fromId="309" toId="312">
</dataflow>
<dataflow id="1495" from="real_twid_1_addr" to="real_twid_1_load" fromId="312" toId="313">
</dataflow>
<dataflow id="1496" from="real_0_addr_1" to="real_0_load_3" fromId="128" toId="314">
</dataflow>
<dataflow id="1497" from="real_1_addr_1" to="real_1_load_3" fromId="130" toId="315">
</dataflow>
<dataflow id="1498" from="img_twid_0" to="img_twid_0_addr" fromId="891" toId="316">
</dataflow>
<dataflow id="1499" from="StgValue_1146" to="img_twid_0_addr" fromId="1146" toId="316">
</dataflow>
<dataflow id="1500" from="zext_ln23" to="img_twid_0_addr" fromId="309" toId="316">
</dataflow>
<dataflow id="1501" from="img_twid_0_addr" to="img_twid_0_load" fromId="316" toId="317">
</dataflow>
<dataflow id="1502" from="img_twid_1" to="img_twid_1_addr" fromId="892" toId="318">
</dataflow>
<dataflow id="1503" from="StgValue_1146" to="img_twid_1_addr" fromId="1146" toId="318">
</dataflow>
<dataflow id="1504" from="zext_ln23" to="img_twid_1_addr" fromId="309" toId="318">
</dataflow>
<dataflow id="1505" from="img_twid_1_addr" to="img_twid_1_load" fromId="318" toId="319">
</dataflow>
<dataflow id="1506" from="img_0_addr_1" to="img_0_load_3" fromId="221" toId="320">
</dataflow>
<dataflow id="1507" from="img_1_addr_1" to="img_1_load_3" fromId="223" toId="321">
</dataflow>
<dataflow id="1508" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln1" fromId="1177" toId="322">
</dataflow>
<dataflow id="1509" from="tmp_8" to="shl_ln1" fromId="307" toId="322">
</dataflow>
<dataflow id="1510" from="StgValue_1180" to="shl_ln1" fromId="1180" toId="322">
</dataflow>
<dataflow id="1511" from="real_twid_0_addr" to="real_twid_0_load" fromId="310" toId="323">
</dataflow>
<dataflow id="1512" from="shl_ln1" to="zext_ln23_1" fromId="322" toId="324">
</dataflow>
<dataflow id="1513" from="real_twid_0_load" to="lshr_ln23" fromId="323" toId="325">
</dataflow>
<dataflow id="1514" from="zext_ln23_1" to="lshr_ln23" fromId="324" toId="325">
</dataflow>
<dataflow id="1515" from="lshr_ln23" to="trunc_ln23" fromId="325" toId="326">
</dataflow>
<dataflow id="1516" from="trunc_ln23" to="bitcast_ln23" fromId="326" toId="327">
</dataflow>
<dataflow id="1517" from="real_twid_1_addr" to="real_twid_1_load" fromId="312" toId="328">
</dataflow>
<dataflow id="1518" from="shl_ln1" to="zext_ln23_2" fromId="322" toId="329">
</dataflow>
<dataflow id="1519" from="real_twid_1_load" to="lshr_ln23_1" fromId="328" toId="330">
</dataflow>
<dataflow id="1520" from="zext_ln23_2" to="lshr_ln23_1" fromId="329" toId="330">
</dataflow>
<dataflow id="1521" from="lshr_ln23_1" to="trunc_ln23_1" fromId="330" toId="331">
</dataflow>
<dataflow id="1522" from="trunc_ln23_1" to="bitcast_ln23_1" fromId="331" toId="332">
</dataflow>
<dataflow id="1524" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_9" fromId="1523" toId="333">
</dataflow>
<dataflow id="1525" from="bitcast_ln23" to="tmp_9" fromId="327" toId="333">
</dataflow>
<dataflow id="1526" from="bitcast_ln23_1" to="tmp_9" fromId="332" toId="333">
</dataflow>
<dataflow id="1527" from="lshr_ln1" to="tmp_9" fromId="306" toId="333">
</dataflow>
<dataflow id="1528" from="real_0_addr_1" to="real_0_load_3" fromId="128" toId="334">
</dataflow>
<dataflow id="1529" from="shl_ln13_1" to="zext_ln23_4" fromId="148" toId="335">
</dataflow>
<dataflow id="1530" from="real_0_load_3" to="lshr_ln23_3" fromId="334" toId="336">
</dataflow>
<dataflow id="1531" from="zext_ln23_4" to="lshr_ln23_3" fromId="335" toId="336">
</dataflow>
<dataflow id="1532" from="lshr_ln23_3" to="trunc_ln23_2" fromId="336" toId="337">
</dataflow>
<dataflow id="1533" from="trunc_ln23_2" to="bitcast_ln23_2" fromId="337" toId="338">
</dataflow>
<dataflow id="1534" from="real_1_addr_1" to="real_1_load_3" fromId="130" toId="339">
</dataflow>
<dataflow id="1535" from="shl_ln13_1" to="zext_ln23_5" fromId="148" toId="340">
</dataflow>
<dataflow id="1536" from="real_1_load_3" to="lshr_ln23_4" fromId="339" toId="341">
</dataflow>
<dataflow id="1537" from="zext_ln23_5" to="lshr_ln23_4" fromId="340" toId="341">
</dataflow>
<dataflow id="1538" from="lshr_ln23_4" to="trunc_ln23_3" fromId="341" toId="342">
</dataflow>
<dataflow id="1539" from="trunc_ln23_3" to="bitcast_ln23_3" fromId="342" toId="343">
</dataflow>
<dataflow id="1540" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_10" fromId="1194" toId="344">
</dataflow>
<dataflow id="1541" from="bitcast_ln23_2" to="tmp_10" fromId="338" toId="344">
</dataflow>
<dataflow id="1542" from="bitcast_ln23_3" to="tmp_10" fromId="343" toId="344">
</dataflow>
<dataflow id="1543" from="lshr_ln13_2" to="tmp_10" fromId="147" toId="344">
</dataflow>
<dataflow id="1544" from="img_twid_0_addr" to="img_twid_0_load" fromId="316" toId="345">
</dataflow>
<dataflow id="1545" from="shl_ln1" to="zext_ln24" fromId="322" toId="346">
</dataflow>
<dataflow id="1546" from="img_twid_0_load" to="lshr_ln24" fromId="345" toId="347">
</dataflow>
<dataflow id="1547" from="zext_ln24" to="lshr_ln24" fromId="346" toId="347">
</dataflow>
<dataflow id="1548" from="lshr_ln24" to="trunc_ln24" fromId="347" toId="348">
</dataflow>
<dataflow id="1549" from="trunc_ln24" to="bitcast_ln24" fromId="348" toId="349">
</dataflow>
<dataflow id="1550" from="img_twid_1_addr" to="img_twid_1_load" fromId="318" toId="350">
</dataflow>
<dataflow id="1551" from="shl_ln1" to="zext_ln24_1" fromId="322" toId="351">
</dataflow>
<dataflow id="1552" from="img_twid_1_load" to="lshr_ln24_1" fromId="350" toId="352">
</dataflow>
<dataflow id="1553" from="zext_ln24_1" to="lshr_ln24_1" fromId="351" toId="352">
</dataflow>
<dataflow id="1554" from="lshr_ln24_1" to="trunc_ln24_1" fromId="352" toId="353">
</dataflow>
<dataflow id="1555" from="trunc_ln24_1" to="bitcast_ln24_1" fromId="353" toId="354">
</dataflow>
<dataflow id="1556" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_11" fromId="1523" toId="355">
</dataflow>
<dataflow id="1557" from="bitcast_ln24" to="tmp_11" fromId="349" toId="355">
</dataflow>
<dataflow id="1558" from="bitcast_ln24_1" to="tmp_11" fromId="354" toId="355">
</dataflow>
<dataflow id="1559" from="lshr_ln1" to="tmp_11" fromId="306" toId="355">
</dataflow>
<dataflow id="1560" from="img_0_addr_1" to="img_0_load_3" fromId="221" toId="356">
</dataflow>
<dataflow id="1561" from="shl_ln13_1" to="zext_ln24_2" fromId="148" toId="357">
</dataflow>
<dataflow id="1562" from="img_0_load_3" to="lshr_ln24_2" fromId="356" toId="358">
</dataflow>
<dataflow id="1563" from="zext_ln24_2" to="lshr_ln24_2" fromId="357" toId="358">
</dataflow>
<dataflow id="1564" from="lshr_ln24_2" to="trunc_ln24_2" fromId="358" toId="359">
</dataflow>
<dataflow id="1565" from="trunc_ln24_2" to="bitcast_ln24_2" fromId="359" toId="360">
</dataflow>
<dataflow id="1566" from="img_1_addr_1" to="img_1_load_3" fromId="223" toId="361">
</dataflow>
<dataflow id="1567" from="shl_ln13_1" to="zext_ln24_3" fromId="148" toId="362">
</dataflow>
<dataflow id="1568" from="img_1_load_3" to="lshr_ln24_3" fromId="361" toId="363">
</dataflow>
<dataflow id="1569" from="zext_ln24_3" to="lshr_ln24_3" fromId="362" toId="363">
</dataflow>
<dataflow id="1570" from="lshr_ln24_3" to="trunc_ln24_3" fromId="363" toId="364">
</dataflow>
<dataflow id="1571" from="trunc_ln24_3" to="bitcast_ln24_3" fromId="364" toId="365">
</dataflow>
<dataflow id="1572" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_12" fromId="1194" toId="366">
</dataflow>
<dataflow id="1573" from="bitcast_ln24_2" to="tmp_12" fromId="360" toId="366">
</dataflow>
<dataflow id="1574" from="bitcast_ln24_3" to="tmp_12" fromId="365" toId="366">
</dataflow>
<dataflow id="1575" from="lshr_ln13_2" to="tmp_12" fromId="147" toId="366">
</dataflow>
<dataflow id="1576" from="tmp_9" to="mul" fromId="333" toId="367">
</dataflow>
<dataflow id="1577" from="tmp_10" to="mul" fromId="344" toId="367">
</dataflow>
<dataflow id="1578" from="tmp_11" to="mul1" fromId="355" toId="368">
</dataflow>
<dataflow id="1579" from="tmp_12" to="mul1" fromId="366" toId="368">
</dataflow>
<dataflow id="1580" from="tmp_9" to="mul2" fromId="333" toId="369">
</dataflow>
<dataflow id="1581" from="tmp_12" to="mul2" fromId="366" toId="369">
</dataflow>
<dataflow id="1582" from="tmp_11" to="mul3" fromId="355" toId="370">
</dataflow>
<dataflow id="1583" from="tmp_10" to="mul3" fromId="344" toId="370">
</dataflow>
<dataflow id="1584" from="tmp_9" to="mul" fromId="333" toId="371">
</dataflow>
<dataflow id="1585" from="tmp_10" to="mul" fromId="344" toId="371">
</dataflow>
<dataflow id="1586" from="tmp_11" to="mul1" fromId="355" toId="372">
</dataflow>
<dataflow id="1587" from="tmp_12" to="mul1" fromId="366" toId="372">
</dataflow>
<dataflow id="1588" from="tmp_9" to="mul2" fromId="333" toId="373">
</dataflow>
<dataflow id="1589" from="tmp_12" to="mul2" fromId="366" toId="373">
</dataflow>
<dataflow id="1590" from="tmp_11" to="mul3" fromId="355" toId="374">
</dataflow>
<dataflow id="1591" from="tmp_10" to="mul3" fromId="344" toId="374">
</dataflow>
<dataflow id="1592" from="tmp_9" to="mul" fromId="333" toId="375">
</dataflow>
<dataflow id="1593" from="tmp_10" to="mul" fromId="344" toId="375">
</dataflow>
<dataflow id="1594" from="tmp_11" to="mul1" fromId="355" toId="376">
</dataflow>
<dataflow id="1595" from="tmp_12" to="mul1" fromId="366" toId="376">
</dataflow>
<dataflow id="1596" from="tmp_9" to="mul2" fromId="333" toId="377">
</dataflow>
<dataflow id="1597" from="tmp_12" to="mul2" fromId="366" toId="377">
</dataflow>
<dataflow id="1598" from="tmp_11" to="mul3" fromId="355" toId="378">
</dataflow>
<dataflow id="1599" from="tmp_10" to="mul3" fromId="344" toId="378">
</dataflow>
<dataflow id="1600" from="tmp_9" to="mul" fromId="333" toId="379">
</dataflow>
<dataflow id="1601" from="tmp_10" to="mul" fromId="344" toId="379">
</dataflow>
<dataflow id="1602" from="tmp_11" to="mul1" fromId="355" toId="380">
</dataflow>
<dataflow id="1603" from="tmp_12" to="mul1" fromId="366" toId="380">
</dataflow>
<dataflow id="1604" from="tmp_9" to="mul2" fromId="333" toId="381">
</dataflow>
<dataflow id="1605" from="tmp_12" to="mul2" fromId="366" toId="381">
</dataflow>
<dataflow id="1606" from="tmp_11" to="mul3" fromId="355" toId="382">
</dataflow>
<dataflow id="1607" from="tmp_10" to="mul3" fromId="344" toId="382">
</dataflow>
<dataflow id="1608" from="tmp_9" to="mul" fromId="333" toId="383">
</dataflow>
<dataflow id="1609" from="tmp_10" to="mul" fromId="344" toId="383">
</dataflow>
<dataflow id="1610" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="1244" toId="384">
</dataflow>
<dataflow id="1611" from="mul" to="specfucore_ln24" fromId="383" toId="384">
</dataflow>
<dataflow id="1613" from="StgValue_1612" to="specfucore_ln24" fromId="1612" toId="384">
</dataflow>
<dataflow id="1614" from="StgValue_1249" to="specfucore_ln24" fromId="1249" toId="384">
</dataflow>
<dataflow id="1615" from="StgValue_1251" to="specfucore_ln24" fromId="1251" toId="384">
</dataflow>
<dataflow id="1616" from="tmp_11" to="mul1" fromId="355" toId="385">
</dataflow>
<dataflow id="1617" from="tmp_12" to="mul1" fromId="366" toId="385">
</dataflow>
<dataflow id="1618" from="_ssdm_op_SpecFUCore" to="specfucore_ln23" fromId="1244" toId="386">
</dataflow>
<dataflow id="1619" from="mul1" to="specfucore_ln23" fromId="385" toId="386">
</dataflow>
<dataflow id="1620" from="StgValue_1612" to="specfucore_ln23" fromId="1612" toId="386">
</dataflow>
<dataflow id="1621" from="StgValue_1249" to="specfucore_ln23" fromId="1249" toId="386">
</dataflow>
<dataflow id="1622" from="StgValue_1251" to="specfucore_ln23" fromId="1251" toId="386">
</dataflow>
<dataflow id="1623" from="tmp_9" to="mul2" fromId="333" toId="387">
</dataflow>
<dataflow id="1624" from="tmp_12" to="mul2" fromId="366" toId="387">
</dataflow>
<dataflow id="1625" from="tmp_11" to="mul3" fromId="355" toId="388">
</dataflow>
<dataflow id="1626" from="tmp_10" to="mul3" fromId="344" toId="388">
</dataflow>
<dataflow id="1627" from="mul" to="temp_2" fromId="383" toId="389">
</dataflow>
<dataflow id="1628" from="mul1" to="temp_2" fromId="385" toId="389">
</dataflow>
<dataflow id="1629" from="mul2" to="add" fromId="387" toId="390">
</dataflow>
<dataflow id="1630" from="mul3" to="add" fromId="388" toId="390">
</dataflow>
<dataflow id="1631" from="mul" to="temp_2" fromId="383" toId="391">
</dataflow>
<dataflow id="1632" from="mul1" to="temp_2" fromId="385" toId="391">
</dataflow>
<dataflow id="1633" from="mul2" to="add" fromId="387" toId="392">
</dataflow>
<dataflow id="1634" from="mul3" to="add" fromId="388" toId="392">
</dataflow>
<dataflow id="1635" from="mul" to="temp_2" fromId="383" toId="393">
</dataflow>
<dataflow id="1636" from="mul1" to="temp_2" fromId="385" toId="393">
</dataflow>
<dataflow id="1637" from="mul2" to="add" fromId="387" toId="394">
</dataflow>
<dataflow id="1638" from="mul3" to="add" fromId="388" toId="394">
</dataflow>
<dataflow id="1639" from="mul" to="temp_2" fromId="383" toId="395">
</dataflow>
<dataflow id="1640" from="mul1" to="temp_2" fromId="385" toId="395">
</dataflow>
<dataflow id="1641" from="mul2" to="add" fromId="387" toId="396">
</dataflow>
<dataflow id="1642" from="mul3" to="add" fromId="388" toId="396">
</dataflow>
<dataflow id="1643" from="mul" to="temp_2" fromId="383" toId="397">
</dataflow>
<dataflow id="1644" from="mul1" to="temp_2" fromId="385" toId="397">
</dataflow>
<dataflow id="1645" from="mul2" to="add" fromId="387" toId="398">
</dataflow>
<dataflow id="1646" from="mul3" to="add" fromId="388" toId="398">
</dataflow>
<dataflow id="1647" from="add" to="bitcast_ln25" fromId="398" toId="399">
</dataflow>
<dataflow id="1648" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="1259" toId="400">
</dataflow>
<dataflow id="1650" from="empty" to="rbegin2" fromId="1649" toId="400">
</dataflow>
<dataflow id="1651" from="_ssdm_op_SpecRegionEnd" to="rend12_0" fromId="1263" toId="401">
</dataflow>
<dataflow id="1652" from="empty" to="rend12_0" fromId="1649" toId="401">
</dataflow>
<dataflow id="1653" from="rbegin2" to="rend12_0" fromId="400" toId="401">
</dataflow>
<dataflow id="1654" from="temp_2" to="bitcast_ln27" fromId="397" toId="402">
</dataflow>
<dataflow id="1655" from="shl_ln13_1" to="zext_ln25" fromId="148" toId="403">
</dataflow>
<dataflow id="1656" from="StgValue_1269" to="shl_ln25" fromId="1269" toId="404">
</dataflow>
<dataflow id="1657" from="zext_ln25" to="shl_ln25" fromId="403" toId="404">
</dataflow>
<dataflow id="1658" from="shl_ln25" to="xor_ln25" fromId="404" toId="405">
</dataflow>
<dataflow id="1659" from="StgValue_1273" to="xor_ln25" fromId="1273" toId="405">
</dataflow>
<dataflow id="1660" from="tmp_4" to="br_ln25" fromId="160" toId="406">
</dataflow>
<dataflow id="1661" from="img_0_load_3" to="and_ln25_1" fromId="356" toId="407">
</dataflow>
<dataflow id="1662" from="xor_ln25" to="and_ln25_1" fromId="405" toId="407">
</dataflow>
<dataflow id="1663" from="bitcast_ln25" to="zext_ln25_2" fromId="399" toId="408">
</dataflow>
<dataflow id="1664" from="zext_ln25_2" to="shl_ln25_2" fromId="408" toId="409">
</dataflow>
<dataflow id="1665" from="zext_ln25" to="shl_ln25_2" fromId="403" toId="409">
</dataflow>
<dataflow id="1666" from="and_ln25_1" to="or_ln25_1" fromId="407" toId="410">
</dataflow>
<dataflow id="1667" from="shl_ln25_2" to="or_ln25_1" fromId="409" toId="410">
</dataflow>
<dataflow id="1668" from="or_ln25_1" to="store_ln25" fromId="410" toId="411">
</dataflow>
<dataflow id="1669" from="img_0_addr_1" to="store_ln25" fromId="221" toId="411">
</dataflow>
<dataflow id="1670" from="shl_ln13_1" to="zext_ln27_2" fromId="148" toId="412">
</dataflow>
<dataflow id="1671" from="StgValue_1269" to="shl_ln27_2" fromId="1269" toId="413">
</dataflow>
<dataflow id="1672" from="zext_ln27_2" to="shl_ln27_2" fromId="412" toId="413">
</dataflow>
<dataflow id="1673" from="shl_ln27_2" to="xor_ln27_1" fromId="413" toId="414">
</dataflow>
<dataflow id="1674" from="StgValue_1273" to="xor_ln27_1" fromId="1273" toId="414">
</dataflow>
<dataflow id="1675" from="real_0_load_3" to="and_ln27_1" fromId="334" toId="415">
</dataflow>
<dataflow id="1676" from="xor_ln27_1" to="and_ln27_1" fromId="414" toId="415">
</dataflow>
<dataflow id="1677" from="bitcast_ln27" to="zext_ln27_3" fromId="402" toId="416">
</dataflow>
<dataflow id="1678" from="zext_ln27_3" to="shl_ln27_3" fromId="416" toId="417">
</dataflow>
<dataflow id="1679" from="zext_ln27_2" to="shl_ln27_3" fromId="412" toId="417">
</dataflow>
<dataflow id="1680" from="and_ln27_1" to="or_ln27_1" fromId="415" toId="418">
</dataflow>
<dataflow id="1681" from="shl_ln27_3" to="or_ln27_1" fromId="417" toId="418">
</dataflow>
<dataflow id="1682" from="or_ln27_1" to="store_ln27" fromId="418" toId="419">
</dataflow>
<dataflow id="1683" from="real_0_addr_1" to="store_ln27" fromId="128" toId="419">
</dataflow>
<dataflow id="1684" from="img_1_load_3" to="and_ln25" fromId="361" toId="421">
</dataflow>
<dataflow id="1685" from="xor_ln25" to="and_ln25" fromId="405" toId="421">
</dataflow>
<dataflow id="1686" from="bitcast_ln25" to="zext_ln25_1" fromId="399" toId="422">
</dataflow>
<dataflow id="1687" from="zext_ln25_1" to="shl_ln25_1" fromId="422" toId="423">
</dataflow>
<dataflow id="1688" from="zext_ln25" to="shl_ln25_1" fromId="403" toId="423">
</dataflow>
<dataflow id="1689" from="and_ln25" to="or_ln25" fromId="421" toId="424">
</dataflow>
<dataflow id="1690" from="shl_ln25_1" to="or_ln25" fromId="423" toId="424">
</dataflow>
<dataflow id="1691" from="or_ln25" to="store_ln25" fromId="424" toId="425">
</dataflow>
<dataflow id="1692" from="img_1_addr_1" to="store_ln25" fromId="223" toId="425">
</dataflow>
<dataflow id="1693" from="shl_ln13_1" to="zext_ln27" fromId="148" toId="426">
</dataflow>
<dataflow id="1694" from="StgValue_1269" to="shl_ln27" fromId="1269" toId="427">
</dataflow>
<dataflow id="1695" from="zext_ln27" to="shl_ln27" fromId="426" toId="427">
</dataflow>
<dataflow id="1696" from="shl_ln27" to="xor_ln27" fromId="427" toId="428">
</dataflow>
<dataflow id="1697" from="StgValue_1273" to="xor_ln27" fromId="1273" toId="428">
</dataflow>
<dataflow id="1698" from="real_1_load_3" to="and_ln27" fromId="339" toId="429">
</dataflow>
<dataflow id="1699" from="xor_ln27" to="and_ln27" fromId="428" toId="429">
</dataflow>
<dataflow id="1700" from="bitcast_ln27" to="zext_ln27_1" fromId="402" toId="430">
</dataflow>
<dataflow id="1701" from="zext_ln27_1" to="shl_ln27_1" fromId="430" toId="431">
</dataflow>
<dataflow id="1702" from="zext_ln27" to="shl_ln27_1" fromId="426" toId="431">
</dataflow>
<dataflow id="1703" from="and_ln27" to="or_ln27" fromId="429" toId="432">
</dataflow>
<dataflow id="1704" from="shl_ln27_1" to="or_ln27" fromId="431" toId="432">
</dataflow>
<dataflow id="1705" from="or_ln27" to="store_ln27" fromId="432" toId="433">
</dataflow>
<dataflow id="1706" from="real_1_addr_1" to="store_ln27" fromId="130" toId="433">
</dataflow>
<dataflow id="1707" from="or_ln10" to="add_ln9" fromId="132" toId="436">
</dataflow>
<dataflow id="1708" from="StgValue_893" to="add_ln9" fromId="893" toId="436">
</dataflow>
<dataflow id="1710" from="_ssdm_op_PartSelect.i22.i32.i32.i32" to="tmp_13" fromId="1709" toId="437">
</dataflow>
<dataflow id="1711" from="add_ln9" to="tmp_13" fromId="436" toId="437">
</dataflow>
<dataflow id="1712" from="StgValue_1108" to="tmp_13" fromId="1108" toId="437">
</dataflow>
<dataflow id="1713" from="StgValue_1175" to="tmp_13" fromId="1175" toId="437">
</dataflow>
<dataflow id="1714" from="tmp_13" to="icmp_ln9_1" fromId="437" toId="438">
</dataflow>
<dataflow id="1716" from="StgValue_1715" to="icmp_ln9_1" fromId="1715" toId="438">
</dataflow>
<dataflow id="1717" from="icmp_ln9_1" to="br_ln9" fromId="438" toId="439">
</dataflow>
<dataflow id="1718" from="span_2_0" to="span_2_0_load_1" fromId="72" toId="441">
</dataflow>
<dataflow id="1720" from="_ssdm_op_PartSelect.i27.i28.i32.i32" to="tmp_14" fromId="1719" toId="442">
</dataflow>
<dataflow id="1721" from="span_2_0_load_1" to="tmp_14" fromId="441" toId="442">
</dataflow>
<dataflow id="1722" from="StgValue_893" to="tmp_14" fromId="893" toId="442">
</dataflow>
<dataflow id="1723" from="StgValue_1110" to="tmp_14" fromId="1110" toId="442">
</dataflow>
<dataflow id="1724" from="tmp_14" to="sext_ln8" fromId="442" toId="443">
</dataflow>
<dataflow id="1725" from="log_0_load" to="or_ln8" fromId="93" toId="444">
</dataflow>
<dataflow id="1727" from="StgValue_1726" to="or_ln8" fromId="1726" toId="444">
</dataflow>
<dataflow id="1728" from="or_ln8" to="zext_ln9" fromId="444" toId="445">
</dataflow>
<dataflow id="1730" from="_ssdm_op_PartSelect.i17.i28.i32.i32" to="tmp_15" fromId="1729" toId="446">
</dataflow>
<dataflow id="1731" from="span_2_0_load_1" to="tmp_15" fromId="441" toId="446">
</dataflow>
<dataflow id="1733" from="StgValue_1732" to="tmp_15" fromId="1732" toId="446">
</dataflow>
<dataflow id="1734" from="StgValue_1110" to="tmp_15" fromId="1110" toId="446">
</dataflow>
<dataflow id="1735" from="tmp_15" to="icmp_ln9_2" fromId="446" toId="447">
</dataflow>
<dataflow id="1737" from="StgValue_1736" to="icmp_ln9_2" fromId="1736" toId="447">
</dataflow>
<dataflow id="1738" from="icmp_ln9_2" to="br_ln9" fromId="447" toId="448">
</dataflow>
<dataflow id="1740" from="_ssdm_op_PartSelect.i9.i28.i32.i32" to="trunc_ln10_5" fromId="1739" toId="449">
</dataflow>
<dataflow id="1741" from="span_2_0_load_1" to="trunc_ln10_5" fromId="441" toId="449">
</dataflow>
<dataflow id="1742" from="StgValue_893" to="trunc_ln10_5" fromId="893" toId="449">
</dataflow>
<dataflow id="1743" from="StgValue_1173" to="trunc_ln10_5" fromId="1173" toId="449">
</dataflow>
<dataflow id="1745" from="_ssdm_op_PartSelect.i8.i28.i32.i32" to="trunc_ln10_7" fromId="1744" toId="450">
</dataflow>
<dataflow id="1746" from="span_2_0_load_1" to="trunc_ln10_7" fromId="441" toId="450">
</dataflow>
<dataflow id="1747" from="StgValue_893" to="trunc_ln10_7" fromId="893" toId="450">
</dataflow>
<dataflow id="1748" from="StgValue_1142" to="trunc_ln10_7" fromId="1142" toId="450">
</dataflow>
<dataflow id="1750" from="_ssdm_op_PartSelect.i10.i28.i32.i32" to="trunc_ln11_5" fromId="1749" toId="451">
</dataflow>
<dataflow id="1751" from="span_2_0_load_1" to="trunc_ln11_5" fromId="441" toId="451">
</dataflow>
<dataflow id="1752" from="StgValue_893" to="trunc_ln11_5" fromId="893" toId="451">
</dataflow>
<dataflow id="1753" from="StgValue_1108" to="trunc_ln11_5" fromId="1108" toId="451">
</dataflow>
<dataflow id="1754" from="trunc_ln11_5" to="xor_ln11_5" fromId="451" toId="452">
</dataflow>
<dataflow id="1755" from="StgValue_1120" to="xor_ln11_5" fromId="1120" toId="452">
</dataflow>
<dataflow id="1756" from="add_ln9_1" to="odd_1_1" fromId="779" toId="454">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln9_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1757" from="br_ln9" to="odd_1_1" fromId="782" toId="454">
<BackEdge/>
</dataflow>
<dataflow id="1758" from="sext_ln8" to="odd_1_1" fromId="443" toId="454">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1759" from="br_ln4" to="odd_1_1" fromId="453" toId="454">
</dataflow>
<dataflow id="1760" from="odd_1_1" to="trunc_ln10_6" fromId="454" toId="455">
</dataflow>
<dataflow id="1761" from="odd_1_1" to="trunc_ln10_8" fromId="454" toId="456">
</dataflow>
<dataflow id="1762" from="odd_1_1" to="trunc_ln10_9" fromId="454" toId="457">
</dataflow>
<dataflow id="1763" from="trunc_ln10_8" to="or_ln11_2" fromId="456" toId="458">
</dataflow>
<dataflow id="1764" from="trunc_ln10_7" to="or_ln11_2" fromId="450" toId="458">
</dataflow>
<dataflow id="1765" from="trunc_ln10_6" to="or_ln11_3" fromId="455" toId="459">
</dataflow>
<dataflow id="1766" from="trunc_ln10_5" to="or_ln11_3" fromId="449" toId="459">
</dataflow>
<dataflow id="1767" from="trunc_ln10_9" to="and_ln11_1" fromId="457" toId="460">
</dataflow>
<dataflow id="1768" from="xor_ln11_5" to="and_ln11_1" fromId="452" toId="460">
</dataflow>
<dataflow id="1769" from="or_ln11_2" to="xor_ln11_6" fromId="458" toId="461">
</dataflow>
<dataflow id="1770" from="trunc_ln10_7" to="xor_ln11_6" fromId="450" toId="461">
</dataflow>
<dataflow id="1771" from="or_ln11_3" to="xor_ln11_7" fromId="459" toId="462">
</dataflow>
<dataflow id="1772" from="trunc_ln10_5" to="xor_ln11_7" fromId="449" toId="462">
</dataflow>
<dataflow id="1773" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_16" fromId="1139" toId="463">
</dataflow>
<dataflow id="1774" from="xor_ln11_7" to="tmp_16" fromId="462" toId="463">
</dataflow>
<dataflow id="1775" from="StgValue_1142" to="tmp_16" fromId="1142" toId="463">
</dataflow>
<dataflow id="1776" from="xor_ln11_6" to="zext_ln13_5" fromId="461" toId="464">
</dataflow>
<dataflow id="1777" from="real_0" to="real_0_addr_2" fromId="885" toId="465">
</dataflow>
<dataflow id="1778" from="StgValue_1146" to="real_0_addr_2" fromId="1146" toId="465">
</dataflow>
<dataflow id="1779" from="zext_ln13_5" to="real_0_addr_2" fromId="464" toId="465">
</dataflow>
<dataflow id="1780" from="real_0_addr_2" to="real_0_load_4" fromId="465" toId="466">
</dataflow>
<dataflow id="1781" from="real_1" to="real_1_addr_2" fromId="886" toId="467">
</dataflow>
<dataflow id="1782" from="StgValue_1146" to="real_1_addr_2" fromId="1146" toId="467">
</dataflow>
<dataflow id="1783" from="zext_ln13_5" to="real_1_addr_2" fromId="464" toId="467">
</dataflow>
<dataflow id="1784" from="real_1_addr_2" to="real_1_load_4" fromId="467" toId="468">
</dataflow>
<dataflow id="1785" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_17" fromId="1139" toId="469">
</dataflow>
<dataflow id="1786" from="or_ln11_3" to="tmp_17" fromId="459" toId="469">
</dataflow>
<dataflow id="1787" from="StgValue_1142" to="tmp_17" fromId="1142" toId="469">
</dataflow>
<dataflow id="1788" from="or_ln11_2" to="zext_ln13_7" fromId="458" toId="470">
</dataflow>
<dataflow id="1789" from="real_0" to="real_0_addr_3" fromId="885" toId="471">
</dataflow>
<dataflow id="1790" from="StgValue_1146" to="real_0_addr_3" fromId="1146" toId="471">
</dataflow>
<dataflow id="1791" from="zext_ln13_7" to="real_0_addr_3" fromId="470" toId="471">
</dataflow>
<dataflow id="1792" from="real_0_addr_3" to="real_0_load_5" fromId="471" toId="472">
</dataflow>
<dataflow id="1793" from="real_1" to="real_1_addr_3" fromId="886" toId="473">
</dataflow>
<dataflow id="1794" from="StgValue_1146" to="real_1_addr_3" fromId="1146" toId="473">
</dataflow>
<dataflow id="1795" from="zext_ln13_7" to="real_1_addr_3" fromId="470" toId="473">
</dataflow>
<dataflow id="1796" from="real_1_addr_3" to="real_1_load_5" fromId="473" toId="474">
</dataflow>
<dataflow id="1797" from="odd_1_1" to="or_ln10_1" fromId="454" toId="475">
</dataflow>
<dataflow id="1798" from="sext_ln8" to="or_ln10_1" fromId="443" toId="475">
</dataflow>
<dataflow id="1799" from="or_ln10_1" to="xor_ln11_1" fromId="475" toId="476">
</dataflow>
<dataflow id="1800" from="sext_ln8" to="xor_ln11_1" fromId="443" toId="476">
</dataflow>
<dataflow id="1801" from="_ssdm_op_PartSelect.i23.i32.i32.i32" to="lshr_ln13_4" fromId="1170" toId="477">
</dataflow>
<dataflow id="1802" from="xor_ln11_1" to="lshr_ln13_4" fromId="476" toId="477">
</dataflow>
<dataflow id="1803" from="StgValue_1173" to="lshr_ln13_4" fromId="1173" toId="477">
</dataflow>
<dataflow id="1804" from="StgValue_1175" to="lshr_ln13_4" fromId="1175" toId="477">
</dataflow>
<dataflow id="1805" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln13_2" fromId="1177" toId="478">
</dataflow>
<dataflow id="1806" from="tmp_16" to="shl_ln13_2" fromId="463" toId="478">
</dataflow>
<dataflow id="1807" from="StgValue_1180" to="shl_ln13_2" fromId="1180" toId="478">
</dataflow>
<dataflow id="1808" from="real_0_addr_2" to="real_0_load_4" fromId="465" toId="479">
</dataflow>
<dataflow id="1809" from="shl_ln13_2" to="zext_ln13_8" fromId="478" toId="480">
</dataflow>
<dataflow id="1810" from="real_0_load_4" to="lshr_ln13_7" fromId="479" toId="481">
</dataflow>
<dataflow id="1811" from="zext_ln13_8" to="lshr_ln13_7" fromId="480" toId="481">
</dataflow>
<dataflow id="1812" from="lshr_ln13_7" to="trunc_ln13_4" fromId="481" toId="482">
</dataflow>
<dataflow id="1813" from="trunc_ln13_4" to="bitcast_ln13_4" fromId="482" toId="483">
</dataflow>
<dataflow id="1814" from="real_1_addr_2" to="real_1_load_4" fromId="467" toId="484">
</dataflow>
<dataflow id="1815" from="shl_ln13_2" to="zext_ln13_9" fromId="478" toId="485">
</dataflow>
<dataflow id="1816" from="real_1_load_4" to="lshr_ln13_8" fromId="484" toId="486">
</dataflow>
<dataflow id="1817" from="zext_ln13_9" to="lshr_ln13_8" fromId="485" toId="486">
</dataflow>
<dataflow id="1818" from="lshr_ln13_8" to="trunc_ln13_5" fromId="486" toId="487">
</dataflow>
<dataflow id="1819" from="trunc_ln13_5" to="bitcast_ln13_5" fromId="487" toId="488">
</dataflow>
<dataflow id="1820" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_2_1" fromId="1194" toId="489">
</dataflow>
<dataflow id="1821" from="bitcast_ln13_4" to="tmp_2_1" fromId="483" toId="489">
</dataflow>
<dataflow id="1822" from="bitcast_ln13_5" to="tmp_2_1" fromId="488" toId="489">
</dataflow>
<dataflow id="1823" from="lshr_ln13_4" to="tmp_2_1" fromId="477" toId="489">
</dataflow>
<dataflow id="1824" from="_ssdm_op_PartSelect.i23.i32.i32.i32" to="lshr_ln13_6" fromId="1170" toId="490">
</dataflow>
<dataflow id="1825" from="or_ln10_1" to="lshr_ln13_6" fromId="475" toId="490">
</dataflow>
<dataflow id="1826" from="StgValue_1173" to="lshr_ln13_6" fromId="1173" toId="490">
</dataflow>
<dataflow id="1827" from="StgValue_1175" to="lshr_ln13_6" fromId="1175" toId="490">
</dataflow>
<dataflow id="1828" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln13_3" fromId="1177" toId="491">
</dataflow>
<dataflow id="1829" from="tmp_17" to="shl_ln13_3" fromId="469" toId="491">
</dataflow>
<dataflow id="1830" from="StgValue_1180" to="shl_ln13_3" fromId="1180" toId="491">
</dataflow>
<dataflow id="1831" from="real_0_addr_3" to="real_0_load_5" fromId="471" toId="492">
</dataflow>
<dataflow id="1832" from="shl_ln13_3" to="zext_ln13_10" fromId="491" toId="493">
</dataflow>
<dataflow id="1833" from="real_0_load_5" to="lshr_ln13_9" fromId="492" toId="494">
</dataflow>
<dataflow id="1834" from="zext_ln13_10" to="lshr_ln13_9" fromId="493" toId="494">
</dataflow>
<dataflow id="1835" from="lshr_ln13_9" to="trunc_ln13_6" fromId="494" toId="495">
</dataflow>
<dataflow id="1836" from="trunc_ln13_6" to="bitcast_ln13_6" fromId="495" toId="496">
</dataflow>
<dataflow id="1837" from="real_1_addr_3" to="real_1_load_5" fromId="473" toId="497">
</dataflow>
<dataflow id="1838" from="shl_ln13_3" to="zext_ln13_11" fromId="491" toId="498">
</dataflow>
<dataflow id="1839" from="real_1_load_5" to="lshr_ln13_10" fromId="497" toId="499">
</dataflow>
<dataflow id="1840" from="zext_ln13_11" to="lshr_ln13_10" fromId="498" toId="499">
</dataflow>
<dataflow id="1841" from="lshr_ln13_10" to="trunc_ln13_7" fromId="499" toId="500">
</dataflow>
<dataflow id="1842" from="trunc_ln13_7" to="bitcast_ln13_7" fromId="500" toId="501">
</dataflow>
<dataflow id="1843" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_5_1" fromId="1194" toId="502">
</dataflow>
<dataflow id="1844" from="bitcast_ln13_6" to="tmp_5_1" fromId="496" toId="502">
</dataflow>
<dataflow id="1845" from="bitcast_ln13_7" to="tmp_5_1" fromId="501" toId="502">
</dataflow>
<dataflow id="1846" from="lshr_ln13_6" to="tmp_5_1" fromId="490" toId="502">
</dataflow>
<dataflow id="1847" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_18" fromId="1222" toId="503">
</dataflow>
<dataflow id="1848" from="or_ln10_1" to="tmp_18" fromId="475" toId="503">
</dataflow>
<dataflow id="1849" from="StgValue_1173" to="tmp_18" fromId="1173" toId="503">
</dataflow>
<dataflow id="1850" from="tmp_2_1" to="temp_s" fromId="489" toId="504">
</dataflow>
<dataflow id="1851" from="tmp_5_1" to="temp_s" fromId="502" toId="504">
</dataflow>
<dataflow id="1852" from="tmp_2_1" to="sub_1" fromId="489" toId="505">
</dataflow>
<dataflow id="1853" from="tmp_5_1" to="sub_1" fromId="502" toId="505">
</dataflow>
<dataflow id="1854" from="tmp_2_1" to="temp_s" fromId="489" toId="506">
</dataflow>
<dataflow id="1855" from="tmp_5_1" to="temp_s" fromId="502" toId="506">
</dataflow>
<dataflow id="1856" from="tmp_2_1" to="sub_1" fromId="489" toId="507">
</dataflow>
<dataflow id="1857" from="tmp_5_1" to="sub_1" fromId="502" toId="507">
</dataflow>
<dataflow id="1858" from="tmp_2_1" to="temp_s" fromId="489" toId="508">
</dataflow>
<dataflow id="1859" from="tmp_5_1" to="temp_s" fromId="502" toId="508">
</dataflow>
<dataflow id="1860" from="tmp_2_1" to="sub_1" fromId="489" toId="509">
</dataflow>
<dataflow id="1861" from="tmp_5_1" to="sub_1" fromId="502" toId="509">
</dataflow>
<dataflow id="1862" from="tmp_2_1" to="temp_s" fromId="489" toId="510">
</dataflow>
<dataflow id="1863" from="tmp_5_1" to="temp_s" fromId="502" toId="510">
</dataflow>
<dataflow id="1864" from="tmp_2_1" to="sub_1" fromId="489" toId="511">
</dataflow>
<dataflow id="1865" from="tmp_5_1" to="sub_1" fromId="502" toId="511">
</dataflow>
<dataflow id="1866" from="tmp_2_1" to="temp_s" fromId="489" toId="512">
</dataflow>
<dataflow id="1867" from="tmp_5_1" to="temp_s" fromId="502" toId="512">
</dataflow>
<dataflow id="1868" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="1244" toId="513">
</dataflow>
<dataflow id="1869" from="temp_s" to="specfucore_ln5" fromId="512" toId="513">
</dataflow>
<dataflow id="1870" from="StgValue_1247" to="specfucore_ln5" fromId="1247" toId="513">
</dataflow>
<dataflow id="1871" from="StgValue_1249" to="specfucore_ln5" fromId="1249" toId="513">
</dataflow>
<dataflow id="1872" from="StgValue_1251" to="specfucore_ln5" fromId="1251" toId="513">
</dataflow>
<dataflow id="1873" from="tmp_2_1" to="sub_1" fromId="489" toId="514">
</dataflow>
<dataflow id="1874" from="tmp_5_1" to="sub_1" fromId="502" toId="514">
</dataflow>
<dataflow id="1875" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="1101" toId="515">
</dataflow>
<dataflow id="1876" from="empty_5" to="specloopname_ln4" fromId="1256" toId="515">
</dataflow>
<dataflow id="1877" from="and_ln11_1" to="zext_ln11_1" fromId="460" toId="516">
</dataflow>
<dataflow id="1878" from="_ssdm_op_SpecRegionBegin" to="rbegin5_1" fromId="1259" toId="517">
</dataflow>
<dataflow id="1879" from="empty_1" to="rbegin5_1" fromId="1261" toId="517">
</dataflow>
<dataflow id="1880" from="_ssdm_op_SpecRegionEnd" to="rend6_1" fromId="1263" toId="518">
</dataflow>
<dataflow id="1881" from="empty_1" to="rend6_1" fromId="1261" toId="518">
</dataflow>
<dataflow id="1882" from="rbegin5_1" to="rend6_1" fromId="517" toId="518">
</dataflow>
<dataflow id="1883" from="sub_1" to="bitcast_ln14_1" fromId="514" toId="519">
</dataflow>
<dataflow id="1884" from="shl_ln13_3" to="zext_ln14_3" fromId="491" toId="520">
</dataflow>
<dataflow id="1885" from="StgValue_1269" to="shl_ln14_3" fromId="1269" toId="521">
</dataflow>
<dataflow id="1886" from="zext_ln14_3" to="shl_ln14_3" fromId="520" toId="521">
</dataflow>
<dataflow id="1887" from="shl_ln14_3" to="xor_ln14_1" fromId="521" toId="522">
</dataflow>
<dataflow id="1888" from="StgValue_1273" to="xor_ln14_1" fromId="1273" toId="522">
</dataflow>
<dataflow id="1889" from="tmp_18" to="br_ln14" fromId="503" toId="523">
</dataflow>
<dataflow id="1890" from="real_0_load_5" to="and_ln14_3" fromId="492" toId="524">
</dataflow>
<dataflow id="1891" from="xor_ln14_1" to="and_ln14_3" fromId="522" toId="524">
</dataflow>
<dataflow id="1892" from="bitcast_ln14_1" to="zext_ln14_5" fromId="519" toId="525">
</dataflow>
<dataflow id="1893" from="zext_ln14_5" to="shl_ln14_5" fromId="525" toId="526">
</dataflow>
<dataflow id="1894" from="zext_ln14_3" to="shl_ln14_5" fromId="520" toId="526">
</dataflow>
<dataflow id="1895" from="and_ln14_3" to="or_ln14_3" fromId="524" toId="527">
</dataflow>
<dataflow id="1896" from="shl_ln14_5" to="or_ln14_3" fromId="526" toId="527">
</dataflow>
<dataflow id="1897" from="or_ln14_3" to="store_ln14" fromId="527" toId="528">
</dataflow>
<dataflow id="1898" from="real_0_addr_3" to="store_ln14" fromId="471" toId="528">
</dataflow>
<dataflow id="1899" from="real_1_load_5" to="and_ln14_2" fromId="497" toId="530">
</dataflow>
<dataflow id="1900" from="xor_ln14_1" to="and_ln14_2" fromId="522" toId="530">
</dataflow>
<dataflow id="1901" from="bitcast_ln14_1" to="zext_ln14_4" fromId="519" toId="531">
</dataflow>
<dataflow id="1902" from="zext_ln14_4" to="shl_ln14_4" fromId="531" toId="532">
</dataflow>
<dataflow id="1903" from="zext_ln14_3" to="shl_ln14_4" fromId="520" toId="532">
</dataflow>
<dataflow id="1904" from="and_ln14_2" to="or_ln14_2" fromId="530" toId="533">
</dataflow>
<dataflow id="1905" from="shl_ln14_4" to="or_ln14_2" fromId="532" toId="533">
</dataflow>
<dataflow id="1906" from="or_ln14_2" to="store_ln14" fromId="533" toId="534">
</dataflow>
<dataflow id="1907" from="real_1_addr_3" to="store_ln14" fromId="473" toId="534">
</dataflow>
<dataflow id="1908" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_19" fromId="1222" toId="536">
</dataflow>
<dataflow id="1909" from="xor_ln11_1" to="tmp_19" fromId="476" toId="536">
</dataflow>
<dataflow id="1910" from="StgValue_1173" to="tmp_19" fromId="1173" toId="536">
</dataflow>
<dataflow id="1911" from="temp_s" to="bitcast_ln15_1" fromId="512" toId="537">
</dataflow>
<dataflow id="1912" from="tmp_19" to="br_ln15" fromId="536" toId="538">
</dataflow>
<dataflow id="1913" from="real_0_addr_2" to="real_0_load_6" fromId="465" toId="539">
</dataflow>
<dataflow id="1914" from="real_0_addr_2" to="real_0_load_6" fromId="465" toId="540">
</dataflow>
<dataflow id="1915" from="shl_ln13_2" to="zext_ln15_6" fromId="478" toId="541">
</dataflow>
<dataflow id="1916" from="StgValue_1269" to="shl_ln15_6" fromId="1269" toId="542">
</dataflow>
<dataflow id="1917" from="zext_ln15_6" to="shl_ln15_6" fromId="541" toId="542">
</dataflow>
<dataflow id="1918" from="shl_ln15_6" to="xor_ln15_3" fromId="542" toId="543">
</dataflow>
<dataflow id="1919" from="StgValue_1273" to="xor_ln15_3" fromId="1273" toId="543">
</dataflow>
<dataflow id="1920" from="real_0_load_6" to="and_ln15_3" fromId="540" toId="544">
</dataflow>
<dataflow id="1921" from="xor_ln15_3" to="and_ln15_3" fromId="543" toId="544">
</dataflow>
<dataflow id="1922" from="bitcast_ln15_1" to="zext_ln15_7" fromId="537" toId="545">
</dataflow>
<dataflow id="1923" from="zext_ln15_7" to="shl_ln15_7" fromId="545" toId="546">
</dataflow>
<dataflow id="1924" from="zext_ln15_6" to="shl_ln15_7" fromId="541" toId="546">
</dataflow>
<dataflow id="1925" from="and_ln15_3" to="or_ln15_3" fromId="544" toId="547">
</dataflow>
<dataflow id="1926" from="shl_ln15_7" to="or_ln15_3" fromId="546" toId="547">
</dataflow>
<dataflow id="1927" from="or_ln15_3" to="store_ln15" fromId="547" toId="548">
</dataflow>
<dataflow id="1928" from="real_0_addr_2" to="store_ln15" fromId="465" toId="548">
</dataflow>
<dataflow id="1929" from="real_1_addr_2" to="real_1_load_6" fromId="467" toId="550">
</dataflow>
<dataflow id="1930" from="shl_ln13_2" to="zext_ln15_4" fromId="478" toId="551">
</dataflow>
<dataflow id="1931" from="StgValue_1269" to="shl_ln15_4" fromId="1269" toId="552">
</dataflow>
<dataflow id="1932" from="zext_ln15_4" to="shl_ln15_4" fromId="551" toId="552">
</dataflow>
<dataflow id="1933" from="shl_ln15_4" to="xor_ln15_2" fromId="552" toId="553">
</dataflow>
<dataflow id="1934" from="StgValue_1273" to="xor_ln15_2" fromId="1273" toId="553">
</dataflow>
<dataflow id="1935" from="real_1_load_6" to="and_ln15_2" fromId="550" toId="554">
</dataflow>
<dataflow id="1936" from="xor_ln15_2" to="and_ln15_2" fromId="553" toId="554">
</dataflow>
<dataflow id="1937" from="bitcast_ln15_1" to="zext_ln15_5" fromId="537" toId="555">
</dataflow>
<dataflow id="1938" from="zext_ln15_5" to="shl_ln15_5" fromId="555" toId="556">
</dataflow>
<dataflow id="1939" from="zext_ln15_4" to="shl_ln15_5" fromId="551" toId="556">
</dataflow>
<dataflow id="1940" from="and_ln15_2" to="or_ln15_2" fromId="554" toId="557">
</dataflow>
<dataflow id="1941" from="shl_ln15_5" to="or_ln15_2" fromId="556" toId="557">
</dataflow>
<dataflow id="1942" from="or_ln15_2" to="store_ln15" fromId="557" toId="558">
</dataflow>
<dataflow id="1943" from="real_1_addr_2" to="store_ln15" fromId="467" toId="558">
</dataflow>
<dataflow id="1944" from="img_0" to="img_0_addr_2" fromId="887" toId="560">
</dataflow>
<dataflow id="1945" from="StgValue_1146" to="img_0_addr_2" fromId="1146" toId="560">
</dataflow>
<dataflow id="1946" from="zext_ln13_5" to="img_0_addr_2" fromId="464" toId="560">
</dataflow>
<dataflow id="1947" from="img_0_addr_2" to="img_0_load_4" fromId="560" toId="561">
</dataflow>
<dataflow id="1948" from="img_1" to="img_1_addr_2" fromId="888" toId="562">
</dataflow>
<dataflow id="1949" from="StgValue_1146" to="img_1_addr_2" fromId="1146" toId="562">
</dataflow>
<dataflow id="1950" from="zext_ln13_5" to="img_1_addr_2" fromId="464" toId="562">
</dataflow>
<dataflow id="1951" from="img_1_addr_2" to="img_1_load_4" fromId="562" toId="563">
</dataflow>
<dataflow id="1952" from="img_0" to="img_0_addr_3" fromId="887" toId="564">
</dataflow>
<dataflow id="1953" from="StgValue_1146" to="img_0_addr_3" fromId="1146" toId="564">
</dataflow>
<dataflow id="1954" from="zext_ln13_7" to="img_0_addr_3" fromId="470" toId="564">
</dataflow>
<dataflow id="1955" from="img_0_addr_3" to="img_0_load_5" fromId="564" toId="565">
</dataflow>
<dataflow id="1956" from="img_1" to="img_1_addr_3" fromId="888" toId="566">
</dataflow>
<dataflow id="1957" from="StgValue_1146" to="img_1_addr_3" fromId="1146" toId="566">
</dataflow>
<dataflow id="1958" from="zext_ln13_7" to="img_1_addr_3" fromId="470" toId="566">
</dataflow>
<dataflow id="1959" from="img_1_addr_3" to="img_1_load_5" fromId="566" toId="567">
</dataflow>
<dataflow id="1960" from="real_1_addr_2" to="real_1_load_6" fromId="467" toId="568">
</dataflow>
<dataflow id="1961" from="img_0_addr_2" to="img_0_load_4" fromId="560" toId="569">
</dataflow>
<dataflow id="1962" from="shl_ln13_2" to="zext_ln17_4" fromId="478" toId="570">
</dataflow>
<dataflow id="1963" from="img_0_load_4" to="lshr_ln17_4" fromId="569" toId="571">
</dataflow>
<dataflow id="1964" from="zext_ln17_4" to="lshr_ln17_4" fromId="570" toId="571">
</dataflow>
<dataflow id="1965" from="lshr_ln17_4" to="trunc_ln17_4" fromId="571" toId="572">
</dataflow>
<dataflow id="1966" from="trunc_ln17_4" to="bitcast_ln17_4" fromId="572" toId="573">
</dataflow>
<dataflow id="1967" from="img_1_addr_2" to="img_1_load_4" fromId="562" toId="574">
</dataflow>
<dataflow id="1968" from="shl_ln13_2" to="zext_ln17_5" fromId="478" toId="575">
</dataflow>
<dataflow id="1969" from="img_1_load_4" to="lshr_ln17_5" fromId="574" toId="576">
</dataflow>
<dataflow id="1970" from="zext_ln17_5" to="lshr_ln17_5" fromId="575" toId="576">
</dataflow>
<dataflow id="1971" from="lshr_ln17_5" to="trunc_ln17_5" fromId="576" toId="577">
</dataflow>
<dataflow id="1972" from="trunc_ln17_5" to="bitcast_ln17_5" fromId="577" toId="578">
</dataflow>
<dataflow id="1973" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_11_1" fromId="1194" toId="579">
</dataflow>
<dataflow id="1974" from="bitcast_ln17_4" to="tmp_11_1" fromId="573" toId="579">
</dataflow>
<dataflow id="1975" from="bitcast_ln17_5" to="tmp_11_1" fromId="578" toId="579">
</dataflow>
<dataflow id="1976" from="lshr_ln13_4" to="tmp_11_1" fromId="477" toId="579">
</dataflow>
<dataflow id="1977" from="img_0_addr_3" to="img_0_load_5" fromId="564" toId="580">
</dataflow>
<dataflow id="1978" from="shl_ln13_3" to="zext_ln17_6" fromId="491" toId="581">
</dataflow>
<dataflow id="1979" from="img_0_load_5" to="lshr_ln17_6" fromId="580" toId="582">
</dataflow>
<dataflow id="1980" from="zext_ln17_6" to="lshr_ln17_6" fromId="581" toId="582">
</dataflow>
<dataflow id="1981" from="lshr_ln17_6" to="trunc_ln17_6" fromId="582" toId="583">
</dataflow>
<dataflow id="1982" from="trunc_ln17_6" to="bitcast_ln17_6" fromId="583" toId="584">
</dataflow>
<dataflow id="1983" from="img_1_addr_3" to="img_1_load_5" fromId="566" toId="585">
</dataflow>
<dataflow id="1984" from="shl_ln13_3" to="zext_ln17_7" fromId="491" toId="586">
</dataflow>
<dataflow id="1985" from="img_1_load_5" to="lshr_ln17_7" fromId="585" toId="587">
</dataflow>
<dataflow id="1986" from="zext_ln17_7" to="lshr_ln17_7" fromId="586" toId="587">
</dataflow>
<dataflow id="1987" from="lshr_ln17_7" to="trunc_ln17_7" fromId="587" toId="588">
</dataflow>
<dataflow id="1988" from="trunc_ln17_7" to="bitcast_ln17_7" fromId="588" toId="589">
</dataflow>
<dataflow id="1989" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_14_1" fromId="1194" toId="590">
</dataflow>
<dataflow id="1990" from="bitcast_ln17_6" to="tmp_14_1" fromId="584" toId="590">
</dataflow>
<dataflow id="1991" from="bitcast_ln17_7" to="tmp_14_1" fromId="589" toId="590">
</dataflow>
<dataflow id="1992" from="lshr_ln13_6" to="tmp_14_1" fromId="490" toId="590">
</dataflow>
<dataflow id="1993" from="tmp_11_1" to="temp_1_1" fromId="579" toId="591">
</dataflow>
<dataflow id="1994" from="tmp_14_1" to="temp_1_1" fromId="590" toId="591">
</dataflow>
<dataflow id="1995" from="tmp_11_1" to="sub1_1" fromId="579" toId="592">
</dataflow>
<dataflow id="1996" from="tmp_14_1" to="sub1_1" fromId="590" toId="592">
</dataflow>
<dataflow id="1997" from="tmp_11_1" to="temp_1_1" fromId="579" toId="593">
</dataflow>
<dataflow id="1998" from="tmp_14_1" to="temp_1_1" fromId="590" toId="593">
</dataflow>
<dataflow id="1999" from="tmp_11_1" to="sub1_1" fromId="579" toId="594">
</dataflow>
<dataflow id="2000" from="tmp_14_1" to="sub1_1" fromId="590" toId="594">
</dataflow>
<dataflow id="2001" from="tmp_11_1" to="temp_1_1" fromId="579" toId="595">
</dataflow>
<dataflow id="2002" from="tmp_14_1" to="temp_1_1" fromId="590" toId="595">
</dataflow>
<dataflow id="2003" from="tmp_11_1" to="sub1_1" fromId="579" toId="596">
</dataflow>
<dataflow id="2004" from="tmp_14_1" to="sub1_1" fromId="590" toId="596">
</dataflow>
<dataflow id="2005" from="tmp_11_1" to="temp_1_1" fromId="579" toId="597">
</dataflow>
<dataflow id="2006" from="tmp_14_1" to="temp_1_1" fromId="590" toId="597">
</dataflow>
<dataflow id="2007" from="tmp_11_1" to="sub1_1" fromId="579" toId="598">
</dataflow>
<dataflow id="2008" from="tmp_14_1" to="sub1_1" fromId="590" toId="598">
</dataflow>
<dataflow id="2009" from="tmp_11_1" to="temp_1_1" fromId="579" toId="599">
</dataflow>
<dataflow id="2010" from="tmp_14_1" to="temp_1_1" fromId="590" toId="599">
</dataflow>
<dataflow id="2011" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="1244" toId="600">
</dataflow>
<dataflow id="2012" from="temp_1_1" to="specfucore_ln5" fromId="599" toId="600">
</dataflow>
<dataflow id="2013" from="StgValue_1247" to="specfucore_ln5" fromId="1247" toId="600">
</dataflow>
<dataflow id="2014" from="StgValue_1249" to="specfucore_ln5" fromId="1249" toId="600">
</dataflow>
<dataflow id="2015" from="StgValue_1251" to="specfucore_ln5" fromId="1251" toId="600">
</dataflow>
<dataflow id="2016" from="tmp_11_1" to="sub1_1" fromId="579" toId="601">
</dataflow>
<dataflow id="2017" from="tmp_14_1" to="sub1_1" fromId="590" toId="601">
</dataflow>
<dataflow id="2018" from="sub1_1" to="bitcast_ln18_1" fromId="601" toId="602">
</dataflow>
<dataflow id="2019" from="_ssdm_op_SpecRegionBegin" to="rbegin1_1" fromId="1259" toId="603">
</dataflow>
<dataflow id="2020" from="empty_0" to="rbegin1_1" fromId="1405" toId="603">
</dataflow>
<dataflow id="2021" from="_ssdm_op_SpecRegionEnd" to="rend2_1" fromId="1263" toId="604">
</dataflow>
<dataflow id="2022" from="empty_0" to="rend2_1" fromId="1405" toId="604">
</dataflow>
<dataflow id="2023" from="rbegin1_1" to="rend2_1" fromId="603" toId="604">
</dataflow>
<dataflow id="2024" from="shl_ln13_3" to="zext_ln18_3" fromId="491" toId="605">
</dataflow>
<dataflow id="2025" from="StgValue_1269" to="shl_ln18_3" fromId="1269" toId="606">
</dataflow>
<dataflow id="2026" from="zext_ln18_3" to="shl_ln18_3" fromId="605" toId="606">
</dataflow>
<dataflow id="2027" from="shl_ln18_3" to="xor_ln18_1" fromId="606" toId="607">
</dataflow>
<dataflow id="2028" from="StgValue_1273" to="xor_ln18_1" fromId="1273" toId="607">
</dataflow>
<dataflow id="2029" from="tmp_18" to="br_ln18" fromId="503" toId="608">
</dataflow>
<dataflow id="2030" from="img_0_load_5" to="and_ln18_3" fromId="580" toId="609">
</dataflow>
<dataflow id="2031" from="xor_ln18_1" to="and_ln18_3" fromId="607" toId="609">
</dataflow>
<dataflow id="2032" from="bitcast_ln18_1" to="zext_ln18_5" fromId="602" toId="610">
</dataflow>
<dataflow id="2033" from="zext_ln18_5" to="shl_ln18_5" fromId="610" toId="611">
</dataflow>
<dataflow id="2034" from="zext_ln18_3" to="shl_ln18_5" fromId="605" toId="611">
</dataflow>
<dataflow id="2035" from="and_ln18_3" to="or_ln18_3" fromId="609" toId="612">
</dataflow>
<dataflow id="2036" from="shl_ln18_5" to="or_ln18_3" fromId="611" toId="612">
</dataflow>
<dataflow id="2037" from="or_ln18_3" to="store_ln18" fromId="612" toId="613">
</dataflow>
<dataflow id="2038" from="img_0_addr_3" to="store_ln18" fromId="564" toId="613">
</dataflow>
<dataflow id="2039" from="img_1_load_5" to="and_ln18_2" fromId="585" toId="615">
</dataflow>
<dataflow id="2040" from="xor_ln18_1" to="and_ln18_2" fromId="607" toId="615">
</dataflow>
<dataflow id="2041" from="bitcast_ln18_1" to="zext_ln18_4" fromId="602" toId="616">
</dataflow>
<dataflow id="2042" from="zext_ln18_4" to="shl_ln18_4" fromId="616" toId="617">
</dataflow>
<dataflow id="2043" from="zext_ln18_3" to="shl_ln18_4" fromId="605" toId="617">
</dataflow>
<dataflow id="2044" from="and_ln18_2" to="or_ln18_2" fromId="615" toId="618">
</dataflow>
<dataflow id="2045" from="shl_ln18_4" to="or_ln18_2" fromId="617" toId="618">
</dataflow>
<dataflow id="2046" from="or_ln18_2" to="store_ln18" fromId="618" toId="619">
</dataflow>
<dataflow id="2047" from="img_1_addr_3" to="store_ln18" fromId="566" toId="619">
</dataflow>
<dataflow id="2048" from="temp_1_1" to="bitcast_ln19_1" fromId="599" toId="621">
</dataflow>
<dataflow id="2049" from="tmp_19" to="br_ln19" fromId="536" toId="622">
</dataflow>
<dataflow id="2050" from="img_0_addr_2" to="img_0_load_6" fromId="560" toId="623">
</dataflow>
<dataflow id="2051" from="img_0_addr_2" to="img_0_load_6" fromId="560" toId="624">
</dataflow>
<dataflow id="2052" from="shl_ln13_2" to="zext_ln19_6" fromId="478" toId="625">
</dataflow>
<dataflow id="2053" from="StgValue_1269" to="shl_ln19_6" fromId="1269" toId="626">
</dataflow>
<dataflow id="2054" from="zext_ln19_6" to="shl_ln19_6" fromId="625" toId="626">
</dataflow>
<dataflow id="2055" from="shl_ln19_6" to="xor_ln19_3" fromId="626" toId="627">
</dataflow>
<dataflow id="2056" from="StgValue_1273" to="xor_ln19_3" fromId="1273" toId="627">
</dataflow>
<dataflow id="2057" from="img_0_load_6" to="and_ln19_3" fromId="624" toId="628">
</dataflow>
<dataflow id="2058" from="xor_ln19_3" to="and_ln19_3" fromId="627" toId="628">
</dataflow>
<dataflow id="2059" from="bitcast_ln19_1" to="zext_ln19_7" fromId="621" toId="629">
</dataflow>
<dataflow id="2060" from="zext_ln19_7" to="shl_ln19_7" fromId="629" toId="630">
</dataflow>
<dataflow id="2061" from="zext_ln19_6" to="shl_ln19_7" fromId="625" toId="630">
</dataflow>
<dataflow id="2062" from="and_ln19_3" to="or_ln19_3" fromId="628" toId="631">
</dataflow>
<dataflow id="2063" from="shl_ln19_7" to="or_ln19_3" fromId="630" toId="631">
</dataflow>
<dataflow id="2064" from="or_ln19_3" to="store_ln19" fromId="631" toId="632">
</dataflow>
<dataflow id="2065" from="img_0_addr_2" to="store_ln19" fromId="560" toId="632">
</dataflow>
<dataflow id="2066" from="img_1_addr_2" to="img_1_load_6" fromId="562" toId="634">
</dataflow>
<dataflow id="2067" from="shl_ln13_2" to="zext_ln19_4" fromId="478" toId="635">
</dataflow>
<dataflow id="2068" from="StgValue_1269" to="shl_ln19_4" fromId="1269" toId="636">
</dataflow>
<dataflow id="2069" from="zext_ln19_4" to="shl_ln19_4" fromId="635" toId="636">
</dataflow>
<dataflow id="2070" from="shl_ln19_4" to="xor_ln19_2" fromId="636" toId="637">
</dataflow>
<dataflow id="2071" from="StgValue_1273" to="xor_ln19_2" fromId="1273" toId="637">
</dataflow>
<dataflow id="2072" from="img_1_load_6" to="and_ln19_2" fromId="634" toId="638">
</dataflow>
<dataflow id="2073" from="xor_ln19_2" to="and_ln19_2" fromId="637" toId="638">
</dataflow>
<dataflow id="2074" from="bitcast_ln19_1" to="zext_ln19_5" fromId="621" toId="639">
</dataflow>
<dataflow id="2075" from="zext_ln19_5" to="shl_ln19_5" fromId="639" toId="640">
</dataflow>
<dataflow id="2076" from="zext_ln19_4" to="shl_ln19_5" fromId="635" toId="640">
</dataflow>
<dataflow id="2077" from="and_ln19_2" to="or_ln19_2" fromId="638" toId="641">
</dataflow>
<dataflow id="2078" from="shl_ln19_5" to="or_ln19_2" fromId="640" toId="641">
</dataflow>
<dataflow id="2079" from="or_ln19_2" to="store_ln19" fromId="641" toId="642">
</dataflow>
<dataflow id="2080" from="img_1_addr_2" to="store_ln19" fromId="562" toId="642">
</dataflow>
<dataflow id="2081" from="zext_ln11_1" to="shl_ln21_1" fromId="516" toId="644">
</dataflow>
<dataflow id="2082" from="zext_ln9" to="shl_ln21_1" fromId="445" toId="644">
</dataflow>
<dataflow id="2083" from="shl_ln21_1" to="trunc_ln21_2" fromId="644" toId="645">
</dataflow>
<dataflow id="2084" from="shl_ln21_1" to="trunc_ln21_3" fromId="644" toId="646">
</dataflow>
<dataflow id="2085" from="trunc_ln21_2" to="icmp_ln22_1" fromId="645" toId="647">
</dataflow>
<dataflow id="2086" from="StgValue_1473" to="icmp_ln22_1" fromId="1473" toId="647">
</dataflow>
<dataflow id="2087" from="icmp_ln22_1" to="br_ln22" fromId="647" toId="648">
</dataflow>
<dataflow id="2089" from="_ssdm_op_PartSelect.i2.i16.i32.i32" to="lshr_ln23_2" fromId="2088" toId="649">
</dataflow>
<dataflow id="2090" from="shl_ln21_1" to="lshr_ln23_2" fromId="644" toId="649">
</dataflow>
<dataflow id="2091" from="StgValue_1142" to="lshr_ln23_2" fromId="1142" toId="649">
</dataflow>
<dataflow id="2092" from="StgValue_1173" to="lshr_ln23_2" fromId="1173" toId="649">
</dataflow>
<dataflow id="2094" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_20" fromId="2093" toId="650">
</dataflow>
<dataflow id="2095" from="shl_ln21_1" to="tmp_20" fromId="644" toId="650">
</dataflow>
<dataflow id="2096" from="StgValue_1484" to="tmp_20" fromId="1484" toId="650">
</dataflow>
<dataflow id="2097" from="img_1_addr_2" to="img_1_load_6" fromId="562" toId="651">
</dataflow>
<dataflow id="2098" from="trunc_ln21_3" to="zext_ln23_3" fromId="646" toId="652">
</dataflow>
<dataflow id="2099" from="real_twid_0" to="real_twid_0_addr_1" fromId="889" toId="653">
</dataflow>
<dataflow id="2100" from="StgValue_1146" to="real_twid_0_addr_1" fromId="1146" toId="653">
</dataflow>
<dataflow id="2101" from="zext_ln23_3" to="real_twid_0_addr_1" fromId="652" toId="653">
</dataflow>
<dataflow id="2102" from="real_twid_0_addr_1" to="real_twid_0_load_1" fromId="653" toId="654">
</dataflow>
<dataflow id="2103" from="real_twid_1" to="real_twid_1_addr_1" fromId="890" toId="655">
</dataflow>
<dataflow id="2104" from="StgValue_1146" to="real_twid_1_addr_1" fromId="1146" toId="655">
</dataflow>
<dataflow id="2105" from="zext_ln23_3" to="real_twid_1_addr_1" fromId="652" toId="655">
</dataflow>
<dataflow id="2106" from="real_twid_1_addr_1" to="real_twid_1_load_1" fromId="655" toId="656">
</dataflow>
<dataflow id="2107" from="real_0_addr_3" to="real_0_load_7" fromId="471" toId="657">
</dataflow>
<dataflow id="2108" from="real_1_addr_3" to="real_1_load_7" fromId="473" toId="658">
</dataflow>
<dataflow id="2109" from="img_twid_0" to="img_twid_0_addr_1" fromId="891" toId="659">
</dataflow>
<dataflow id="2110" from="StgValue_1146" to="img_twid_0_addr_1" fromId="1146" toId="659">
</dataflow>
<dataflow id="2111" from="zext_ln23_3" to="img_twid_0_addr_1" fromId="652" toId="659">
</dataflow>
<dataflow id="2112" from="img_twid_0_addr_1" to="img_twid_0_load_1" fromId="659" toId="660">
</dataflow>
<dataflow id="2113" from="img_twid_1" to="img_twid_1_addr_1" fromId="892" toId="661">
</dataflow>
<dataflow id="2114" from="StgValue_1146" to="img_twid_1_addr_1" fromId="1146" toId="661">
</dataflow>
<dataflow id="2115" from="zext_ln23_3" to="img_twid_1_addr_1" fromId="652" toId="661">
</dataflow>
<dataflow id="2116" from="img_twid_1_addr_1" to="img_twid_1_load_1" fromId="661" toId="662">
</dataflow>
<dataflow id="2117" from="img_0_addr_3" to="img_0_load_7" fromId="564" toId="663">
</dataflow>
<dataflow id="2118" from="img_1_addr_3" to="img_1_load_7" fromId="566" toId="664">
</dataflow>
<dataflow id="2119" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="shl_ln23_1" fromId="1177" toId="665">
</dataflow>
<dataflow id="2120" from="tmp_20" to="shl_ln23_1" fromId="650" toId="665">
</dataflow>
<dataflow id="2121" from="StgValue_1180" to="shl_ln23_1" fromId="1180" toId="665">
</dataflow>
<dataflow id="2122" from="real_twid_0_addr_1" to="real_twid_0_load_1" fromId="653" toId="666">
</dataflow>
<dataflow id="2123" from="shl_ln23_1" to="zext_ln23_6" fromId="665" toId="667">
</dataflow>
<dataflow id="2124" from="real_twid_0_load_1" to="lshr_ln23_5" fromId="666" toId="668">
</dataflow>
<dataflow id="2125" from="zext_ln23_6" to="lshr_ln23_5" fromId="667" toId="668">
</dataflow>
<dataflow id="2126" from="lshr_ln23_5" to="trunc_ln23_4" fromId="668" toId="669">
</dataflow>
<dataflow id="2127" from="trunc_ln23_4" to="bitcast_ln23_4" fromId="669" toId="670">
</dataflow>
<dataflow id="2128" from="real_twid_1_addr_1" to="real_twid_1_load_1" fromId="655" toId="671">
</dataflow>
<dataflow id="2129" from="shl_ln23_1" to="zext_ln23_7" fromId="665" toId="672">
</dataflow>
<dataflow id="2130" from="real_twid_1_load_1" to="lshr_ln23_6" fromId="671" toId="673">
</dataflow>
<dataflow id="2131" from="zext_ln23_7" to="lshr_ln23_6" fromId="672" toId="673">
</dataflow>
<dataflow id="2132" from="lshr_ln23_6" to="trunc_ln23_5" fromId="673" toId="674">
</dataflow>
<dataflow id="2133" from="trunc_ln23_5" to="bitcast_ln23_5" fromId="674" toId="675">
</dataflow>
<dataflow id="2134" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_21_1" fromId="1523" toId="676">
</dataflow>
<dataflow id="2135" from="bitcast_ln23_4" to="tmp_21_1" fromId="670" toId="676">
</dataflow>
<dataflow id="2136" from="bitcast_ln23_5" to="tmp_21_1" fromId="675" toId="676">
</dataflow>
<dataflow id="2137" from="lshr_ln23_2" to="tmp_21_1" fromId="649" toId="676">
</dataflow>
<dataflow id="2138" from="real_0_addr_3" to="real_0_load_7" fromId="471" toId="677">
</dataflow>
<dataflow id="2139" from="shl_ln13_3" to="zext_ln23_8" fromId="491" toId="678">
</dataflow>
<dataflow id="2140" from="real_0_load_7" to="lshr_ln23_7" fromId="677" toId="679">
</dataflow>
<dataflow id="2141" from="zext_ln23_8" to="lshr_ln23_7" fromId="678" toId="679">
</dataflow>
<dataflow id="2142" from="lshr_ln23_7" to="trunc_ln23_6" fromId="679" toId="680">
</dataflow>
<dataflow id="2143" from="trunc_ln23_6" to="bitcast_ln23_6" fromId="680" toId="681">
</dataflow>
<dataflow id="2144" from="real_1_addr_3" to="real_1_load_7" fromId="473" toId="682">
</dataflow>
<dataflow id="2145" from="shl_ln13_3" to="zext_ln23_9" fromId="491" toId="683">
</dataflow>
<dataflow id="2146" from="real_1_load_7" to="lshr_ln23_8" fromId="682" toId="684">
</dataflow>
<dataflow id="2147" from="zext_ln23_9" to="lshr_ln23_8" fromId="683" toId="684">
</dataflow>
<dataflow id="2148" from="lshr_ln23_8" to="trunc_ln23_7" fromId="684" toId="685">
</dataflow>
<dataflow id="2149" from="trunc_ln23_7" to="bitcast_ln23_7" fromId="685" toId="686">
</dataflow>
<dataflow id="2150" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_24_1" fromId="1194" toId="687">
</dataflow>
<dataflow id="2151" from="bitcast_ln23_6" to="tmp_24_1" fromId="681" toId="687">
</dataflow>
<dataflow id="2152" from="bitcast_ln23_7" to="tmp_24_1" fromId="686" toId="687">
</dataflow>
<dataflow id="2153" from="lshr_ln13_6" to="tmp_24_1" fromId="490" toId="687">
</dataflow>
<dataflow id="2154" from="img_twid_0_addr_1" to="img_twid_0_load_1" fromId="659" toId="688">
</dataflow>
<dataflow id="2155" from="shl_ln23_1" to="zext_ln24_4" fromId="665" toId="689">
</dataflow>
<dataflow id="2156" from="img_twid_0_load_1" to="lshr_ln24_4" fromId="688" toId="690">
</dataflow>
<dataflow id="2157" from="zext_ln24_4" to="lshr_ln24_4" fromId="689" toId="690">
</dataflow>
<dataflow id="2158" from="lshr_ln24_4" to="trunc_ln24_4" fromId="690" toId="691">
</dataflow>
<dataflow id="2159" from="trunc_ln24_4" to="bitcast_ln24_4" fromId="691" toId="692">
</dataflow>
<dataflow id="2160" from="img_twid_1_addr_1" to="img_twid_1_load_1" fromId="661" toId="693">
</dataflow>
<dataflow id="2161" from="shl_ln23_1" to="zext_ln24_5" fromId="665" toId="694">
</dataflow>
<dataflow id="2162" from="img_twid_1_load_1" to="lshr_ln24_5" fromId="693" toId="695">
</dataflow>
<dataflow id="2163" from="zext_ln24_5" to="lshr_ln24_5" fromId="694" toId="695">
</dataflow>
<dataflow id="2164" from="lshr_ln24_5" to="trunc_ln24_5" fromId="695" toId="696">
</dataflow>
<dataflow id="2165" from="trunc_ln24_5" to="bitcast_ln24_5" fromId="696" toId="697">
</dataflow>
<dataflow id="2166" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_27_1" fromId="1523" toId="698">
</dataflow>
<dataflow id="2167" from="bitcast_ln24_4" to="tmp_27_1" fromId="692" toId="698">
</dataflow>
<dataflow id="2168" from="bitcast_ln24_5" to="tmp_27_1" fromId="697" toId="698">
</dataflow>
<dataflow id="2169" from="lshr_ln23_2" to="tmp_27_1" fromId="649" toId="698">
</dataflow>
<dataflow id="2170" from="img_0_addr_3" to="img_0_load_7" fromId="564" toId="699">
</dataflow>
<dataflow id="2171" from="shl_ln13_3" to="zext_ln24_6" fromId="491" toId="700">
</dataflow>
<dataflow id="2172" from="img_0_load_7" to="lshr_ln24_6" fromId="699" toId="701">
</dataflow>
<dataflow id="2173" from="zext_ln24_6" to="lshr_ln24_6" fromId="700" toId="701">
</dataflow>
<dataflow id="2174" from="lshr_ln24_6" to="trunc_ln24_6" fromId="701" toId="702">
</dataflow>
<dataflow id="2175" from="trunc_ln24_6" to="bitcast_ln24_6" fromId="702" toId="703">
</dataflow>
<dataflow id="2176" from="img_1_addr_3" to="img_1_load_7" fromId="566" toId="704">
</dataflow>
<dataflow id="2177" from="shl_ln13_3" to="zext_ln24_7" fromId="491" toId="705">
</dataflow>
<dataflow id="2178" from="img_1_load_7" to="lshr_ln24_7" fromId="704" toId="706">
</dataflow>
<dataflow id="2179" from="zext_ln24_7" to="lshr_ln24_7" fromId="705" toId="706">
</dataflow>
<dataflow id="2180" from="lshr_ln24_7" to="trunc_ln24_7" fromId="706" toId="707">
</dataflow>
<dataflow id="2181" from="trunc_ln24_7" to="bitcast_ln24_7" fromId="707" toId="708">
</dataflow>
<dataflow id="2182" from="_ssdm_op_Mux.ap_auto.2double.i23" to="tmp_30_1" fromId="1194" toId="709">
</dataflow>
<dataflow id="2183" from="bitcast_ln24_6" to="tmp_30_1" fromId="703" toId="709">
</dataflow>
<dataflow id="2184" from="bitcast_ln24_7" to="tmp_30_1" fromId="708" toId="709">
</dataflow>
<dataflow id="2185" from="lshr_ln13_6" to="tmp_30_1" fromId="490" toId="709">
</dataflow>
<dataflow id="2186" from="tmp_21_1" to="mul_1" fromId="676" toId="710">
</dataflow>
<dataflow id="2187" from="tmp_24_1" to="mul_1" fromId="687" toId="710">
</dataflow>
<dataflow id="2188" from="tmp_27_1" to="mul1_1" fromId="698" toId="711">
</dataflow>
<dataflow id="2189" from="tmp_30_1" to="mul1_1" fromId="709" toId="711">
</dataflow>
<dataflow id="2190" from="tmp_21_1" to="mul2_1" fromId="676" toId="712">
</dataflow>
<dataflow id="2191" from="tmp_30_1" to="mul2_1" fromId="709" toId="712">
</dataflow>
<dataflow id="2192" from="tmp_27_1" to="mul3_1" fromId="698" toId="713">
</dataflow>
<dataflow id="2193" from="tmp_24_1" to="mul3_1" fromId="687" toId="713">
</dataflow>
<dataflow id="2194" from="tmp_21_1" to="mul_1" fromId="676" toId="714">
</dataflow>
<dataflow id="2195" from="tmp_24_1" to="mul_1" fromId="687" toId="714">
</dataflow>
<dataflow id="2196" from="tmp_27_1" to="mul1_1" fromId="698" toId="715">
</dataflow>
<dataflow id="2197" from="tmp_30_1" to="mul1_1" fromId="709" toId="715">
</dataflow>
<dataflow id="2198" from="tmp_21_1" to="mul2_1" fromId="676" toId="716">
</dataflow>
<dataflow id="2199" from="tmp_30_1" to="mul2_1" fromId="709" toId="716">
</dataflow>
<dataflow id="2200" from="tmp_27_1" to="mul3_1" fromId="698" toId="717">
</dataflow>
<dataflow id="2201" from="tmp_24_1" to="mul3_1" fromId="687" toId="717">
</dataflow>
<dataflow id="2202" from="tmp_21_1" to="mul_1" fromId="676" toId="718">
</dataflow>
<dataflow id="2203" from="tmp_24_1" to="mul_1" fromId="687" toId="718">
</dataflow>
<dataflow id="2204" from="tmp_27_1" to="mul1_1" fromId="698" toId="719">
</dataflow>
<dataflow id="2205" from="tmp_30_1" to="mul1_1" fromId="709" toId="719">
</dataflow>
<dataflow id="2206" from="tmp_21_1" to="mul2_1" fromId="676" toId="720">
</dataflow>
<dataflow id="2207" from="tmp_30_1" to="mul2_1" fromId="709" toId="720">
</dataflow>
<dataflow id="2208" from="tmp_27_1" to="mul3_1" fromId="698" toId="721">
</dataflow>
<dataflow id="2209" from="tmp_24_1" to="mul3_1" fromId="687" toId="721">
</dataflow>
<dataflow id="2210" from="tmp_21_1" to="mul_1" fromId="676" toId="722">
</dataflow>
<dataflow id="2211" from="tmp_24_1" to="mul_1" fromId="687" toId="722">
</dataflow>
<dataflow id="2212" from="tmp_27_1" to="mul1_1" fromId="698" toId="723">
</dataflow>
<dataflow id="2213" from="tmp_30_1" to="mul1_1" fromId="709" toId="723">
</dataflow>
<dataflow id="2214" from="tmp_21_1" to="mul2_1" fromId="676" toId="724">
</dataflow>
<dataflow id="2215" from="tmp_30_1" to="mul2_1" fromId="709" toId="724">
</dataflow>
<dataflow id="2216" from="tmp_27_1" to="mul3_1" fromId="698" toId="725">
</dataflow>
<dataflow id="2217" from="tmp_24_1" to="mul3_1" fromId="687" toId="725">
</dataflow>
<dataflow id="2218" from="tmp_21_1" to="mul_1" fromId="676" toId="726">
</dataflow>
<dataflow id="2219" from="tmp_24_1" to="mul_1" fromId="687" toId="726">
</dataflow>
<dataflow id="2220" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="1244" toId="727">
</dataflow>
<dataflow id="2221" from="mul_1" to="specfucore_ln24" fromId="726" toId="727">
</dataflow>
<dataflow id="2222" from="StgValue_1612" to="specfucore_ln24" fromId="1612" toId="727">
</dataflow>
<dataflow id="2223" from="StgValue_1249" to="specfucore_ln24" fromId="1249" toId="727">
</dataflow>
<dataflow id="2224" from="StgValue_1251" to="specfucore_ln24" fromId="1251" toId="727">
</dataflow>
<dataflow id="2225" from="tmp_27_1" to="mul1_1" fromId="698" toId="728">
</dataflow>
<dataflow id="2226" from="tmp_30_1" to="mul1_1" fromId="709" toId="728">
</dataflow>
<dataflow id="2227" from="_ssdm_op_SpecFUCore" to="specfucore_ln23" fromId="1244" toId="729">
</dataflow>
<dataflow id="2228" from="mul1_1" to="specfucore_ln23" fromId="728" toId="729">
</dataflow>
<dataflow id="2229" from="StgValue_1612" to="specfucore_ln23" fromId="1612" toId="729">
</dataflow>
<dataflow id="2230" from="StgValue_1249" to="specfucore_ln23" fromId="1249" toId="729">
</dataflow>
<dataflow id="2231" from="StgValue_1251" to="specfucore_ln23" fromId="1251" toId="729">
</dataflow>
<dataflow id="2232" from="tmp_21_1" to="mul2_1" fromId="676" toId="730">
</dataflow>
<dataflow id="2233" from="tmp_30_1" to="mul2_1" fromId="709" toId="730">
</dataflow>
<dataflow id="2234" from="tmp_27_1" to="mul3_1" fromId="698" toId="731">
</dataflow>
<dataflow id="2235" from="tmp_24_1" to="mul3_1" fromId="687" toId="731">
</dataflow>
<dataflow id="2236" from="mul_1" to="temp_2_1" fromId="726" toId="732">
</dataflow>
<dataflow id="2237" from="mul1_1" to="temp_2_1" fromId="728" toId="732">
</dataflow>
<dataflow id="2238" from="mul2_1" to="add_1" fromId="730" toId="733">
</dataflow>
<dataflow id="2239" from="mul3_1" to="add_1" fromId="731" toId="733">
</dataflow>
<dataflow id="2240" from="mul_1" to="temp_2_1" fromId="726" toId="734">
</dataflow>
<dataflow id="2241" from="mul1_1" to="temp_2_1" fromId="728" toId="734">
</dataflow>
<dataflow id="2242" from="mul2_1" to="add_1" fromId="730" toId="735">
</dataflow>
<dataflow id="2243" from="mul3_1" to="add_1" fromId="731" toId="735">
</dataflow>
<dataflow id="2244" from="mul_1" to="temp_2_1" fromId="726" toId="736">
</dataflow>
<dataflow id="2245" from="mul1_1" to="temp_2_1" fromId="728" toId="736">
</dataflow>
<dataflow id="2246" from="mul2_1" to="add_1" fromId="730" toId="737">
</dataflow>
<dataflow id="2247" from="mul3_1" to="add_1" fromId="731" toId="737">
</dataflow>
<dataflow id="2248" from="mul_1" to="temp_2_1" fromId="726" toId="738">
</dataflow>
<dataflow id="2249" from="mul1_1" to="temp_2_1" fromId="728" toId="738">
</dataflow>
<dataflow id="2250" from="mul2_1" to="add_1" fromId="730" toId="739">
</dataflow>
<dataflow id="2251" from="mul3_1" to="add_1" fromId="731" toId="739">
</dataflow>
<dataflow id="2252" from="mul_1" to="temp_2_1" fromId="726" toId="740">
</dataflow>
<dataflow id="2253" from="mul1_1" to="temp_2_1" fromId="728" toId="740">
</dataflow>
<dataflow id="2254" from="mul2_1" to="add_1" fromId="730" toId="741">
</dataflow>
<dataflow id="2255" from="mul3_1" to="add_1" fromId="731" toId="741">
</dataflow>
<dataflow id="2256" from="temp_2_1" to="bitcast_ln27_1" fromId="740" toId="742">
</dataflow>
<dataflow id="2257" from="_ssdm_op_SpecRegionBegin" to="rbegin2_1" fromId="1259" toId="743">
</dataflow>
<dataflow id="2258" from="empty" to="rbegin2_1" fromId="1649" toId="743">
</dataflow>
<dataflow id="2259" from="_ssdm_op_SpecRegionEnd" to="rend12_1" fromId="1263" toId="744">
</dataflow>
<dataflow id="2260" from="empty" to="rend12_1" fromId="1649" toId="744">
</dataflow>
<dataflow id="2261" from="rbegin2_1" to="rend12_1" fromId="743" toId="744">
</dataflow>
<dataflow id="2262" from="add_1" to="bitcast_ln25_1" fromId="741" toId="745">
</dataflow>
<dataflow id="2263" from="shl_ln13_3" to="zext_ln25_3" fromId="491" toId="746">
</dataflow>
<dataflow id="2264" from="StgValue_1269" to="shl_ln25_3" fromId="1269" toId="747">
</dataflow>
<dataflow id="2265" from="zext_ln25_3" to="shl_ln25_3" fromId="746" toId="747">
</dataflow>
<dataflow id="2266" from="shl_ln25_3" to="xor_ln25_1" fromId="747" toId="748">
</dataflow>
<dataflow id="2267" from="StgValue_1273" to="xor_ln25_1" fromId="1273" toId="748">
</dataflow>
<dataflow id="2268" from="tmp_18" to="br_ln25" fromId="503" toId="749">
</dataflow>
<dataflow id="2269" from="img_0_load_7" to="and_ln25_3" fromId="699" toId="750">
</dataflow>
<dataflow id="2270" from="xor_ln25_1" to="and_ln25_3" fromId="748" toId="750">
</dataflow>
<dataflow id="2271" from="bitcast_ln25_1" to="zext_ln25_5" fromId="745" toId="751">
</dataflow>
<dataflow id="2272" from="zext_ln25_5" to="shl_ln25_5" fromId="751" toId="752">
</dataflow>
<dataflow id="2273" from="zext_ln25_3" to="shl_ln25_5" fromId="746" toId="752">
</dataflow>
<dataflow id="2274" from="and_ln25_3" to="or_ln25_3" fromId="750" toId="753">
</dataflow>
<dataflow id="2275" from="shl_ln25_5" to="or_ln25_3" fromId="752" toId="753">
</dataflow>
<dataflow id="2276" from="or_ln25_3" to="store_ln25" fromId="753" toId="754">
</dataflow>
<dataflow id="2277" from="img_0_addr_3" to="store_ln25" fromId="564" toId="754">
</dataflow>
<dataflow id="2278" from="shl_ln13_3" to="zext_ln27_6" fromId="491" toId="755">
</dataflow>
<dataflow id="2279" from="StgValue_1269" to="shl_ln27_6" fromId="1269" toId="756">
</dataflow>
<dataflow id="2280" from="zext_ln27_6" to="shl_ln27_6" fromId="755" toId="756">
</dataflow>
<dataflow id="2281" from="shl_ln27_6" to="xor_ln27_3" fromId="756" toId="757">
</dataflow>
<dataflow id="2282" from="StgValue_1273" to="xor_ln27_3" fromId="1273" toId="757">
</dataflow>
<dataflow id="2283" from="real_0_load_7" to="and_ln27_3" fromId="677" toId="758">
</dataflow>
<dataflow id="2284" from="xor_ln27_3" to="and_ln27_3" fromId="757" toId="758">
</dataflow>
<dataflow id="2285" from="bitcast_ln27_1" to="zext_ln27_7" fromId="742" toId="759">
</dataflow>
<dataflow id="2286" from="zext_ln27_7" to="shl_ln27_7" fromId="759" toId="760">
</dataflow>
<dataflow id="2287" from="zext_ln27_6" to="shl_ln27_7" fromId="755" toId="760">
</dataflow>
<dataflow id="2288" from="and_ln27_3" to="or_ln27_3" fromId="758" toId="761">
</dataflow>
<dataflow id="2289" from="shl_ln27_7" to="or_ln27_3" fromId="760" toId="761">
</dataflow>
<dataflow id="2290" from="or_ln27_3" to="store_ln27" fromId="761" toId="762">
</dataflow>
<dataflow id="2291" from="real_0_addr_3" to="store_ln27" fromId="471" toId="762">
</dataflow>
<dataflow id="2292" from="img_1_load_7" to="and_ln25_2" fromId="704" toId="764">
</dataflow>
<dataflow id="2293" from="xor_ln25_1" to="and_ln25_2" fromId="748" toId="764">
</dataflow>
<dataflow id="2294" from="bitcast_ln25_1" to="zext_ln25_4" fromId="745" toId="765">
</dataflow>
<dataflow id="2295" from="zext_ln25_4" to="shl_ln25_4" fromId="765" toId="766">
</dataflow>
<dataflow id="2296" from="zext_ln25_3" to="shl_ln25_4" fromId="746" toId="766">
</dataflow>
<dataflow id="2297" from="and_ln25_2" to="or_ln25_2" fromId="764" toId="767">
</dataflow>
<dataflow id="2298" from="shl_ln25_4" to="or_ln25_2" fromId="766" toId="767">
</dataflow>
<dataflow id="2299" from="or_ln25_2" to="store_ln25" fromId="767" toId="768">
</dataflow>
<dataflow id="2300" from="img_1_addr_3" to="store_ln25" fromId="566" toId="768">
</dataflow>
<dataflow id="2301" from="shl_ln13_3" to="zext_ln27_4" fromId="491" toId="769">
</dataflow>
<dataflow id="2302" from="StgValue_1269" to="shl_ln27_4" fromId="1269" toId="770">
</dataflow>
<dataflow id="2303" from="zext_ln27_4" to="shl_ln27_4" fromId="769" toId="770">
</dataflow>
<dataflow id="2304" from="shl_ln27_4" to="xor_ln27_2" fromId="770" toId="771">
</dataflow>
<dataflow id="2305" from="StgValue_1273" to="xor_ln27_2" fromId="1273" toId="771">
</dataflow>
<dataflow id="2306" from="real_1_load_7" to="and_ln27_2" fromId="682" toId="772">
</dataflow>
<dataflow id="2307" from="xor_ln27_2" to="and_ln27_2" fromId="771" toId="772">
</dataflow>
<dataflow id="2308" from="bitcast_ln27_1" to="zext_ln27_5" fromId="742" toId="773">
</dataflow>
<dataflow id="2309" from="zext_ln27_5" to="shl_ln27_5" fromId="773" toId="774">
</dataflow>
<dataflow id="2310" from="zext_ln27_4" to="shl_ln27_5" fromId="769" toId="774">
</dataflow>
<dataflow id="2311" from="and_ln27_2" to="or_ln27_2" fromId="772" toId="775">
</dataflow>
<dataflow id="2312" from="shl_ln27_5" to="or_ln27_2" fromId="774" toId="775">
</dataflow>
<dataflow id="2313" from="or_ln27_2" to="store_ln27" fromId="775" toId="776">
</dataflow>
<dataflow id="2314" from="real_1_addr_3" to="store_ln27" fromId="473" toId="776">
</dataflow>
<dataflow id="2315" from="or_ln10_1" to="add_ln9_1" fromId="475" toId="779">
</dataflow>
<dataflow id="2316" from="StgValue_893" to="add_ln9_1" fromId="893" toId="779">
</dataflow>
<dataflow id="2317" from="_ssdm_op_PartSelect.i22.i32.i32.i32" to="tmp_21" fromId="1709" toId="780">
</dataflow>
<dataflow id="2318" from="add_ln9_1" to="tmp_21" fromId="779" toId="780">
</dataflow>
<dataflow id="2319" from="StgValue_1108" to="tmp_21" fromId="1108" toId="780">
</dataflow>
<dataflow id="2320" from="StgValue_1175" to="tmp_21" fromId="1175" toId="780">
</dataflow>
<dataflow id="2321" from="tmp_21" to="icmp_ln9_3" fromId="780" toId="781">
</dataflow>
<dataflow id="2322" from="StgValue_1715" to="icmp_ln9_3" fromId="1715" toId="781">
</dataflow>
<dataflow id="2323" from="icmp_ln9_3" to="br_ln9" fromId="781" toId="782">
</dataflow>
<dataflow id="2324" from="span_2_0" to="span_2_0_load_2" fromId="72" toId="784">
</dataflow>
<dataflow id="2326" from="_ssdm_op_PartSelect.i26.i28.i32.i32" to="tmp_22" fromId="2325" toId="785">
</dataflow>
<dataflow id="2327" from="span_2_0_load_2" to="tmp_22" fromId="784" toId="785">
</dataflow>
<dataflow id="2329" from="StgValue_2328" to="tmp_22" fromId="2328" toId="785">
</dataflow>
<dataflow id="2330" from="StgValue_1110" to="tmp_22" fromId="1110" toId="785">
</dataflow>
<dataflow id="2331" from="tmp_22" to="sext_ln8_1" fromId="785" toId="786">
</dataflow>
<dataflow id="2332" from="log_0_load" to="add_ln8" fromId="93" toId="787">
</dataflow>
<dataflow id="2334" from="StgValue_2333" to="add_ln8" fromId="2333" toId="787">
</dataflow>
<dataflow id="2335" from="sext_ln8_1" to="store_ln8" fromId="786" toId="788">
</dataflow>
<dataflow id="2336" from="span_2_0" to="store_ln8" fromId="72" toId="788">
</dataflow>
<dataflow id="2337" from="add_ln8" to="store_ln8" fromId="787" toId="789">
</dataflow>
<dataflow id="2338" from="log_0" to="store_ln8" fromId="71" toId="789">
</dataflow>
<dataflow id="2339" from="icmp_ln8" to="StgValue_2" fromId="95" toId="2">
</dataflow>
<dataflow id="2340" from="icmp_ln9" to="StgValue_2" fromId="103" toId="2">
</dataflow>
<dataflow id="2341" from="tmp_4" to="StgValue_10" fromId="160" toId="10">
</dataflow>
<dataflow id="2342" from="tmp_6" to="StgValue_12" fromId="193" toId="12">
</dataflow>
<dataflow id="2343" from="tmp_4" to="StgValue_20" fromId="160" toId="20">
</dataflow>
<dataflow id="2344" from="tmp_6" to="StgValue_22" fromId="193" toId="22">
</dataflow>
<dataflow id="2345" from="icmp_ln22" to="StgValue_22" fromId="304" toId="22">
</dataflow>
<dataflow id="2346" from="icmp_ln9" to="StgValue_36" fromId="103" toId="36">
</dataflow>
<dataflow id="2347" from="icmp_ln22" to="StgValue_36" fromId="304" toId="36">
</dataflow>
<dataflow id="2348" from="tmp_4" to="StgValue_36" fromId="160" toId="36">
</dataflow>
<dataflow id="2349" from="icmp_ln9_1" to="StgValue_36" fromId="438" toId="36">
</dataflow>
<dataflow id="2350" from="icmp_ln9_2" to="StgValue_36" fromId="447" toId="36">
</dataflow>
<dataflow id="2351" from="tmp_18" to="StgValue_44" fromId="503" toId="44">
</dataflow>
<dataflow id="2352" from="tmp_19" to="StgValue_46" fromId="536" toId="46">
</dataflow>
<dataflow id="2353" from="tmp_18" to="StgValue_54" fromId="503" toId="54">
</dataflow>
<dataflow id="2354" from="tmp_19" to="StgValue_56" fromId="536" toId="56">
</dataflow>
<dataflow id="2355" from="icmp_ln22_1" to="StgValue_56" fromId="647" toId="56">
</dataflow>
<dataflow id="2356" from="icmp_ln9_2" to="StgValue_70" fromId="447" toId="70">
</dataflow>
<dataflow id="2357" from="icmp_ln22_1" to="StgValue_70" fromId="647" toId="70">
</dataflow>
<dataflow id="2358" from="tmp_18" to="StgValue_70" fromId="503" toId="70">
</dataflow>
<dataflow id="2359" from="icmp_ln9_3" to="StgValue_70" fromId="781" toId="70">
</dataflow>
<dataflow id="2360" from="tmp_6" to="StgValue_10" fromId="193" toId="10">
</dataflow>
<dataflow id="2361" from="tmp_6" to="StgValue_20" fromId="193" toId="20">
</dataflow>
<dataflow id="2362" from="tmp_19" to="StgValue_44" fromId="536" toId="44">
</dataflow>
<dataflow id="2363" from="tmp_19" to="StgValue_54" fromId="536" toId="54">
</dataflow>
</dataflows>


</stg>
