From 0ea03ac8ba213236044931f254294c3f067a5b60 Mon Sep 17 00:00:00 2001
From: student <student@ReliableEmbeddedSystems.com>
Date: Sat, 13 May 2017 19:01:00 +0200
Subject: [PATCH 1/7] phytec-mira: imx6qdl-phytec-peb-wlbt-01.dtsi

Signed-off-by: student <student@ReliableEmbeddedSystems.com>
---
 arch/arm/boot/dts/imx6qdl-phytec-peb-wlbt-01.dtsi | 75 +++++++++++++++++++++++
 1 file changed, 75 insertions(+)
 create mode 100644 arch/arm/boot/dts/imx6qdl-phytec-peb-wlbt-01.dtsi

diff --git a/arch/arm/boot/dts/imx6qdl-phytec-peb-wlbt-01.dtsi b/arch/arm/boot/dts/imx6qdl-phytec-peb-wlbt-01.dtsi
new file mode 100644
index 0000000..56f694a
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-phytec-peb-wlbt-01.dtsi
@@ -0,0 +1,75 @@
+/*
+ * Copyright (C) 2015 PHYTEC Messtechnik GmbH,
+ * Author: Stefan Christ <s.christ@phytec.de>
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+#include <include/dt-bindings/gpio/gpio.h>
+#include <include/dt-bindings/interrupt-controller/irq.h>
+
+/ {
+	regulators {
+		reg_wlan_en: regulator@7 {
+			compatible = "regulator-fixed";
+			reg = <7>;
+			regulator-name = "wlan_en";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
+			startup-delay-us = <70000>; /* card specific delay */
+			enable-active-high;
+			status = "disabled";
+		};
+	};
+};
+
+&iomuxc {
+	imx6qdl-phytec-peb-wlbt-01 {
+		pinctrl_usdhc3_wlan: usdhc3grp_wlan {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD	0x17059
+				MX6QDL_PAD_SD3_CLK__SD3_CLK	0x10059
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0	0x17059
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1	0x17059
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2	0x17059
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3	0x17059
+			>;
+		};
+
+		pinctrl_wlan: wlangrp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_A25__GPIO5_IO02		0x80000000 /* WLAN ENABLE */
+				MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26	0x80000000 /* WLAN IRQ */
+			>;
+		};
+	};
+};
+
+/* SD3 on phyBOARD-MIRA i.MX6 */
+&usdhc3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc3_wlan &pinctrl_wlan>;
+	vmmc-supply = <&reg_wlan_en>;
+	bus-width = <4>;
+	non-removable;
+	cap-power-off-card;
+	keep-power-in-suspend;
+	status = "disabled";
+
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	wlcore: wlcore@2 {
+		compatible = "ti,wl1271", "ti,wlcore";
+		reg = <2>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <26 IRQ_TYPE_EDGE_RISING>;
+		ref-clock-frequency = <38400000>; /* Hz = 38.4 MHz */
+	};
+};
-- 
2.7.4

