{
  "module_name": "rt5663.c",
  "hash_id": "ce76df57c301dc7365008e43ae057ff13bb7b34faa7aaddfcc3f589180c8e19f",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5663.c",
  "human_readable_source": "\n \n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/init.h>\n#include <linux/delay.h>\n#include <linux/pm.h>\n#include <linux/i2c.h>\n#include <linux/platform_device.h>\n#include <linux/spi/spi.h>\n#include <linux/acpi.h>\n#include <linux/regulator/consumer.h>\n#include <linux/workqueue.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/jack.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/initval.h>\n#include <sound/tlv.h>\n\n#include \"rt5663.h\"\n#include \"rl6231.h\"\n\n#define RT5663_DEVICE_ID_2 0x6451\n#define RT5663_DEVICE_ID_1 0x6406\n\n#define RT5663_POWER_ON_DELAY_MS 300\n#define RT5663_SUPPLY_CURRENT_UA 500000\n\nenum {\n\tCODEC_VER_1,\n\tCODEC_VER_0,\n};\n\nstruct impedance_mapping_table {\n\tunsigned int imp_min;\n\tunsigned int imp_max;\n\tunsigned int vol;\n\tunsigned int dc_offset_l_manual;\n\tunsigned int dc_offset_r_manual;\n\tunsigned int dc_offset_l_manual_mic;\n\tunsigned int dc_offset_r_manual_mic;\n};\n\nstatic const char *const rt5663_supply_names[] = {\n\t\"avdd\",\n\t\"cpvdd\",\n};\n\nstruct rt5663_priv {\n\tstruct snd_soc_component *component;\n\tstruct rt5663_platform_data pdata;\n\tstruct regmap *regmap;\n\tstruct delayed_work jack_detect_work, jd_unplug_work;\n\tstruct snd_soc_jack *hs_jack;\n\tstruct timer_list btn_check_timer;\n\tstruct impedance_mapping_table *imp_table;\n\tstruct regulator_bulk_data supplies[ARRAY_SIZE(rt5663_supply_names)];\n\n\tint codec_ver;\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck;\n\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n\n\tint jack_type;\n};\n\nstatic const struct reg_sequence rt5663_patch_list[] = {\n\t{ 0x002a, 0x8020 },\n\t{ 0x0086, 0x0028 },\n\t{ 0x0100, 0xa020 },\n\t{ 0x0117, 0x0f28 },\n\t{ 0x02fb, 0x8089 },\n};\n\nstatic const struct reg_default rt5663_v2_reg[] = {\n\t{ 0x0000, 0x0000 },\n\t{ 0x0001, 0xc8c8 },\n\t{ 0x0002, 0x8080 },\n\t{ 0x0003, 0x8000 },\n\t{ 0x0004, 0xc80a },\n\t{ 0x0005, 0x0000 },\n\t{ 0x0006, 0x0000 },\n\t{ 0x0007, 0x0000 },\n\t{ 0x000a, 0x0000 },\n\t{ 0x000b, 0x0000 },\n\t{ 0x000c, 0x0000 },\n\t{ 0x000d, 0x0000 },\n\t{ 0x000f, 0x0808 },\n\t{ 0x0010, 0x4000 },\n\t{ 0x0011, 0x0000 },\n\t{ 0x0012, 0x1404 },\n\t{ 0x0013, 0x1000 },\n\t{ 0x0014, 0xa00a },\n\t{ 0x0015, 0x0404 },\n\t{ 0x0016, 0x0404 },\n\t{ 0x0017, 0x0011 },\n\t{ 0x0018, 0xafaf },\n\t{ 0x0019, 0xafaf },\n\t{ 0x001a, 0xafaf },\n\t{ 0x001b, 0x0011 },\n\t{ 0x001c, 0x2f2f },\n\t{ 0x001d, 0x2f2f },\n\t{ 0x001e, 0x2f2f },\n\t{ 0x001f, 0x0000 },\n\t{ 0x0020, 0x0000 },\n\t{ 0x0021, 0x0000 },\n\t{ 0x0022, 0x5757 },\n\t{ 0x0023, 0x0039 },\n\t{ 0x0024, 0x000b },\n\t{ 0x0026, 0xc0c0 },\n\t{ 0x0027, 0xc0c0 },\n\t{ 0x0028, 0xc0c0 },\n\t{ 0x0029, 0x8080 },\n\t{ 0x002a, 0xaaaa },\n\t{ 0x002b, 0xaaaa },\n\t{ 0x002c, 0xaba8 },\n\t{ 0x002d, 0x0000 },\n\t{ 0x002e, 0x0000 },\n\t{ 0x002f, 0x0000 },\n\t{ 0x0030, 0x0000 },\n\t{ 0x0031, 0x5000 },\n\t{ 0x0032, 0x0000 },\n\t{ 0x0033, 0x0000 },\n\t{ 0x0034, 0x0000 },\n\t{ 0x0035, 0x0000 },\n\t{ 0x003a, 0x0000 },\n\t{ 0x003b, 0x0000 },\n\t{ 0x003c, 0x00ff },\n\t{ 0x003d, 0x0000 },\n\t{ 0x003e, 0x00ff },\n\t{ 0x003f, 0x0000 },\n\t{ 0x0040, 0x0000 },\n\t{ 0x0041, 0x00ff },\n\t{ 0x0042, 0x0000 },\n\t{ 0x0043, 0x00ff },\n\t{ 0x0044, 0x0c0c },\n\t{ 0x0049, 0xc00b },\n\t{ 0x004a, 0x0000 },\n\t{ 0x004b, 0x031f },\n\t{ 0x004d, 0x0000 },\n\t{ 0x004e, 0x001f },\n\t{ 0x004f, 0x0000 },\n\t{ 0x0050, 0x001f },\n\t{ 0x0052, 0xf000 },\n\t{ 0x0061, 0x0000 },\n\t{ 0x0062, 0x0000 },\n\t{ 0x0063, 0x003e },\n\t{ 0x0064, 0x0000 },\n\t{ 0x0065, 0x0000 },\n\t{ 0x0066, 0x003f },\n\t{ 0x0067, 0x0000 },\n\t{ 0x006b, 0x0000 },\n\t{ 0x006d, 0xff00 },\n\t{ 0x006e, 0x2808 },\n\t{ 0x006f, 0x000a },\n\t{ 0x0070, 0x8000 },\n\t{ 0x0071, 0x8000 },\n\t{ 0x0072, 0x8000 },\n\t{ 0x0073, 0x7000 },\n\t{ 0x0074, 0x7770 },\n\t{ 0x0075, 0x0002 },\n\t{ 0x0076, 0x0001 },\n\t{ 0x0078, 0x00f0 },\n\t{ 0x0079, 0x0000 },\n\t{ 0x007a, 0x0000 },\n\t{ 0x007b, 0x0000 },\n\t{ 0x007c, 0x0000 },\n\t{ 0x007d, 0x0123 },\n\t{ 0x007e, 0x4500 },\n\t{ 0x007f, 0x8003 },\n\t{ 0x0080, 0x0000 },\n\t{ 0x0081, 0x0000 },\n\t{ 0x0082, 0x0000 },\n\t{ 0x0083, 0x0000 },\n\t{ 0x0084, 0x0000 },\n\t{ 0x0085, 0x0000 },\n\t{ 0x0086, 0x0008 },\n\t{ 0x0087, 0x0000 },\n\t{ 0x0088, 0x0000 },\n\t{ 0x0089, 0x0000 },\n\t{ 0x008a, 0x0000 },\n\t{ 0x008b, 0x0000 },\n\t{ 0x008c, 0x0003 },\n\t{ 0x008e, 0x0060 },\n\t{ 0x008f, 0x1000 },\n\t{ 0x0091, 0x0c26 },\n\t{ 0x0092, 0x0073 },\n\t{ 0x0093, 0x0000 },\n\t{ 0x0094, 0x0080 },\n\t{ 0x0098, 0x0000 },\n\t{ 0x0099, 0x0000 },\n\t{ 0x009a, 0x0007 },\n\t{ 0x009f, 0x0000 },\n\t{ 0x00a0, 0x0000 },\n\t{ 0x00a1, 0x0002 },\n\t{ 0x00a2, 0x0001 },\n\t{ 0x00a3, 0x0002 },\n\t{ 0x00a4, 0x0001 },\n\t{ 0x00ae, 0x2040 },\n\t{ 0x00af, 0x0000 },\n\t{ 0x00b6, 0x0000 },\n\t{ 0x00b7, 0x0000 },\n\t{ 0x00b8, 0x0000 },\n\t{ 0x00b9, 0x0000 },\n\t{ 0x00ba, 0x0002 },\n\t{ 0x00bb, 0x0000 },\n\t{ 0x00be, 0x0000 },\n\t{ 0x00c0, 0x0000 },\n\t{ 0x00c1, 0x0aaa },\n\t{ 0x00c2, 0xaa80 },\n\t{ 0x00c3, 0x0003 },\n\t{ 0x00c4, 0x0000 },\n\t{ 0x00d0, 0x0000 },\n\t{ 0x00d1, 0x2244 },\n\t{ 0x00d2, 0x0000 },\n\t{ 0x00d3, 0x3300 },\n\t{ 0x00d4, 0x2200 },\n\t{ 0x00d9, 0x0809 },\n\t{ 0x00da, 0x0000 },\n\t{ 0x00db, 0x0008 },\n\t{ 0x00dc, 0x00c0 },\n\t{ 0x00dd, 0x6724 },\n\t{ 0x00de, 0x3131 },\n\t{ 0x00df, 0x0008 },\n\t{ 0x00e0, 0x4000 },\n\t{ 0x00e1, 0x3131 },\n\t{ 0x00e2, 0x600c },\n\t{ 0x00ea, 0xb320 },\n\t{ 0x00eb, 0x0000 },\n\t{ 0x00ec, 0xb300 },\n\t{ 0x00ed, 0x0000 },\n\t{ 0x00ee, 0xb320 },\n\t{ 0x00ef, 0x0000 },\n\t{ 0x00f0, 0x0201 },\n\t{ 0x00f1, 0x0ddd },\n\t{ 0x00f2, 0x0ddd },\n\t{ 0x00f6, 0x0000 },\n\t{ 0x00f7, 0x0000 },\n\t{ 0x00f8, 0x0000 },\n\t{ 0x00fa, 0x0000 },\n\t{ 0x00fb, 0x0000 },\n\t{ 0x00fc, 0x0000 },\n\t{ 0x00fd, 0x0000 },\n\t{ 0x00fe, 0x10ec },\n\t{ 0x00ff, 0x6451 },\n\t{ 0x0100, 0xaaaa },\n\t{ 0x0101, 0x000a },\n\t{ 0x010a, 0xaaaa },\n\t{ 0x010b, 0xa0a0 },\n\t{ 0x010c, 0xaeae },\n\t{ 0x010d, 0xaaaa },\n\t{ 0x010e, 0xaaaa },\n\t{ 0x010f, 0xaaaa },\n\t{ 0x0110, 0xe002 },\n\t{ 0x0111, 0xa602 },\n\t{ 0x0112, 0xaaaa },\n\t{ 0x0113, 0x2000 },\n\t{ 0x0117, 0x0f00 },\n\t{ 0x0125, 0x0420 },\n\t{ 0x0132, 0x0000 },\n\t{ 0x0133, 0x0000 },\n\t{ 0x0136, 0x5555 },\n\t{ 0x0137, 0x5540 },\n\t{ 0x0138, 0x3700 },\n\t{ 0x0139, 0x79a1 },\n\t{ 0x013a, 0x2020 },\n\t{ 0x013b, 0x2020 },\n\t{ 0x013c, 0x2005 },\n\t{ 0x013f, 0x0000 },\n\t{ 0x0145, 0x0002 },\n\t{ 0x0146, 0x0000 },\n\t{ 0x0147, 0x0000 },\n\t{ 0x0148, 0x0000 },\n\t{ 0x0160, 0x4ec0 },\n\t{ 0x0161, 0x0080 },\n\t{ 0x0162, 0x0200 },\n\t{ 0x0163, 0x0800 },\n\t{ 0x0164, 0x0000 },\n\t{ 0x0165, 0x0000 },\n\t{ 0x0166, 0x0000 },\n\t{ 0x0167, 0x000f },\n\t{ 0x0168, 0x000f },\n\t{ 0x0170, 0x4e80 },\n\t{ 0x0171, 0x0080 },\n\t{ 0x0172, 0x0200 },\n\t{ 0x0173, 0x0800 },\n\t{ 0x0174, 0x00ff },\n\t{ 0x0175, 0x0000 },\n\t{ 0x0190, 0x4131 },\n\t{ 0x0191, 0x4131 },\n\t{ 0x0192, 0x4131 },\n\t{ 0x0193, 0x4131 },\n\t{ 0x0194, 0x0000 },\n\t{ 0x0195, 0x0000 },\n\t{ 0x0196, 0x0000 },\n\t{ 0x0197, 0x0000 },\n\t{ 0x0198, 0x0000 },\n\t{ 0x0199, 0x0000 },\n\t{ 0x01a0, 0x1e64 },\n\t{ 0x01a1, 0x06a3 },\n\t{ 0x01a2, 0x0000 },\n\t{ 0x01a3, 0x0000 },\n\t{ 0x01a4, 0x0000 },\n\t{ 0x01a5, 0x0000 },\n\t{ 0x01a6, 0x0000 },\n\t{ 0x01a7, 0x0000 },\n\t{ 0x01a8, 0x0000 },\n\t{ 0x01a9, 0x0000 },\n\t{ 0x01aa, 0x0000 },\n\t{ 0x01ab, 0x0000 },\n\t{ 0x01b5, 0x0000 },\n\t{ 0x01b6, 0x01c3 },\n\t{ 0x01b7, 0x02a0 },\n\t{ 0x01b8, 0x03e9 },\n\t{ 0x01b9, 0x1389 },\n\t{ 0x01ba, 0xc351 },\n\t{ 0x01bb, 0x0009 },\n\t{ 0x01bc, 0x0018 },\n\t{ 0x01bd, 0x002a },\n\t{ 0x01be, 0x004c },\n\t{ 0x01bf, 0x0097 },\n\t{ 0x01c0, 0x433d },\n\t{ 0x01c1, 0x0000 },\n\t{ 0x01c2, 0x0000 },\n\t{ 0x01c3, 0x0000 },\n\t{ 0x01c4, 0x0000 },\n\t{ 0x01c5, 0x0000 },\n\t{ 0x01c6, 0x0000 },\n\t{ 0x01c7, 0x0000 },\n\t{ 0x01c8, 0x40af },\n\t{ 0x01c9, 0x0702 },\n\t{ 0x01ca, 0x0000 },\n\t{ 0x01cb, 0x0000 },\n\t{ 0x01cc, 0x5757 },\n\t{ 0x01cd, 0x5757 },\n\t{ 0x01ce, 0x5757 },\n\t{ 0x01cf, 0x5757 },\n\t{ 0x01d0, 0x5757 },\n\t{ 0x01d1, 0x5757 },\n\t{ 0x01d2, 0x5757 },\n\t{ 0x01d3, 0x5757 },\n\t{ 0x01d4, 0x5757 },\n\t{ 0x01d5, 0x5757 },\n\t{ 0x01d6, 0x003c },\n\t{ 0x01da, 0x0000 },\n\t{ 0x01db, 0x0000 },\n\t{ 0x01dc, 0x0000 },\n\t{ 0x01de, 0x7c00 },\n\t{ 0x01df, 0x0320 },\n\t{ 0x01e0, 0x06a1 },\n\t{ 0x01e1, 0x0000 },\n\t{ 0x01e2, 0x0000 },\n\t{ 0x01e3, 0x0000 },\n\t{ 0x01e4, 0x0000 },\n\t{ 0x01e5, 0x0000 },\n\t{ 0x01e6, 0x0001 },\n\t{ 0x01e7, 0x0000 },\n\t{ 0x01e8, 0x0000 },\n\t{ 0x01ea, 0x0000 },\n\t{ 0x01eb, 0x0000 },\n\t{ 0x01ec, 0x0000 },\n\t{ 0x01ed, 0x0000 },\n\t{ 0x01ee, 0x0000 },\n\t{ 0x01ef, 0x0000 },\n\t{ 0x01f0, 0x0000 },\n\t{ 0x01f1, 0x0000 },\n\t{ 0x01f2, 0x0000 },\n\t{ 0x01f3, 0x0000 },\n\t{ 0x01f4, 0x0000 },\n\t{ 0x0200, 0x0000 },\n\t{ 0x0201, 0x0000 },\n\t{ 0x0202, 0x0000 },\n\t{ 0x0203, 0x0000 },\n\t{ 0x0204, 0x0000 },\n\t{ 0x0205, 0x0000 },\n\t{ 0x0206, 0x0000 },\n\t{ 0x0207, 0x0000 },\n\t{ 0x0208, 0x0000 },\n\t{ 0x0210, 0x60b1 },\n\t{ 0x0211, 0xa000 },\n\t{ 0x0212, 0x024c },\n\t{ 0x0213, 0xf7ff },\n\t{ 0x0214, 0x024c },\n\t{ 0x0215, 0x0102 },\n\t{ 0x0216, 0x00a3 },\n\t{ 0x0217, 0x0048 },\n\t{ 0x0218, 0x92c0 },\n\t{ 0x0219, 0x0000 },\n\t{ 0x021a, 0x00c8 },\n\t{ 0x021b, 0x0020 },\n\t{ 0x02fa, 0x0000 },\n\t{ 0x02fb, 0x0000 },\n\t{ 0x02fc, 0x0000 },\n\t{ 0x02ff, 0x0110 },\n\t{ 0x0300, 0x001f },\n\t{ 0x0301, 0x032c },\n\t{ 0x0302, 0x5f21 },\n\t{ 0x0303, 0x4000 },\n\t{ 0x0304, 0x4000 },\n\t{ 0x0305, 0x06d5 },\n\t{ 0x0306, 0x8000 },\n\t{ 0x0307, 0x0700 },\n\t{ 0x0310, 0x4560 },\n\t{ 0x0311, 0xa4a8 },\n\t{ 0x0312, 0x7418 },\n\t{ 0x0313, 0x0000 },\n\t{ 0x0314, 0x0006 },\n\t{ 0x0315, 0xffff },\n\t{ 0x0316, 0xc400 },\n\t{ 0x0317, 0x0000 },\n\t{ 0x0330, 0x00a6 },\n\t{ 0x0331, 0x04c3 },\n\t{ 0x0332, 0x27c8 },\n\t{ 0x0333, 0xbf50 },\n\t{ 0x0334, 0x0045 },\n\t{ 0x0335, 0x0007 },\n\t{ 0x0336, 0x7418 },\n\t{ 0x0337, 0x0501 },\n\t{ 0x0338, 0x0000 },\n\t{ 0x0339, 0x0010 },\n\t{ 0x033a, 0x1010 },\n\t{ 0x03c0, 0x7e00 },\n\t{ 0x03c1, 0x8000 },\n\t{ 0x03c2, 0x8000 },\n\t{ 0x03c3, 0x8000 },\n\t{ 0x03c4, 0x8000 },\n\t{ 0x03c5, 0x8000 },\n\t{ 0x03c6, 0x8000 },\n\t{ 0x03c7, 0x8000 },\n\t{ 0x03c8, 0x8000 },\n\t{ 0x03c9, 0x8000 },\n\t{ 0x03ca, 0x8000 },\n\t{ 0x03cb, 0x8000 },\n\t{ 0x03cc, 0x8000 },\n\t{ 0x03d0, 0x0000 },\n\t{ 0x03d1, 0x0000 },\n\t{ 0x03d2, 0x0000 },\n\t{ 0x03d3, 0x0000 },\n\t{ 0x03d4, 0x2000 },\n\t{ 0x03d5, 0x2000 },\n\t{ 0x03d6, 0x0000 },\n\t{ 0x03d7, 0x0000 },\n\t{ 0x03d8, 0x2000 },\n\t{ 0x03d9, 0x2000 },\n\t{ 0x03da, 0x2000 },\n\t{ 0x03db, 0x2000 },\n\t{ 0x03dc, 0x0000 },\n\t{ 0x03dd, 0x0000 },\n\t{ 0x03de, 0x0000 },\n\t{ 0x03df, 0x2000 },\n\t{ 0x03e0, 0x0000 },\n\t{ 0x03e1, 0x0000 },\n\t{ 0x03e2, 0x0000 },\n\t{ 0x03e3, 0x0000 },\n\t{ 0x03e4, 0x0000 },\n\t{ 0x03e5, 0x0000 },\n\t{ 0x03e6, 0x0000 },\n\t{ 0x03e7, 0x0000 },\n\t{ 0x03e8, 0x0000 },\n\t{ 0x03e9, 0x0000 },\n\t{ 0x03ea, 0x0000 },\n\t{ 0x03eb, 0x0000 },\n\t{ 0x03ec, 0x0000 },\n\t{ 0x03ed, 0x0000 },\n\t{ 0x03ee, 0x0000 },\n\t{ 0x03ef, 0x0000 },\n\t{ 0x03f0, 0x0800 },\n\t{ 0x03f1, 0x0800 },\n\t{ 0x03f2, 0x0800 },\n\t{ 0x03f3, 0x0800 },\n\t{ 0x03fe, 0x0000 },\n\t{ 0x03ff, 0x0000 },\n\t{ 0x07f0, 0x0000 },\n\t{ 0x07fa, 0x0000 },\n};\n\nstatic const struct reg_default rt5663_reg[] = {\n\t{ 0x0000, 0x0000 },\n\t{ 0x0002, 0x0008 },\n\t{ 0x0005, 0x1000 },\n\t{ 0x0006, 0x1000 },\n\t{ 0x000a, 0x0000 },\n\t{ 0x0010, 0x000f },\n\t{ 0x0015, 0x42f1 },\n\t{ 0x0016, 0x0000 },\n\t{ 0x0018, 0x000b },\n\t{ 0x0019, 0xafaf },\n\t{ 0x001c, 0x2f2f },\n\t{ 0x001f, 0x0000 },\n\t{ 0x0022, 0x5757 },\n\t{ 0x0023, 0x0039 },\n\t{ 0x0026, 0xc0c0 },\n\t{ 0x0029, 0x8080 },\n\t{ 0x002a, 0x8020 },\n\t{ 0x002c, 0x000c },\n\t{ 0x002d, 0x0000 },\n\t{ 0x0040, 0x0808 },\n\t{ 0x0061, 0x0000 },\n\t{ 0x0062, 0x0000 },\n\t{ 0x0063, 0x003e },\n\t{ 0x0064, 0x0000 },\n\t{ 0x0065, 0x0000 },\n\t{ 0x0066, 0x0000 },\n\t{ 0x006b, 0x0000 },\n\t{ 0x006e, 0x0000 },\n\t{ 0x006f, 0x0000 },\n\t{ 0x0070, 0x8020 },\n\t{ 0x0073, 0x1000 },\n\t{ 0x0074, 0xe400 },\n\t{ 0x0075, 0x0002 },\n\t{ 0x0076, 0x0001 },\n\t{ 0x0077, 0x00f0 },\n\t{ 0x0078, 0x0000 },\n\t{ 0x0079, 0x0000 },\n\t{ 0x007a, 0x0123 },\n\t{ 0x007b, 0x8003 },\n\t{ 0x0080, 0x0000 },\n\t{ 0x0081, 0x0000 },\n\t{ 0x0082, 0x0000 },\n\t{ 0x0083, 0x0000 },\n\t{ 0x0084, 0x0000 },\n\t{ 0x0086, 0x0028 },\n\t{ 0x0087, 0x0000 },\n\t{ 0x008a, 0x0000 },\n\t{ 0x008b, 0x0000 },\n\t{ 0x008c, 0x0003 },\n\t{ 0x008e, 0x0008 },\n\t{ 0x008f, 0x1000 },\n\t{ 0x0090, 0x0646 },\n\t{ 0x0091, 0x0e3e },\n\t{ 0x0092, 0x1071 },\n\t{ 0x0093, 0x0000 },\n\t{ 0x0094, 0x0080 },\n\t{ 0x0097, 0x0000 },\n\t{ 0x0098, 0x0000 },\n\t{ 0x009a, 0x0000 },\n\t{ 0x009f, 0x0000 },\n\t{ 0x00ae, 0x6000 },\n\t{ 0x00af, 0x0000 },\n\t{ 0x00b6, 0x0000 },\n\t{ 0x00b7, 0x0000 },\n\t{ 0x00b8, 0x0000 },\n\t{ 0x00ba, 0x0000 },\n\t{ 0x00bb, 0x0000 },\n\t{ 0x00be, 0x0000 },\n\t{ 0x00bf, 0x0000 },\n\t{ 0x00c0, 0x0000 },\n\t{ 0x00c1, 0x0000 },\n\t{ 0x00c5, 0x0000 },\n\t{ 0x00cb, 0xa02f },\n\t{ 0x00cc, 0x0000 },\n\t{ 0x00cd, 0x0e02 },\n\t{ 0x00d9, 0x08f9 },\n\t{ 0x00db, 0x0008 },\n\t{ 0x00dc, 0x00c0 },\n\t{ 0x00dd, 0x6729 },\n\t{ 0x00de, 0x3131 },\n\t{ 0x00df, 0x0008 },\n\t{ 0x00e0, 0x4000 },\n\t{ 0x00e1, 0x3131 },\n\t{ 0x00e2, 0x0043 },\n\t{ 0x00e4, 0x400b },\n\t{ 0x00e5, 0x8031 },\n\t{ 0x00e6, 0x3080 },\n\t{ 0x00e7, 0x4100 },\n\t{ 0x00e8, 0x1400 },\n\t{ 0x00e9, 0xe00a },\n\t{ 0x00ea, 0x0404 },\n\t{ 0x00eb, 0x0404 },\n\t{ 0x00ec, 0xb320 },\n\t{ 0x00ed, 0x0000 },\n\t{ 0x00f4, 0x0000 },\n\t{ 0x00f6, 0x0000 },\n\t{ 0x00f8, 0x0000 },\n\t{ 0x00fa, 0x8000 },\n\t{ 0x00fd, 0x0001 },\n\t{ 0x00fe, 0x10ec },\n\t{ 0x00ff, 0x6406 },\n\t{ 0x0100, 0xa020 },\n\t{ 0x0108, 0x4444 },\n\t{ 0x0109, 0x4444 },\n\t{ 0x010a, 0xaaaa },\n\t{ 0x010b, 0x00a0 },\n\t{ 0x010c, 0x8aaa },\n\t{ 0x010d, 0xaaaa },\n\t{ 0x010e, 0x2aaa },\n\t{ 0x010f, 0x002a },\n\t{ 0x0110, 0xa0a4 },\n\t{ 0x0111, 0x4602 },\n\t{ 0x0112, 0x0101 },\n\t{ 0x0113, 0x2000 },\n\t{ 0x0114, 0x0000 },\n\t{ 0x0116, 0x0000 },\n\t{ 0x0117, 0x0f28 },\n\t{ 0x0118, 0x0006 },\n\t{ 0x0125, 0x2424 },\n\t{ 0x0126, 0x5550 },\n\t{ 0x0127, 0x0400 },\n\t{ 0x0128, 0x7711 },\n\t{ 0x0132, 0x0004 },\n\t{ 0x0137, 0x5441 },\n\t{ 0x0139, 0x79a1 },\n\t{ 0x013a, 0x30c0 },\n\t{ 0x013b, 0x2000 },\n\t{ 0x013c, 0x2005 },\n\t{ 0x013d, 0x30c0 },\n\t{ 0x013e, 0x0000 },\n\t{ 0x0140, 0x3700 },\n\t{ 0x0141, 0x1f00 },\n\t{ 0x0144, 0x0000 },\n\t{ 0x0145, 0x0002 },\n\t{ 0x0146, 0x0000 },\n\t{ 0x0160, 0x0e80 },\n\t{ 0x0161, 0x0080 },\n\t{ 0x0162, 0x0200 },\n\t{ 0x0163, 0x0800 },\n\t{ 0x0164, 0x0000 },\n\t{ 0x0165, 0x0000 },\n\t{ 0x0166, 0x0000 },\n\t{ 0x0167, 0x1417 },\n\t{ 0x0168, 0x0017 },\n\t{ 0x0169, 0x0017 },\n\t{ 0x0180, 0x2000 },\n\t{ 0x0181, 0x0000 },\n\t{ 0x0182, 0x0000 },\n\t{ 0x0183, 0x2000 },\n\t{ 0x0184, 0x0000 },\n\t{ 0x0185, 0x0000 },\n\t{ 0x01b0, 0x4b30 },\n\t{ 0x01b1, 0x0000 },\n\t{ 0x01b2, 0xd870 },\n\t{ 0x01b3, 0x0000 },\n\t{ 0x01b4, 0x0030 },\n\t{ 0x01b5, 0x5757 },\n\t{ 0x01b6, 0x5757 },\n\t{ 0x01b7, 0x5757 },\n\t{ 0x01b8, 0x5757 },\n\t{ 0x01c0, 0x433d },\n\t{ 0x01c1, 0x0540 },\n\t{ 0x01c2, 0x0000 },\n\t{ 0x01c3, 0x0000 },\n\t{ 0x01c4, 0x0000 },\n\t{ 0x01c5, 0x0009 },\n\t{ 0x01c6, 0x0018 },\n\t{ 0x01c7, 0x002a },\n\t{ 0x01c8, 0x004c },\n\t{ 0x01c9, 0x0097 },\n\t{ 0x01ca, 0x01c3 },\n\t{ 0x01cb, 0x03e9 },\n\t{ 0x01cc, 0x1389 },\n\t{ 0x01cd, 0xc351 },\n\t{ 0x01ce, 0x0000 },\n\t{ 0x01cf, 0x0000 },\n\t{ 0x01d0, 0x0000 },\n\t{ 0x01d1, 0x0000 },\n\t{ 0x01d2, 0x0000 },\n\t{ 0x01d3, 0x003c },\n\t{ 0x01d4, 0x5757 },\n\t{ 0x01d5, 0x5757 },\n\t{ 0x01d6, 0x5757 },\n\t{ 0x01d7, 0x5757 },\n\t{ 0x01d8, 0x5757 },\n\t{ 0x01d9, 0x5757 },\n\t{ 0x01da, 0x0000 },\n\t{ 0x01db, 0x0000 },\n\t{ 0x01dd, 0x0009 },\n\t{ 0x01de, 0x7f00 },\n\t{ 0x01df, 0x00c8 },\n\t{ 0x01e0, 0x0691 },\n\t{ 0x01e1, 0x0000 },\n\t{ 0x01e2, 0x0000 },\n\t{ 0x01e3, 0x0000 },\n\t{ 0x01e4, 0x0000 },\n\t{ 0x01e5, 0x0040 },\n\t{ 0x01e6, 0x0000 },\n\t{ 0x01e7, 0x0000 },\n\t{ 0x01e8, 0x0000 },\n\t{ 0x01ea, 0x0000 },\n\t{ 0x01eb, 0x0000 },\n\t{ 0x01ec, 0x0000 },\n\t{ 0x01ed, 0x0000 },\n\t{ 0x01ee, 0x0000 },\n\t{ 0x01ef, 0x0000 },\n\t{ 0x01f0, 0x0000 },\n\t{ 0x01f1, 0x0000 },\n\t{ 0x01f2, 0x0000 },\n\t{ 0x0200, 0x0000 },\n\t{ 0x0201, 0x2244 },\n\t{ 0x0202, 0xaaaa },\n\t{ 0x0250, 0x8010 },\n\t{ 0x0251, 0x0000 },\n\t{ 0x0252, 0x028a },\n\t{ 0x02fa, 0x0000 },\n\t{ 0x02fb, 0x8089 },\n\t{ 0x02fc, 0x0300 },\n\t{ 0x0300, 0x0000 },\n\t{ 0x03d0, 0x0000 },\n\t{ 0x03d1, 0x0000 },\n\t{ 0x03d2, 0x0000 },\n\t{ 0x03d3, 0x0000 },\n\t{ 0x03d4, 0x2000 },\n\t{ 0x03d5, 0x2000 },\n\t{ 0x03d6, 0x0000 },\n\t{ 0x03d7, 0x0000 },\n\t{ 0x03d8, 0x2000 },\n\t{ 0x03d9, 0x2000 },\n\t{ 0x03da, 0x2000 },\n\t{ 0x03db, 0x2000 },\n\t{ 0x03dc, 0x0000 },\n\t{ 0x03dd, 0x0000 },\n\t{ 0x03de, 0x0000 },\n\t{ 0x03df, 0x2000 },\n\t{ 0x03e0, 0x0000 },\n\t{ 0x03e1, 0x0000 },\n\t{ 0x03e2, 0x0000 },\n\t{ 0x03e3, 0x0000 },\n\t{ 0x03e4, 0x0000 },\n\t{ 0x03e5, 0x0000 },\n\t{ 0x03e6, 0x0000 },\n\t{ 0x03e7, 0x0000 },\n\t{ 0x03e8, 0x0000 },\n\t{ 0x03e9, 0x0000 },\n\t{ 0x03ea, 0x0000 },\n\t{ 0x03eb, 0x0000 },\n\t{ 0x03ec, 0x0000 },\n\t{ 0x03ed, 0x0000 },\n\t{ 0x03ee, 0x0000 },\n\t{ 0x03ef, 0x0000 },\n\t{ 0x03f0, 0x0800 },\n\t{ 0x03f1, 0x0800 },\n\t{ 0x03f2, 0x0800 },\n\t{ 0x03f3, 0x0800 },\n};\n\nstatic bool rt5663_volatile_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5663_RESET:\n\tcase RT5663_SIL_DET_CTL:\n\tcase RT5663_HP_IMP_GAIN_2:\n\tcase RT5663_AD_DA_MIXER:\n\tcase RT5663_FRAC_DIV_2:\n\tcase RT5663_MICBIAS_1:\n\tcase RT5663_ASRC_11_2:\n\tcase RT5663_ADC_EQ_1:\n\tcase RT5663_INT_ST_1:\n\tcase RT5663_INT_ST_2:\n\tcase RT5663_GPIO_STA1:\n\tcase RT5663_SIN_GEN_1:\n\tcase RT5663_IL_CMD_1:\n\tcase RT5663_IL_CMD_5:\n\tcase RT5663_IL_CMD_PWRSAV1:\n\tcase RT5663_EM_JACK_TYPE_1:\n\tcase RT5663_EM_JACK_TYPE_2:\n\tcase RT5663_EM_JACK_TYPE_3:\n\tcase RT5663_JD_CTRL2:\n\tcase RT5663_VENDOR_ID:\n\tcase RT5663_VENDOR_ID_1:\n\tcase RT5663_VENDOR_ID_2:\n\tcase RT5663_PLL_INT_REG:\n\tcase RT5663_SOFT_RAMP:\n\tcase RT5663_STO_DRE_1:\n\tcase RT5663_STO_DRE_5:\n\tcase RT5663_STO_DRE_6:\n\tcase RT5663_STO_DRE_7:\n\tcase RT5663_MIC_DECRO_1:\n\tcase RT5663_MIC_DECRO_4:\n\tcase RT5663_HP_IMP_SEN_1:\n\tcase RT5663_HP_IMP_SEN_3:\n\tcase RT5663_HP_IMP_SEN_4:\n\tcase RT5663_HP_IMP_SEN_5:\n\tcase RT5663_HP_CALIB_1_1:\n\tcase RT5663_HP_CALIB_9:\n\tcase RT5663_HP_CALIB_ST1:\n\tcase RT5663_HP_CALIB_ST2:\n\tcase RT5663_HP_CALIB_ST3:\n\tcase RT5663_HP_CALIB_ST4:\n\tcase RT5663_HP_CALIB_ST5:\n\tcase RT5663_HP_CALIB_ST6:\n\tcase RT5663_HP_CALIB_ST7:\n\tcase RT5663_HP_CALIB_ST8:\n\tcase RT5663_HP_CALIB_ST9:\n\tcase RT5663_ANA_JD:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt5663_readable_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5663_RESET:\n\tcase RT5663_HP_OUT_EN:\n\tcase RT5663_HP_LCH_DRE:\n\tcase RT5663_HP_RCH_DRE:\n\tcase RT5663_CALIB_BST:\n\tcase RT5663_RECMIX:\n\tcase RT5663_SIL_DET_CTL:\n\tcase RT5663_PWR_SAV_SILDET:\n\tcase RT5663_SIDETONE_CTL:\n\tcase RT5663_STO1_DAC_DIG_VOL:\n\tcase RT5663_STO1_ADC_DIG_VOL:\n\tcase RT5663_STO1_BOOST:\n\tcase RT5663_HP_IMP_GAIN_1:\n\tcase RT5663_HP_IMP_GAIN_2:\n\tcase RT5663_STO1_ADC_MIXER:\n\tcase RT5663_AD_DA_MIXER:\n\tcase RT5663_STO_DAC_MIXER:\n\tcase RT5663_DIG_SIDE_MIXER:\n\tcase RT5663_BYPASS_STO_DAC:\n\tcase RT5663_CALIB_REC_MIX:\n\tcase RT5663_PWR_DIG_1:\n\tcase RT5663_PWR_DIG_2:\n\tcase RT5663_PWR_ANLG_1:\n\tcase RT5663_PWR_ANLG_2:\n\tcase RT5663_PWR_ANLG_3:\n\tcase RT5663_PWR_MIXER:\n\tcase RT5663_SIG_CLK_DET:\n\tcase RT5663_PRE_DIV_GATING_1:\n\tcase RT5663_PRE_DIV_GATING_2:\n\tcase RT5663_I2S1_SDP:\n\tcase RT5663_ADDA_CLK_1:\n\tcase RT5663_ADDA_RST:\n\tcase RT5663_FRAC_DIV_1:\n\tcase RT5663_FRAC_DIV_2:\n\tcase RT5663_TDM_1:\n\tcase RT5663_TDM_2:\n\tcase RT5663_TDM_3:\n\tcase RT5663_TDM_4:\n\tcase RT5663_TDM_5:\n\tcase RT5663_GLB_CLK:\n\tcase RT5663_PLL_1:\n\tcase RT5663_PLL_2:\n\tcase RT5663_ASRC_1:\n\tcase RT5663_ASRC_2:\n\tcase RT5663_ASRC_4:\n\tcase RT5663_DUMMY_REG:\n\tcase RT5663_ASRC_8:\n\tcase RT5663_ASRC_9:\n\tcase RT5663_ASRC_11:\n\tcase RT5663_DEPOP_1:\n\tcase RT5663_DEPOP_2:\n\tcase RT5663_DEPOP_3:\n\tcase RT5663_HP_CHARGE_PUMP_1:\n\tcase RT5663_HP_CHARGE_PUMP_2:\n\tcase RT5663_MICBIAS_1:\n\tcase RT5663_RC_CLK:\n\tcase RT5663_ASRC_11_2:\n\tcase RT5663_DUMMY_REG_2:\n\tcase RT5663_REC_PATH_GAIN:\n\tcase RT5663_AUTO_1MRC_CLK:\n\tcase RT5663_ADC_EQ_1:\n\tcase RT5663_ADC_EQ_2:\n\tcase RT5663_IRQ_1:\n\tcase RT5663_IRQ_2:\n\tcase RT5663_IRQ_3:\n\tcase RT5663_IRQ_4:\n\tcase RT5663_IRQ_5:\n\tcase RT5663_INT_ST_1:\n\tcase RT5663_INT_ST_2:\n\tcase RT5663_GPIO_1:\n\tcase RT5663_GPIO_2:\n\tcase RT5663_GPIO_STA1:\n\tcase RT5663_SIN_GEN_1:\n\tcase RT5663_SIN_GEN_2:\n\tcase RT5663_SIN_GEN_3:\n\tcase RT5663_SOF_VOL_ZC1:\n\tcase RT5663_IL_CMD_1:\n\tcase RT5663_IL_CMD_2:\n\tcase RT5663_IL_CMD_3:\n\tcase RT5663_IL_CMD_4:\n\tcase RT5663_IL_CMD_5:\n\tcase RT5663_IL_CMD_6:\n\tcase RT5663_IL_CMD_7:\n\tcase RT5663_IL_CMD_8:\n\tcase RT5663_IL_CMD_PWRSAV1:\n\tcase RT5663_IL_CMD_PWRSAV2:\n\tcase RT5663_EM_JACK_TYPE_1:\n\tcase RT5663_EM_JACK_TYPE_2:\n\tcase RT5663_EM_JACK_TYPE_3:\n\tcase RT5663_EM_JACK_TYPE_4:\n\tcase RT5663_EM_JACK_TYPE_5:\n\tcase RT5663_EM_JACK_TYPE_6:\n\tcase RT5663_STO1_HPF_ADJ1:\n\tcase RT5663_STO1_HPF_ADJ2:\n\tcase RT5663_FAST_OFF_MICBIAS:\n\tcase RT5663_JD_CTRL1:\n\tcase RT5663_JD_CTRL2:\n\tcase RT5663_DIG_MISC:\n\tcase RT5663_VENDOR_ID:\n\tcase RT5663_VENDOR_ID_1:\n\tcase RT5663_VENDOR_ID_2:\n\tcase RT5663_DIG_VOL_ZCD:\n\tcase RT5663_ANA_BIAS_CUR_1:\n\tcase RT5663_ANA_BIAS_CUR_2:\n\tcase RT5663_ANA_BIAS_CUR_3:\n\tcase RT5663_ANA_BIAS_CUR_4:\n\tcase RT5663_ANA_BIAS_CUR_5:\n\tcase RT5663_ANA_BIAS_CUR_6:\n\tcase RT5663_BIAS_CUR_5:\n\tcase RT5663_BIAS_CUR_6:\n\tcase RT5663_BIAS_CUR_7:\n\tcase RT5663_BIAS_CUR_8:\n\tcase RT5663_DACREF_LDO:\n\tcase RT5663_DUMMY_REG_3:\n\tcase RT5663_BIAS_CUR_9:\n\tcase RT5663_DUMMY_REG_4:\n\tcase RT5663_VREFADJ_OP:\n\tcase RT5663_VREF_RECMIX:\n\tcase RT5663_CHARGE_PUMP_1:\n\tcase RT5663_CHARGE_PUMP_1_2:\n\tcase RT5663_CHARGE_PUMP_1_3:\n\tcase RT5663_CHARGE_PUMP_2:\n\tcase RT5663_DIG_IN_PIN1:\n\tcase RT5663_PAD_DRV_CTL:\n\tcase RT5663_PLL_INT_REG:\n\tcase RT5663_CHOP_DAC_L:\n\tcase RT5663_CHOP_ADC:\n\tcase RT5663_CALIB_ADC:\n\tcase RT5663_CHOP_DAC_R:\n\tcase RT5663_DUMMY_CTL_DACLR:\n\tcase RT5663_DUMMY_REG_5:\n\tcase RT5663_SOFT_RAMP:\n\tcase RT5663_TEST_MODE_1:\n\tcase RT5663_TEST_MODE_2:\n\tcase RT5663_TEST_MODE_3:\n\tcase RT5663_STO_DRE_1:\n\tcase RT5663_STO_DRE_2:\n\tcase RT5663_STO_DRE_3:\n\tcase RT5663_STO_DRE_4:\n\tcase RT5663_STO_DRE_5:\n\tcase RT5663_STO_DRE_6:\n\tcase RT5663_STO_DRE_7:\n\tcase RT5663_STO_DRE_8:\n\tcase RT5663_STO_DRE_9:\n\tcase RT5663_STO_DRE_10:\n\tcase RT5663_MIC_DECRO_1:\n\tcase RT5663_MIC_DECRO_2:\n\tcase RT5663_MIC_DECRO_3:\n\tcase RT5663_MIC_DECRO_4:\n\tcase RT5663_MIC_DECRO_5:\n\tcase RT5663_MIC_DECRO_6:\n\tcase RT5663_HP_DECRO_1:\n\tcase RT5663_HP_DECRO_2:\n\tcase RT5663_HP_DECRO_3:\n\tcase RT5663_HP_DECRO_4:\n\tcase RT5663_HP_DECOUP:\n\tcase RT5663_HP_IMP_SEN_MAP8:\n\tcase RT5663_HP_IMP_SEN_MAP9:\n\tcase RT5663_HP_IMP_SEN_MAP10:\n\tcase RT5663_HP_IMP_SEN_MAP11:\n\tcase RT5663_HP_IMP_SEN_1:\n\tcase RT5663_HP_IMP_SEN_2:\n\tcase RT5663_HP_IMP_SEN_3:\n\tcase RT5663_HP_IMP_SEN_4:\n\tcase RT5663_HP_IMP_SEN_5:\n\tcase RT5663_HP_IMP_SEN_6:\n\tcase RT5663_HP_IMP_SEN_7:\n\tcase RT5663_HP_IMP_SEN_8:\n\tcase RT5663_HP_IMP_SEN_9:\n\tcase RT5663_HP_IMP_SEN_10:\n\tcase RT5663_HP_IMP_SEN_11:\n\tcase RT5663_HP_IMP_SEN_12:\n\tcase RT5663_HP_IMP_SEN_13:\n\tcase RT5663_HP_IMP_SEN_14:\n\tcase RT5663_HP_IMP_SEN_15:\n\tcase RT5663_HP_IMP_SEN_16:\n\tcase RT5663_HP_IMP_SEN_17:\n\tcase RT5663_HP_IMP_SEN_18:\n\tcase RT5663_HP_IMP_SEN_19:\n\tcase RT5663_HP_IMPSEN_DIG5:\n\tcase RT5663_HP_IMPSEN_MAP1:\n\tcase RT5663_HP_IMPSEN_MAP2:\n\tcase RT5663_HP_IMPSEN_MAP3:\n\tcase RT5663_HP_IMPSEN_MAP4:\n\tcase RT5663_HP_IMPSEN_MAP5:\n\tcase RT5663_HP_IMPSEN_MAP7:\n\tcase RT5663_HP_LOGIC_1:\n\tcase RT5663_HP_LOGIC_2:\n\tcase RT5663_HP_CALIB_1:\n\tcase RT5663_HP_CALIB_1_1:\n\tcase RT5663_HP_CALIB_2:\n\tcase RT5663_HP_CALIB_3:\n\tcase RT5663_HP_CALIB_4:\n\tcase RT5663_HP_CALIB_5:\n\tcase RT5663_HP_CALIB_5_1:\n\tcase RT5663_HP_CALIB_6:\n\tcase RT5663_HP_CALIB_7:\n\tcase RT5663_HP_CALIB_9:\n\tcase RT5663_HP_CALIB_10:\n\tcase RT5663_HP_CALIB_11:\n\tcase RT5663_HP_CALIB_ST1:\n\tcase RT5663_HP_CALIB_ST2:\n\tcase RT5663_HP_CALIB_ST3:\n\tcase RT5663_HP_CALIB_ST4:\n\tcase RT5663_HP_CALIB_ST5:\n\tcase RT5663_HP_CALIB_ST6:\n\tcase RT5663_HP_CALIB_ST7:\n\tcase RT5663_HP_CALIB_ST8:\n\tcase RT5663_HP_CALIB_ST9:\n\tcase RT5663_HP_AMP_DET:\n\tcase RT5663_DUMMY_REG_6:\n\tcase RT5663_HP_BIAS:\n\tcase RT5663_CBJ_1:\n\tcase RT5663_CBJ_2:\n\tcase RT5663_CBJ_3:\n\tcase RT5663_DUMMY_1:\n\tcase RT5663_DUMMY_2:\n\tcase RT5663_DUMMY_3:\n\tcase RT5663_ANA_JD:\n\tcase RT5663_ADC_LCH_LPF1_A1:\n\tcase RT5663_ADC_RCH_LPF1_A1:\n\tcase RT5663_ADC_LCH_LPF1_H0:\n\tcase RT5663_ADC_RCH_LPF1_H0:\n\tcase RT5663_ADC_LCH_BPF1_A1:\n\tcase RT5663_ADC_RCH_BPF1_A1:\n\tcase RT5663_ADC_LCH_BPF1_A2:\n\tcase RT5663_ADC_RCH_BPF1_A2:\n\tcase RT5663_ADC_LCH_BPF1_H0:\n\tcase RT5663_ADC_RCH_BPF1_H0:\n\tcase RT5663_ADC_LCH_BPF2_A1:\n\tcase RT5663_ADC_RCH_BPF2_A1:\n\tcase RT5663_ADC_LCH_BPF2_A2:\n\tcase RT5663_ADC_RCH_BPF2_A2:\n\tcase RT5663_ADC_LCH_BPF2_H0:\n\tcase RT5663_ADC_RCH_BPF2_H0:\n\tcase RT5663_ADC_LCH_BPF3_A1:\n\tcase RT5663_ADC_RCH_BPF3_A1:\n\tcase RT5663_ADC_LCH_BPF3_A2:\n\tcase RT5663_ADC_RCH_BPF3_A2:\n\tcase RT5663_ADC_LCH_BPF3_H0:\n\tcase RT5663_ADC_RCH_BPF3_H0:\n\tcase RT5663_ADC_LCH_BPF4_A1:\n\tcase RT5663_ADC_RCH_BPF4_A1:\n\tcase RT5663_ADC_LCH_BPF4_A2:\n\tcase RT5663_ADC_RCH_BPF4_A2:\n\tcase RT5663_ADC_LCH_BPF4_H0:\n\tcase RT5663_ADC_RCH_BPF4_H0:\n\tcase RT5663_ADC_LCH_HPF1_A1:\n\tcase RT5663_ADC_RCH_HPF1_A1:\n\tcase RT5663_ADC_LCH_HPF1_H0:\n\tcase RT5663_ADC_RCH_HPF1_H0:\n\tcase RT5663_ADC_EQ_PRE_VOL_L:\n\tcase RT5663_ADC_EQ_PRE_VOL_R:\n\tcase RT5663_ADC_EQ_POST_VOL_L:\n\tcase RT5663_ADC_EQ_POST_VOL_R:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt5663_v2_volatile_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5663_RESET:\n\tcase RT5663_CBJ_TYPE_2:\n\tcase RT5663_PDM_OUT_CTL:\n\tcase RT5663_PDM_I2C_DATA_CTL1:\n\tcase RT5663_PDM_I2C_DATA_CTL4:\n\tcase RT5663_ALC_BK_GAIN:\n\tcase RT5663_PLL_2:\n\tcase RT5663_MICBIAS_1:\n\tcase RT5663_ADC_EQ_1:\n\tcase RT5663_INT_ST_1:\n\tcase RT5663_GPIO_STA2:\n\tcase RT5663_IL_CMD_1:\n\tcase RT5663_IL_CMD_5:\n\tcase RT5663_A_JD_CTRL:\n\tcase RT5663_JD_CTRL2:\n\tcase RT5663_VENDOR_ID:\n\tcase RT5663_VENDOR_ID_1:\n\tcase RT5663_VENDOR_ID_2:\n\tcase RT5663_STO_DRE_1:\n\tcase RT5663_STO_DRE_5:\n\tcase RT5663_STO_DRE_6:\n\tcase RT5663_STO_DRE_7:\n\tcase RT5663_MONO_DYNA_6:\n\tcase RT5663_STO1_SIL_DET:\n\tcase RT5663_MONOL_SIL_DET:\n\tcase RT5663_MONOR_SIL_DET:\n\tcase RT5663_STO2_DAC_SIL:\n\tcase RT5663_MONO_AMP_CAL_ST1:\n\tcase RT5663_MONO_AMP_CAL_ST2:\n\tcase RT5663_MONO_AMP_CAL_ST3:\n\tcase RT5663_MONO_AMP_CAL_ST4:\n\tcase RT5663_HP_IMP_SEN_2:\n\tcase RT5663_HP_IMP_SEN_3:\n\tcase RT5663_HP_IMP_SEN_4:\n\tcase RT5663_HP_IMP_SEN_10:\n\tcase RT5663_HP_CALIB_1:\n\tcase RT5663_HP_CALIB_10:\n\tcase RT5663_HP_CALIB_ST1:\n\tcase RT5663_HP_CALIB_ST4:\n\tcase RT5663_HP_CALIB_ST5:\n\tcase RT5663_HP_CALIB_ST6:\n\tcase RT5663_HP_CALIB_ST7:\n\tcase RT5663_HP_CALIB_ST8:\n\tcase RT5663_HP_CALIB_ST9:\n\tcase RT5663_HP_CALIB_ST10:\n\tcase RT5663_HP_CALIB_ST11:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt5663_v2_readable_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5663_LOUT_CTRL:\n\tcase RT5663_HP_AMP_2:\n\tcase RT5663_MONO_OUT:\n\tcase RT5663_MONO_GAIN:\n\tcase RT5663_AEC_BST:\n\tcase RT5663_IN1_IN2:\n\tcase RT5663_IN3_IN4:\n\tcase RT5663_INL1_INR1:\n\tcase RT5663_CBJ_TYPE_2:\n\tcase RT5663_CBJ_TYPE_3:\n\tcase RT5663_CBJ_TYPE_4:\n\tcase RT5663_CBJ_TYPE_5:\n\tcase RT5663_CBJ_TYPE_8:\n\tcase RT5663_DAC3_DIG_VOL:\n\tcase RT5663_DAC3_CTRL:\n\tcase RT5663_MONO_ADC_DIG_VOL:\n\tcase RT5663_STO2_ADC_DIG_VOL:\n\tcase RT5663_MONO_ADC_BST_GAIN:\n\tcase RT5663_STO2_ADC_BST_GAIN:\n\tcase RT5663_SIDETONE_CTRL:\n\tcase RT5663_MONO1_ADC_MIXER:\n\tcase RT5663_STO2_ADC_MIXER:\n\tcase RT5663_MONO_DAC_MIXER:\n\tcase RT5663_DAC2_SRC_CTRL:\n\tcase RT5663_IF_3_4_DATA_CTL:\n\tcase RT5663_IF_5_DATA_CTL:\n\tcase RT5663_PDM_OUT_CTL:\n\tcase RT5663_PDM_I2C_DATA_CTL1:\n\tcase RT5663_PDM_I2C_DATA_CTL2:\n\tcase RT5663_PDM_I2C_DATA_CTL3:\n\tcase RT5663_PDM_I2C_DATA_CTL4:\n\tcase RT5663_RECMIX1_NEW:\n\tcase RT5663_RECMIX1L_0:\n\tcase RT5663_RECMIX1L:\n\tcase RT5663_RECMIX1R_0:\n\tcase RT5663_RECMIX1R:\n\tcase RT5663_RECMIX2_NEW:\n\tcase RT5663_RECMIX2_L_2:\n\tcase RT5663_RECMIX2_R:\n\tcase RT5663_RECMIX2_R_2:\n\tcase RT5663_CALIB_REC_LR:\n\tcase RT5663_ALC_BK_GAIN:\n\tcase RT5663_MONOMIX_GAIN:\n\tcase RT5663_MONOMIX_IN_GAIN:\n\tcase RT5663_OUT_MIXL_GAIN:\n\tcase RT5663_OUT_LMIX_IN_GAIN:\n\tcase RT5663_OUT_RMIX_IN_GAIN:\n\tcase RT5663_OUT_RMIX_IN_GAIN1:\n\tcase RT5663_LOUT_MIXER_CTRL:\n\tcase RT5663_PWR_VOL:\n\tcase RT5663_ADCDAC_RST:\n\tcase RT5663_I2S34_SDP:\n\tcase RT5663_I2S5_SDP:\n\tcase RT5663_TDM_6:\n\tcase RT5663_TDM_7:\n\tcase RT5663_TDM_8:\n\tcase RT5663_TDM_9:\n\tcase RT5663_ASRC_3:\n\tcase RT5663_ASRC_6:\n\tcase RT5663_ASRC_7:\n\tcase RT5663_PLL_TRK_13:\n\tcase RT5663_I2S_M_CLK_CTL:\n\tcase RT5663_FDIV_I2S34_M_CLK:\n\tcase RT5663_FDIV_I2S34_M_CLK2:\n\tcase RT5663_FDIV_I2S5_M_CLK:\n\tcase RT5663_FDIV_I2S5_M_CLK2:\n\tcase RT5663_V2_IRQ_4:\n\tcase RT5663_GPIO_3:\n\tcase RT5663_GPIO_4:\n\tcase RT5663_GPIO_STA2:\n\tcase RT5663_HP_AMP_DET1:\n\tcase RT5663_HP_AMP_DET2:\n\tcase RT5663_HP_AMP_DET3:\n\tcase RT5663_MID_BD_HP_AMP:\n\tcase RT5663_LOW_BD_HP_AMP:\n\tcase RT5663_SOF_VOL_ZC2:\n\tcase RT5663_ADC_STO2_ADJ1:\n\tcase RT5663_ADC_STO2_ADJ2:\n\tcase RT5663_A_JD_CTRL:\n\tcase RT5663_JD1_TRES_CTRL:\n\tcase RT5663_JD2_TRES_CTRL:\n\tcase RT5663_V2_JD_CTRL2:\n\tcase RT5663_DUM_REG_2:\n\tcase RT5663_DUM_REG_3:\n\tcase RT5663_VENDOR_ID:\n\tcase RT5663_VENDOR_ID_1:\n\tcase RT5663_VENDOR_ID_2:\n\tcase RT5663_DACADC_DIG_VOL2:\n\tcase RT5663_DIG_IN_PIN2:\n\tcase RT5663_PAD_DRV_CTL1:\n\tcase RT5663_SOF_RAM_DEPOP:\n\tcase RT5663_VOL_TEST:\n\tcase RT5663_TEST_MODE_4:\n\tcase RT5663_TEST_MODE_5:\n\tcase RT5663_STO_DRE_9:\n\tcase RT5663_MONO_DYNA_1:\n\tcase RT5663_MONO_DYNA_2:\n\tcase RT5663_MONO_DYNA_3:\n\tcase RT5663_MONO_DYNA_4:\n\tcase RT5663_MONO_DYNA_5:\n\tcase RT5663_MONO_DYNA_6:\n\tcase RT5663_STO1_SIL_DET:\n\tcase RT5663_MONOL_SIL_DET:\n\tcase RT5663_MONOR_SIL_DET:\n\tcase RT5663_STO2_DAC_SIL:\n\tcase RT5663_PWR_SAV_CTL1:\n\tcase RT5663_PWR_SAV_CTL2:\n\tcase RT5663_PWR_SAV_CTL3:\n\tcase RT5663_PWR_SAV_CTL4:\n\tcase RT5663_PWR_SAV_CTL5:\n\tcase RT5663_PWR_SAV_CTL6:\n\tcase RT5663_MONO_AMP_CAL1:\n\tcase RT5663_MONO_AMP_CAL2:\n\tcase RT5663_MONO_AMP_CAL3:\n\tcase RT5663_MONO_AMP_CAL4:\n\tcase RT5663_MONO_AMP_CAL5:\n\tcase RT5663_MONO_AMP_CAL6:\n\tcase RT5663_MONO_AMP_CAL7:\n\tcase RT5663_MONO_AMP_CAL_ST1:\n\tcase RT5663_MONO_AMP_CAL_ST2:\n\tcase RT5663_MONO_AMP_CAL_ST3:\n\tcase RT5663_MONO_AMP_CAL_ST4:\n\tcase RT5663_MONO_AMP_CAL_ST5:\n\tcase RT5663_V2_HP_IMP_SEN_13:\n\tcase RT5663_V2_HP_IMP_SEN_14:\n\tcase RT5663_V2_HP_IMP_SEN_6:\n\tcase RT5663_V2_HP_IMP_SEN_7:\n\tcase RT5663_V2_HP_IMP_SEN_8:\n\tcase RT5663_V2_HP_IMP_SEN_9:\n\tcase RT5663_V2_HP_IMP_SEN_10:\n\tcase RT5663_HP_LOGIC_3:\n\tcase RT5663_HP_CALIB_ST10:\n\tcase RT5663_HP_CALIB_ST11:\n\tcase RT5663_PRO_REG_TBL_4:\n\tcase RT5663_PRO_REG_TBL_5:\n\tcase RT5663_PRO_REG_TBL_6:\n\tcase RT5663_PRO_REG_TBL_7:\n\tcase RT5663_PRO_REG_TBL_8:\n\tcase RT5663_PRO_REG_TBL_9:\n\tcase RT5663_SAR_ADC_INL_1:\n\tcase RT5663_SAR_ADC_INL_2:\n\tcase RT5663_SAR_ADC_INL_3:\n\tcase RT5663_SAR_ADC_INL_4:\n\tcase RT5663_SAR_ADC_INL_5:\n\tcase RT5663_SAR_ADC_INL_6:\n\tcase RT5663_SAR_ADC_INL_7:\n\tcase RT5663_SAR_ADC_INL_8:\n\tcase RT5663_SAR_ADC_INL_9:\n\tcase RT5663_SAR_ADC_INL_10:\n\tcase RT5663_SAR_ADC_INL_11:\n\tcase RT5663_SAR_ADC_INL_12:\n\tcase RT5663_DRC_CTRL_1:\n\tcase RT5663_DRC1_CTRL_2:\n\tcase RT5663_DRC1_CTRL_3:\n\tcase RT5663_DRC1_CTRL_4:\n\tcase RT5663_DRC1_CTRL_5:\n\tcase RT5663_DRC1_CTRL_6:\n\tcase RT5663_DRC1_HD_CTRL_1:\n\tcase RT5663_DRC1_HD_CTRL_2:\n\tcase RT5663_DRC1_PRI_REG_1:\n\tcase RT5663_DRC1_PRI_REG_2:\n\tcase RT5663_DRC1_PRI_REG_3:\n\tcase RT5663_DRC1_PRI_REG_4:\n\tcase RT5663_DRC1_PRI_REG_5:\n\tcase RT5663_DRC1_PRI_REG_6:\n\tcase RT5663_DRC1_PRI_REG_7:\n\tcase RT5663_DRC1_PRI_REG_8:\n\tcase RT5663_ALC_PGA_CTL_1:\n\tcase RT5663_ALC_PGA_CTL_2:\n\tcase RT5663_ALC_PGA_CTL_3:\n\tcase RT5663_ALC_PGA_CTL_4:\n\tcase RT5663_ALC_PGA_CTL_5:\n\tcase RT5663_ALC_PGA_CTL_6:\n\tcase RT5663_ALC_PGA_CTL_7:\n\tcase RT5663_ALC_PGA_CTL_8:\n\tcase RT5663_ALC_PGA_REG_1:\n\tcase RT5663_ALC_PGA_REG_2:\n\tcase RT5663_ALC_PGA_REG_3:\n\tcase RT5663_ADC_EQ_RECOV_1:\n\tcase RT5663_ADC_EQ_RECOV_2:\n\tcase RT5663_ADC_EQ_RECOV_3:\n\tcase RT5663_ADC_EQ_RECOV_4:\n\tcase RT5663_ADC_EQ_RECOV_5:\n\tcase RT5663_ADC_EQ_RECOV_6:\n\tcase RT5663_ADC_EQ_RECOV_7:\n\tcase RT5663_ADC_EQ_RECOV_8:\n\tcase RT5663_ADC_EQ_RECOV_9:\n\tcase RT5663_ADC_EQ_RECOV_10:\n\tcase RT5663_ADC_EQ_RECOV_11:\n\tcase RT5663_ADC_EQ_RECOV_12:\n\tcase RT5663_ADC_EQ_RECOV_13:\n\tcase RT5663_VID_HIDDEN:\n\tcase RT5663_VID_CUSTOMER:\n\tcase RT5663_SCAN_MODE:\n\tcase RT5663_I2C_BYPA:\n\t\treturn true;\n\tcase RT5663_TDM_1:\n\tcase RT5663_DEPOP_3:\n\tcase RT5663_ASRC_11_2:\n\tcase RT5663_INT_ST_2:\n\tcase RT5663_GPIO_STA1:\n\tcase RT5663_SIN_GEN_1:\n\tcase RT5663_SIN_GEN_2:\n\tcase RT5663_SIN_GEN_3:\n\tcase RT5663_IL_CMD_PWRSAV1:\n\tcase RT5663_IL_CMD_PWRSAV2:\n\tcase RT5663_EM_JACK_TYPE_1:\n\tcase RT5663_EM_JACK_TYPE_2:\n\tcase RT5663_EM_JACK_TYPE_3:\n\tcase RT5663_EM_JACK_TYPE_4:\n\tcase RT5663_FAST_OFF_MICBIAS:\n\tcase RT5663_ANA_BIAS_CUR_1:\n\tcase RT5663_ANA_BIAS_CUR_2:\n\tcase RT5663_BIAS_CUR_9:\n\tcase RT5663_DUMMY_REG_4:\n\tcase RT5663_VREF_RECMIX:\n\tcase RT5663_CHARGE_PUMP_1_2:\n\tcase RT5663_CHARGE_PUMP_1_3:\n\tcase RT5663_CHARGE_PUMP_2:\n\tcase RT5663_CHOP_DAC_R:\n\tcase RT5663_DUMMY_CTL_DACLR:\n\tcase RT5663_DUMMY_REG_5:\n\tcase RT5663_SOFT_RAMP:\n\tcase RT5663_TEST_MODE_1:\n\tcase RT5663_STO_DRE_10:\n\tcase RT5663_MIC_DECRO_1:\n\tcase RT5663_MIC_DECRO_2:\n\tcase RT5663_MIC_DECRO_3:\n\tcase RT5663_MIC_DECRO_4:\n\tcase RT5663_MIC_DECRO_5:\n\tcase RT5663_MIC_DECRO_6:\n\tcase RT5663_HP_DECRO_1:\n\tcase RT5663_HP_DECRO_2:\n\tcase RT5663_HP_DECRO_3:\n\tcase RT5663_HP_DECRO_4:\n\tcase RT5663_HP_DECOUP:\n\tcase RT5663_HP_IMPSEN_MAP4:\n\tcase RT5663_HP_IMPSEN_MAP5:\n\tcase RT5663_HP_IMPSEN_MAP7:\n\tcase RT5663_HP_CALIB_1:\n\tcase RT5663_CBJ_1:\n\tcase RT5663_CBJ_2:\n\tcase RT5663_CBJ_3:\n\t\treturn false;\n\tdefault:\n\t\treturn rt5663_readable_register(dev, reg);\n\t}\n}\n\nstatic const DECLARE_TLV_DB_SCALE(rt5663_hp_vol_tlv, -2400, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(rt5663_v2_hp_vol_tlv, -2250, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -6525, 75, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -1725, 75, 0);\n\n \nstatic const DECLARE_TLV_DB_RANGE(in_bst_tlv,\n\t0, 0, TLV_DB_SCALE_ITEM(0, 0, 0),\n\t1, 1, TLV_DB_SCALE_ITEM(2000, 0, 0),\n\t2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),\n\t3, 5, TLV_DB_SCALE_ITEM(3000, 500, 0),\n\t6, 6, TLV_DB_SCALE_ITEM(4400, 0, 0),\n\t7, 7, TLV_DB_SCALE_ITEM(5000, 0, 0),\n\t8, 8, TLV_DB_SCALE_ITEM(5200, 0, 0)\n);\n\n \nstatic const char * const rt5663_if1_adc_data_select[] = {\n\t\"L/R\", \"R/L\", \"L/L\", \"R/R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5663_if1_adc_enum, RT5663_TDM_2,\n\tRT5663_DATA_SWAP_ADCDAT1_SHIFT, rt5663_if1_adc_data_select);\n\nstatic void rt5663_enable_push_button_irq(struct snd_soc_component *component,\n\tbool enable)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\tif (enable) {\n\t\tsnd_soc_component_update_bits(component, RT5663_IL_CMD_6,\n\t\t\tRT5663_EN_4BTN_INL_MASK, RT5663_EN_4BTN_INL_EN);\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5663_IL_CMD_6,\n\t\t\tRT5663_RESET_4BTN_INL_MASK,\n\t\t\tRT5663_RESET_4BTN_INL_RESET);\n\t\tsnd_soc_component_update_bits(component, RT5663_IL_CMD_6,\n\t\t\tRT5663_RESET_4BTN_INL_MASK,\n\t\t\tRT5663_RESET_4BTN_INL_NOR);\n\t\tswitch (rt5663->codec_ver) {\n\t\tcase CODEC_VER_1:\n\t\t\tsnd_soc_component_update_bits(component, RT5663_IRQ_3,\n\t\t\t\tRT5663_V2_EN_IRQ_INLINE_MASK,\n\t\t\t\tRT5663_V2_EN_IRQ_INLINE_NOR);\n\t\t\tbreak;\n\t\tcase CODEC_VER_0:\n\t\t\tsnd_soc_component_update_bits(component, RT5663_IRQ_2,\n\t\t\t\tRT5663_EN_IRQ_INLINE_MASK,\n\t\t\t\tRT5663_EN_IRQ_INLINE_NOR);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t\t}\n\t} else {\n\t\tswitch (rt5663->codec_ver) {\n\t\tcase CODEC_VER_1:\n\t\t\tsnd_soc_component_update_bits(component, RT5663_IRQ_3,\n\t\t\t\tRT5663_V2_EN_IRQ_INLINE_MASK,\n\t\t\t\tRT5663_V2_EN_IRQ_INLINE_BYP);\n\t\t\tbreak;\n\t\tcase CODEC_VER_0:\n\t\t\tsnd_soc_component_update_bits(component, RT5663_IRQ_2,\n\t\t\t\tRT5663_EN_IRQ_INLINE_MASK,\n\t\t\t\tRT5663_EN_IRQ_INLINE_BYP);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t\t}\n\t\tsnd_soc_component_update_bits(component, RT5663_IL_CMD_6,\n\t\t\tRT5663_EN_4BTN_INL_MASK, RT5663_EN_4BTN_INL_DIS);\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5663_IL_CMD_6,\n\t\t\tRT5663_RESET_4BTN_INL_MASK,\n\t\t\tRT5663_RESET_4BTN_INL_RESET);\n\t\tsnd_soc_component_update_bits(component, RT5663_IL_CMD_6,\n\t\t\tRT5663_RESET_4BTN_INL_MASK,\n\t\t\tRT5663_RESET_4BTN_INL_NOR);\n\t}\n}\n\n \n\nstatic int rt5663_v2_jack_detect(struct snd_soc_component *component, int jack_insert)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tint val, i = 0, sleep_time[5] = {300, 150, 100, 50, 30};\n\n\tdev_dbg(component->dev, \"%s jack_insert:%d\\n\", __func__, jack_insert);\n\tif (jack_insert) {\n\t\tsnd_soc_component_write(component, RT5663_CBJ_TYPE_2, 0x8040);\n\t\tsnd_soc_component_write(component, RT5663_CBJ_TYPE_3, 0x1484);\n\n\t\tsnd_soc_dapm_force_enable_pin(dapm, \"MICBIAS1\");\n\t\tsnd_soc_dapm_force_enable_pin(dapm, \"MICBIAS2\");\n\t\tsnd_soc_dapm_force_enable_pin(dapm, \"Mic Det Power\");\n\t\tsnd_soc_dapm_force_enable_pin(dapm, \"CBJ Power\");\n\t\tsnd_soc_dapm_sync(dapm);\n\t\tsnd_soc_component_update_bits(component, RT5663_RC_CLK,\n\t\t\tRT5663_DIG_1M_CLK_MASK, RT5663_DIG_1M_CLK_EN);\n\t\tsnd_soc_component_update_bits(component, RT5663_RECMIX, 0x8, 0x8);\n\n\t\twhile (i < 5) {\n\t\t\tmsleep(sleep_time[i]);\n\t\t\tval = snd_soc_component_read(component, RT5663_CBJ_TYPE_2) & 0x0003;\n\t\t\tif (val == 0x1 || val == 0x2 || val == 0x3)\n\t\t\t\tbreak;\n\t\t\tdev_dbg(component->dev, \"%s: MX-0011 val=%x sleep %d\\n\",\n\t\t\t\t__func__, val, sleep_time[i]);\n\t\t\ti++;\n\t\t}\n\t\tdev_dbg(component->dev, \"%s val = %d\\n\", __func__, val);\n\t\tswitch (val) {\n\t\tcase 1:\n\t\tcase 2:\n\t\t\trt5663->jack_type = SND_JACK_HEADSET;\n\t\t\trt5663_enable_push_button_irq(component, true);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS1\");\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS2\");\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"Mic Det Power\");\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"CBJ Power\");\n\t\t\tsnd_soc_dapm_sync(dapm);\n\t\t\trt5663->jack_type = SND_JACK_HEADPHONE;\n\t\t\tbreak;\n\t\t}\n\t} else {\n\t\tsnd_soc_component_update_bits(component, RT5663_RECMIX, 0x8, 0x0);\n\n\t\tif (rt5663->jack_type == SND_JACK_HEADSET) {\n\t\t\trt5663_enable_push_button_irq(component, false);\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS1\");\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS2\");\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"Mic Det Power\");\n\t\t\tsnd_soc_dapm_disable_pin(dapm, \"CBJ Power\");\n\t\t\tsnd_soc_dapm_sync(dapm);\n\t\t}\n\t\trt5663->jack_type = 0;\n\t}\n\n\tdev_dbg(component->dev, \"jack_type = %d\\n\", rt5663->jack_type);\n\treturn rt5663->jack_type;\n}\n\n \nstatic int rt5663_jack_detect(struct snd_soc_component *component, int jack_insert)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tint val, i = 0;\n\n\tdev_dbg(component->dev, \"%s jack_insert:%d\\n\", __func__, jack_insert);\n\n\tif (jack_insert) {\n\t\tsnd_soc_component_update_bits(component, RT5663_DIG_MISC,\n\t\t\tRT5663_DIG_GATE_CTRL_MASK, RT5663_DIG_GATE_CTRL_EN);\n\t\tsnd_soc_component_update_bits(component, RT5663_HP_CHARGE_PUMP_1,\n\t\t\tRT5663_SI_HP_MASK | RT5663_OSW_HP_L_MASK |\n\t\t\tRT5663_OSW_HP_R_MASK, RT5663_SI_HP_EN |\n\t\t\tRT5663_OSW_HP_L_DIS | RT5663_OSW_HP_R_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5663_DUMMY_1,\n\t\t\tRT5663_EMB_CLK_MASK | RT5663_HPA_CPL_BIAS_MASK |\n\t\t\tRT5663_HPA_CPR_BIAS_MASK, RT5663_EMB_CLK_EN |\n\t\t\tRT5663_HPA_CPL_BIAS_1 | RT5663_HPA_CPR_BIAS_1);\n\t\tsnd_soc_component_update_bits(component, RT5663_CBJ_1,\n\t\t\tRT5663_INBUF_CBJ_BST1_MASK | RT5663_CBJ_SENSE_BST1_MASK,\n\t\t\tRT5663_INBUF_CBJ_BST1_ON | RT5663_CBJ_SENSE_BST1_L);\n\t\tsnd_soc_component_update_bits(component, RT5663_IL_CMD_2,\n\t\t\tRT5663_PWR_MIC_DET_MASK, RT5663_PWR_MIC_DET_ON);\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_2,\n\t\t\tRT5663_PWR_BST1_MASK, RT5663_PWR_BST1_ON);\n\t\tsnd_soc_component_update_bits(component, RT5663_EM_JACK_TYPE_1,\n\t\t\tRT5663_CBJ_DET_MASK | RT5663_EXT_JD_MASK |\n\t\t\tRT5663_POL_EXT_JD_MASK, RT5663_CBJ_DET_EN |\n\t\t\tRT5663_EXT_JD_EN | RT5663_POL_EXT_JD_EN);\n\t\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_1,\n\t\t\tRT5663_PWR_MB_MASK | RT5663_LDO1_DVO_MASK |\n\t\t\tRT5663_AMP_HP_MASK, RT5663_PWR_MB |\n\t\t\tRT5663_LDO1_DVO_0_9V | RT5663_AMP_HP_3X);\n\t\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_1,\n\t\t\tRT5663_PWR_VREF1_MASK | RT5663_PWR_VREF2_MASK |\n\t\t\tRT5663_PWR_FV1_MASK | RT5663_PWR_FV2_MASK,\n\t\t\tRT5663_PWR_VREF1 | RT5663_PWR_VREF2);\n\t\tmsleep(20);\n\t\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_1,\n\t\t\tRT5663_PWR_FV1_MASK | RT5663_PWR_FV2_MASK,\n\t\t\tRT5663_PWR_FV1 | RT5663_PWR_FV2);\n\t\tsnd_soc_component_update_bits(component, RT5663_AUTO_1MRC_CLK,\n\t\t\tRT5663_IRQ_POW_SAV_MASK, RT5663_IRQ_POW_SAV_EN);\n\t\tsnd_soc_component_update_bits(component, RT5663_IRQ_1,\n\t\t\tRT5663_EN_IRQ_JD1_MASK, RT5663_EN_IRQ_JD1_EN);\n\t\tsnd_soc_component_update_bits(component, RT5663_EM_JACK_TYPE_1,\n\t\t\tRT5663_EM_JD_MASK, RT5663_EM_JD_RST);\n\t\tsnd_soc_component_update_bits(component, RT5663_EM_JACK_TYPE_1,\n\t\t\tRT5663_EM_JD_MASK, RT5663_EM_JD_NOR);\n\n\t\twhile (true) {\n\t\t\tregmap_read(rt5663->regmap, RT5663_INT_ST_2, &val);\n\t\t\tif (!(val & 0x80))\n\t\t\t\tusleep_range(10000, 10005);\n\t\t\telse\n\t\t\t\tbreak;\n\n\t\t\tif (i > 200)\n\t\t\t\tbreak;\n\t\t\ti++;\n\t\t}\n\n\t\tval = snd_soc_component_read(component, RT5663_EM_JACK_TYPE_2) & 0x0003;\n\t\tdev_dbg(component->dev, \"%s val = %d\\n\", __func__, val);\n\n\t\tsnd_soc_component_update_bits(component, RT5663_HP_CHARGE_PUMP_1,\n\t\t\tRT5663_OSW_HP_L_MASK | RT5663_OSW_HP_R_MASK,\n\t\t\tRT5663_OSW_HP_L_EN | RT5663_OSW_HP_R_EN);\n\n\t\tswitch (val) {\n\t\tcase 1:\n\t\tcase 2:\n\t\t\trt5663->jack_type = SND_JACK_HEADSET;\n\t\t\trt5663_enable_push_button_irq(component, true);\n\n\t\t\tif (rt5663->pdata.impedance_sensing_num)\n\t\t\t\tbreak;\n\n\t\t\tif (rt5663->pdata.dc_offset_l_manual_mic) {\n\t\t\t\tregmap_write(rt5663->regmap, RT5663_MIC_DECRO_2,\n\t\t\t\t\trt5663->pdata.dc_offset_l_manual_mic >>\n\t\t\t\t\t16);\n\t\t\t\tregmap_write(rt5663->regmap, RT5663_MIC_DECRO_3,\n\t\t\t\t\trt5663->pdata.dc_offset_l_manual_mic &\n\t\t\t\t\t0xffff);\n\t\t\t}\n\n\t\t\tif (rt5663->pdata.dc_offset_r_manual_mic) {\n\t\t\t\tregmap_write(rt5663->regmap, RT5663_MIC_DECRO_5,\n\t\t\t\t\trt5663->pdata.dc_offset_r_manual_mic >>\n\t\t\t\t\t16);\n\t\t\t\tregmap_write(rt5663->regmap, RT5663_MIC_DECRO_6,\n\t\t\t\t\trt5663->pdata.dc_offset_r_manual_mic &\n\t\t\t\t\t0xffff);\n\t\t\t}\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trt5663->jack_type = SND_JACK_HEADPHONE;\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5663_PWR_ANLG_1,\n\t\t\t\tRT5663_PWR_MB_MASK | RT5663_PWR_VREF1_MASK |\n\t\t\t\tRT5663_PWR_VREF2_MASK, 0);\n\t\t\tif (rt5663->pdata.impedance_sensing_num)\n\t\t\t\tbreak;\n\n\t\t\tif (rt5663->pdata.dc_offset_l_manual) {\n\t\t\t\tregmap_write(rt5663->regmap, RT5663_MIC_DECRO_2,\n\t\t\t\t\trt5663->pdata.dc_offset_l_manual >> 16);\n\t\t\t\tregmap_write(rt5663->regmap, RT5663_MIC_DECRO_3,\n\t\t\t\t\trt5663->pdata.dc_offset_l_manual &\n\t\t\t\t\t0xffff);\n\t\t\t}\n\n\t\t\tif (rt5663->pdata.dc_offset_r_manual) {\n\t\t\t\tregmap_write(rt5663->regmap, RT5663_MIC_DECRO_5,\n\t\t\t\t\trt5663->pdata.dc_offset_r_manual >> 16);\n\t\t\t\tregmap_write(rt5663->regmap, RT5663_MIC_DECRO_6,\n\t\t\t\t\trt5663->pdata.dc_offset_r_manual &\n\t\t\t\t\t0xffff);\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\t} else {\n\t\tif (rt5663->jack_type == SND_JACK_HEADSET)\n\t\t\trt5663_enable_push_button_irq(component, false);\n\t\trt5663->jack_type = 0;\n\t\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_1,\n\t\t\tRT5663_PWR_MB_MASK | RT5663_PWR_VREF1_MASK |\n\t\t\tRT5663_PWR_VREF2_MASK, 0);\n\t}\n\n\tdev_dbg(component->dev, \"jack_type = %d\\n\", rt5663->jack_type);\n\treturn rt5663->jack_type;\n}\n\nstatic int rt5663_impedance_sensing(struct snd_soc_component *component)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tunsigned int value, i, reg84, reg26, reg2fa, reg91, reg10, reg80;\n\n\tfor (i = 0; i < rt5663->pdata.impedance_sensing_num; i++) {\n\t\tif (rt5663->imp_table[i].vol == 7)\n\t\t\tbreak;\n\t}\n\n\tif (rt5663->jack_type == SND_JACK_HEADSET) {\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_2,\n\t\t\trt5663->imp_table[i].dc_offset_l_manual_mic >> 16);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_3,\n\t\t\trt5663->imp_table[i].dc_offset_l_manual_mic & 0xffff);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_5,\n\t\t\trt5663->imp_table[i].dc_offset_r_manual_mic >> 16);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_6,\n\t\t\trt5663->imp_table[i].dc_offset_r_manual_mic & 0xffff);\n\t} else {\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_2,\n\t\t\trt5663->imp_table[i].dc_offset_l_manual >> 16);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_3,\n\t\t\trt5663->imp_table[i].dc_offset_l_manual & 0xffff);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_5,\n\t\t\trt5663->imp_table[i].dc_offset_r_manual >> 16);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_6,\n\t\t\trt5663->imp_table[i].dc_offset_r_manual & 0xffff);\n\t}\n\n\treg84 = snd_soc_component_read(component, RT5663_ASRC_2);\n\treg26 = snd_soc_component_read(component, RT5663_STO1_ADC_MIXER);\n\treg2fa = snd_soc_component_read(component, RT5663_DUMMY_1);\n\treg91 = snd_soc_component_read(component, RT5663_HP_CHARGE_PUMP_1);\n\treg10 = snd_soc_component_read(component, RT5663_RECMIX);\n\treg80 = snd_soc_component_read(component, RT5663_GLB_CLK);\n\n\tsnd_soc_component_update_bits(component, RT5663_STO_DRE_1, 0x8000, 0);\n\tsnd_soc_component_write(component, RT5663_ASRC_2, 0);\n\tsnd_soc_component_write(component, RT5663_STO1_ADC_MIXER, 0x4040);\n\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_1,\n\t\tRT5663_PWR_VREF1_MASK | RT5663_PWR_VREF2_MASK |\n\t\tRT5663_PWR_FV1_MASK | RT5663_PWR_FV2_MASK,\n\t\tRT5663_PWR_VREF1 | RT5663_PWR_VREF2);\n\tusleep_range(10000, 10005);\n\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_1,\n\t\tRT5663_PWR_FV1_MASK | RT5663_PWR_FV2_MASK,\n\t\tRT5663_PWR_FV1 | RT5663_PWR_FV2);\n\tsnd_soc_component_update_bits(component, RT5663_GLB_CLK, RT5663_SCLK_SRC_MASK,\n\t\tRT5663_SCLK_SRC_RCCLK);\n\tsnd_soc_component_update_bits(component, RT5663_RC_CLK, RT5663_DIG_25M_CLK_MASK,\n\t\tRT5663_DIG_25M_CLK_EN);\n\tsnd_soc_component_update_bits(component, RT5663_ADDA_CLK_1, RT5663_I2S_PD1_MASK, 0);\n\tsnd_soc_component_write(component, RT5663_PRE_DIV_GATING_1, 0xff00);\n\tsnd_soc_component_write(component, RT5663_PRE_DIV_GATING_2, 0xfffc);\n\tsnd_soc_component_write(component, RT5663_HP_CHARGE_PUMP_1, 0x1232);\n\tsnd_soc_component_write(component, RT5663_HP_LOGIC_2, 0x0005);\n\tsnd_soc_component_write(component, RT5663_DEPOP_2, 0x3003);\n\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x0030, 0x0030);\n\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x0003, 0x0003);\n\tsnd_soc_component_update_bits(component, RT5663_PWR_DIG_2,\n\t\tRT5663_PWR_ADC_S1F | RT5663_PWR_DAC_S1F,\n\t\tRT5663_PWR_ADC_S1F | RT5663_PWR_DAC_S1F);\n\tsnd_soc_component_update_bits(component, RT5663_PWR_DIG_1,\n\t\tRT5663_PWR_DAC_L1 | RT5663_PWR_DAC_R1 |\n\t\tRT5663_PWR_LDO_DACREF_MASK | RT5663_PWR_ADC_L1 |\n\t\tRT5663_PWR_ADC_R1,\n\t\tRT5663_PWR_DAC_L1 | RT5663_PWR_DAC_R1 |\n\t\tRT5663_PWR_LDO_DACREF_ON | RT5663_PWR_ADC_L1 |\n\t\tRT5663_PWR_ADC_R1);\n\tmsleep(40);\n\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_2,\n\t\tRT5663_PWR_RECMIX1 | RT5663_PWR_RECMIX2,\n\t\tRT5663_PWR_RECMIX1 | RT5663_PWR_RECMIX2);\n\tmsleep(30);\n\tsnd_soc_component_write(component, RT5663_HP_CHARGE_PUMP_2, 0x1371);\n\tsnd_soc_component_write(component, RT5663_STO_DAC_MIXER, 0);\n\tsnd_soc_component_write(component, RT5663_BYPASS_STO_DAC, 0x000c);\n\tsnd_soc_component_write(component, RT5663_HP_BIAS, 0xafaa);\n\tsnd_soc_component_write(component, RT5663_CHARGE_PUMP_1, 0x2224);\n\tsnd_soc_component_write(component, RT5663_HP_OUT_EN, 0x8088);\n\tsnd_soc_component_write(component, RT5663_CHOP_ADC, 0x3000);\n\tsnd_soc_component_write(component, RT5663_ADDA_RST, 0xc000);\n\tsnd_soc_component_write(component, RT5663_STO1_HPF_ADJ1, 0x3320);\n\tsnd_soc_component_write(component, RT5663_HP_CALIB_2, 0x00c9);\n\tsnd_soc_component_write(component, RT5663_DUMMY_1, 0x004c);\n\tsnd_soc_component_write(component, RT5663_ANA_BIAS_CUR_1, 0x7733);\n\tsnd_soc_component_write(component, RT5663_CHARGE_PUMP_2, 0x7777);\n\tsnd_soc_component_write(component, RT5663_STO_DRE_9, 0x0007);\n\tsnd_soc_component_write(component, RT5663_STO_DRE_10, 0x0007);\n\tsnd_soc_component_write(component, RT5663_DUMMY_2, 0x02a4);\n\tsnd_soc_component_write(component, RT5663_RECMIX, 0x0005);\n\tsnd_soc_component_write(component, RT5663_HP_IMP_SEN_1, 0x4334);\n\tsnd_soc_component_update_bits(component, RT5663_IRQ_3, 0x0004, 0x0004);\n\tsnd_soc_component_write(component, RT5663_HP_LOGIC_1, 0x2200);\n\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x3000, 0x3000);\n\tsnd_soc_component_write(component, RT5663_HP_LOGIC_1, 0x6200);\n\n\tfor (i = 0; i < 100; i++) {\n\t\tmsleep(20);\n\t\tif (snd_soc_component_read(component, RT5663_INT_ST_1) & 0x2)\n\t\t\tbreak;\n\t}\n\n\tvalue = snd_soc_component_read(component, RT5663_HP_IMP_SEN_4);\n\n\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x3000, 0);\n\tsnd_soc_component_write(component, RT5663_INT_ST_1, 0);\n\tsnd_soc_component_write(component, RT5663_HP_LOGIC_1, 0);\n\tsnd_soc_component_update_bits(component, RT5663_RC_CLK, RT5663_DIG_25M_CLK_MASK,\n\t\tRT5663_DIG_25M_CLK_DIS);\n\tsnd_soc_component_write(component, RT5663_GLB_CLK, reg80);\n\tsnd_soc_component_write(component, RT5663_RECMIX, reg10);\n\tsnd_soc_component_write(component, RT5663_DUMMY_2, 0x00a4);\n\tsnd_soc_component_write(component, RT5663_DUMMY_1, reg2fa);\n\tsnd_soc_component_write(component, RT5663_HP_CALIB_2, 0x00c8);\n\tsnd_soc_component_write(component, RT5663_STO1_HPF_ADJ1, 0xb320);\n\tsnd_soc_component_write(component, RT5663_ADDA_RST, 0xe400);\n\tsnd_soc_component_write(component, RT5663_CHOP_ADC, 0x2000);\n\tsnd_soc_component_write(component, RT5663_HP_OUT_EN, 0x0008);\n\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_2,\n\t\tRT5663_PWR_RECMIX1 | RT5663_PWR_RECMIX2, 0);\n\tsnd_soc_component_update_bits(component, RT5663_PWR_DIG_1,\n\t\tRT5663_PWR_DAC_L1 | RT5663_PWR_DAC_R1 |\n\t\tRT5663_PWR_LDO_DACREF_MASK | RT5663_PWR_ADC_L1 |\n\t\tRT5663_PWR_ADC_R1, 0);\n\tsnd_soc_component_update_bits(component, RT5663_PWR_DIG_2,\n\t\tRT5663_PWR_ADC_S1F | RT5663_PWR_DAC_S1F, 0);\n\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x0003, 0);\n\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x0030, 0);\n\tsnd_soc_component_write(component, RT5663_HP_LOGIC_2, 0);\n\tsnd_soc_component_write(component, RT5663_HP_CHARGE_PUMP_1, reg91);\n\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_1,\n\t\tRT5663_PWR_VREF1_MASK | RT5663_PWR_VREF2_MASK, 0);\n\tsnd_soc_component_write(component, RT5663_STO1_ADC_MIXER, reg26);\n\tsnd_soc_component_write(component, RT5663_ASRC_2, reg84);\n\n\tfor (i = 0; i < rt5663->pdata.impedance_sensing_num; i++) {\n\t\tif (value >= rt5663->imp_table[i].imp_min &&\n\t\t\tvalue <= rt5663->imp_table[i].imp_max)\n\t\t\tbreak;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5663_STO_DRE_9, RT5663_DRE_GAIN_HP_MASK,\n\t\trt5663->imp_table[i].vol);\n\tsnd_soc_component_update_bits(component, RT5663_STO_DRE_10, RT5663_DRE_GAIN_HP_MASK,\n\t\trt5663->imp_table[i].vol);\n\n\tif (rt5663->jack_type == SND_JACK_HEADSET) {\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_2,\n\t\t\trt5663->imp_table[i].dc_offset_l_manual_mic >> 16);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_3,\n\t\t\trt5663->imp_table[i].dc_offset_l_manual_mic & 0xffff);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_5,\n\t\t\trt5663->imp_table[i].dc_offset_r_manual_mic >> 16);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_6,\n\t\t\trt5663->imp_table[i].dc_offset_r_manual_mic & 0xffff);\n\t} else {\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_2,\n\t\t\trt5663->imp_table[i].dc_offset_l_manual >> 16);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_3,\n\t\t\trt5663->imp_table[i].dc_offset_l_manual & 0xffff);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_5,\n\t\t\trt5663->imp_table[i].dc_offset_r_manual >> 16);\n\t\tsnd_soc_component_write(component, RT5663_MIC_DECRO_6,\n\t\t\trt5663->imp_table[i].dc_offset_r_manual & 0xffff);\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5663_button_detect(struct snd_soc_component *component)\n{\n\tint btn_type, val;\n\n\tval = snd_soc_component_read(component, RT5663_IL_CMD_5);\n\tdev_dbg(component->dev, \"%s: val=0x%x\\n\", __func__, val);\n\tbtn_type = val & 0xfff0;\n\tsnd_soc_component_write(component, RT5663_IL_CMD_5, val);\n\n\treturn btn_type;\n}\n\nstatic irqreturn_t rt5663_irq(int irq, void *data)\n{\n\tstruct rt5663_priv *rt5663 = data;\n\n\tdev_dbg(regmap_get_device(rt5663->regmap), \"%s IRQ queue work\\n\",\n\t\t__func__);\n\n\tqueue_delayed_work(system_wq, &rt5663->jack_detect_work,\n\t\tmsecs_to_jiffies(250));\n\n\treturn IRQ_HANDLED;\n}\n\nstatic int rt5663_set_jack_detect(struct snd_soc_component *component,\n\tstruct snd_soc_jack *hs_jack, void *data)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\trt5663->hs_jack = hs_jack;\n\n\trt5663_irq(0, rt5663);\n\n\treturn 0;\n}\n\nstatic bool rt5663_check_jd_status(struct snd_soc_component *component)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tint val = snd_soc_component_read(component, RT5663_INT_ST_1);\n\n\tdev_dbg(component->dev, \"%s val=%x\\n\", __func__, val);\n\n\t \n\tswitch (rt5663->codec_ver) {\n\tcase CODEC_VER_1:\n\t\treturn !(val & 0x2000);\n\tcase CODEC_VER_0:\n\t\treturn !(val & 0x1000);\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t}\n\n\treturn false;\n}\n\nstatic void rt5663_jack_detect_work(struct work_struct *work)\n{\n\tstruct rt5663_priv *rt5663 =\n\t\tcontainer_of(work, struct rt5663_priv, jack_detect_work.work);\n\tstruct snd_soc_component *component = rt5663->component;\n\tint btn_type, report = 0;\n\n\tif (!component)\n\t\treturn;\n\n\tif (rt5663_check_jd_status(component)) {\n\t\t \n\t\tif (rt5663->jack_type == 0) {\n\t\t\t \n\t\t\tswitch (rt5663->codec_ver) {\n\t\t\tcase CODEC_VER_1:\n\t\t\t\treport = rt5663_v2_jack_detect(\n\t\t\t\t\t\trt5663->component, 1);\n\t\t\t\tbreak;\n\t\t\tcase CODEC_VER_0:\n\t\t\t\treport = rt5663_jack_detect(rt5663->component, 1);\n\t\t\t\tif (rt5663->pdata.impedance_sensing_num)\n\t\t\t\t\trt5663_impedance_sensing(rt5663->component);\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t\t\t}\n\n\t\t\t \n\t\t\tmsleep(30);\n\t\t} else {\n\t\t\t \n\t\t\treport = SND_JACK_HEADSET;\n\t\t\tbtn_type = rt5663_button_detect(rt5663->component);\n\t\t\t \n\t\t\tswitch (btn_type) {\n\t\t\tcase 0x8000:\n\t\t\tcase 0x4000:\n\t\t\tcase 0x2000:\n\t\t\t\treport |= SND_JACK_BTN_0;\n\t\t\t\tbreak;\n\t\t\tcase 0x1000:\n\t\t\tcase 0x0800:\n\t\t\tcase 0x0400:\n\t\t\t\treport |= SND_JACK_BTN_1;\n\t\t\t\tbreak;\n\t\t\tcase 0x0200:\n\t\t\tcase 0x0100:\n\t\t\tcase 0x0080:\n\t\t\t\treport |= SND_JACK_BTN_2;\n\t\t\t\tbreak;\n\t\t\tcase 0x0040:\n\t\t\tcase 0x0020:\n\t\t\tcase 0x0010:\n\t\t\t\treport |= SND_JACK_BTN_3;\n\t\t\t\tbreak;\n\t\t\tcase 0x0000:  \n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tbtn_type = 0;\n\t\t\t\tdev_err(rt5663->component->dev,\n\t\t\t\t\t\"Unexpected button code 0x%04x\\n\",\n\t\t\t\t\tbtn_type);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t\t \n\t\t\tif (btn_type == 0) {\n\t\t\t\treport =  rt5663->jack_type;\n\t\t\t\tcancel_delayed_work_sync(\n\t\t\t\t\t&rt5663->jd_unplug_work);\n\t\t\t} else {\n\t\t\t\tqueue_delayed_work(system_wq,\n\t\t\t\t\t&rt5663->jd_unplug_work,\n\t\t\t\t\tmsecs_to_jiffies(500));\n\t\t\t}\n\t\t}\n\t} else {\n\t\t \n\t\tswitch (rt5663->codec_ver) {\n\t\tcase CODEC_VER_1:\n\t\t\treport = rt5663_v2_jack_detect(rt5663->component, 0);\n\t\t\tbreak;\n\t\tcase CODEC_VER_0:\n\t\t\treport = rt5663_jack_detect(rt5663->component, 0);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t\t}\n\t}\n\tdev_dbg(component->dev, \"%s jack report: 0x%04x\\n\", __func__, report);\n\tsnd_soc_jack_report(rt5663->hs_jack, report, SND_JACK_HEADSET |\n\t\t\t    SND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\t\t    SND_JACK_BTN_2 | SND_JACK_BTN_3);\n}\n\nstatic void rt5663_jd_unplug_work(struct work_struct *work)\n{\n\tstruct rt5663_priv *rt5663 =\n\t\tcontainer_of(work, struct rt5663_priv, jd_unplug_work.work);\n\tstruct snd_soc_component *component = rt5663->component;\n\n\tif (!component)\n\t\treturn;\n\n\tif (!rt5663_check_jd_status(component)) {\n\t\t \n\t\tswitch (rt5663->codec_ver) {\n\t\tcase CODEC_VER_1:\n\t\t\trt5663_v2_jack_detect(rt5663->component, 0);\n\t\t\tbreak;\n\t\tcase CODEC_VER_0:\n\t\t\trt5663_jack_detect(rt5663->component, 0);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t\t}\n\n\t\tsnd_soc_jack_report(rt5663->hs_jack, 0, SND_JACK_HEADSET |\n\t\t\t\t    SND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\t\t\t    SND_JACK_BTN_2 | SND_JACK_BTN_3);\n\t} else {\n\t\tqueue_delayed_work(system_wq, &rt5663->jd_unplug_work,\n\t\t\tmsecs_to_jiffies(500));\n\t}\n}\n\nstatic const struct snd_kcontrol_new rt5663_snd_controls[] = {\n\t \n\tSOC_DOUBLE_TLV(\"DAC Playback Volume\", RT5663_STO1_DAC_DIG_VOL,\n\t\tRT5663_DAC_L1_VOL_SHIFT + 1, RT5663_DAC_R1_VOL_SHIFT + 1,\n\t\t87, 0, dac_vol_tlv),\n\t \n\tSOC_DOUBLE(\"ADC Capture Switch\", RT5663_STO1_ADC_DIG_VOL,\n\t\tRT5663_ADC_L_MUTE_SHIFT, RT5663_ADC_R_MUTE_SHIFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"ADC Capture Volume\", RT5663_STO1_ADC_DIG_VOL,\n\t\tRT5663_ADC_L_VOL_SHIFT + 1, RT5663_ADC_R_VOL_SHIFT + 1,\n\t\t63, 0, adc_vol_tlv),\n};\n\nstatic const struct snd_kcontrol_new rt5663_v2_specific_controls[] = {\n\t \n\tSOC_DOUBLE_R_TLV(\"Headphone Playback Volume\", RT5663_HP_LCH_DRE,\n\t\tRT5663_HP_RCH_DRE, RT5663_GAIN_HP_SHIFT, 15, 1,\n\t\trt5663_v2_hp_vol_tlv),\n\t \n\tSOC_SINGLE_TLV(\"IN1 Capture Volume\", RT5663_AEC_BST,\n\t\tRT5663_GAIN_CBJ_SHIFT, 8, 0, in_bst_tlv),\n};\n\nstatic const struct snd_kcontrol_new rt5663_specific_controls[] = {\n\t \n\tSOC_SINGLE_TLV(\"IN1 Capture Volume\", RT5663_CBJ_2,\n\t\tRT5663_GAIN_BST1_SHIFT, 8, 0, in_bst_tlv),\n\t \n\tSOC_ENUM(\"IF1 ADC Data Swap\", rt5663_if1_adc_enum),\n};\n\nstatic const struct snd_kcontrol_new rt5663_hpvol_controls[] = {\n\t \n\tSOC_DOUBLE_R_TLV(\"Headphone Playback Volume\", RT5663_STO_DRE_9,\n\t\tRT5663_STO_DRE_10, RT5663_DRE_GAIN_HP_SHIFT, 23, 1,\n\t\trt5663_hp_vol_tlv),\n};\n\nstatic int rt5663_is_sys_clk_from_pll(struct snd_soc_dapm_widget *w,\n\tstruct snd_soc_dapm_widget *sink)\n{\n\tunsigned int val;\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tval = snd_soc_component_read(component, RT5663_GLB_CLK);\n\tval &= RT5663_SCLK_SRC_MASK;\n\tif (val == RT5663_SCLK_SRC_PLL1)\n\t\treturn 1;\n\telse\n\t\treturn 0;\n}\n\nstatic int rt5663_is_using_asrc(struct snd_soc_dapm_widget *w,\n\tstruct snd_soc_dapm_widget *sink)\n{\n\tunsigned int reg, shift, val;\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\tif (rt5663->codec_ver == CODEC_VER_1) {\n\t\tswitch (w->shift) {\n\t\tcase RT5663_ADC_STO1_ASRC_SHIFT:\n\t\t\treg = RT5663_ASRC_3;\n\t\t\tshift = RT5663_V2_AD_STO1_TRACK_SHIFT;\n\t\t\tbreak;\n\t\tcase RT5663_DAC_STO1_ASRC_SHIFT:\n\t\t\treg = RT5663_ASRC_2;\n\t\t\tshift = RT5663_DA_STO1_TRACK_SHIFT;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn 0;\n\t\t}\n\t} else {\n\t\tswitch (w->shift) {\n\t\tcase RT5663_ADC_STO1_ASRC_SHIFT:\n\t\t\treg = RT5663_ASRC_2;\n\t\t\tshift = RT5663_AD_STO1_TRACK_SHIFT;\n\t\t\tbreak;\n\t\tcase RT5663_DAC_STO1_ASRC_SHIFT:\n\t\t\treg = RT5663_ASRC_2;\n\t\t\tshift = RT5663_DA_STO1_TRACK_SHIFT;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn 0;\n\t\t}\n\t}\n\n\tval = (snd_soc_component_read(component, reg) >> shift) & 0x7;\n\n\tif (val)\n\t\treturn 1;\n\n\treturn 0;\n}\n\nstatic int rt5663_i2s_use_asrc(struct snd_soc_dapm_widget *source,\n\tstruct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(source->dapm);\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tint da_asrc_en, ad_asrc_en;\n\n\tda_asrc_en = (snd_soc_component_read(component, RT5663_ASRC_2) &\n\t\tRT5663_DA_STO1_TRACK_MASK) ? 1 : 0;\n\tswitch (rt5663->codec_ver) {\n\tcase CODEC_VER_1:\n\t\tad_asrc_en = (snd_soc_component_read(component, RT5663_ASRC_3) &\n\t\t\tRT5663_V2_AD_STO1_TRACK_MASK) ? 1 : 0;\n\t\tbreak;\n\tcase CODEC_VER_0:\n\t\tad_asrc_en = (snd_soc_component_read(component, RT5663_ASRC_2) &\n\t\t\tRT5663_AD_STO1_TRACK_MASK) ? 1 : 0;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t\treturn 1;\n\t}\n\n\tif (da_asrc_en || ad_asrc_en)\n\t\tif (rt5663->sysclk > rt5663->lrck * 384)\n\t\t\treturn 1;\n\n\tdev_err(component->dev, \"sysclk < 384 x fs, disable i2s asrc\\n\");\n\n\treturn 0;\n}\n\n \nint rt5663_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tunsigned int asrc2_mask = 0;\n\tunsigned int asrc2_value = 0;\n\tunsigned int asrc3_mask = 0;\n\tunsigned int asrc3_value = 0;\n\n\tswitch (clk_src) {\n\tcase RT5663_CLK_SEL_SYS:\n\tcase RT5663_CLK_SEL_I2S1_ASRC:\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tif (filter_mask & RT5663_DA_STEREO_FILTER) {\n\t\tasrc2_mask |= RT5663_DA_STO1_TRACK_MASK;\n\t\tasrc2_value |= clk_src << RT5663_DA_STO1_TRACK_SHIFT;\n\t}\n\n\tif (filter_mask & RT5663_AD_STEREO_FILTER) {\n\t\tswitch (rt5663->codec_ver) {\n\t\tcase CODEC_VER_1:\n\t\t\tasrc3_mask |= RT5663_V2_AD_STO1_TRACK_MASK;\n\t\t\tasrc3_value |= clk_src << RT5663_V2_AD_STO1_TRACK_SHIFT;\n\t\t\tbreak;\n\t\tcase CODEC_VER_0:\n\t\t\tasrc2_mask |= RT5663_AD_STO1_TRACK_MASK;\n\t\t\tasrc2_value |= clk_src << RT5663_AD_STO1_TRACK_SHIFT;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t\t}\n\t}\n\n\tif (asrc2_mask)\n\t\tsnd_soc_component_update_bits(component, RT5663_ASRC_2, asrc2_mask,\n\t\t\tasrc2_value);\n\n\tif (asrc3_mask)\n\t\tsnd_soc_component_update_bits(component, RT5663_ASRC_3, asrc3_mask,\n\t\t\tasrc3_value);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(rt5663_sel_asrc_clk_src);\n\n \nstatic const struct snd_kcontrol_new rt5663_recmix1l[] = {\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5663_RECMIX1L,\n\t\tRT5663_RECMIX1L_BST2_SHIFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 CBJ Switch\", RT5663_RECMIX1L,\n\t\tRT5663_RECMIX1L_BST1_CBJ_SHIFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5663_recmix1r[] = {\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5663_RECMIX1R,\n\t\tRT5663_RECMIX1R_BST2_SHIFT, 1, 1),\n};\n\n \nstatic const struct snd_kcontrol_new rt5663_sto1_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5663_STO1_ADC_MIXER,\n\t\t\tRT5663_M_STO1_ADC_L1_SHIFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5663_STO1_ADC_MIXER,\n\t\t\tRT5663_M_STO1_ADC_L2_SHIFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5663_sto1_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5663_STO1_ADC_MIXER,\n\t\t\tRT5663_M_STO1_ADC_R1_SHIFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5663_STO1_ADC_MIXER,\n\t\t\tRT5663_M_STO1_ADC_R2_SHIFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5663_adda_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC L Switch\", RT5663_AD_DA_MIXER,\n\t\t\tRT5663_M_ADCMIX_L_SHIFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L Switch\", RT5663_AD_DA_MIXER,\n\t\t\tRT5663_M_DAC1_L_SHIFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5663_adda_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC R Switch\", RT5663_AD_DA_MIXER,\n\t\t\tRT5663_M_ADCMIX_R_SHIFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R Switch\", RT5663_AD_DA_MIXER,\n\t\t\tRT5663_M_DAC1_R_SHIFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5663_sto1_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L Switch\", RT5663_STO_DAC_MIXER,\n\t\t\tRT5663_M_DAC_L1_STO_L_SHIFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5663_sto1_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R Switch\", RT5663_STO_DAC_MIXER,\n\t\t\tRT5663_M_DAC_R1_STO_R_SHIFT, 1, 1),\n};\n\n \nstatic const struct snd_kcontrol_new rt5663_hpo_switch =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\", RT5663_HP_AMP_2,\n\t\tRT5663_EN_DAC_HPO_SHIFT, 1, 0);\n\n \nstatic const char * const rt5663_sto1_adc_src[] = {\n\t\"ADC L\", \"ADC R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5663_sto1_adcl_enum, RT5663_STO1_ADC_MIXER,\n\tRT5663_STO1_ADC_L_SRC_SHIFT, rt5663_sto1_adc_src);\n\nstatic const struct snd_kcontrol_new rt5663_sto1_adcl_mux =\n\tSOC_DAPM_ENUM(\"STO1 ADC L Mux\", rt5663_sto1_adcl_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5663_sto1_adcr_enum, RT5663_STO1_ADC_MIXER,\n\tRT5663_STO1_ADC_R_SRC_SHIFT, rt5663_sto1_adc_src);\n\nstatic const struct snd_kcontrol_new rt5663_sto1_adcr_mux =\n\tSOC_DAPM_ENUM(\"STO1 ADC R Mux\", rt5663_sto1_adcr_enum);\n\n \nstatic const char * const rt5663_alg_dacl_src[] = {\n\t\"DAC L\", \"STO DAC MIXL\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5663_alg_dacl_enum, RT5663_BYPASS_STO_DAC,\n\tRT5663_DACL1_SRC_SHIFT, rt5663_alg_dacl_src);\n\nstatic const struct snd_kcontrol_new rt5663_alg_dacl_mux =\n\tSOC_DAPM_ENUM(\"DAC L Mux\", rt5663_alg_dacl_enum);\n\n \nstatic const char * const rt5663_alg_dacr_src[] = {\n\t\"DAC R\", \"STO DAC MIXR\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5663_alg_dacr_enum, RT5663_BYPASS_STO_DAC,\n\tRT5663_DACR1_SRC_SHIFT, rt5663_alg_dacr_src);\n\nstatic const struct snd_kcontrol_new rt5663_alg_dacr_mux =\n\tSOC_DAPM_ENUM(\"DAC R Mux\", rt5663_alg_dacr_enum);\n\nstatic int rt5663_hp_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tif (rt5663->codec_ver == CODEC_VER_1) {\n\t\t\tsnd_soc_component_update_bits(component, RT5663_HP_CHARGE_PUMP_1,\n\t\t\t\tRT5663_SEL_PM_HP_SHIFT, RT5663_SEL_PM_HP_HIGH);\n\t\t\tsnd_soc_component_update_bits(component, RT5663_HP_LOGIC_2,\n\t\t\t\tRT5663_HP_SIG_SRC1_MASK,\n\t\t\t\tRT5663_HP_SIG_SRC1_SILENCE);\n\t\t} else {\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5663_DACREF_LDO, 0x3e0e, 0x3a0a);\n\t\t\tsnd_soc_component_write(component, RT5663_DEPOP_2, 0x3003);\n\t\t\tsnd_soc_component_update_bits(component, RT5663_HP_CHARGE_PUMP_1,\n\t\t\t\tRT5663_OVCD_HP_MASK, RT5663_OVCD_HP_DIS);\n\t\t\tsnd_soc_component_write(component, RT5663_HP_CHARGE_PUMP_2, 0x1371);\n\t\t\tsnd_soc_component_write(component, RT5663_HP_BIAS, 0xabba);\n\t\t\tsnd_soc_component_write(component, RT5663_CHARGE_PUMP_1, 0x2224);\n\t\t\tsnd_soc_component_write(component, RT5663_ANA_BIAS_CUR_1, 0x7766);\n\t\t\tsnd_soc_component_write(component, RT5663_HP_BIAS, 0xafaa);\n\t\t\tsnd_soc_component_write(component, RT5663_CHARGE_PUMP_2, 0x7777);\n\t\t\tsnd_soc_component_update_bits(component, RT5663_STO_DRE_1, 0x8000,\n\t\t\t\t0x8000);\n\t\t\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x3000,\n\t\t\t\t0x3000);\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5663_DIG_VOL_ZCD, 0x00c0, 0x0080);\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tif (rt5663->codec_ver == CODEC_VER_1) {\n\t\t\tsnd_soc_component_update_bits(component, RT5663_HP_LOGIC_2,\n\t\t\t\tRT5663_HP_SIG_SRC1_MASK,\n\t\t\t\tRT5663_HP_SIG_SRC1_REG);\n\t\t} else {\n\t\t\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x3000, 0x0);\n\t\t\tsnd_soc_component_update_bits(component, RT5663_HP_CHARGE_PUMP_1,\n\t\t\t\tRT5663_OVCD_HP_MASK, RT5663_OVCD_HP_EN);\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5663_DACREF_LDO, 0x3e0e, 0);\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5663_DIG_VOL_ZCD, 0x00c0, 0);\n\t\t}\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5663_charge_pump_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tif (rt5663->codec_ver == CODEC_VER_0) {\n\t\t\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x0030,\n\t\t\t\t0x0030);\n\t\t\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x0003,\n\t\t\t\t0x0003);\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tif (rt5663->codec_ver == CODEC_VER_0) {\n\t\t\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x0003, 0);\n\t\t\tsnd_soc_component_update_bits(component, RT5663_DEPOP_1, 0x0030, 0);\n\t\t}\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5663_bst2_power(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_2,\n\t\t\tRT5663_PWR_BST2_MASK | RT5663_PWR_BST2_OP_MASK,\n\t\t\tRT5663_PWR_BST2 | RT5663_PWR_BST2_OP);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_2,\n\t\t\tRT5663_PWR_BST2_MASK | RT5663_PWR_BST2_OP_MASK, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5663_pre_div_power(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_write(component, RT5663_PRE_DIV_GATING_1, 0xff00);\n\t\tsnd_soc_component_write(component, RT5663_PRE_DIV_GATING_2, 0xfffc);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_write(component, RT5663_PRE_DIV_GATING_1, 0x0000);\n\t\tsnd_soc_component_write(component, RT5663_PRE_DIV_GATING_2, 0x0000);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dapm_widget rt5663_dapm_widgets[] = {\n\tSND_SOC_DAPM_SUPPLY(\"PLL\", RT5663_PWR_ANLG_3, RT5663_PWR_PLL_SHIFT, 0,\n\t\tNULL, 0),\n\n\t \n\tSND_SOC_DAPM_MICBIAS(\"MICBIAS1\", RT5663_PWR_ANLG_2,\n\t\tRT5663_PWR_MB1_SHIFT, 0),\n\tSND_SOC_DAPM_MICBIAS(\"MICBIAS2\", RT5663_PWR_ANLG_2,\n\t\tRT5663_PWR_MB2_SHIFT, 0),\n\n\t \n\tSND_SOC_DAPM_INPUT(\"IN1P\"),\n\tSND_SOC_DAPM_INPUT(\"IN1N\"),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"RECMIX1L Power\", RT5663_PWR_ANLG_2,\n\t\tRT5663_PWR_RECMIX1_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_ADC(\"ADC L\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC L Power\", RT5663_PWR_DIG_1,\n\t\tRT5663_PWR_ADC_L1_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC Clock\", RT5663_CHOP_ADC,\n\t\tRT5663_CKGEN_ADCC_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"STO1 ADC MIXL\", SND_SOC_NOPM,\n\t\t0, 0, rt5663_sto1_adc_l_mix,\n\t\tARRAY_SIZE(rt5663_sto1_adc_l_mix)),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"STO1 ADC Filter\", RT5663_PWR_DIG_2,\n\t\tRT5663_PWR_ADC_S1F_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S\", RT5663_PWR_DIG_1, RT5663_PWR_I2S1_SHIFT, 0,\n\t\tNULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_AIF_IN(\"AIFRX\", \"AIF Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIFTX\", \"AIF Capture\", 0, SND_SOC_NOPM, 0, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"ADDA MIXL\", SND_SOC_NOPM, 0, 0, rt5663_adda_l_mix,\n\t\tARRAY_SIZE(rt5663_adda_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"ADDA MIXR\", SND_SOC_NOPM, 0, 0, rt5663_adda_r_mix,\n\t\tARRAY_SIZE(rt5663_adda_r_mix)),\n\tSND_SOC_DAPM_PGA(\"DAC L1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DAC R1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"STO1 DAC Filter\", RT5663_PWR_DIG_2,\n\t\tRT5663_PWR_DAC_S1F_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"STO1 DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5663_sto1_dac_l_mix, ARRAY_SIZE(rt5663_sto1_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"STO1 DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5663_sto1_dac_r_mix, ARRAY_SIZE(rt5663_sto1_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"STO1 DAC L Power\", RT5663_PWR_DIG_1,\n\t\tRT5663_PWR_DAC_L1_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"STO1 DAC R Power\", RT5663_PWR_DIG_1,\n\t\tRT5663_PWR_DAC_R1_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_DAC(\"DAC L\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_DAC(\"DAC R\", NULL, SND_SOC_NOPM, 0, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"HP Charge Pump\", SND_SOC_NOPM, 0, 0,\n\t\trt5663_charge_pump_event, SND_SOC_DAPM_PRE_PMU |\n\t\tSND_SOC_DAPM_POST_PMD),\n\tSND_SOC_DAPM_PGA_S(\"HP Amp\", 1, SND_SOC_NOPM, 0, 0, rt5663_hp_event,\n\t\tSND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_OUTPUT(\"HPOL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HPOR\"),\n};\n\nstatic const struct snd_soc_dapm_widget rt5663_v2_specific_dapm_widgets[] = {\n\tSND_SOC_DAPM_SUPPLY(\"LDO2\", RT5663_PWR_ANLG_3,\n\t\tRT5663_PWR_LDO2_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"Mic Det Power\", RT5663_PWR_VOL,\n\t\tRT5663_V2_PWR_MIC_DET_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"LDO DAC\", RT5663_PWR_DIG_1,\n\t\tRT5663_PWR_LDO_DACREF_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S ASRC\", RT5663_ASRC_1,\n\t\tRT5663_I2S1_ASRC_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC ASRC\", RT5663_ASRC_1,\n\t\tRT5663_DAC_STO1_ASRC_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC ASRC\", RT5663_ASRC_1,\n\t\tRT5663_ADC_STO1_ASRC_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_INPUT(\"IN2P\"),\n\tSND_SOC_DAPM_INPUT(\"IN2N\"),\n\n\t \n\tSND_SOC_DAPM_PGA(\"BST1 CBJ\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CBJ Power\", RT5663_PWR_ANLG_3,\n\t\tRT5663_PWR_CBJ_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"BST2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"BST2 Power\", SND_SOC_NOPM, 0, 0,\n\t\trt5663_bst2_power, SND_SOC_DAPM_PRE_PMD |\n\t\tSND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"RECMIX1L\", SND_SOC_NOPM, 0, 0, rt5663_recmix1l,\n\t\tARRAY_SIZE(rt5663_recmix1l)),\n\tSND_SOC_DAPM_MIXER(\"RECMIX1R\", SND_SOC_NOPM, 0, 0, rt5663_recmix1r,\n\t\tARRAY_SIZE(rt5663_recmix1r)),\n\tSND_SOC_DAPM_SUPPLY(\"RECMIX1R Power\", RT5663_PWR_ANLG_2,\n\t\tRT5663_PWR_RECMIX2_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_ADC(\"ADC R\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC R Power\", RT5663_PWR_DIG_1,\n\t\tRT5663_PWR_ADC_R1_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_PGA(\"STO1 ADC L1\", RT5663_STO1_ADC_MIXER,\n\t\tRT5663_STO1_ADC_L1_SRC_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"STO1 ADC R1\", RT5663_STO1_ADC_MIXER,\n\t\tRT5663_STO1_ADC_R1_SRC_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"STO1 ADC L2\", RT5663_STO1_ADC_MIXER,\n\t\tRT5663_STO1_ADC_L2_SRC_SHIFT, 1, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"STO1 ADC R2\", RT5663_STO1_ADC_MIXER,\n\t\tRT5663_STO1_ADC_R2_SRC_SHIFT, 1, NULL, 0),\n\n\tSND_SOC_DAPM_MUX(\"STO1 ADC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5663_sto1_adcl_mux),\n\tSND_SOC_DAPM_MUX(\"STO1 ADC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5663_sto1_adcr_mux),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"STO1 ADC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5663_sto1_adc_r_mix, ARRAY_SIZE(rt5663_sto1_adc_r_mix)),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"DAC Clock\", RT5663_CHOP_DAC_L,\n\t\tRT5663_CKGEN_DAC1_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SWITCH(\"HPO Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5663_hpo_switch),\n};\n\nstatic const struct snd_soc_dapm_widget rt5663_specific_dapm_widgets[] = {\n\t \n\tSND_SOC_DAPM_SUPPLY(\"Pre Div Power\", SND_SOC_NOPM, 0, 0,\n\t\trt5663_pre_div_power, SND_SOC_DAPM_POST_PMU |\n\t\tSND_SOC_DAPM_PRE_PMD),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"LDO ADC\", RT5663_PWR_DIG_1,\n\t\tRT5663_PWR_LDO_DACREF_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S ASRC\", RT5663_ASRC_1,\n\t\tRT5663_I2S1_ASRC_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC ASRC\", RT5663_ASRC_1,\n\t\tRT5663_DAC_STO1_ASRC_SHIFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC ASRC\", RT5663_ASRC_1,\n\t\tRT5663_ADC_STO1_ASRC_SHIFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_PGA(\"BST1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_PGA(\"STO1 ADC L1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"STO1 ADC L2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC L Mux\", SND_SOC_NOPM, 0, 0, &rt5663_alg_dacl_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R Mux\", SND_SOC_NOPM, 0, 0, &rt5663_alg_dacr_mux),\n};\n\nstatic const struct snd_soc_dapm_route rt5663_dapm_routes[] = {\n\t \n\t{ \"I2S\", NULL, \"PLL\", rt5663_is_sys_clk_from_pll },\n\n\t \n\t{ \"STO1 ADC Filter\", NULL, \"ADC ASRC\", rt5663_is_using_asrc },\n\t{ \"STO1 DAC Filter\", NULL, \"DAC ASRC\", rt5663_is_using_asrc },\n\t{ \"I2S\", NULL, \"I2S ASRC\", rt5663_i2s_use_asrc },\n\n\t{ \"ADC L\", NULL, \"ADC L Power\" },\n\t{ \"ADC L\", NULL, \"ADC Clock\" },\n\n\t{ \"STO1 ADC L2\", NULL, \"STO1 DAC MIXL\" },\n\n\t{ \"STO1 ADC MIXL\", \"ADC1 Switch\", \"STO1 ADC L1\" },\n\t{ \"STO1 ADC MIXL\", \"ADC2 Switch\", \"STO1 ADC L2\" },\n\t{ \"STO1 ADC MIXL\", NULL, \"STO1 ADC Filter\" },\n\n\t{ \"IF1 ADC1\", NULL, \"STO1 ADC MIXL\" },\n\t{ \"IF ADC\", NULL, \"IF1 ADC1\" },\n\t{ \"AIFTX\", NULL, \"IF ADC\" },\n\t{ \"AIFTX\", NULL, \"I2S\" },\n\n\t{ \"AIFRX\", NULL, \"I2S\" },\n\t{ \"IF DAC\", NULL, \"AIFRX\" },\n\t{ \"IF1 DAC1 L\", NULL, \"IF DAC\" },\n\t{ \"IF1 DAC1 R\", NULL, \"IF DAC\" },\n\n\t{ \"ADDA MIXL\", \"ADC L Switch\", \"STO1 ADC MIXL\" },\n\t{ \"ADDA MIXL\", \"DAC L Switch\", \"IF1 DAC1 L\" },\n\t{ \"ADDA MIXL\", NULL, \"STO1 DAC Filter\" },\n\t{ \"ADDA MIXL\", NULL, \"STO1 DAC L Power\" },\n\t{ \"ADDA MIXR\", \"DAC R Switch\", \"IF1 DAC1 R\" },\n\t{ \"ADDA MIXR\", NULL, \"STO1 DAC Filter\" },\n\t{ \"ADDA MIXR\", NULL, \"STO1 DAC R Power\" },\n\n\t{ \"DAC L1\", NULL, \"ADDA MIXL\" },\n\t{ \"DAC R1\", NULL, \"ADDA MIXR\" },\n\n\t{ \"STO1 DAC MIXL\", \"DAC L Switch\", \"DAC L1\" },\n\t{ \"STO1 DAC MIXL\", NULL, \"STO1 DAC L Power\" },\n\t{ \"STO1 DAC MIXL\", NULL, \"STO1 DAC Filter\" },\n\t{ \"STO1 DAC MIXR\", \"DAC R Switch\", \"DAC R1\" },\n\t{ \"STO1 DAC MIXR\", NULL, \"STO1 DAC R Power\" },\n\t{ \"STO1 DAC MIXR\", NULL, \"STO1 DAC Filter\" },\n\n\t{ \"HP Amp\", NULL, \"HP Charge Pump\" },\n\t{ \"HP Amp\", NULL, \"DAC L\" },\n\t{ \"HP Amp\", NULL, \"DAC R\" },\n};\n\nstatic const struct snd_soc_dapm_route rt5663_v2_specific_dapm_routes[] = {\n\t{ \"MICBIAS1\", NULL, \"LDO2\" },\n\t{ \"MICBIAS2\", NULL, \"LDO2\" },\n\n\t{ \"BST1 CBJ\", NULL, \"IN1P\" },\n\t{ \"BST1 CBJ\", NULL, \"IN1N\" },\n\t{ \"BST1 CBJ\", NULL, \"CBJ Power\" },\n\n\t{ \"BST2\", NULL, \"IN2P\" },\n\t{ \"BST2\", NULL, \"IN2N\" },\n\t{ \"BST2\", NULL, \"BST2 Power\" },\n\n\t{ \"RECMIX1L\", \"BST2 Switch\", \"BST2\" },\n\t{ \"RECMIX1L\", \"BST1 CBJ Switch\", \"BST1 CBJ\" },\n\t{ \"RECMIX1L\", NULL, \"RECMIX1L Power\" },\n\t{ \"RECMIX1R\", \"BST2 Switch\", \"BST2\" },\n\t{ \"RECMIX1R\", NULL, \"RECMIX1R Power\" },\n\n\t{ \"ADC L\", NULL, \"RECMIX1L\" },\n\t{ \"ADC R\", NULL, \"RECMIX1R\" },\n\t{ \"ADC R\", NULL, \"ADC R Power\" },\n\t{ \"ADC R\", NULL, \"ADC Clock\" },\n\n\t{ \"STO1 ADC L Mux\", \"ADC L\", \"ADC L\" },\n\t{ \"STO1 ADC L Mux\", \"ADC R\", \"ADC R\" },\n\t{ \"STO1 ADC L1\", NULL, \"STO1 ADC L Mux\" },\n\n\t{ \"STO1 ADC R Mux\", \"ADC L\", \"ADC L\" },\n\t{ \"STO1 ADC R Mux\", \"ADC R\", \"ADC R\" },\n\t{ \"STO1 ADC R1\", NULL, \"STO1 ADC R Mux\" },\n\t{ \"STO1 ADC R2\", NULL, \"STO1 DAC MIXR\" },\n\n\t{ \"STO1 ADC MIXR\", \"ADC1 Switch\", \"STO1 ADC R1\" },\n\t{ \"STO1 ADC MIXR\", \"ADC2 Switch\", \"STO1 ADC R2\" },\n\t{ \"STO1 ADC MIXR\", NULL, \"STO1 ADC Filter\" },\n\n\t{ \"IF1 ADC1\", NULL, \"STO1 ADC MIXR\" },\n\n\t{ \"ADDA MIXR\", \"ADC R Switch\", \"STO1 ADC MIXR\" },\n\n\t{ \"DAC L\", NULL, \"STO1 DAC MIXL\" },\n\t{ \"DAC L\", NULL, \"LDO DAC\" },\n\t{ \"DAC L\", NULL, \"DAC Clock\" },\n\t{ \"DAC R\", NULL, \"STO1 DAC MIXR\" },\n\t{ \"DAC R\", NULL, \"LDO DAC\" },\n\t{ \"DAC R\", NULL, \"DAC Clock\" },\n\n\t{ \"HPO Playback\", \"Switch\", \"HP Amp\" },\n\t{ \"HPOL\", NULL, \"HPO Playback\" },\n\t{ \"HPOR\", NULL, \"HPO Playback\" },\n};\n\nstatic const struct snd_soc_dapm_route rt5663_specific_dapm_routes[] = {\n\t{ \"I2S\", NULL, \"Pre Div Power\" },\n\n\t{ \"BST1\", NULL, \"IN1P\" },\n\t{ \"BST1\", NULL, \"IN1N\" },\n\t{ \"BST1\", NULL, \"RECMIX1L Power\" },\n\n\t{ \"ADC L\", NULL, \"BST1\" },\n\n\t{ \"STO1 ADC L1\", NULL, \"ADC L\" },\n\n\t{ \"DAC L Mux\", \"DAC L\",  \"DAC L1\" },\n\t{ \"DAC L Mux\", \"STO DAC MIXL\", \"STO1 DAC MIXL\" },\n\t{ \"DAC R Mux\", \"DAC R\",  \"DAC R1\"},\n\t{ \"DAC R Mux\", \"STO DAC MIXR\", \"STO1 DAC MIXR\" },\n\n\t{ \"DAC L\", NULL, \"DAC L Mux\" },\n\t{ \"DAC R\", NULL, \"DAC R Mux\" },\n\n\t{ \"HPOL\", NULL, \"HP Amp\" },\n\t{ \"HPOR\", NULL, \"HP Amp\" },\n};\n\nstatic int rt5663_hw_params(struct snd_pcm_substream *substream,\n\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tunsigned int val_len = 0;\n\tint pre_div;\n\n\trt5663->lrck = params_rate(params);\n\n\tdev_dbg(dai->dev, \"bclk is %dHz and sysclk is %dHz\\n\",\n\t\trt5663->lrck, rt5663->sysclk);\n\n\tpre_div = rl6231_get_clk_info(rt5663->sysclk, rt5663->lrck);\n\tif (pre_div < 0) {\n\t\tdev_err(component->dev, \"Unsupported clock setting %d for DAI %d\\n\",\n\t\t\trt5663->lrck, dai->id);\n\t\treturn -EINVAL;\n\t}\n\n\tdev_dbg(dai->dev, \"pre_div is %d for iis %d\\n\", pre_div, dai->id);\n\n\tswitch (params_width(params)) {\n\tcase 8:\n\t\tval_len = RT5663_I2S_DL_8;\n\t\tbreak;\n\tcase 16:\n\t\tval_len = RT5663_I2S_DL_16;\n\t\tbreak;\n\tcase 20:\n\t\tval_len = RT5663_I2S_DL_20;\n\t\tbreak;\n\tcase 24:\n\t\tval_len = RT5663_I2S_DL_24;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5663_I2S1_SDP,\n\t\tRT5663_I2S_DL_MASK, val_len);\n\n\tsnd_soc_component_update_bits(component, RT5663_ADDA_CLK_1,\n\t\tRT5663_I2S_PD1_MASK, pre_div << RT5663_I2S_PD1_SHIFT);\n\n\treturn 0;\n}\n\nstatic int rt5663_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tunsigned int reg_val = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\n\tcase SND_SOC_DAIFMT_CBM_CFM:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBS_CFS:\n\t\treg_val |= RT5663_I2S_MS_S;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\treg_val |= RT5663_I2S_BP_INV;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\treg_val |= RT5663_I2S_DF_LEFT;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\treg_val |= RT5663_I2S_DF_PCM_A;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\treg_val |= RT5663_I2S_DF_PCM_B;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5663_I2S1_SDP, RT5663_I2S_MS_MASK |\n\t\tRT5663_I2S_BP_MASK | RT5663_I2S_DF_MASK, reg_val);\n\n\treturn 0;\n}\n\nstatic int rt5663_set_dai_sysclk(struct snd_soc_dai *dai, int clk_id,\n\tunsigned int freq, int dir)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\n\tif (freq == rt5663->sysclk && clk_id == rt5663->sysclk_src)\n\t\treturn 0;\n\n\tswitch (clk_id) {\n\tcase RT5663_SCLK_S_MCLK:\n\t\treg_val |= RT5663_SCLK_SRC_MCLK;\n\t\tbreak;\n\tcase RT5663_SCLK_S_PLL1:\n\t\treg_val |= RT5663_SCLK_SRC_PLL1;\n\t\tbreak;\n\tcase RT5663_SCLK_S_RCCLK:\n\t\treg_val |= RT5663_SCLK_SRC_RCCLK;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid clock id (%d)\\n\", clk_id);\n\t\treturn -EINVAL;\n\t}\n\tsnd_soc_component_update_bits(component, RT5663_GLB_CLK, RT5663_SCLK_SRC_MASK,\n\t\treg_val);\n\trt5663->sysclk = freq;\n\trt5663->sysclk_src = clk_id;\n\n\tdev_dbg(component->dev, \"Sysclk is %dHz and clock id is %d\\n\",\n\t\tfreq, clk_id);\n\n\treturn 0;\n}\n\nstatic int rt5663_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,\n\t\t\tunsigned int freq_in, unsigned int freq_out)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tstruct rl6231_pll_code pll_code;\n\tint ret;\n\tint mask, shift, val;\n\n\tif (source == rt5663->pll_src && freq_in == rt5663->pll_in &&\n\t    freq_out == rt5663->pll_out)\n\t\treturn 0;\n\n\tif (!freq_in || !freq_out) {\n\t\tdev_dbg(component->dev, \"PLL disabled\\n\");\n\n\t\trt5663->pll_in = 0;\n\t\trt5663->pll_out = 0;\n\t\tsnd_soc_component_update_bits(component, RT5663_GLB_CLK,\n\t\t\tRT5663_SCLK_SRC_MASK, RT5663_SCLK_SRC_MCLK);\n\t\treturn 0;\n\t}\n\n\tswitch (rt5663->codec_ver) {\n\tcase CODEC_VER_1:\n\t\tmask = RT5663_V2_PLL1_SRC_MASK;\n\t\tshift = RT5663_V2_PLL1_SRC_SHIFT;\n\t\tbreak;\n\tcase CODEC_VER_0:\n\t\tmask = RT5663_PLL1_SRC_MASK;\n\t\tshift = RT5663_PLL1_SRC_SHIFT;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (source) {\n\tcase RT5663_PLL1_S_MCLK:\n\t\tval = 0x0;\n\t\tbreak;\n\tcase RT5663_PLL1_S_BCLK1:\n\t\tval = 0x1;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown PLL source %d\\n\", source);\n\t\treturn -EINVAL;\n\t}\n\tsnd_soc_component_update_bits(component, RT5663_GLB_CLK, mask, (val << shift));\n\n\tret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Unsupported input clock %d\\n\", freq_in);\n\t\treturn ret;\n\t}\n\n\tdev_dbg(component->dev, \"bypass=%d m=%d n=%d k=%d\\n\", pll_code.m_bp,\n\t\t(pll_code.m_bp ? 0 : pll_code.m_code), pll_code.n_code,\n\t\tpll_code.k_code);\n\n\tsnd_soc_component_write(component, RT5663_PLL_1,\n\t\tpll_code.n_code << RT5663_PLL_N_SHIFT | pll_code.k_code);\n\tsnd_soc_component_write(component, RT5663_PLL_2,\n\t\t((pll_code.m_bp ? 0 : pll_code.m_code) << RT5663_PLL_M_SHIFT) |\n\t\t(pll_code.m_bp << RT5663_PLL_M_BP_SHIFT));\n\n\trt5663->pll_in = freq_in;\n\trt5663->pll_out = freq_out;\n\trt5663->pll_src = source;\n\n\treturn 0;\n}\n\nstatic int rt5663_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask,\n\tunsigned int rx_mask, int slots, int slot_width)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tunsigned int val = 0, reg;\n\n\tif (rx_mask || tx_mask)\n\t\tval |= RT5663_TDM_MODE_TDM;\n\n\tswitch (slots) {\n\tcase 4:\n\t\tval |= RT5663_TDM_IN_CH_4;\n\t\tval |= RT5663_TDM_OUT_CH_4;\n\t\tbreak;\n\tcase 6:\n\t\tval |= RT5663_TDM_IN_CH_6;\n\t\tval |= RT5663_TDM_OUT_CH_6;\n\t\tbreak;\n\tcase 8:\n\t\tval |= RT5663_TDM_IN_CH_8;\n\t\tval |= RT5663_TDM_OUT_CH_8;\n\t\tbreak;\n\tcase 2:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (slot_width) {\n\tcase 20:\n\t\tval |= RT5663_TDM_IN_LEN_20;\n\t\tval |= RT5663_TDM_OUT_LEN_20;\n\t\tbreak;\n\tcase 24:\n\t\tval |= RT5663_TDM_IN_LEN_24;\n\t\tval |= RT5663_TDM_OUT_LEN_24;\n\t\tbreak;\n\tcase 32:\n\t\tval |= RT5663_TDM_IN_LEN_32;\n\t\tval |= RT5663_TDM_OUT_LEN_32;\n\t\tbreak;\n\tcase 16:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (rt5663->codec_ver) {\n\tcase CODEC_VER_1:\n\t\treg = RT5663_TDM_2;\n\t\tbreak;\n\tcase CODEC_VER_0:\n\t\treg = RT5663_TDM_1;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown CODEC Version\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, reg, RT5663_TDM_MODE_MASK |\n\t\tRT5663_TDM_IN_CH_MASK | RT5663_TDM_OUT_CH_MASK |\n\t\tRT5663_TDM_IN_LEN_MASK | RT5663_TDM_OUT_LEN_MASK, val);\n\n\treturn 0;\n}\n\nstatic int rt5663_set_bclk_ratio(struct snd_soc_dai *dai, unsigned int ratio)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg;\n\n\tdev_dbg(component->dev, \"%s ratio = %d\\n\", __func__, ratio);\n\n\tif (rt5663->codec_ver == CODEC_VER_1)\n\t\treg = RT5663_TDM_9;\n\telse\n\t\treg = RT5663_TDM_5;\n\n\tswitch (ratio) {\n\tcase 32:\n\t\tsnd_soc_component_update_bits(component, reg,\n\t\t\tRT5663_TDM_LENGTN_MASK,\n\t\t\tRT5663_TDM_LENGTN_16);\n\t\tbreak;\n\tcase 40:\n\t\tsnd_soc_component_update_bits(component, reg,\n\t\t\tRT5663_TDM_LENGTN_MASK,\n\t\t\tRT5663_TDM_LENGTN_20);\n\t\tbreak;\n\tcase 48:\n\t\tsnd_soc_component_update_bits(component, reg,\n\t\t\tRT5663_TDM_LENGTN_MASK,\n\t\t\tRT5663_TDM_LENGTN_24);\n\t\tbreak;\n\tcase 64:\n\t\tsnd_soc_component_update_bits(component, reg,\n\t\t\tRT5663_TDM_LENGTN_MASK,\n\t\t\tRT5663_TDM_LENGTN_32);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid ratio!\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5663_set_bias_level(struct snd_soc_component *component,\n\t\t\tenum snd_soc_bias_level level)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\tswitch (level) {\n\tcase SND_SOC_BIAS_ON:\n\t\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_1,\n\t\t\tRT5663_PWR_FV1_MASK | RT5663_PWR_FV2_MASK,\n\t\t\tRT5663_PWR_FV1 | RT5663_PWR_FV2);\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_PREPARE:\n\t\tif (rt5663->codec_ver == CODEC_VER_1) {\n\t\t\tsnd_soc_component_update_bits(component, RT5663_DIG_MISC,\n\t\t\t\tRT5663_DIG_GATE_CTRL_MASK,\n\t\t\t\tRT5663_DIG_GATE_CTRL_EN);\n\t\t\tsnd_soc_component_update_bits(component, RT5663_SIG_CLK_DET,\n\t\t\t\tRT5663_EN_ANA_CLK_DET_MASK |\n\t\t\t\tRT5663_PWR_CLK_DET_MASK,\n\t\t\t\tRT5663_EN_ANA_CLK_DET_AUTO |\n\t\t\t\tRT5663_PWR_CLK_DET_EN);\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tif (rt5663->codec_ver == CODEC_VER_1)\n\t\t\tsnd_soc_component_update_bits(component, RT5663_DIG_MISC,\n\t\t\t\tRT5663_DIG_GATE_CTRL_MASK,\n\t\t\t\tRT5663_DIG_GATE_CTRL_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5663_PWR_ANLG_1,\n\t\t\tRT5663_PWR_VREF1_MASK | RT5663_PWR_VREF2_MASK |\n\t\t\tRT5663_PWR_FV1_MASK | RT5663_PWR_FV2_MASK |\n\t\t\tRT5663_PWR_MB_MASK, RT5663_PWR_VREF1 |\n\t\t\tRT5663_PWR_VREF2 | RT5663_PWR_MB);\n\t\tusleep_range(10000, 10005);\n\t\tif (rt5663->codec_ver == CODEC_VER_1) {\n\t\t\tsnd_soc_component_update_bits(component, RT5663_SIG_CLK_DET,\n\t\t\t\tRT5663_EN_ANA_CLK_DET_MASK |\n\t\t\t\tRT5663_PWR_CLK_DET_MASK,\n\t\t\t\tRT5663_EN_ANA_CLK_DET_DIS |\n\t\t\t\tRT5663_PWR_CLK_DET_DIS);\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_OFF:\n\t\tif (rt5663->jack_type != SND_JACK_HEADSET)\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5663_PWR_ANLG_1,\n\t\t\t\tRT5663_PWR_VREF1_MASK | RT5663_PWR_VREF2_MASK |\n\t\t\t\tRT5663_PWR_FV1 | RT5663_PWR_FV2 |\n\t\t\t\tRT5663_PWR_MB_MASK, 0);\n\t\telse\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5663_PWR_ANLG_1,\n\t\t\t\tRT5663_PWR_FV1_MASK | RT5663_PWR_FV2_MASK,\n\t\t\t\tRT5663_PWR_FV1 | RT5663_PWR_FV2);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5663_probe(struct snd_soc_component *component)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\trt5663->component = component;\n\n\tswitch (rt5663->codec_ver) {\n\tcase CODEC_VER_1:\n\t\tsnd_soc_dapm_new_controls(dapm,\n\t\t\trt5663_v2_specific_dapm_widgets,\n\t\t\tARRAY_SIZE(rt5663_v2_specific_dapm_widgets));\n\t\tsnd_soc_dapm_add_routes(dapm,\n\t\t\trt5663_v2_specific_dapm_routes,\n\t\t\tARRAY_SIZE(rt5663_v2_specific_dapm_routes));\n\t\tsnd_soc_add_component_controls(component, rt5663_v2_specific_controls,\n\t\t\tARRAY_SIZE(rt5663_v2_specific_controls));\n\t\tbreak;\n\tcase CODEC_VER_0:\n\t\tsnd_soc_dapm_new_controls(dapm,\n\t\t\trt5663_specific_dapm_widgets,\n\t\t\tARRAY_SIZE(rt5663_specific_dapm_widgets));\n\t\tsnd_soc_dapm_add_routes(dapm,\n\t\t\trt5663_specific_dapm_routes,\n\t\t\tARRAY_SIZE(rt5663_specific_dapm_routes));\n\t\tsnd_soc_add_component_controls(component, rt5663_specific_controls,\n\t\t\tARRAY_SIZE(rt5663_specific_controls));\n\n\t\tif (!rt5663->imp_table)\n\t\t\tsnd_soc_add_component_controls(component, rt5663_hpvol_controls,\n\t\t\t\tARRAY_SIZE(rt5663_hpvol_controls));\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic void rt5663_remove(struct snd_soc_component *component)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\tregmap_write(rt5663->regmap, RT5663_RESET, 0);\n}\n\n#ifdef CONFIG_PM\nstatic int rt5663_suspend(struct snd_soc_component *component)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5663->regmap, true);\n\tregcache_mark_dirty(rt5663->regmap);\n\n\treturn 0;\n}\n\nstatic int rt5663_resume(struct snd_soc_component *component)\n{\n\tstruct rt5663_priv *rt5663 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5663->regmap, false);\n\tregcache_sync(rt5663->regmap);\n\n\trt5663_irq(0, rt5663);\n\n\treturn 0;\n}\n#else\n#define rt5663_suspend NULL\n#define rt5663_resume NULL\n#endif\n\n#define RT5663_STEREO_RATES SNDRV_PCM_RATE_8000_192000\n#define RT5663_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)\n\nstatic const struct snd_soc_dai_ops rt5663_aif_dai_ops = {\n\t.hw_params = rt5663_hw_params,\n\t.set_fmt = rt5663_set_dai_fmt,\n\t.set_sysclk = rt5663_set_dai_sysclk,\n\t.set_pll = rt5663_set_dai_pll,\n\t.set_tdm_slot = rt5663_set_tdm_slot,\n\t.set_bclk_ratio = rt5663_set_bclk_ratio,\n};\n\nstatic struct snd_soc_dai_driver rt5663_dai[] = {\n\t{\n\t\t.name = \"rt5663-aif\",\n\t\t.id = RT5663_AIF,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5663_STEREO_RATES,\n\t\t\t.formats = RT5663_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5663_STEREO_RATES,\n\t\t\t.formats = RT5663_FORMATS,\n\t\t},\n\t\t.ops = &rt5663_aif_dai_ops,\n\t},\n};\n\nstatic const struct snd_soc_component_driver soc_component_dev_rt5663 = {\n\t.probe\t\t\t= rt5663_probe,\n\t.remove\t\t\t= rt5663_remove,\n\t.suspend\t\t= rt5663_suspend,\n\t.resume\t\t\t= rt5663_resume,\n\t.set_bias_level\t\t= rt5663_set_bias_level,\n\t.controls\t\t= rt5663_snd_controls,\n\t.num_controls\t\t= ARRAY_SIZE(rt5663_snd_controls),\n\t.dapm_widgets\t\t= rt5663_dapm_widgets,\n\t.num_dapm_widgets\t= ARRAY_SIZE(rt5663_dapm_widgets),\n\t.dapm_routes\t\t= rt5663_dapm_routes,\n\t.num_dapm_routes\t= ARRAY_SIZE(rt5663_dapm_routes),\n\t.set_jack\t\t= rt5663_set_jack_detect,\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\nstatic const struct regmap_config rt5663_v2_regmap = {\n\t.reg_bits = 16,\n\t.val_bits = 16,\n\t.use_single_read = true,\n\t.use_single_write = true,\n\t.max_register = 0x07fa,\n\t.volatile_reg = rt5663_v2_volatile_register,\n\t.readable_reg = rt5663_v2_readable_register,\n\t.cache_type = REGCACHE_MAPLE,\n\t.reg_defaults = rt5663_v2_reg,\n\t.num_reg_defaults = ARRAY_SIZE(rt5663_v2_reg),\n};\n\nstatic const struct regmap_config rt5663_regmap = {\n\t.reg_bits = 16,\n\t.val_bits = 16,\n\t.use_single_read = true,\n\t.use_single_write = true,\n\t.max_register = 0x03f3,\n\t.volatile_reg = rt5663_volatile_register,\n\t.readable_reg = rt5663_readable_register,\n\t.cache_type = REGCACHE_MAPLE,\n\t.reg_defaults = rt5663_reg,\n\t.num_reg_defaults = ARRAY_SIZE(rt5663_reg),\n};\n\nstatic const struct regmap_config temp_regmap = {\n\t.name = \"nocache\",\n\t.reg_bits = 16,\n\t.val_bits = 16,\n\t.use_single_read = true,\n\t.use_single_write = true,\n\t.max_register = 0x03f3,\n\t.cache_type = REGCACHE_NONE,\n};\n\nstatic const struct i2c_device_id rt5663_i2c_id[] = {\n\t{ \"rt5663\", 0 },\n\t{}\n};\nMODULE_DEVICE_TABLE(i2c, rt5663_i2c_id);\n\n#if defined(CONFIG_OF)\nstatic const struct of_device_id rt5663_of_match[] = {\n\t{ .compatible = \"realtek,rt5663\", },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, rt5663_of_match);\n#endif\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id rt5663_acpi_match[] = {\n\t{ \"10EC5663\", 0},\n\t{},\n};\nMODULE_DEVICE_TABLE(acpi, rt5663_acpi_match);\n#endif\n\nstatic void rt5663_v2_calibrate(struct rt5663_priv *rt5663)\n{\n\tregmap_write(rt5663->regmap, RT5663_BIAS_CUR_8, 0xa402);\n\tregmap_write(rt5663->regmap, RT5663_PWR_DIG_1, 0x0100);\n\tregmap_write(rt5663->regmap, RT5663_RECMIX, 0x4040);\n\tregmap_write(rt5663->regmap, RT5663_DIG_MISC, 0x0001);\n\tregmap_write(rt5663->regmap, RT5663_RC_CLK, 0x0380);\n\tregmap_write(rt5663->regmap, RT5663_GLB_CLK, 0x8000);\n\tregmap_write(rt5663->regmap, RT5663_ADDA_CLK_1, 0x1000);\n\tregmap_write(rt5663->regmap, RT5663_CHOP_DAC_L, 0x3030);\n\tregmap_write(rt5663->regmap, RT5663_CALIB_ADC, 0x3c05);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_1, 0xa23e);\n\tmsleep(40);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_1, 0xf23e);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_2, 0x0321);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_1, 0xfc00);\n\tmsleep(500);\n}\n\nstatic void rt5663_calibrate(struct rt5663_priv *rt5663)\n{\n\tint value, count;\n\n\tregmap_write(rt5663->regmap, RT5663_RESET, 0x0000);\n\tmsleep(20);\n\tregmap_write(rt5663->regmap, RT5663_ANA_BIAS_CUR_4, 0x00a1);\n\tregmap_write(rt5663->regmap, RT5663_RC_CLK, 0x0380);\n\tregmap_write(rt5663->regmap, RT5663_GLB_CLK, 0x8000);\n\tregmap_write(rt5663->regmap, RT5663_ADDA_CLK_1, 0x1000);\n\tregmap_write(rt5663->regmap, RT5663_VREF_RECMIX, 0x0032);\n\tregmap_write(rt5663->regmap, RT5663_HP_IMP_SEN_19, 0x000c);\n\tregmap_write(rt5663->regmap, RT5663_DUMMY_1, 0x0324);\n\tregmap_write(rt5663->regmap, RT5663_DIG_MISC, 0x8001);\n\tregmap_write(rt5663->regmap, RT5663_VREFADJ_OP, 0x0f28);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_1, 0xa23b);\n\tmsleep(30);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_1, 0xf23b);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_2, 0x8000);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_3, 0x0008);\n\tregmap_write(rt5663->regmap, RT5663_PRE_DIV_GATING_1, 0xffff);\n\tregmap_write(rt5663->regmap, RT5663_PRE_DIV_GATING_2, 0xffff);\n\tregmap_write(rt5663->regmap, RT5663_CBJ_1, 0x8c10);\n\tregmap_write(rt5663->regmap, RT5663_IL_CMD_2, 0x00c1);\n\tregmap_write(rt5663->regmap, RT5663_EM_JACK_TYPE_1, 0xb880);\n\tregmap_write(rt5663->regmap, RT5663_EM_JACK_TYPE_2, 0x4110);\n\tregmap_write(rt5663->regmap, RT5663_EM_JACK_TYPE_2, 0x4118);\n\n\tcount = 0;\n\twhile (true) {\n\t\tregmap_read(rt5663->regmap, RT5663_INT_ST_2, &value);\n\t\tif (!(value & 0x80))\n\t\t\tusleep_range(10000, 10005);\n\t\telse\n\t\t\tbreak;\n\n\t\tif (++count > 200)\n\t\t\tbreak;\n\t}\n\n\tregmap_write(rt5663->regmap, RT5663_HP_IMP_SEN_19, 0x0000);\n\tregmap_write(rt5663->regmap, RT5663_DEPOP_2, 0x3003);\n\tregmap_write(rt5663->regmap, RT5663_DEPOP_1, 0x0038);\n\tregmap_write(rt5663->regmap, RT5663_DEPOP_1, 0x003b);\n\tregmap_write(rt5663->regmap, RT5663_PWR_DIG_2, 0x8400);\n\tregmap_write(rt5663->regmap, RT5663_PWR_DIG_1, 0x8df8);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_2, 0x8003);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_3, 0x018c);\n\tregmap_write(rt5663->regmap, RT5663_HP_CHARGE_PUMP_1, 0x1e32);\n\tregmap_write(rt5663->regmap, RT5663_DUMMY_2, 0x8089);\n\tregmap_write(rt5663->regmap, RT5663_DACREF_LDO, 0x3b0b);\n\tmsleep(40);\n\tregmap_write(rt5663->regmap, RT5663_STO_DAC_MIXER, 0x0000);\n\tregmap_write(rt5663->regmap, RT5663_BYPASS_STO_DAC, 0x000c);\n\tregmap_write(rt5663->regmap, RT5663_HP_BIAS, 0xafaa);\n\tregmap_write(rt5663->regmap, RT5663_CHARGE_PUMP_1, 0x2224);\n\tregmap_write(rt5663->regmap, RT5663_HP_OUT_EN, 0x8088);\n\tregmap_write(rt5663->regmap, RT5663_STO_DRE_9, 0x0017);\n\tregmap_write(rt5663->regmap, RT5663_STO_DRE_10, 0x0017);\n\tregmap_write(rt5663->regmap, RT5663_STO1_ADC_MIXER, 0x4040);\n\tregmap_write(rt5663->regmap, RT5663_CHOP_ADC, 0x3000);\n\tregmap_write(rt5663->regmap, RT5663_RECMIX, 0x0005);\n\tregmap_write(rt5663->regmap, RT5663_ADDA_RST, 0xc000);\n\tregmap_write(rt5663->regmap, RT5663_STO1_HPF_ADJ1, 0x3320);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_2, 0x00c9);\n\tregmap_write(rt5663->regmap, RT5663_DUMMY_1, 0x004c);\n\tregmap_write(rt5663->regmap, RT5663_ANA_BIAS_CUR_1, 0x1111);\n\tregmap_write(rt5663->regmap, RT5663_BIAS_CUR_8, 0x4402);\n\tregmap_write(rt5663->regmap, RT5663_CHARGE_PUMP_2, 0x3311);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_1, 0x0069);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_3, 0x06ce);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_1_1, 0x6800);\n\tregmap_write(rt5663->regmap, RT5663_CHARGE_PUMP_2, 0x1100);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_7, 0x0057);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_1_1, 0xe800);\n\n\tcount = 0;\n\twhile (true) {\n\t\tregmap_read(rt5663->regmap, RT5663_HP_CALIB_1_1, &value);\n\t\tif (value & 0x8000)\n\t\t\tusleep_range(10000, 10005);\n\t\telse\n\t\t\tbreak;\n\n\t\tif (count > 200)\n\t\t\treturn;\n\t\tcount++;\n\t}\n\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_1_1, 0x6200);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_7, 0x0059);\n\tregmap_write(rt5663->regmap, RT5663_HP_CALIB_1_1, 0xe200);\n\n\tcount = 0;\n\twhile (true) {\n\t\tregmap_read(rt5663->regmap, RT5663_HP_CALIB_1_1, &value);\n\t\tif (value & 0x8000)\n\t\t\tusleep_range(10000, 10005);\n\t\telse\n\t\t\tbreak;\n\n\t\tif (count > 200)\n\t\t\treturn;\n\t\tcount++;\n\t}\n\n\tregmap_write(rt5663->regmap, RT5663_EM_JACK_TYPE_1, 0xb8e0);\n\tusleep_range(10000, 10005);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_1, 0x003b);\n\tusleep_range(10000, 10005);\n\tregmap_write(rt5663->regmap, RT5663_PWR_DIG_1, 0x0000);\n\tusleep_range(10000, 10005);\n\tregmap_write(rt5663->regmap, RT5663_DEPOP_1, 0x000b);\n\tusleep_range(10000, 10005);\n\tregmap_write(rt5663->regmap, RT5663_DEPOP_1, 0x0008);\n\tusleep_range(10000, 10005);\n\tregmap_write(rt5663->regmap, RT5663_PWR_ANLG_2, 0x0000);\n\tusleep_range(10000, 10005);\n}\n\nstatic int rt5663_parse_dp(struct rt5663_priv *rt5663, struct device *dev)\n{\n\tint table_size;\n\tint ret;\n\n\tdevice_property_read_u32(dev, \"realtek,dc_offset_l_manual\",\n\t\t&rt5663->pdata.dc_offset_l_manual);\n\tdevice_property_read_u32(dev, \"realtek,dc_offset_r_manual\",\n\t\t&rt5663->pdata.dc_offset_r_manual);\n\tdevice_property_read_u32(dev, \"realtek,dc_offset_l_manual_mic\",\n\t\t&rt5663->pdata.dc_offset_l_manual_mic);\n\tdevice_property_read_u32(dev, \"realtek,dc_offset_r_manual_mic\",\n\t\t&rt5663->pdata.dc_offset_r_manual_mic);\n\tdevice_property_read_u32(dev, \"realtek,impedance_sensing_num\",\n\t\t&rt5663->pdata.impedance_sensing_num);\n\n\tif (rt5663->pdata.impedance_sensing_num) {\n\t\ttable_size = sizeof(struct impedance_mapping_table) *\n\t\t\trt5663->pdata.impedance_sensing_num;\n\t\trt5663->imp_table = devm_kzalloc(dev, table_size, GFP_KERNEL);\n\t\tif (!rt5663->imp_table)\n\t\t\treturn -ENOMEM;\n\t\tret = device_property_read_u32_array(dev,\n\t\t\t\"realtek,impedance_sensing_table\",\n\t\t\t(u32 *)rt5663->imp_table, table_size);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5663_i2c_probe(struct i2c_client *i2c)\n{\n\tstruct rt5663_platform_data *pdata = dev_get_platdata(&i2c->dev);\n\tstruct rt5663_priv *rt5663;\n\tint ret, i;\n\tunsigned int val;\n\tstruct regmap *regmap;\n\n\trt5663 = devm_kzalloc(&i2c->dev, sizeof(struct rt5663_priv),\n\t\tGFP_KERNEL);\n\n\tif (rt5663 == NULL)\n\t\treturn -ENOMEM;\n\n\ti2c_set_clientdata(i2c, rt5663);\n\n\tif (pdata)\n\t\trt5663->pdata = *pdata;\n\telse {\n\t\tret = rt5663_parse_dp(rt5663, &i2c->dev);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(rt5663->supplies); i++)\n\t\trt5663->supplies[i].supply = rt5663_supply_names[i];\n\n\tret = devm_regulator_bulk_get(&i2c->dev,\n\t\t\t\t      ARRAY_SIZE(rt5663->supplies),\n\t\t\t\t      rt5663->supplies);\n\tif (ret) {\n\t\tdev_err(&i2c->dev, \"Failed to request supplies: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(rt5663->supplies); i++) {\n\t\tret = regulator_set_load(rt5663->supplies[i].consumer,\n\t\t\t\t\t RT5663_SUPPLY_CURRENT_UA);\n\t\tif (ret < 0) {\n\t\t\tdev_err(&i2c->dev,\n\t\t\t\t\"Failed to set regulator load on %s, ret: %d\\n\",\n\t\t\t\trt5663->supplies[i].supply, ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tret = regulator_bulk_enable(ARRAY_SIZE(rt5663->supplies),\n\t\t\t\t    rt5663->supplies);\n\n\tif (ret) {\n\t\tdev_err(&i2c->dev, \"Failed to enable supplies: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\tmsleep(RT5663_POWER_ON_DELAY_MS);\n\n\tregmap = devm_regmap_init_i2c(i2c, &temp_regmap);\n\tif (IS_ERR(regmap)) {\n\t\tret = PTR_ERR(regmap);\n\t\tdev_err(&i2c->dev, \"Failed to allocate temp register map: %d\\n\",\n\t\t\tret);\n\t\tgoto err_enable;\n\t}\n\n\tret = regmap_read(regmap, RT5663_VENDOR_ID_2, &val);\n\tif (ret || (val != RT5663_DEVICE_ID_2 && val != RT5663_DEVICE_ID_1)) {\n\t\tdev_err(&i2c->dev,\n\t\t\t\"Device with ID register %#x is not rt5663, retry one time.\\n\",\n\t\t\tval);\n\t\tmsleep(100);\n\t\tregmap_read(regmap, RT5663_VENDOR_ID_2, &val);\n\t}\n\n\tswitch (val) {\n\tcase RT5663_DEVICE_ID_2:\n\t\trt5663->regmap = devm_regmap_init_i2c(i2c, &rt5663_v2_regmap);\n\t\trt5663->codec_ver = CODEC_VER_1;\n\t\tbreak;\n\tcase RT5663_DEVICE_ID_1:\n\t\trt5663->regmap = devm_regmap_init_i2c(i2c, &rt5663_regmap);\n\t\trt5663->codec_ver = CODEC_VER_0;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(&i2c->dev,\n\t\t\t\"Device with ID register %#x is not rt5663\\n\",\n\t\t\tval);\n\t\tret = -ENODEV;\n\t\tgoto err_enable;\n\t}\n\n\tif (IS_ERR(rt5663->regmap)) {\n\t\tret = PTR_ERR(rt5663->regmap);\n\t\tdev_err(&i2c->dev, \"Failed to allocate register map: %d\\n\",\n\t\t\tret);\n\t\tgoto err_enable;\n\t}\n\n\t \n\tregmap_write(rt5663->regmap, RT5663_RESET, 0);\n\tregcache_cache_bypass(rt5663->regmap, true);\n\tswitch (rt5663->codec_ver) {\n\tcase CODEC_VER_1:\n\t\trt5663_v2_calibrate(rt5663);\n\t\tbreak;\n\tcase CODEC_VER_0:\n\t\trt5663_calibrate(rt5663);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(&i2c->dev, \"%s:Unknown codec type\\n\", __func__);\n\t}\n\tregcache_cache_bypass(rt5663->regmap, false);\n\tregmap_write(rt5663->regmap, RT5663_RESET, 0);\n\tdev_dbg(&i2c->dev, \"calibrate done\\n\");\n\n\tswitch (rt5663->codec_ver) {\n\tcase CODEC_VER_1:\n\t\tbreak;\n\tcase CODEC_VER_0:\n\t\tret = regmap_register_patch(rt5663->regmap, rt5663_patch_list,\n\t\t\t\t\t    ARRAY_SIZE(rt5663_patch_list));\n\t\tif (ret != 0)\n\t\t\tdev_warn(&i2c->dev,\n\t\t\t\t\"Failed to apply regmap patch: %d\\n\", ret);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(&i2c->dev, \"%s:Unknown codec type\\n\", __func__);\n\t}\n\n\t \n\tregmap_update_bits(rt5663->regmap, RT5663_GPIO_1, RT5663_GP1_PIN_MASK,\n\t\tRT5663_GP1_PIN_IRQ);\n\t \n\tregmap_update_bits(rt5663->regmap, RT5663_IL_CMD_5,\n\t\tRT5663_4BTN_CLK_DEB_MASK, RT5663_4BTN_CLK_DEB_65MS);\n\n\tswitch (rt5663->codec_ver) {\n\tcase CODEC_VER_1:\n\t\tregmap_write(rt5663->regmap, RT5663_BIAS_CUR_8, 0xa402);\n\t\t \n\t\tregmap_update_bits(rt5663->regmap, RT5663_AUTO_1MRC_CLK,\n\t\t\tRT5663_IRQ_POW_SAV_MASK | RT5663_IRQ_POW_SAV_JD1_MASK,\n\t\t\tRT5663_IRQ_POW_SAV_EN | RT5663_IRQ_POW_SAV_JD1_EN);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_PWR_ANLG_2,\n\t\t\tRT5663_PWR_JD1_MASK, RT5663_PWR_JD1);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_IRQ_1,\n\t\t\tRT5663_EN_CB_JD_MASK, RT5663_EN_CB_JD_EN);\n\n\t\tregmap_update_bits(rt5663->regmap, RT5663_HP_LOGIC_2,\n\t\t\tRT5663_HP_SIG_SRC1_MASK, RT5663_HP_SIG_SRC1_REG);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_RECMIX,\n\t\t\tRT5663_VREF_BIAS_MASK | RT5663_CBJ_DET_MASK |\n\t\t\tRT5663_DET_TYPE_MASK, RT5663_VREF_BIAS_REG |\n\t\t\tRT5663_CBJ_DET_EN | RT5663_DET_TYPE_QFN);\n\t\t \n\t\tregmap_update_bits(rt5663->regmap, RT5663_GPIO_2,\n\t\t\tRT5663_GP4_PIN_CONF_MASK, RT5663_GP4_PIN_CONF_INPUT);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_GPIO_3,\n\t\t\tRT5663_GP8_PIN_CONF_MASK, RT5663_GP8_PIN_CONF_INPUT);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_PWR_ANLG_1,\n\t\t\tRT5663_LDO1_DVO_MASK | RT5663_AMP_HP_MASK,\n\t\t\tRT5663_LDO1_DVO_0_9V | RT5663_AMP_HP_3X);\n\t\tbreak;\n\tcase CODEC_VER_0:\n\t\tregmap_update_bits(rt5663->regmap, RT5663_DIG_MISC,\n\t\t\tRT5663_DIG_GATE_CTRL_MASK, RT5663_DIG_GATE_CTRL_EN);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_AUTO_1MRC_CLK,\n\t\t\tRT5663_IRQ_MANUAL_MASK, RT5663_IRQ_MANUAL_EN);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_IRQ_1,\n\t\t\tRT5663_EN_IRQ_JD1_MASK, RT5663_EN_IRQ_JD1_EN);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_GPIO_1,\n\t\t\tRT5663_GPIO1_TYPE_MASK, RT5663_GPIO1_TYPE_EN);\n\t\tregmap_write(rt5663->regmap, RT5663_VREF_RECMIX, 0x0032);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_GPIO_2,\n\t\t\tRT5663_GP1_PIN_CONF_MASK | RT5663_SEL_GPIO1_MASK,\n\t\t\tRT5663_GP1_PIN_CONF_OUTPUT | RT5663_SEL_GPIO1_EN);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_RECMIX,\n\t\t\tRT5663_RECMIX1_BST1_MASK, RT5663_RECMIX1_BST1_ON);\n\t\tregmap_update_bits(rt5663->regmap, RT5663_TDM_2,\n\t\t\tRT5663_DATA_SWAP_ADCDAT1_MASK,\n\t\t\tRT5663_DATA_SWAP_ADCDAT1_LL);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(&i2c->dev, \"%s:Unknown codec type\\n\", __func__);\n\t}\n\n\tINIT_DELAYED_WORK(&rt5663->jack_detect_work, rt5663_jack_detect_work);\n\tINIT_DELAYED_WORK(&rt5663->jd_unplug_work, rt5663_jd_unplug_work);\n\n\tif (i2c->irq) {\n\t\tret = request_irq(i2c->irq, rt5663_irq,\n\t\t\tIRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING\n\t\t\t| IRQF_ONESHOT, \"rt5663\", rt5663);\n\t\tif (ret) {\n\t\t\tdev_err(&i2c->dev, \"%s Failed to reguest IRQ: %d\\n\",\n\t\t\t\t__func__, ret);\n\t\t\tgoto err_enable;\n\t\t}\n\t}\n\n\tret = devm_snd_soc_register_component(&i2c->dev,\n\t\t\t&soc_component_dev_rt5663,\n\t\t\trt5663_dai, ARRAY_SIZE(rt5663_dai));\n\n\tif (ret)\n\t\tgoto err_enable;\n\n\treturn 0;\n\n\n\t \nerr_enable:\n\tif (i2c->irq)\n\t\tfree_irq(i2c->irq, rt5663);\n\n\tregulator_bulk_disable(ARRAY_SIZE(rt5663->supplies), rt5663->supplies);\n\treturn ret;\n}\n\nstatic void rt5663_i2c_remove(struct i2c_client *i2c)\n{\n\tstruct rt5663_priv *rt5663 = i2c_get_clientdata(i2c);\n\n\tif (i2c->irq)\n\t\tfree_irq(i2c->irq, rt5663);\n\n\tregulator_bulk_disable(ARRAY_SIZE(rt5663->supplies), rt5663->supplies);\n}\n\nstatic void rt5663_i2c_shutdown(struct i2c_client *client)\n{\n\tstruct rt5663_priv *rt5663 = i2c_get_clientdata(client);\n\n\tregmap_write(rt5663->regmap, RT5663_RESET, 0);\n}\n\nstatic struct i2c_driver rt5663_i2c_driver = {\n\t.driver = {\n\t\t.name = \"rt5663\",\n\t\t.acpi_match_table = ACPI_PTR(rt5663_acpi_match),\n\t\t.of_match_table = of_match_ptr(rt5663_of_match),\n\t},\n\t.probe = rt5663_i2c_probe,\n\t.remove = rt5663_i2c_remove,\n\t.shutdown = rt5663_i2c_shutdown,\n\t.id_table = rt5663_i2c_id,\n};\nmodule_i2c_driver(rt5663_i2c_driver);\n\nMODULE_DESCRIPTION(\"ASoC RT5663 driver\");\nMODULE_AUTHOR(\"Jack Yu <jack.yu@realtek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}