// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/25/2015 20:46:59"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project2 (
	SW,
	KEY,
	LEDR,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CLOCK_50);
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[7:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
input 	CLOCK_50;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Debug_v.sdo");
// synopsys translate_on

wire \alu2|pcOut[3]~0_combout ;
wire \alu2|pcOut[4]~2_combout ;
wire \alu2|pcOut[5]~4_combout ;
wire \alu2|pcOut[7]~8_combout ;
wire \alu2|pcOut[8]~10_combout ;
wire \alu2|pcOut[9]~12_combout ;
wire \alu2|pcOut[10]~14_combout ;
wire \alu1|Add0~32_combout ;
wire \alu1|Add0~40_combout ;
wire \alu1|Add0~44_combout ;
wire \alu1|Add0~54_combout ;
wire \alu1|Add0~56_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a4 ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a8 ;
wire \alu1|Add1~20_combout ;
wire \alu1|Add1~30_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a18 ;
wire \alu1|Add1~38_combout ;
wire \alu1|Add1~48_combout ;
wire \alu1|Add0~61 ;
wire \alu1|Add0~62_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \alu2|pcOut[13]~20_combout ;
wire \bounceCount[5]~33_combout ;
wire \bounceCount[10]~44 ;
wire \bounceCount[11]~45_combout ;
wire \bounceCount[11]~46 ;
wire \bounceCount[12]~47_combout ;
wire \bounceCount[12]~48 ;
wire \bounceCount[13]~49_combout ;
wire \bounceCount[13]~50 ;
wire \bounceCount[14]~51_combout ;
wire \bounceCount[14]~52 ;
wire \bounceCount[15]~53_combout ;
wire \regFile|regData~231_regout ;
wire \regFile|regData~196_regout ;
wire \regFile|regData~0_regout ;
wire \regFile|regData~532_combout ;
wire \regFile|regData~8_regout ;
wire \regFile|regData~544_combout ;
wire \regFile|regData~202_regout ;
wire \contr|pcSel[0]~7_combout ;
wire \regFile|regData~238_regout ;
wire \regFile|regData~207_regout ;
wire \regFile|regData~590_combout ;
wire \regFile|regData~591_combout ;
wire \regFile|regData~16_regout ;
wire \contr|pcSel[0]~11_combout ;
wire \regFile|regData~242_regout ;
wire \regFile|regData~210_regout ;
wire \regFile|regData~53_regout ;
wire \regFile|regData~214_regout ;
wire \contr|pcSel[0]~15_combout ;
wire \contr|pcSel[0]~16_combout ;
wire \regFile|regData~655_combout ;
wire \regFile|regData~656_combout ;
wire \regFile|regData~661_combout ;
wire \contr|pcSel[0]~17_combout ;
wire \contr|pcSel[0]~18_combout ;
wire \contr|pcSel[0]~19_combout ;
wire \dataMux|dataOut[11]~58_combout ;
wire \regFile|regData~710_combout ;
wire \regFile|regData~711_combout ;
wire \Equal0~3_combout ;
wire \bounceCount[2]~23_combout ;
wire \contr|pcSel[0]~30_combout ;
wire \dataMem|always1~8_combout ;
wire \dataMem|key_reg[3]~3_combout ;
wire \regFile|regData~0feeder_combout ;
wire \dataMem|sw_reg[6]~feeder_combout ;
wire \dataMem|sw_reg[7]~feeder_combout ;
wire \lastSwitches[7]~feeder_combout ;
wire \lastSwitches[5]~feeder_combout ;
wire \lastSwitches[3]~feeder_combout ;
wire \keyIn[3]~feeder_combout ;
wire \alu0|pcOut[2]~0_combout ;
wire \alu0|pcOut[2]~1 ;
wire \alu0|pcOut[3]~3 ;
wire \alu0|pcOut[4]~4_combout ;
wire \pc|dataOut~11_combout ;
wire \alu0|pcOut[4]~5 ;
wire \alu0|pcOut[5]~7 ;
wire \alu0|pcOut[6]~9 ;
wire \alu0|pcOut[7]~11 ;
wire \alu0|pcOut[8]~12_combout ;
wire \pc|dataOut~10_combout ;
wire \alu0|pcOut[8]~13 ;
wire \alu0|pcOut[9]~14_combout ;
wire \pc|dataOut[9]~3_combout ;
wire \alu0|pcOut[9]~15 ;
wire \alu0|pcOut[10]~16_combout ;
wire \pc|dataOut[10]~4_combout ;
wire \alu0|pcOut[10]~17 ;
wire \alu0|pcOut[11]~18_combout ;
wire \alu0|pcOut[6]~8_combout ;
wire \instMem|data~4_combout ;
wire \instMem|data~12_combout ;
wire \alu0|pcOut[3]~2_combout ;
wire \pc|dataOut[3]~0_combout ;
wire \instMem|data~13_combout ;
wire \instMem|data~14_combout ;
wire \alu2|pcOut[3]~1 ;
wire \alu2|pcOut[4]~3 ;
wire \alu2|pcOut[5]~5 ;
wire \alu2|pcOut[6]~7 ;
wire \alu2|pcOut[7]~9 ;
wire \alu2|pcOut[8]~11 ;
wire \alu2|pcOut[9]~13 ;
wire \alu2|pcOut[10]~15 ;
wire \alu2|pcOut[11]~16_combout ;
wire \pc|dataOut[11]~5_combout ;
wire \instMem|data~1_combout ;
wire \instMem|data~5_combout ;
wire \contr|pcSel[0]~2_combout ;
wire \alu0|pcOut[5]~6_combout ;
wire \pc|dataOut[5]~1_combout ;
wire \instMem|data~10_combout ;
wire \instMem|data~11_combout ;
wire \instMem|data~2_combout ;
wire \instMem|data~3_combout ;
wire \dataMux|dataOut[31]~70_combout ;
wire \instMem|data~7_combout ;
wire \instMem|data~8_combout ;
wire \instMem|data~9_combout ;
wire \contr|Equal1~0_combout ;
wire \contr|Mux3~0_combout ;
wire \regFile|regData~594_combout ;
wire \regFile|regData~707_combout ;
wire \regFile|regData~223_regout ;
wire \regFile|regData~708_combout ;
wire \regFile|regData~255_regout ;
wire \contr|Equal0~0_combout ;
wire \contr|Mux2~0_combout ;
wire \contr|Mux2~1_combout ;
wire \regFile|regData~691_combout ;
wire \regFile|regData~692_combout ;
wire \regFile|regData~705_combout ;
wire \regFile|regData~30_regout ;
wire \contr|Mux9~0_combout ;
wire \regFile|regData~683_combout ;
wire \regFile|regData~706_combout ;
wire \regFile|regData~62_regout ;
wire \regFile|regData~684_combout ;
wire \contr|Mux6~0_combout ;
wire \regFile|regData~254_regout ;
wire \regFile|regData~681_combout ;
wire \regFile|regData~682_combout ;
wire \aluMux|dataOut[30]~33_combout ;
wire \regFile|regData~246_regout ;
wire \regFile|regData~627_combout ;
wire \regFile|regData~628_combout ;
wire \regFile|regData~54_regout ;
wire \regFile|regData~629_combout ;
wire \regFile|regData~630_combout ;
wire \aluMux|dataOut[22]~24_combout ;
wire \regFile|regData~211_regout ;
wire \regFile|regData~609_combout ;
wire \regFile|regData~610_combout ;
wire \aluMux|dataOut[19]~21_combout ;
wire \regFile|regData~239_regout ;
wire \regFile|regData~588_combout ;
wire \regFile|regData~15_regout ;
wire \regFile|regData~587_combout ;
wire \regFile|regData~589_combout ;
wire \contr|Mux10~0_combout ;
wire \regFile|regData~580_combout ;
wire \regFile|regData~578_combout ;
wire \regFile|regData~579_combout ;
wire \aluMux|dataOut[14]~16_combout ;
wire \dataMux|dataOut[10]~131_combout ;
wire \dataMux|dataOut[2]~50_combout ;
wire \switches[2]~feeder_combout ;
wire \bounceCount[0]~16_combout ;
wire \switches[8]~feeder_combout ;
wire \lastSwitches[8]~feeder_combout ;
wire \bounceCount[2]~20_combout ;
wire \bounceCount[2]~24_combout ;
wire \bounceCount[2]~22_combout ;
wire \lastSwitches[0]~feeder_combout ;
wire \switches[1]~feeder_combout ;
wire \bounceCount[2]~21_combout ;
wire \bounceCount[2]~25_combout ;
wire \bounceCount[2]~26_combout ;
wire \bounceCount[0]~17 ;
wire \bounceCount[1]~18_combout ;
wire \bounceCount[1]~19 ;
wire \bounceCount[2]~27_combout ;
wire \bounceCount[2]~28 ;
wire \bounceCount[3]~30 ;
wire \bounceCount[4]~31_combout ;
wire \bounceCount[4]~32 ;
wire \bounceCount[5]~34 ;
wire \bounceCount[6]~36 ;
wire \bounceCount[7]~37_combout ;
wire \bounceCount[7]~38 ;
wire \bounceCount[8]~40 ;
wire \bounceCount[9]~41_combout ;
wire \bounceCount[9]~42 ;
wire \bounceCount[10]~43_combout ;
wire \bounceCount[8]~39_combout ;
wire \Equal0~2_combout ;
wire \bounceCount[6]~35_combout ;
wire \Equal0~1_combout ;
wire \bounceCount[3]~29_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \contr|memWrEn~0_combout ;
wire \contr|Decoder0~0_combout ;
wire \dataMem|sw_reg[0]~0_combout ;
wire \keyIn[2]~feeder_combout ;
wire \dataMem|key_reg[2]~2_combout ;
wire \dataMem|key_reg[0]~0_combout ;
wire \dataMux|dataOut[2]~104_combout ;
wire \dataMux|dataOut[2]~105_combout ;
wire \dataMux|dataOut[2]~106_combout ;
wire \regFile|regData~194_regout ;
wire \regFile|regData~226_regout ;
wire \regFile|regData~697_combout ;
wire \regFile|regData~2_regout ;
wire \regFile|regData~34_regout ;
wire \regFile|regData~696_combout ;
wire \regFile|regData~698_combout ;
wire \aluMux|dataOut[2]~39_combout ;
wire \keyIn[1]~feeder_combout ;
wire \dataMem|key_reg[0]~1_combout ;
wire \dataMux|dataOut[1]~98_combout ;
wire \instMem|data~15_combout ;
wire \dataMux|dataOut[4]~48_combout ;
wire \dataMux|dataOut[9]~110_combout ;
wire \switches[4]~feeder_combout ;
wire \regFile|regData~228_regout ;
wire \regFile|regData~528_combout ;
wire \regFile|regData~36_regout ;
wire \regFile|regData~4_regout ;
wire \regFile|regData~527_combout ;
wire \regFile|regData~529_combout ;
wire \aluMux|dataOut[4]~38_combout ;
wire \regFile|regData~224_regout ;
wire \regFile|regData~530_combout ;
wire \regFile|regData~531_combout ;
wire \regFile|regData~709_combout ;
wire \dataMem|sw_reg[5]~feeder_combout ;
wire \dataMux|dataOut[5]~53_combout ;
wire \regFile|regData~5_regout ;
wire \regFile|regData~37_regout ;
wire \regFile|regData~539_combout ;
wire \regFile|regData~229_regout ;
wire \regFile|regData~540_combout ;
wire \regFile|regData~541_combout ;
wire \alu1|Add0~9 ;
wire \alu1|Add0~10_combout ;
wire \alu1|Add1~5 ;
wire \alu1|Add1~7 ;
wire \alu1|Add1~9 ;
wire \alu1|Add1~10_combout ;
wire \alu1|out[5]~6_combout ;
wire \dataMux|dataOut[6]~46_combout ;
wire \dataMux|dataOut[7]~47_combout ;
wire \dataMem|sw_reg[8]~feeder_combout ;
wire \dataMux|dataOut[8]~54_combout ;
wire \regFile|regData~232_regout ;
wire \regFile|regData~200_regout ;
wire \regFile|regData~542_combout ;
wire \regFile|regData~543_combout ;
wire \aluMux|dataOut[8]~10_combout ;
wire \alu1|Add0~11 ;
wire \alu1|Add0~13 ;
wire \alu1|Add0~15 ;
wire \alu1|Add0~16_combout ;
wire \regFile|regData~40_regout ;
wire \regFile|regData~545_combout ;
wire \regFile|regData~546_combout ;
wire \regFile|regData~547_combout ;
wire \regFile|regData~39_regout ;
wire \regFile|regData~518_combout ;
wire \regFile|regData~519_combout ;
wire \regFile|regData~520_combout ;
wire \regFile|regData~198_regout ;
wire \regFile|regData~513_combout ;
wire \regFile|regData~38_regout ;
wire \regFile|regData~6_regout ;
wire \regFile|regData~512_combout ;
wire \regFile|regData~514_combout ;
wire \alu1|Add1~11 ;
wire \alu1|Add1~13 ;
wire \alu1|Add1~15 ;
wire \alu1|Add1~16_combout ;
wire \alu1|out[8]~7_combout ;
wire \dataMux|dataOut[9]~55_combout ;
wire \regFile|regData~9_regout ;
wire \regFile|regData~550_combout ;
wire \regFile|regData~233_regout ;
wire \regFile|regData~201_regout ;
wire \regFile|regData~548_combout ;
wire \regFile|regData~549_combout ;
wire \regFile|regData~712_combout ;
wire \dataMux|dataOut[10]~56_combout ;
wire \regFile|regData~203_regout ;
wire \regFile|regData~235_regout ;
wire \regFile|regData~564_combout ;
wire \regFile|regData~11_regout ;
wire \regFile|regData~563_combout ;
wire \regFile|regData~565_combout ;
wire \alu1|Add0~17 ;
wire \alu1|Add0~19 ;
wire \alu1|Add0~21 ;
wire \alu1|Add0~22_combout ;
wire \regFile|regData~554_combout ;
wire \regFile|regData~555_combout ;
wire \regFile|regData~42_regout ;
wire \regFile|regData~10_regout ;
wire \regFile|regData~556_combout ;
wire \aluMux|dataOut[10]~12_combout ;
wire \alu1|Add1~17 ;
wire \alu1|Add1~19 ;
wire \alu1|Add1~21 ;
wire \alu1|Add1~22_combout ;
wire \alu1|out[11]~11_combout ;
wire \alu1|Add0~23 ;
wire \alu1|Add0~24_combout ;
wire \alu1|Add1~23 ;
wire \alu1|Add1~24_combout ;
wire \alu1|out[12]~12_combout ;
wire \regFile|regData~713_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a10 ;
wire \dataMux|dataOut[10]~57_combout ;
wire \regFile|regData~234_regout ;
wire \regFile|regData~558_combout ;
wire \regFile|regData~557_combout ;
wire \regFile|regData~559_combout ;
wire \alu1|Add0~20_combout ;
wire \alu1|out[3]~1_combout ;
wire \alu1|out[10]~10_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \regFile|regData~41_regout ;
wire \regFile|regData~551_combout ;
wire \regFile|regData~552_combout ;
wire \regFile|regData~553_combout ;
wire \alu1|Add0~18_combout ;
wire \alu1|Add1~18_combout ;
wire \alu1|out[9]~8_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a7 ;
wire \regFile|regData~199_regout ;
wire \regFile|regData~522_combout ;
wire \regFile|regData~7_regout ;
wire \regFile|regData~521_combout ;
wire \regFile|regData~523_combout ;
wire \aluMux|dataOut[7]~37_combout ;
wire \alu1|Add0~14_combout ;
wire \alu1|Add1~14_combout ;
wire \alu1|out[7]~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \regFile|regData~230_regout ;
wire \regFile|regData~516_combout ;
wire \regFile|regData~515_combout ;
wire \regFile|regData~517_combout ;
wire \aluMux|dataOut[6]~36_combout ;
wire \alu1|Add0~12_combout ;
wire \alu1|Add1~12_combout ;
wire \alu1|out[6]~3_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \dataMux|dataOut[0]~49_combout ;
wire \dataMux|dataOut[0]~51_combout ;
wire \dataMux|dataOut[0]~52_combout ;
wire \regFile|regData~192_regout ;
wire \regFile|regData~534_combout ;
wire \regFile|regData~32_regout ;
wire \regFile|regData~533_combout ;
wire \regFile|regData~535_combout ;
wire \alu1|Add0~1 ;
wire \alu1|Add0~3_cout ;
wire \alu1|Add0~5 ;
wire \alu1|Add0~7 ;
wire \alu1|Add0~8_combout ;
wire \alu1|Add1~8_combout ;
wire \alu1|out[4]~5_combout ;
wire \regFile|regData~3_regout ;
wire \regFile|regData~702_combout ;
wire \regFile|regData~703_combout ;
wire \regFile|regData~704_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a3 ;
wire \dataMux|dataOut[3]~107_combout ;
wire \dataMux|dataOut[3]~108_combout ;
wire \dataMux|dataOut[3]~109_combout ;
wire \regFile|regData~195_regout ;
wire \regFile|regData~227_regout ;
wire \regFile|regData~700_combout ;
wire \regFile|regData~35_regout ;
wire \regFile|regData~699_combout ;
wire \regFile|regData~701_combout ;
wire \alu1|Add1~6_combout ;
wire \alu1|Add0~6_combout ;
wire \alu1|out[3]~9_combout ;
wire \regFile|regData~61_regout ;
wire \regFile|regData~29_regout ;
wire \regFile|regData~671_combout ;
wire \regFile|regData~672_combout ;
wire \regFile|regData~732_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \dataMux|dataOut[1]~99_combout ;
wire \dataMux|dataOut[1]~128_combout ;
wire \regFile|regData~1_regout ;
wire \regFile|regData~33_regout ;
wire \regFile|regData~678_combout ;
wire \regFile|regData~193_regout ;
wire \regFile|regData~225_regout ;
wire \regFile|regData~679_combout ;
wire \regFile|regData~680_combout ;
wire \aluMux|dataOut[1]~32_combout ;
wire \alu1|Add1~1_cout ;
wire \alu1|Add1~3_cout ;
wire \alu1|Add1~4_combout ;
wire \alu1|Add0~4_combout ;
wire \alu1|out[2]~2_combout ;
wire \regFile|regData~566_combout ;
wire \regFile|regData~567_combout ;
wire \regFile|regData~715_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \dataMux|dataOut[11]~59_combout ;
wire \regFile|regData~43_regout ;
wire \regFile|regData~562_combout ;
wire \regFile|regData~714_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a12 ;
wire \dataMux|dataOut[12]~60_combout ;
wire \dataMux|dataOut[12]~61_combout ;
wire \regFile|regData~12_regout ;
wire \regFile|regData~568_combout ;
wire \aluMux|dataOut[12]~14_combout ;
wire \alu1|Add0~25 ;
wire \alu1|Add0~26_combout ;
wire \alu1|Add1~25 ;
wire \alu1|Add1~26_combout ;
wire \alu0|pcOut[11]~19 ;
wire \alu0|pcOut[12]~20_combout ;
wire \alu2|pcOut[11]~17 ;
wire \alu2|pcOut[12]~18_combout ;
wire \pc|dataOut[12]~6_combout ;
wire \alu0|pcOut[12]~21 ;
wire \alu0|pcOut[13]~22_combout ;
wire \regFile|regData~716_combout ;
wire \regFile|regData~717_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \dataMux|dataOut[13]~63_combout ;
wire \dataMux|dataOut[13]~64_combout ;
wire \dataMux|dataOut[13]~65_combout ;
wire \dataMux|dataOut[13]~111_combout ;
wire \regFile|regData~13_regout ;
wire \regFile|regData~574_combout ;
wire \regFile|regData~237_regout ;
wire \regFile|regData~205_regout ;
wire \regFile|regData~572_combout ;
wire \regFile|regData~573_combout ;
wire \aluMux|dataOut[13]~15_combout ;
wire \alu1|Add1~27 ;
wire \alu1|Add1~28_combout ;
wire \alu1|Add0~27 ;
wire \alu1|Add0~28_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a14 ;
wire \dataMux|dataOut[13]~62_combout ;
wire \dataMux|dataOut[14]~66_combout ;
wire \dataMux|dataOut[14]~67_combout ;
wire \dataMux|dataOut[14]~112_combout ;
wire \regFile|regData~14_regout ;
wire \regFile|regData~46_regout ;
wire \regFile|regData~581_combout ;
wire \regFile|regData~206_regout ;
wire \regFile|regData~582_combout ;
wire \regFile|regData~583_combout ;
wire \alu1|Add0~29 ;
wire \alu1|Add0~30_combout ;
wire \alu2|pcOut[12]~19 ;
wire \alu2|pcOut[13]~21 ;
wire \alu2|pcOut[14]~23 ;
wire \alu2|pcOut[15]~24_combout ;
wire \pc|dataOut[15]~7_combout ;
wire \alu0|pcOut[13]~23 ;
wire \alu0|pcOut[14]~24_combout ;
wire \alu2|pcOut[14]~22_combout ;
wire \pc|dataOut[14]~8_combout ;
wire \alu0|pcOut[14]~25 ;
wire \alu0|pcOut[15]~26_combout ;
wire \regFile|regData~719_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \dataMux|dataOut[15]~68_combout ;
wire \dataMux|dataOut[15]~69_combout ;
wire \dataMux|dataOut[15]~113_combout ;
wire \regFile|regData~47_regout ;
wire \regFile|regData~586_combout ;
wire \regFile|regData~584_combout ;
wire \regFile|regData~585_combout ;
wire \regFile|regData~718_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a16 ;
wire \dataMux|dataOut[16]~114_combout ;
wire \aluMux|dataOut[0]~8_combout ;
wire \dataMux|dataOut[16]~72_combout ;
wire \regFile|regData~240_regout ;
wire \regFile|regData~595_combout ;
wire \regFile|regData~208_regout ;
wire \regFile|regData~596_combout ;
wire \aluMux|dataOut[15]~17_combout ;
wire \alu1|Add1~29 ;
wire \alu1|Add1~31 ;
wire \alu1|Add1~32_combout ;
wire \dataMux|dataOut[16]~73_combout ;
wire \regFile|regData~48_regout ;
wire \regFile|regData~592_combout ;
wire \regFile|regData~593_combout ;
wire \aluMux|dataOut[16]~18_combout ;
wire \alu1|Add0~31 ;
wire \alu1|Add0~33 ;
wire \alu1|Add0~34_combout ;
wire \alu1|Add1~33 ;
wire \alu1|Add1~34_combout ;
wire \regFile|regData~599_combout ;
wire \regFile|regData~600_combout ;
wire \regFile|regData~241_regout ;
wire \regFile|regData~209_regout ;
wire \regFile|regData~597_combout ;
wire \regFile|regData~598_combout ;
wire \regFile|regData~720_combout ;
wire \regFile|regData~605_combout ;
wire \regFile|regData~50_regout ;
wire \regFile|regData~606_combout ;
wire \regFile|regData~721_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \dataMux|dataOut[17]~115_combout ;
wire \dataMux|dataOut[17]~74_combout ;
wire \dataMux|dataOut[17]~75_combout ;
wire \regFile|regData~17_regout ;
wire \regFile|regData~49_regout ;
wire \regFile|regData~601_combout ;
wire \regFile|regData~602_combout ;
wire \alu1|Add0~35 ;
wire \alu1|Add0~36_combout ;
wire \dataMux|dataOut[31]~71_combout ;
wire \dataMux|dataOut[18]~116_combout ;
wire \dataMux|dataOut[18]~76_combout ;
wire \alu1|Add1~35 ;
wire \alu1|Add1~36_combout ;
wire \dataMux|dataOut[18]~77_combout ;
wire \regFile|regData~18_regout ;
wire \regFile|regData~607_combout ;
wire \regFile|regData~608_combout ;
wire \alu1|Add0~37 ;
wire \alu1|Add0~38_combout ;
wire \regFile|regData~52_regout ;
wire \regFile|regData~617_combout ;
wire \regFile|regData~618_combout ;
wire \regFile|regData~244_regout ;
wire \regFile|regData~212_regout ;
wire \regFile|regData~615_combout ;
wire \regFile|regData~616_combout ;
wire \regFile|regData~723_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \dataMux|dataOut[19]~117_combout ;
wire \dataMux|dataOut[19]~78_combout ;
wire \dataMux|dataOut[19]~79_combout ;
wire \regFile|regData~19_regout ;
wire \regFile|regData~611_combout ;
wire \regFile|regData~51_regout ;
wire \regFile|regData~612_combout ;
wire \regFile|regData~722_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a20 ;
wire \dataMux|dataOut[20]~118_combout ;
wire \dataMux|dataOut[20]~80_combout ;
wire \alu1|Add1~37 ;
wire \alu1|Add1~39 ;
wire \alu1|Add1~40_combout ;
wire \dataMux|dataOut[20]~81_combout ;
wire \regFile|regData~20_regout ;
wire \regFile|regData~619_combout ;
wire \regFile|regData~620_combout ;
wire \alu1|Add1~41 ;
wire \alu1|Add1~42_combout ;
wire \aluMux|dataOut[20]~22_combout ;
wire \alu1|Add0~39 ;
wire \alu1|Add0~41 ;
wire \alu1|Add0~42_combout ;
wire \regFile|regData~538_combout ;
wire \regFile|regData~197_regout ;
wire \regFile|regData~536_combout ;
wire \regFile|regData~537_combout ;
wire \aluMux|dataOut[5]~9_combout ;
wire \regFile|regData~623_combout ;
wire \regFile|regData~624_combout ;
wire \regFile|regData~213_regout ;
wire \regFile|regData~621_combout ;
wire \regFile|regData~622_combout ;
wire \regFile|regData~724_combout ;
wire \regFile|regData~725_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \dataMux|dataOut[21]~119_combout ;
wire \dataMux|dataOut[21]~82_combout ;
wire \dataMux|dataOut[21]~83_combout ;
wire \regFile|regData~21_regout ;
wire \regFile|regData~245_regout ;
wire \regFile|regData~625_combout ;
wire \regFile|regData~626_combout ;
wire \alu1|Add1~43 ;
wire \alu1|Add1~44_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a22 ;
wire \dataMux|dataOut[22]~120_combout ;
wire \dataMux|dataOut[22]~84_combout ;
wire \dataMux|dataOut[22]~85_combout ;
wire \regFile|regData~22_regout ;
wire \regFile|regData~631_combout ;
wire \regFile|regData~632_combout ;
wire \alu1|Add0~43 ;
wire \alu1|Add0~45 ;
wire \alu1|Add0~46_combout ;
wire \alu1|Add1~45 ;
wire \alu1|Add1~46_combout ;
wire \regFile|regData~55_regout ;
wire \regFile|regData~23_regout ;
wire \regFile|regData~635_combout ;
wire \regFile|regData~636_combout ;
wire \regFile|regData~726_combout ;
wire \regFile|regData~248feeder_combout ;
wire \regFile|regData~248_regout ;
wire \regFile|regData~216_regout ;
wire \regFile|regData~639_combout ;
wire \regFile|regData~640_combout ;
wire \regFile|regData~727_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \dataMux|dataOut[23]~121_combout ;
wire \dataMux|dataOut[23]~86_combout ;
wire \dataMux|dataOut[23]~87_combout ;
wire \regFile|regData~247_regout ;
wire \regFile|regData~215_regout ;
wire \regFile|regData~633_combout ;
wire \regFile|regData~634_combout ;
wire \aluMux|dataOut[23]~25_combout ;
wire \alu1|Add0~47 ;
wire \alu1|Add0~48_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a24 ;
wire \dataMux|dataOut[24]~122_combout ;
wire \dataMux|dataOut[24]~88_combout ;
wire \dataMux|dataOut[24]~89_combout ;
wire \regFile|regData~56_regout ;
wire \regFile|regData~24_regout ;
wire \regFile|regData~641_combout ;
wire \regFile|regData~642_combout ;
wire \aluMux|dataOut[24]~26_combout ;
wire \alu1|Add0~49 ;
wire \alu1|Add0~50_combout ;
wire \regFile|regData~57_regout ;
wire \regFile|regData~25_regout ;
wire \regFile|regData~647_combout ;
wire \regFile|regData~648_combout ;
wire \regFile|regData~728_combout ;
wire \regFile|regData~729_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \dataMux|dataOut[25]~123_combout ;
wire \dataMux|dataOut[25]~90_combout ;
wire \regFile|regData~649_combout ;
wire \regFile|regData~650_combout ;
wire \regFile|regData~643_combout ;
wire \regFile|regData~644_combout ;
wire \alu1|Add1~47 ;
wire \alu1|Add1~49 ;
wire \alu1|Add1~50_combout ;
wire \dataMux|dataOut[25]~91_combout ;
wire \regFile|regData~249_regout ;
wire \regFile|regData~217_regout ;
wire \regFile|regData~645_combout ;
wire \regFile|regData~646_combout ;
wire \aluMux|dataOut[25]~27_combout ;
wire \alu1|Add0~51 ;
wire \alu1|Add0~52_combout ;
wire \alu1|Add1~51 ;
wire \alu1|Add1~52_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a26 ;
wire \dataMux|dataOut[26]~124_combout ;
wire \dataMux|dataOut[26]~92_combout ;
wire \dataMux|dataOut[26]~93_combout ;
wire \regFile|regData~58_regout ;
wire \regFile|regData~26_regout ;
wire \regFile|regData~653_combout ;
wire \regFile|regData~654_combout ;
wire \regFile|regData~250_regout ;
wire \regFile|regData~218_regout ;
wire \regFile|regData~651_combout ;
wire \regFile|regData~652_combout ;
wire \aluMux|dataOut[26]~28_combout ;
wire \alu1|Add1~53 ;
wire \alu1|Add1~54_combout ;
wire \regFile|regData~251_regout ;
wire \regFile|regData~219_regout ;
wire \regFile|regData~657_combout ;
wire \regFile|regData~658_combout ;
wire \regFile|regData~730_combout ;
wire \regFile|regData~731_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \dataMux|dataOut[27]~125_combout ;
wire \dataMux|dataOut[27]~94_combout ;
wire \dataMux|dataOut[27]~95_combout ;
wire \regFile|regData~59_regout ;
wire \regFile|regData~27_regout ;
wire \regFile|regData~659_combout ;
wire \regFile|regData~660_combout ;
wire \aluMux|dataOut[27]~29_combout ;
wire \alu1|Add1~55 ;
wire \alu1|Add1~56_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a28 ;
wire \dataMux|dataOut[28]~126_combout ;
wire \dataMux|dataOut[28]~96_combout ;
wire \dataMux|dataOut[28]~97_combout ;
wire \regFile|regData~60_regout ;
wire \regFile|regData~28_regout ;
wire \regFile|regData~665_combout ;
wire \regFile|regData~666_combout ;
wire \regFile|regData~252_regout ;
wire \regFile|regData~220_regout ;
wire \regFile|regData~663_combout ;
wire \regFile|regData~664_combout ;
wire \aluMux|dataOut[28]~30_combout ;
wire \regFile|regData~662_combout ;
wire \alu1|Add0~53 ;
wire \alu1|Add0~55 ;
wire \alu1|Add0~57 ;
wire \alu1|Add0~58_combout ;
wire \alu1|Mux3~0_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a29 ;
wire \dataMux|dataOut[29]~127_combout ;
wire \regFile|regData~253_regout ;
wire \regFile|regData~673_combout ;
wire \regFile|regData~221_regout ;
wire \regFile|regData~674_combout ;
wire \alu1|Add0~59 ;
wire \alu1|Add0~60_combout ;
wire \regFile|regData~733_combout ;
wire \regFile|regData~687_combout ;
wire \regFile|regData~688_combout ;
wire \regFile|regData~734_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \dataMux|dataOut[30]~129_combout ;
wire \dataMux|dataOut[30]~100_combout ;
wire \alu1|Add1~57 ;
wire \alu1|Add1~59_cout ;
wire \alu1|Add1~60_combout ;
wire \dataMux|dataOut[30]~101_combout ;
wire \regFile|regData~222_regout ;
wire \regFile|regData~685_combout ;
wire \regFile|regData~686_combout ;
wire \alu1|Add1~61 ;
wire \alu1|Add1~62_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a31 ;
wire \dataMux|dataOut[31]~130_combout ;
wire \dataMux|dataOut[31]~102_combout ;
wire \dataMux|dataOut[31]~103_combout ;
wire \regFile|regData~31_regout ;
wire \regFile|regData~689_combout ;
wire \regFile|regData~63_regout ;
wire \regFile|regData~690_combout ;
wire \aluMux|dataOut[31]~34_combout ;
wire \regFile|regData~669_combout ;
wire \regFile|regData~670_combout ;
wire \aluMux|dataOut[29]~31_combout ;
wire \regFile|regData~667_combout ;
wire \regFile|regData~668_combout ;
wire \aluMux|dataOut[21]~23_combout ;
wire \regFile|regData~243_regout ;
wire \regFile|regData~613_combout ;
wire \regFile|regData~614_combout ;
wire \regFile|regData~603_combout ;
wire \regFile|regData~604_combout ;
wire \aluMux|dataOut[18]~20_combout ;
wire \aluMux|dataOut[17]~19_combout ;
wire \regFile|regData~236_regout ;
wire \regFile|regData~204_regout ;
wire \regFile|regData~570_combout ;
wire \regFile|regData~44feeder_combout ;
wire \regFile|regData~44_regout ;
wire \regFile|regData~569_combout ;
wire \regFile|regData~571_combout ;
wire \regFile|regData~560_combout ;
wire \regFile|regData~561_combout ;
wire \aluMux|dataOut[11]~13_combout ;
wire \regFile|regData~525_combout ;
wire \regFile|regData~524_combout ;
wire \regFile|regData~526_combout ;
wire \regFile|regData~694_combout ;
wire \regFile|regData~693_combout ;
wire \regFile|regData~695_combout ;
wire \alu1|LessThan1~1_cout ;
wire \alu1|LessThan1~3_cout ;
wire \alu1|LessThan1~5_cout ;
wire \alu1|LessThan1~7_cout ;
wire \alu1|LessThan1~9_cout ;
wire \alu1|LessThan1~11_cout ;
wire \alu1|LessThan1~13_cout ;
wire \alu1|LessThan1~15_cout ;
wire \alu1|LessThan1~17_cout ;
wire \alu1|LessThan1~19_cout ;
wire \alu1|LessThan1~21_cout ;
wire \alu1|LessThan1~23_cout ;
wire \alu1|LessThan1~25_cout ;
wire \alu1|LessThan1~27_cout ;
wire \alu1|LessThan1~29_cout ;
wire \alu1|LessThan1~31_cout ;
wire \alu1|LessThan1~33_cout ;
wire \alu1|LessThan1~35_cout ;
wire \alu1|LessThan1~37_cout ;
wire \alu1|LessThan1~39_cout ;
wire \alu1|LessThan1~41_cout ;
wire \alu1|LessThan1~43_cout ;
wire \alu1|LessThan1~45_cout ;
wire \alu1|LessThan1~47_cout ;
wire \alu1|LessThan1~49_cout ;
wire \alu1|LessThan1~51_cout ;
wire \alu1|LessThan1~53_cout ;
wire \alu1|LessThan1~55_cout ;
wire \alu1|LessThan1~57_cout ;
wire \alu1|LessThan1~59_cout ;
wire \alu1|LessThan1~61_cout ;
wire \alu1|LessThan1~62_combout ;
wire \contr|pcSel[0]~28_combout ;
wire \contr|pcSel[0]~26_combout ;
wire \regFile|regData~637_combout ;
wire \regFile|regData~638_combout ;
wire \aluMux|dataOut[3]~35_combout ;
wire \alu1|LessThan0~1_cout ;
wire \alu1|LessThan0~3_cout ;
wire \alu1|LessThan0~5_cout ;
wire \alu1|LessThan0~7_cout ;
wire \alu1|LessThan0~9_cout ;
wire \alu1|LessThan0~11_cout ;
wire \alu1|LessThan0~13_cout ;
wire \alu1|LessThan0~15_cout ;
wire \alu1|LessThan0~17_cout ;
wire \alu1|LessThan0~19_cout ;
wire \alu1|LessThan0~21_cout ;
wire \alu1|LessThan0~23_cout ;
wire \alu1|LessThan0~25_cout ;
wire \alu1|LessThan0~27_cout ;
wire \alu1|LessThan0~29_cout ;
wire \alu1|LessThan0~31_cout ;
wire \alu1|LessThan0~33_cout ;
wire \alu1|LessThan0~35_cout ;
wire \alu1|LessThan0~37_cout ;
wire \alu1|LessThan0~39_cout ;
wire \alu1|LessThan0~41_cout ;
wire \alu1|LessThan0~43_cout ;
wire \alu1|LessThan0~45_cout ;
wire \alu1|LessThan0~47_cout ;
wire \alu1|LessThan0~49_cout ;
wire \alu1|LessThan0~51_cout ;
wire \alu1|LessThan0~53_cout ;
wire \alu1|LessThan0~55_cout ;
wire \alu1|LessThan0~57_cout ;
wire \alu1|LessThan0~59_cout ;
wire \alu1|LessThan0~61_cout ;
wire \alu1|LessThan0~62_combout ;
wire \contr|pcSel[0]~27_combout ;
wire \contr|pcSel[0]~3_combout ;
wire \contr|pcSel[0]~4_combout ;
wire \contr|pcSel[0]~5_combout ;
wire \regFile|regData~576_combout ;
wire \regFile|regData~45_regout ;
wire \regFile|regData~575_combout ;
wire \regFile|regData~577_combout ;
wire \contr|pcSel[0]~8_combout ;
wire \aluMux|dataOut[9]~11_combout ;
wire \contr|pcSel[0]~6_combout ;
wire \contr|pcSel[0]~9_combout ;
wire \contr|pcSel[0]~13_combout ;
wire \contr|pcSel[0]~10_combout ;
wire \contr|pcSel[0]~12_combout ;
wire \contr|pcSel[0]~14_combout ;
wire \regFile|regData~675_combout ;
wire \regFile|regData~676_combout ;
wire \regFile|regData~677_combout ;
wire \contr|pcSel[0]~20_combout ;
wire \contr|pcSel[0]~22_combout ;
wire \contr|pcSel[0]~21_combout ;
wire \contr|pcSel[0]~23_combout ;
wire \contr|pcSel[0]~24_combout ;
wire \contr|pcSel[0]~25_combout ;
wire \contr|pcSel[0]~29_combout ;
wire \alu0|pcOut[7]~10_combout ;
wire \pc|dataOut[7]~2_combout ;
wire \instMem|data~0_combout ;
wire \instMem|data~6_combout ;
wire \alu1|Add0~0_combout ;
wire \alu1|out[0]~0_combout ;
wire \contr|Mux5~0_combout ;
wire \instMem|data~16_combout ;
wire \instMem|data~17_combout ;
wire \seg0|dOut[0]~0_combout ;
wire \seg0|dOut[1]~1_combout ;
wire \seg0|dOut[6]~2_combout ;
wire \alu2|pcOut[6]~6_combout ;
wire \pc|dataOut~9_combout ;
wire \seg1|dOut[0]~0_combout ;
wire \seg1|dOut[1]~1_combout ;
wire \seg1|dOut[2]~2_combout ;
wire \seg1|dOut[3]~3_combout ;
wire \seg1|dOut[4]~4_combout ;
wire \seg1|dOut[5]~5_combout ;
wire \seg1|dOut[6]~6_combout ;
wire \seg2|dOut[0]~0_combout ;
wire \seg2|dOut[1]~1_combout ;
wire \seg2|dOut[2]~2_combout ;
wire \seg2|dOut[3]~3_combout ;
wire \seg2|dOut[4]~4_combout ;
wire \seg2|dOut[5]~5_combout ;
wire \seg2|dOut[6]~6_combout ;
wire \pc|dataOut~12_combout ;
wire \seg3|dOut[0]~0_combout ;
wire \seg3|dOut[1]~1_combout ;
wire \seg3|dOut[2]~2_combout ;
wire \seg3|dOut[3]~3_combout ;
wire \seg3|dOut[4]~4_combout ;
wire \seg3|dOut[5]~5_combout ;
wire \seg3|dOut[6]~6_combout ;
wire [15:0] bounceCount;
wire [31:0] \pc|dataOut ;
wire [31:0] \dataMux|dataOut ;
wire [3:0] \KEY~combout ;
wire [31:0] \dataMem|sw_reg ;
wire [9:0] switches;
wire [9:0] \SW~combout ;
wire [3:0] keyIn;
wire [31:0] \dataMem|key_reg ;
wire [9:0] lastSwitches;

wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \dataMem|data_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;

assign \dataMem|data_rtl_0|auto_generated|ram_block1a6~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a7  = \dataMem|data_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a4  = \dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a5~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a8  = \dataMem|data_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a9~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a10  = \dataMem|data_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a11~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a12  = \dataMem|data_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a13~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a14  = \dataMem|data_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a15~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a16  = \dataMem|data_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a17~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a18  = \dataMem|data_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a19~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a20  = \dataMem|data_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a21~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a22  = \dataMem|data_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a23~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a24  = \dataMem|data_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a25~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a26  = \dataMem|data_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a27~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a28  = \dataMem|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a1~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a29  = \dataMem|data_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a30~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a31  = \dataMem|data_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a2~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a3  = \dataMem|data_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

// Location: LCCOMB_X20_Y15_N0
cycloneii_lcell_comb \alu2|pcOut[3]~0 (
// Equation(s):
// \alu2|pcOut[3]~0_combout  = (\instMem|data~12_combout  & (\alu0|pcOut[3]~2_combout  & VCC)) # (!\instMem|data~12_combout  & (\alu0|pcOut[3]~2_combout  $ (VCC)))
// \alu2|pcOut[3]~1  = CARRY((!\instMem|data~12_combout  & \alu0|pcOut[3]~2_combout ))

	.dataa(\instMem|data~12_combout ),
	.datab(\alu0|pcOut[3]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu2|pcOut[3]~0_combout ),
	.cout(\alu2|pcOut[3]~1 ));
// synopsys translate_off
defparam \alu2|pcOut[3]~0 .lut_mask = 16'h9944;
defparam \alu2|pcOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneii_lcell_comb \alu2|pcOut[4]~2 (
// Equation(s):
// \alu2|pcOut[4]~2_combout  = (\alu0|pcOut[4]~4_combout  & ((\instMem|data~14_combout  & (\alu2|pcOut[3]~1  & VCC)) # (!\instMem|data~14_combout  & (!\alu2|pcOut[3]~1 )))) # (!\alu0|pcOut[4]~4_combout  & ((\instMem|data~14_combout  & (!\alu2|pcOut[3]~1 )) # 
// (!\instMem|data~14_combout  & ((\alu2|pcOut[3]~1 ) # (GND)))))
// \alu2|pcOut[4]~3  = CARRY((\alu0|pcOut[4]~4_combout  & (!\instMem|data~14_combout  & !\alu2|pcOut[3]~1 )) # (!\alu0|pcOut[4]~4_combout  & ((!\alu2|pcOut[3]~1 ) # (!\instMem|data~14_combout ))))

	.dataa(\alu0|pcOut[4]~4_combout ),
	.datab(\instMem|data~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[3]~1 ),
	.combout(\alu2|pcOut[4]~2_combout ),
	.cout(\alu2|pcOut[4]~3 ));
// synopsys translate_off
defparam \alu2|pcOut[4]~2 .lut_mask = 16'h9617;
defparam \alu2|pcOut[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneii_lcell_comb \alu2|pcOut[5]~4 (
// Equation(s):
// \alu2|pcOut[5]~4_combout  = ((\alu0|pcOut[5]~6_combout  $ (\instMem|data~12_combout  $ (\alu2|pcOut[4]~3 )))) # (GND)
// \alu2|pcOut[5]~5  = CARRY((\alu0|pcOut[5]~6_combout  & ((!\alu2|pcOut[4]~3 ) # (!\instMem|data~12_combout ))) # (!\alu0|pcOut[5]~6_combout  & (!\instMem|data~12_combout  & !\alu2|pcOut[4]~3 )))

	.dataa(\alu0|pcOut[5]~6_combout ),
	.datab(\instMem|data~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[4]~3 ),
	.combout(\alu2|pcOut[5]~4_combout ),
	.cout(\alu2|pcOut[5]~5 ));
// synopsys translate_off
defparam \alu2|pcOut[5]~4 .lut_mask = 16'h962B;
defparam \alu2|pcOut[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneii_lcell_comb \alu2|pcOut[7]~8 (
// Equation(s):
// \alu2|pcOut[7]~8_combout  = (\alu0|pcOut[7]~10_combout  & (\alu2|pcOut[6]~7  $ (GND))) # (!\alu0|pcOut[7]~10_combout  & (!\alu2|pcOut[6]~7  & VCC))
// \alu2|pcOut[7]~9  = CARRY((\alu0|pcOut[7]~10_combout  & !\alu2|pcOut[6]~7 ))

	.dataa(\alu0|pcOut[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[6]~7 ),
	.combout(\alu2|pcOut[7]~8_combout ),
	.cout(\alu2|pcOut[7]~9 ));
// synopsys translate_off
defparam \alu2|pcOut[7]~8 .lut_mask = 16'hA50A;
defparam \alu2|pcOut[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneii_lcell_comb \alu2|pcOut[8]~10 (
// Equation(s):
// \alu2|pcOut[8]~10_combout  = (\instMem|data~7_combout  & ((\alu0|pcOut[8]~12_combout  & (!\alu2|pcOut[7]~9 )) # (!\alu0|pcOut[8]~12_combout  & ((\alu2|pcOut[7]~9 ) # (GND))))) # (!\instMem|data~7_combout  & ((\alu0|pcOut[8]~12_combout  & (\alu2|pcOut[7]~9 
//  & VCC)) # (!\alu0|pcOut[8]~12_combout  & (!\alu2|pcOut[7]~9 ))))
// \alu2|pcOut[8]~11  = CARRY((\instMem|data~7_combout  & ((!\alu2|pcOut[7]~9 ) # (!\alu0|pcOut[8]~12_combout ))) # (!\instMem|data~7_combout  & (!\alu0|pcOut[8]~12_combout  & !\alu2|pcOut[7]~9 )))

	.dataa(\instMem|data~7_combout ),
	.datab(\alu0|pcOut[8]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[7]~9 ),
	.combout(\alu2|pcOut[8]~10_combout ),
	.cout(\alu2|pcOut[8]~11 ));
// synopsys translate_off
defparam \alu2|pcOut[8]~10 .lut_mask = 16'h692B;
defparam \alu2|pcOut[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneii_lcell_comb \alu2|pcOut[9]~12 (
// Equation(s):
// \alu2|pcOut[9]~12_combout  = ((\instMem|data~7_combout  $ (\alu0|pcOut[9]~14_combout  $ (\alu2|pcOut[8]~11 )))) # (GND)
// \alu2|pcOut[9]~13  = CARRY((\instMem|data~7_combout  & (\alu0|pcOut[9]~14_combout  & !\alu2|pcOut[8]~11 )) # (!\instMem|data~7_combout  & ((\alu0|pcOut[9]~14_combout ) # (!\alu2|pcOut[8]~11 ))))

	.dataa(\instMem|data~7_combout ),
	.datab(\alu0|pcOut[9]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[8]~11 ),
	.combout(\alu2|pcOut[9]~12_combout ),
	.cout(\alu2|pcOut[9]~13 ));
// synopsys translate_off
defparam \alu2|pcOut[9]~12 .lut_mask = 16'h964D;
defparam \alu2|pcOut[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneii_lcell_comb \alu2|pcOut[10]~14 (
// Equation(s):
// \alu2|pcOut[10]~14_combout  = (\alu0|pcOut[10]~16_combout  & (!\alu2|pcOut[9]~13 )) # (!\alu0|pcOut[10]~16_combout  & ((\alu2|pcOut[9]~13 ) # (GND)))
// \alu2|pcOut[10]~15  = CARRY((!\alu2|pcOut[9]~13 ) # (!\alu0|pcOut[10]~16_combout ))

	.dataa(\alu0|pcOut[10]~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[9]~13 ),
	.combout(\alu2|pcOut[10]~14_combout ),
	.cout(\alu2|pcOut[10]~15 ));
// synopsys translate_off
defparam \alu2|pcOut[10]~14 .lut_mask = 16'h5A5F;
defparam \alu2|pcOut[10]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneii_lcell_comb \alu1|Add0~32 (
// Equation(s):
// \alu1|Add0~32_combout  = ((\regFile|regData~596_combout  $ (\aluMux|dataOut[16]~18_combout  $ (!\alu1|Add0~31 )))) # (GND)
// \alu1|Add0~33  = CARRY((\regFile|regData~596_combout  & ((\aluMux|dataOut[16]~18_combout ) # (!\alu1|Add0~31 ))) # (!\regFile|regData~596_combout  & (\aluMux|dataOut[16]~18_combout  & !\alu1|Add0~31 )))

	.dataa(\regFile|regData~596_combout ),
	.datab(\aluMux|dataOut[16]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~31 ),
	.combout(\alu1|Add0~32_combout ),
	.cout(\alu1|Add0~33 ));
// synopsys translate_off
defparam \alu1|Add0~32 .lut_mask = 16'h698E;
defparam \alu1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneii_lcell_comb \alu1|Add0~40 (
// Equation(s):
// \alu1|Add0~40_combout  = ((\regFile|regData~620_combout  $ (\aluMux|dataOut[20]~22_combout  $ (!\alu1|Add0~39 )))) # (GND)
// \alu1|Add0~41  = CARRY((\regFile|regData~620_combout  & ((\aluMux|dataOut[20]~22_combout ) # (!\alu1|Add0~39 ))) # (!\regFile|regData~620_combout  & (\aluMux|dataOut[20]~22_combout  & !\alu1|Add0~39 )))

	.dataa(\regFile|regData~620_combout ),
	.datab(\aluMux|dataOut[20]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~39 ),
	.combout(\alu1|Add0~40_combout ),
	.cout(\alu1|Add0~41 ));
// synopsys translate_off
defparam \alu1|Add0~40 .lut_mask = 16'h698E;
defparam \alu1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneii_lcell_comb \alu1|Add0~44 (
// Equation(s):
// \alu1|Add0~44_combout  = ((\aluMux|dataOut[22]~24_combout  $ (\regFile|regData~632_combout  $ (!\alu1|Add0~43 )))) # (GND)
// \alu1|Add0~45  = CARRY((\aluMux|dataOut[22]~24_combout  & ((\regFile|regData~632_combout ) # (!\alu1|Add0~43 ))) # (!\aluMux|dataOut[22]~24_combout  & (\regFile|regData~632_combout  & !\alu1|Add0~43 )))

	.dataa(\aluMux|dataOut[22]~24_combout ),
	.datab(\regFile|regData~632_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~43 ),
	.combout(\alu1|Add0~44_combout ),
	.cout(\alu1|Add0~45 ));
// synopsys translate_off
defparam \alu1|Add0~44 .lut_mask = 16'h698E;
defparam \alu1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneii_lcell_comb \alu1|Add0~54 (
// Equation(s):
// \alu1|Add0~54_combout  = (\aluMux|dataOut[27]~29_combout  & ((\regFile|regData~662_combout  & (\alu1|Add0~53  & VCC)) # (!\regFile|regData~662_combout  & (!\alu1|Add0~53 )))) # (!\aluMux|dataOut[27]~29_combout  & ((\regFile|regData~662_combout  & 
// (!\alu1|Add0~53 )) # (!\regFile|regData~662_combout  & ((\alu1|Add0~53 ) # (GND)))))
// \alu1|Add0~55  = CARRY((\aluMux|dataOut[27]~29_combout  & (!\regFile|regData~662_combout  & !\alu1|Add0~53 )) # (!\aluMux|dataOut[27]~29_combout  & ((!\alu1|Add0~53 ) # (!\regFile|regData~662_combout ))))

	.dataa(\aluMux|dataOut[27]~29_combout ),
	.datab(\regFile|regData~662_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~53 ),
	.combout(\alu1|Add0~54_combout ),
	.cout(\alu1|Add0~55 ));
// synopsys translate_off
defparam \alu1|Add0~54 .lut_mask = 16'h9617;
defparam \alu1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneii_lcell_comb \alu1|Add0~56 (
// Equation(s):
// \alu1|Add0~56_combout  = ((\regFile|regData~668_combout  $ (\aluMux|dataOut[28]~30_combout  $ (!\alu1|Add0~55 )))) # (GND)
// \alu1|Add0~57  = CARRY((\regFile|regData~668_combout  & ((\aluMux|dataOut[28]~30_combout ) # (!\alu1|Add0~55 ))) # (!\regFile|regData~668_combout  & (\aluMux|dataOut[28]~30_combout  & !\alu1|Add0~55 )))

	.dataa(\regFile|regData~668_combout ),
	.datab(\aluMux|dataOut[28]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~55 ),
	.combout(\alu1|Add0~56_combout ),
	.cout(\alu1|Add0~57 ));
// synopsys translate_off
defparam \alu1|Add0~56 .lut_mask = 16'h698E;
defparam \alu1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X17_Y17
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~529_combout ,\regFile|regData~709_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500516210406619811980601190052450504604052255555555;
// synopsys translate_on

// Location: M4K_X17_Y13
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~711_combout ,\regFile|regData~710_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400042208201000A080202200080022A0200822001155555555;
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \alu1|Add1~20 (
// Equation(s):
// \alu1|Add1~20_combout  = ((\regFile|regData~559_combout  $ (\aluMux|dataOut[10]~12_combout  $ (\alu1|Add1~19 )))) # (GND)
// \alu1|Add1~21  = CARRY((\regFile|regData~559_combout  & ((!\alu1|Add1~19 ) # (!\aluMux|dataOut[10]~12_combout ))) # (!\regFile|regData~559_combout  & (!\aluMux|dataOut[10]~12_combout  & !\alu1|Add1~19 )))

	.dataa(\regFile|regData~559_combout ),
	.datab(\aluMux|dataOut[10]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~19 ),
	.combout(\alu1|Add1~20_combout ),
	.cout(\alu1|Add1~21 ));
// synopsys translate_off
defparam \alu1|Add1~20 .lut_mask = 16'h962B;
defparam \alu1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \alu1|Add1~30 (
// Equation(s):
// \alu1|Add1~30_combout  = (\regFile|regData~589_combout  & ((\aluMux|dataOut[15]~17_combout  & (!\alu1|Add1~29 )) # (!\aluMux|dataOut[15]~17_combout  & (\alu1|Add1~29  & VCC)))) # (!\regFile|regData~589_combout  & ((\aluMux|dataOut[15]~17_combout  & 
// ((\alu1|Add1~29 ) # (GND))) # (!\aluMux|dataOut[15]~17_combout  & (!\alu1|Add1~29 ))))
// \alu1|Add1~31  = CARRY((\regFile|regData~589_combout  & (\aluMux|dataOut[15]~17_combout  & !\alu1|Add1~29 )) # (!\regFile|regData~589_combout  & ((\aluMux|dataOut[15]~17_combout ) # (!\alu1|Add1~29 ))))

	.dataa(\regFile|regData~589_combout ),
	.datab(\aluMux|dataOut[15]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~29 ),
	.combout(\alu1|Add1~30_combout ),
	.cout(\alu1|Add1~31 ));
// synopsys translate_off
defparam \alu1|Add1~30 .lut_mask = 16'h694D;
defparam \alu1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X17_Y14
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~721_combout ,\regFile|regData~720_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC00000C300000CC000030C400303300000300000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \alu1|Add1~38 (
// Equation(s):
// \alu1|Add1~38_combout  = (\regFile|regData~614_combout  & ((\aluMux|dataOut[19]~21_combout  & (!\alu1|Add1~37 )) # (!\aluMux|dataOut[19]~21_combout  & (\alu1|Add1~37  & VCC)))) # (!\regFile|regData~614_combout  & ((\aluMux|dataOut[19]~21_combout  & 
// ((\alu1|Add1~37 ) # (GND))) # (!\aluMux|dataOut[19]~21_combout  & (!\alu1|Add1~37 ))))
// \alu1|Add1~39  = CARRY((\regFile|regData~614_combout  & (\aluMux|dataOut[19]~21_combout  & !\alu1|Add1~37 )) # (!\regFile|regData~614_combout  & ((\aluMux|dataOut[19]~21_combout ) # (!\alu1|Add1~37 ))))

	.dataa(\regFile|regData~614_combout ),
	.datab(\aluMux|dataOut[19]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~37 ),
	.combout(\alu1|Add1~38_combout ),
	.cout(\alu1|Add1~39 ));
// synopsys translate_off
defparam \alu1|Add1~38 .lut_mask = 16'h694D;
defparam \alu1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \alu1|Add1~48 (
// Equation(s):
// \alu1|Add1~48_combout  = ((\aluMux|dataOut[24]~26_combout  $ (\regFile|regData~644_combout  $ (\alu1|Add1~47 )))) # (GND)
// \alu1|Add1~49  = CARRY((\aluMux|dataOut[24]~26_combout  & (\regFile|regData~644_combout  & !\alu1|Add1~47 )) # (!\aluMux|dataOut[24]~26_combout  & ((\regFile|regData~644_combout ) # (!\alu1|Add1~47 ))))

	.dataa(\aluMux|dataOut[24]~26_combout ),
	.datab(\regFile|regData~644_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~47 ),
	.combout(\alu1|Add1~48_combout ),
	.cout(\alu1|Add1~49 ));
// synopsys translate_off
defparam \alu1|Add1~48 .lut_mask = 16'h964D;
defparam \alu1|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneii_lcell_comb \alu1|Add0~60 (
// Equation(s):
// \alu1|Add0~60_combout  = ((\regFile|regData~686_combout  $ (\aluMux|dataOut[30]~33_combout  $ (!\alu1|Add0~59 )))) # (GND)
// \alu1|Add0~61  = CARRY((\regFile|regData~686_combout  & ((\aluMux|dataOut[30]~33_combout ) # (!\alu1|Add0~59 ))) # (!\regFile|regData~686_combout  & (\aluMux|dataOut[30]~33_combout  & !\alu1|Add0~59 )))

	.dataa(\regFile|regData~686_combout ),
	.datab(\aluMux|dataOut[30]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~59 ),
	.combout(\alu1|Add0~60_combout ),
	.cout(\alu1|Add0~61 ));
// synopsys translate_off
defparam \alu1|Add0~60 .lut_mask = 16'h698E;
defparam \alu1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneii_lcell_comb \alu1|Add0~62 (
// Equation(s):
// \alu1|Add0~62_combout  = \regFile|regData~692_combout  $ (\alu1|Add0~61  $ (\aluMux|dataOut[31]~34_combout ))

	.dataa(vcc),
	.datab(\regFile|regData~692_combout ),
	.datac(vcc),
	.datad(\aluMux|dataOut[31]~34_combout ),
	.cin(\alu1|Add0~61 ),
	.combout(\alu1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~62 .lut_mask = 16'hC33C;
defparam \alu1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X41_Y17
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~704_combout ,\regFile|regData~698_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE665699A65859A66596AA9A596A9516AAAA69A6A5AAFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneii_lcell_comb \alu2|pcOut[13]~20 (
// Equation(s):
// \alu2|pcOut[13]~20_combout  = (\alu0|pcOut[13]~22_combout  & (\alu2|pcOut[12]~19  $ (GND))) # (!\alu0|pcOut[13]~22_combout  & (!\alu2|pcOut[12]~19  & VCC))
// \alu2|pcOut[13]~21  = CARRY((\alu0|pcOut[13]~22_combout  & !\alu2|pcOut[12]~19 ))

	.dataa(\alu0|pcOut[13]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[12]~19 ),
	.combout(\alu2|pcOut[13]~20_combout ),
	.cout(\alu2|pcOut[13]~21 ));
// synopsys translate_off
defparam \alu2|pcOut[13]~20 .lut_mask = 16'hA50A;
defparam \alu2|pcOut[13]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y13_N11
cycloneii_lcell_ff \bounceCount[5] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[5]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[5]));

// Location: LCFF_X25_Y13_N23
cycloneii_lcell_ff \bounceCount[11] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[11]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[11]));

// Location: LCFF_X25_Y13_N25
cycloneii_lcell_ff \bounceCount[12] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[12]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[12]));

// Location: LCFF_X25_Y13_N27
cycloneii_lcell_ff \bounceCount[13] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[13]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[13]));

// Location: LCFF_X25_Y13_N29
cycloneii_lcell_ff \bounceCount[14] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[14]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[14]));

// Location: LCFF_X25_Y13_N31
cycloneii_lcell_ff \bounceCount[15] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[15]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[15]));

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \bounceCount[5]~33 (
// Equation(s):
// \bounceCount[5]~33_combout  = (bounceCount[5] & (!\bounceCount[4]~32 )) # (!bounceCount[5] & ((\bounceCount[4]~32 ) # (GND)))
// \bounceCount[5]~34  = CARRY((!\bounceCount[4]~32 ) # (!bounceCount[5]))

	.dataa(bounceCount[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[4]~32 ),
	.combout(\bounceCount[5]~33_combout ),
	.cout(\bounceCount[5]~34 ));
// synopsys translate_off
defparam \bounceCount[5]~33 .lut_mask = 16'h5A5F;
defparam \bounceCount[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \bounceCount[10]~43 (
// Equation(s):
// \bounceCount[10]~43_combout  = (bounceCount[10] & (\bounceCount[9]~42  $ (GND))) # (!bounceCount[10] & (!\bounceCount[9]~42  & VCC))
// \bounceCount[10]~44  = CARRY((bounceCount[10] & !\bounceCount[9]~42 ))

	.dataa(bounceCount[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[9]~42 ),
	.combout(\bounceCount[10]~43_combout ),
	.cout(\bounceCount[10]~44 ));
// synopsys translate_off
defparam \bounceCount[10]~43 .lut_mask = 16'hA50A;
defparam \bounceCount[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \bounceCount[11]~45 (
// Equation(s):
// \bounceCount[11]~45_combout  = (bounceCount[11] & (!\bounceCount[10]~44 )) # (!bounceCount[11] & ((\bounceCount[10]~44 ) # (GND)))
// \bounceCount[11]~46  = CARRY((!\bounceCount[10]~44 ) # (!bounceCount[11]))

	.dataa(vcc),
	.datab(bounceCount[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[10]~44 ),
	.combout(\bounceCount[11]~45_combout ),
	.cout(\bounceCount[11]~46 ));
// synopsys translate_off
defparam \bounceCount[11]~45 .lut_mask = 16'h3C3F;
defparam \bounceCount[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \bounceCount[12]~47 (
// Equation(s):
// \bounceCount[12]~47_combout  = (bounceCount[12] & (\bounceCount[11]~46  $ (GND))) # (!bounceCount[12] & (!\bounceCount[11]~46  & VCC))
// \bounceCount[12]~48  = CARRY((bounceCount[12] & !\bounceCount[11]~46 ))

	.dataa(bounceCount[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[11]~46 ),
	.combout(\bounceCount[12]~47_combout ),
	.cout(\bounceCount[12]~48 ));
// synopsys translate_off
defparam \bounceCount[12]~47 .lut_mask = 16'hA50A;
defparam \bounceCount[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \bounceCount[13]~49 (
// Equation(s):
// \bounceCount[13]~49_combout  = (bounceCount[13] & (!\bounceCount[12]~48 )) # (!bounceCount[13] & ((\bounceCount[12]~48 ) # (GND)))
// \bounceCount[13]~50  = CARRY((!\bounceCount[12]~48 ) # (!bounceCount[13]))

	.dataa(vcc),
	.datab(bounceCount[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[12]~48 ),
	.combout(\bounceCount[13]~49_combout ),
	.cout(\bounceCount[13]~50 ));
// synopsys translate_off
defparam \bounceCount[13]~49 .lut_mask = 16'h3C3F;
defparam \bounceCount[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneii_lcell_comb \bounceCount[14]~51 (
// Equation(s):
// \bounceCount[14]~51_combout  = (bounceCount[14] & (\bounceCount[13]~50  $ (GND))) # (!bounceCount[14] & (!\bounceCount[13]~50  & VCC))
// \bounceCount[14]~52  = CARRY((bounceCount[14] & !\bounceCount[13]~50 ))

	.dataa(vcc),
	.datab(bounceCount[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[13]~50 ),
	.combout(\bounceCount[14]~51_combout ),
	.cout(\bounceCount[14]~52 ));
// synopsys translate_off
defparam \bounceCount[14]~51 .lut_mask = 16'hC30C;
defparam \bounceCount[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \bounceCount[15]~53 (
// Equation(s):
// \bounceCount[15]~53_combout  = \bounceCount[14]~52  $ (bounceCount[15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(bounceCount[15]),
	.cin(\bounceCount[14]~52 ),
	.combout(\bounceCount[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \bounceCount[15]~53 .lut_mask = 16'h0FF0;
defparam \bounceCount[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y18_N11
cycloneii_lcell_ff \regFile|regData~231 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~231_regout ));

// Location: LCFF_X23_Y18_N17
cycloneii_lcell_ff \regFile|regData~196 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~196_regout ));

// Location: LCFF_X22_Y18_N7
cycloneii_lcell_ff \regFile|regData~0 (
	.clk(!\KEY~combout [0]),
	.datain(\regFile|regData~0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~0_regout ));

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \regFile|regData~532 (
// Equation(s):
// \regFile|regData~532_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & ((\regFile|regData~32_regout ))) # (!\contr|Mux10~0_combout  & (\regFile|regData~0_regout ))))

	.dataa(\contr|Mux10~0_combout ),
	.datab(\regFile|regData~0_regout ),
	.datac(\regFile|regData~32_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~532_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~532 .lut_mask = 16'h00E4;
defparam \regFile|regData~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N7
cycloneii_lcell_ff \regFile|regData~8 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~8_regout ));

// Location: LCCOMB_X23_Y19_N6
cycloneii_lcell_comb \regFile|regData~544 (
// Equation(s):
// \regFile|regData~544_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & (\regFile|regData~40_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~8_regout )))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~40_regout ),
	.datac(\regFile|regData~8_regout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~544_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~544 .lut_mask = 16'h4450;
defparam \regFile|regData~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N25
cycloneii_lcell_ff \regFile|regData~202 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[10]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~202_regout ));

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \contr|pcSel[0]~7 (
// Equation(s):
// \contr|pcSel[0]~7_combout  = (\aluMux|dataOut[11]~13_combout  & ((\aluMux|dataOut[10]~12_combout  $ (\regFile|regData~559_combout )) # (!\regFile|regData~565_combout ))) # (!\aluMux|dataOut[11]~13_combout  & ((\regFile|regData~565_combout ) # 
// (\aluMux|dataOut[10]~12_combout  $ (\regFile|regData~559_combout ))))

	.dataa(\aluMux|dataOut[11]~13_combout ),
	.datab(\regFile|regData~565_combout ),
	.datac(\aluMux|dataOut[10]~12_combout ),
	.datad(\regFile|regData~559_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~7 .lut_mask = 16'h6FF6;
defparam \contr|pcSel[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N13
cycloneii_lcell_ff \regFile|regData~238 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[14]~112_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~238_regout ));

// Location: LCFF_X20_Y18_N7
cycloneii_lcell_ff \regFile|regData~207 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[15]~113_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~207_regout ));

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \regFile|regData~590 (
// Equation(s):
// \regFile|regData~590_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~208_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~208_regout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~590_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~590 .lut_mask = 16'hC4C0;
defparam \regFile|regData~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \regFile|regData~591 (
// Equation(s):
// \regFile|regData~591_combout  = (\regFile|regData~590_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~240_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~240_regout ),
	.datad(\regFile|regData~590_combout ),
	.cin(gnd),
	.combout(\regFile|regData~591_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~591 .lut_mask = 16'hFB00;
defparam \regFile|regData~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N1
cycloneii_lcell_ff \regFile|regData~16 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[16]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~16_regout ));

// Location: LCCOMB_X27_Y15_N12
cycloneii_lcell_comb \contr|pcSel[0]~11 (
// Equation(s):
// \contr|pcSel[0]~11_combout  = (\aluMux|dataOut[16]~18_combout  & ((\regFile|regData~602_combout  $ (\aluMux|dataOut[17]~19_combout )) # (!\regFile|regData~596_combout ))) # (!\aluMux|dataOut[16]~18_combout  & ((\regFile|regData~596_combout ) # 
// (\regFile|regData~602_combout  $ (\aluMux|dataOut[17]~19_combout ))))

	.dataa(\aluMux|dataOut[16]~18_combout ),
	.datab(\regFile|regData~596_combout ),
	.datac(\regFile|regData~602_combout ),
	.datad(\aluMux|dataOut[17]~19_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~11 .lut_mask = 16'h6FF6;
defparam \contr|pcSel[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N9
cycloneii_lcell_ff \regFile|regData~242 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[18]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~242_regout ));

// Location: LCFF_X23_Y14_N25
cycloneii_lcell_ff \regFile|regData~210 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[18]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~210_regout ));

// Location: LCFF_X24_Y15_N13
cycloneii_lcell_ff \regFile|regData~53 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[21]~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~53_regout ));

// Location: LCFF_X23_Y15_N7
cycloneii_lcell_ff \regFile|regData~214 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[22]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~214_regout ));

// Location: LCCOMB_X27_Y15_N2
cycloneii_lcell_comb \contr|pcSel[0]~15 (
// Equation(s):
// \contr|pcSel[0]~15_combout  = (\regFile|regData~638_combout  & ((\aluMux|dataOut[22]~24_combout  $ (\regFile|regData~632_combout )) # (!\aluMux|dataOut[23]~25_combout ))) # (!\regFile|regData~638_combout  & ((\aluMux|dataOut[23]~25_combout ) # 
// (\aluMux|dataOut[22]~24_combout  $ (\regFile|regData~632_combout ))))

	.dataa(\regFile|regData~638_combout ),
	.datab(\aluMux|dataOut[22]~24_combout ),
	.datac(\regFile|regData~632_combout ),
	.datad(\aluMux|dataOut[23]~25_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~15 .lut_mask = 16'h7DBE;
defparam \contr|pcSel[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \contr|pcSel[0]~16 (
// Equation(s):
// \contr|pcSel[0]~16_combout  = (\aluMux|dataOut[24]~26_combout  & ((\regFile|regData~650_combout  $ (\aluMux|dataOut[25]~27_combout )) # (!\regFile|regData~644_combout ))) # (!\aluMux|dataOut[24]~26_combout  & ((\regFile|regData~644_combout ) # 
// (\regFile|regData~650_combout  $ (\aluMux|dataOut[25]~27_combout ))))

	.dataa(\aluMux|dataOut[24]~26_combout ),
	.datab(\regFile|regData~650_combout ),
	.datac(\regFile|regData~644_combout ),
	.datad(\aluMux|dataOut[25]~27_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~16 .lut_mask = 16'h7BDE;
defparam \contr|pcSel[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \regFile|regData~655 (
// Equation(s):
// \regFile|regData~655_combout  = (\contr|Mux2~1_combout  & (((\regFile|regData~250_regout ) # (!\regFile|regData~594_combout )))) # (!\contr|Mux2~1_combout  & (\regFile|regData~58_regout  & ((\regFile|regData~594_combout ))))

	.dataa(\regFile|regData~58_regout ),
	.datab(\regFile|regData~250_regout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~655_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~655 .lut_mask = 16'hCAF0;
defparam \regFile|regData~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \regFile|regData~656 (
// Equation(s):
// \regFile|regData~656_combout  = (\regFile|regData~655_combout  & ((\regFile|regData~218_regout ) # ((\regFile|regData~594_combout )))) # (!\regFile|regData~655_combout  & (((\regFile|regData~26_regout  & !\regFile|regData~594_combout ))))

	.dataa(\regFile|regData~218_regout ),
	.datab(\regFile|regData~26_regout ),
	.datac(\regFile|regData~655_combout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~656_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~656 .lut_mask = 16'hF0AC;
defparam \regFile|regData~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \regFile|regData~661 (
// Equation(s):
// \regFile|regData~661_combout  = (\contr|Mux2~1_combout  & (((\regFile|regData~251_regout ) # (!\regFile|regData~594_combout )))) # (!\contr|Mux2~1_combout  & (\regFile|regData~59_regout  & ((\regFile|regData~594_combout ))))

	.dataa(\regFile|regData~59_regout ),
	.datab(\contr|Mux2~1_combout ),
	.datac(\regFile|regData~251_regout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~661_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~661 .lut_mask = 16'hE2CC;
defparam \regFile|regData~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \contr|pcSel[0]~17 (
// Equation(s):
// \contr|pcSel[0]~17_combout  = (\aluMux|dataOut[27]~29_combout  & ((\regFile|regData~656_combout  $ (\aluMux|dataOut[26]~28_combout )) # (!\regFile|regData~662_combout ))) # (!\aluMux|dataOut[27]~29_combout  & ((\regFile|regData~662_combout ) # 
// (\regFile|regData~656_combout  $ (\aluMux|dataOut[26]~28_combout ))))

	.dataa(\aluMux|dataOut[27]~29_combout ),
	.datab(\regFile|regData~656_combout ),
	.datac(\aluMux|dataOut[26]~28_combout ),
	.datad(\regFile|regData~662_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~17 .lut_mask = 16'h7DBE;
defparam \contr|pcSel[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneii_lcell_comb \contr|pcSel[0]~18 (
// Equation(s):
// \contr|pcSel[0]~18_combout  = (\aluMux|dataOut[29]~31_combout  & ((\regFile|regData~668_combout  $ (\aluMux|dataOut[28]~30_combout )) # (!\regFile|regData~674_combout ))) # (!\aluMux|dataOut[29]~31_combout  & ((\regFile|regData~674_combout ) # 
// (\regFile|regData~668_combout  $ (\aluMux|dataOut[28]~30_combout ))))

	.dataa(\aluMux|dataOut[29]~31_combout ),
	.datab(\regFile|regData~668_combout ),
	.datac(\aluMux|dataOut[28]~30_combout ),
	.datad(\regFile|regData~674_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~18 .lut_mask = 16'h7DBE;
defparam \contr|pcSel[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneii_lcell_comb \contr|pcSel[0]~19 (
// Equation(s):
// \contr|pcSel[0]~19_combout  = (\contr|pcSel[0]~18_combout ) # ((\contr|pcSel[0]~15_combout ) # ((\contr|pcSel[0]~17_combout ) # (\contr|pcSel[0]~16_combout )))

	.dataa(\contr|pcSel[0]~18_combout ),
	.datab(\contr|pcSel[0]~15_combout ),
	.datac(\contr|pcSel[0]~17_combout ),
	.datad(\contr|pcSel[0]~16_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~19 .lut_mask = 16'hFFFE;
defparam \contr|pcSel[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N5
cycloneii_lcell_ff \dataMem|sw_reg[6] (
	.clk(!\KEY~combout [0]),
	.datain(\dataMem|sw_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [6]));

// Location: LCFF_X26_Y14_N9
cycloneii_lcell_ff \dataMem|sw_reg[7] (
	.clk(!\KEY~combout [0]),
	.datain(\dataMem|sw_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [7]));

// Location: LCCOMB_X20_Y17_N22
cycloneii_lcell_comb \dataMux|dataOut[11]~58 (
// Equation(s):
// \dataMux|dataOut[11]~58_combout  = (\instMem|data~5_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~22_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~22_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\alu1|Add0~22_combout ),
	.datac(\alu1|Add1~22_combout ),
	.datad(\instMem|data~15_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[11]~58 .lut_mask = 16'hA088;
defparam \dataMux|dataOut[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N5
cycloneii_lcell_ff \dataMem|key_reg[3] (
	.clk(!\KEY~combout [0]),
	.datain(\dataMem|key_reg[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|key_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|key_reg [3]));

// Location: LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \regFile|regData~710 (
// Equation(s):
// \regFile|regData~710_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~537_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~538_combout ))

	.dataa(\regFile|regData~538_combout ),
	.datab(vcc),
	.datac(\contr|Mux9~0_combout ),
	.datad(\regFile|regData~537_combout ),
	.cin(gnd),
	.combout(\regFile|regData~710_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~710 .lut_mask = 16'hFA0A;
defparam \regFile|regData~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \regFile|regData~711 (
// Equation(s):
// \regFile|regData~711_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~543_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~544_combout )))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~543_combout ),
	.datac(vcc),
	.datad(\regFile|regData~544_combout ),
	.cin(gnd),
	.combout(\regFile|regData~711_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~711 .lut_mask = 16'hDD88;
defparam \regFile|regData~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N3
cycloneii_lcell_ff \keyIn[3] (
	.clk(!\KEY~combout [0]),
	.datain(\keyIn[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(keyIn[3]));

// Location: LCCOMB_X26_Y13_N20
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!bounceCount[14] & (!bounceCount[13] & (!bounceCount[15] & !bounceCount[12])))

	.dataa(bounceCount[14]),
	.datab(bounceCount[13]),
	.datac(bounceCount[15]),
	.datad(bounceCount[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N15
cycloneii_lcell_ff \lastSwitches[3] (
	.clk(!\KEY~combout [0]),
	.datain(\lastSwitches[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[3]));

// Location: LCFF_X27_Y14_N21
cycloneii_lcell_ff \lastSwitches[5] (
	.clk(!\KEY~combout [0]),
	.datain(\lastSwitches[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[5]));

// Location: LCFF_X27_Y14_N25
cycloneii_lcell_ff \lastSwitches[4] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[4]));

// Location: LCCOMB_X27_Y14_N24
cycloneii_lcell_comb \bounceCount[2]~23 (
// Equation(s):
// \bounceCount[2]~23_combout  = (lastSwitches[5] & (switches[5] & (switches[4] $ (!lastSwitches[4])))) # (!lastSwitches[5] & (!switches[5] & (switches[4] $ (!lastSwitches[4]))))

	.dataa(lastSwitches[5]),
	.datab(switches[4]),
	.datac(lastSwitches[4]),
	.datad(switches[5]),
	.cin(gnd),
	.combout(\bounceCount[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bounceCount[2]~23 .lut_mask = 16'h8241;
defparam \bounceCount[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N23
cycloneii_lcell_ff \lastSwitches[7] (
	.clk(!\KEY~combout [0]),
	.datain(\lastSwitches[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[7]));

// Location: LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \contr|pcSel[0]~30 (
// Equation(s):
// \contr|pcSel[0]~30_combout  = (\contr|pcSel[0]~2_combout  & (!\alu1|LessThan0~62_combout  & ((\pc|dataOut [3]) # (!\instMem|data~12_combout ))))

	.dataa(\pc|dataOut [3]),
	.datab(\contr|pcSel[0]~2_combout ),
	.datac(\instMem|data~12_combout ),
	.datad(\alu1|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~30 .lut_mask = 16'h008C;
defparam \contr|pcSel[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneii_lcell_comb \dataMem|always1~8 (
// Equation(s):
// \dataMem|always1~8_combout  = (!\instMem|data~5_combout  & (\contr|Equal1~0_combout  & !\alu1|Mux3~0_combout ))

	.dataa(\instMem|data~5_combout ),
	.datab(vcc),
	.datac(\contr|Equal1~0_combout ),
	.datad(\alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\dataMem|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|always1~8 .lut_mask = 16'h0050;
defparam \dataMem|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N4
cycloneii_lcell_comb \dataMem|key_reg[3]~3 (
// Equation(s):
// \dataMem|key_reg[3]~3_combout  = !keyIn[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(keyIn[3]),
	.cin(gnd),
	.combout(\dataMem|key_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|key_reg[3]~3 .lut_mask = 16'h00FF;
defparam \dataMem|key_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \regFile|regData~0feeder (
// Equation(s):
// \regFile|regData~0feeder_combout  = \dataMux|dataOut[0]~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataMux|dataOut[0]~52_combout ),
	.cin(gnd),
	.combout(\regFile|regData~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~0feeder .lut_mask = 16'hFF00;
defparam \regFile|regData~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \dataMem|sw_reg[6]~feeder (
// Equation(s):
// \dataMem|sw_reg[6]~feeder_combout  = switches[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(switches[6]),
	.cin(gnd),
	.combout(\dataMem|sw_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|sw_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \dataMem|sw_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneii_lcell_comb \dataMem|sw_reg[7]~feeder (
// Equation(s):
// \dataMem|sw_reg[7]~feeder_combout  = switches[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(switches[7]),
	.cin(gnd),
	.combout(\dataMem|sw_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|sw_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \dataMem|sw_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneii_lcell_comb \lastSwitches[7]~feeder (
// Equation(s):
// \lastSwitches[7]~feeder_combout  = switches[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(switches[7]),
	.cin(gnd),
	.combout(\lastSwitches[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lastSwitches[7]~feeder .lut_mask = 16'hFF00;
defparam \lastSwitches[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneii_lcell_comb \lastSwitches[5]~feeder (
// Equation(s):
// \lastSwitches[5]~feeder_combout  = switches[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(switches[5]),
	.cin(gnd),
	.combout(\lastSwitches[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lastSwitches[5]~feeder .lut_mask = 16'hFF00;
defparam \lastSwitches[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneii_lcell_comb \lastSwitches[3]~feeder (
// Equation(s):
// \lastSwitches[3]~feeder_combout  = switches[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(switches[3]),
	.cin(gnd),
	.combout(\lastSwitches[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lastSwitches[3]~feeder .lut_mask = 16'hFF00;
defparam \lastSwitches[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N2
cycloneii_lcell_comb \keyIn[3]~feeder (
// Equation(s):
// \keyIn[3]~feeder_combout  = \KEY~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\keyIn[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyIn[3]~feeder .lut_mask = 16'hFF00;
defparam \keyIn[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \alu0|pcOut[2]~0 (
// Equation(s):
// \alu0|pcOut[2]~0_combout  = \pc|dataOut [2] $ (VCC)
// \alu0|pcOut[2]~1  = CARRY(\pc|dataOut [2])

	.dataa(vcc),
	.datab(\pc|dataOut [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu0|pcOut[2]~0_combout ),
	.cout(\alu0|pcOut[2]~1 ));
// synopsys translate_off
defparam \alu0|pcOut[2]~0 .lut_mask = 16'h33CC;
defparam \alu0|pcOut[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y16_N1
cycloneii_lcell_ff \pc|dataOut[2] (
	.clk(!\KEY~combout [0]),
	.datain(\alu0|pcOut[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [2]));

// Location: LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \alu0|pcOut[3]~2 (
// Equation(s):
// \alu0|pcOut[3]~2_combout  = (\pc|dataOut [3] & (!\alu0|pcOut[2]~1 )) # (!\pc|dataOut [3] & ((\alu0|pcOut[2]~1 ) # (GND)))
// \alu0|pcOut[3]~3  = CARRY((!\alu0|pcOut[2]~1 ) # (!\pc|dataOut [3]))

	.dataa(\pc|dataOut [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[2]~1 ),
	.combout(\alu0|pcOut[3]~2_combout ),
	.cout(\alu0|pcOut[3]~3 ));
// synopsys translate_off
defparam \alu0|pcOut[3]~2 .lut_mask = 16'h5A5F;
defparam \alu0|pcOut[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneii_lcell_comb \alu0|pcOut[4]~4 (
// Equation(s):
// \alu0|pcOut[4]~4_combout  = (\pc|dataOut [4] & (\alu0|pcOut[3]~3  $ (GND))) # (!\pc|dataOut [4] & (!\alu0|pcOut[3]~3  & VCC))
// \alu0|pcOut[4]~5  = CARRY((\pc|dataOut [4] & !\alu0|pcOut[3]~3 ))

	.dataa(vcc),
	.datab(\pc|dataOut [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[3]~3 ),
	.combout(\alu0|pcOut[4]~4_combout ),
	.cout(\alu0|pcOut[4]~5 ));
// synopsys translate_off
defparam \alu0|pcOut[4]~4 .lut_mask = 16'hC30C;
defparam \alu0|pcOut[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneii_lcell_comb \pc|dataOut~11 (
// Equation(s):
// \pc|dataOut~11_combout  = (\KEY~combout [1] & ((\contr|pcSel[0]~29_combout  & (\alu2|pcOut[4]~2_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[4]~4_combout )))))

	.dataa(\alu2|pcOut[4]~2_combout ),
	.datab(\contr|pcSel[0]~29_combout ),
	.datac(\alu0|pcOut[4]~4_combout ),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\pc|dataOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut~11 .lut_mask = 16'hB800;
defparam \pc|dataOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N17
cycloneii_lcell_ff \pc|dataOut[4] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [4]));

// Location: LCCOMB_X20_Y16_N6
cycloneii_lcell_comb \alu0|pcOut[5]~6 (
// Equation(s):
// \alu0|pcOut[5]~6_combout  = (\pc|dataOut [5] & (!\alu0|pcOut[4]~5 )) # (!\pc|dataOut [5] & ((\alu0|pcOut[4]~5 ) # (GND)))
// \alu0|pcOut[5]~7  = CARRY((!\alu0|pcOut[4]~5 ) # (!\pc|dataOut [5]))

	.dataa(\pc|dataOut [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[4]~5 ),
	.combout(\alu0|pcOut[5]~6_combout ),
	.cout(\alu0|pcOut[5]~7 ));
// synopsys translate_off
defparam \alu0|pcOut[5]~6 .lut_mask = 16'h5A5F;
defparam \alu0|pcOut[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \alu0|pcOut[6]~8 (
// Equation(s):
// \alu0|pcOut[6]~8_combout  = (\pc|dataOut [6] & (\alu0|pcOut[5]~7  $ (GND))) # (!\pc|dataOut [6] & (!\alu0|pcOut[5]~7  & VCC))
// \alu0|pcOut[6]~9  = CARRY((\pc|dataOut [6] & !\alu0|pcOut[5]~7 ))

	.dataa(\pc|dataOut [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[5]~7 ),
	.combout(\alu0|pcOut[6]~8_combout ),
	.cout(\alu0|pcOut[6]~9 ));
// synopsys translate_off
defparam \alu0|pcOut[6]~8 .lut_mask = 16'hA50A;
defparam \alu0|pcOut[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \alu0|pcOut[7]~10 (
// Equation(s):
// \alu0|pcOut[7]~10_combout  = (\pc|dataOut [7] & (!\alu0|pcOut[6]~9 )) # (!\pc|dataOut [7] & ((\alu0|pcOut[6]~9 ) # (GND)))
// \alu0|pcOut[7]~11  = CARRY((!\alu0|pcOut[6]~9 ) # (!\pc|dataOut [7]))

	.dataa(vcc),
	.datab(\pc|dataOut [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[6]~9 ),
	.combout(\alu0|pcOut[7]~10_combout ),
	.cout(\alu0|pcOut[7]~11 ));
// synopsys translate_off
defparam \alu0|pcOut[7]~10 .lut_mask = 16'h3C3F;
defparam \alu0|pcOut[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \alu0|pcOut[8]~12 (
// Equation(s):
// \alu0|pcOut[8]~12_combout  = (\pc|dataOut [8] & (\alu0|pcOut[7]~11  $ (GND))) # (!\pc|dataOut [8] & (!\alu0|pcOut[7]~11  & VCC))
// \alu0|pcOut[8]~13  = CARRY((\pc|dataOut [8] & !\alu0|pcOut[7]~11 ))

	.dataa(vcc),
	.datab(\pc|dataOut [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[7]~11 ),
	.combout(\alu0|pcOut[8]~12_combout ),
	.cout(\alu0|pcOut[8]~13 ));
// synopsys translate_off
defparam \alu0|pcOut[8]~12 .lut_mask = 16'hC30C;
defparam \alu0|pcOut[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneii_lcell_comb \pc|dataOut~10 (
// Equation(s):
// \pc|dataOut~10_combout  = (\KEY~combout [1] & ((\contr|pcSel[0]~29_combout  & (\alu2|pcOut[8]~10_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[8]~12_combout )))))

	.dataa(\alu2|pcOut[8]~10_combout ),
	.datab(\alu0|pcOut[8]~12_combout ),
	.datac(\contr|pcSel[0]~29_combout ),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\pc|dataOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut~10 .lut_mask = 16'hAC00;
defparam \pc|dataOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N29
cycloneii_lcell_ff \pc|dataOut[8] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [8]));

// Location: LCCOMB_X20_Y16_N14
cycloneii_lcell_comb \alu0|pcOut[9]~14 (
// Equation(s):
// \alu0|pcOut[9]~14_combout  = (\pc|dataOut [9] & (!\alu0|pcOut[8]~13 )) # (!\pc|dataOut [9] & ((\alu0|pcOut[8]~13 ) # (GND)))
// \alu0|pcOut[9]~15  = CARRY((!\alu0|pcOut[8]~13 ) # (!\pc|dataOut [9]))

	.dataa(vcc),
	.datab(\pc|dataOut [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[8]~13 ),
	.combout(\alu0|pcOut[9]~14_combout ),
	.cout(\alu0|pcOut[9]~15 ));
// synopsys translate_off
defparam \alu0|pcOut[9]~14 .lut_mask = 16'h3C3F;
defparam \alu0|pcOut[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneii_lcell_comb \pc|dataOut[9]~3 (
// Equation(s):
// \pc|dataOut[9]~3_combout  = (\contr|pcSel[0]~29_combout  & (\alu2|pcOut[9]~12_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[9]~14_combout )))

	.dataa(\alu2|pcOut[9]~12_combout ),
	.datab(vcc),
	.datac(\contr|pcSel[0]~29_combout ),
	.datad(\alu0|pcOut[9]~14_combout ),
	.cin(gnd),
	.combout(\pc|dataOut[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut[9]~3 .lut_mask = 16'hAFA0;
defparam \pc|dataOut[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N27
cycloneii_lcell_ff \pc|dataOut[9] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut[9]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [9]));

// Location: LCCOMB_X20_Y16_N16
cycloneii_lcell_comb \alu0|pcOut[10]~16 (
// Equation(s):
// \alu0|pcOut[10]~16_combout  = (\pc|dataOut [10] & (\alu0|pcOut[9]~15  $ (GND))) # (!\pc|dataOut [10] & (!\alu0|pcOut[9]~15  & VCC))
// \alu0|pcOut[10]~17  = CARRY((\pc|dataOut [10] & !\alu0|pcOut[9]~15 ))

	.dataa(\pc|dataOut [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[9]~15 ),
	.combout(\alu0|pcOut[10]~16_combout ),
	.cout(\alu0|pcOut[10]~17 ));
// synopsys translate_off
defparam \alu0|pcOut[10]~16 .lut_mask = 16'hA50A;
defparam \alu0|pcOut[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \pc|dataOut[10]~4 (
// Equation(s):
// \pc|dataOut[10]~4_combout  = (\contr|pcSel[0]~29_combout  & (\alu2|pcOut[10]~14_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[10]~16_combout )))

	.dataa(\alu2|pcOut[10]~14_combout ),
	.datab(vcc),
	.datac(\contr|pcSel[0]~29_combout ),
	.datad(\alu0|pcOut[10]~16_combout ),
	.cin(gnd),
	.combout(\pc|dataOut[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut[10]~4 .lut_mask = 16'hAFA0;
defparam \pc|dataOut[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N9
cycloneii_lcell_ff \pc|dataOut[10] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut[10]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [10]));

// Location: LCCOMB_X20_Y16_N18
cycloneii_lcell_comb \alu0|pcOut[11]~18 (
// Equation(s):
// \alu0|pcOut[11]~18_combout  = (\pc|dataOut [11] & (!\alu0|pcOut[10]~17 )) # (!\pc|dataOut [11] & ((\alu0|pcOut[10]~17 ) # (GND)))
// \alu0|pcOut[11]~19  = CARRY((!\alu0|pcOut[10]~17 ) # (!\pc|dataOut [11]))

	.dataa(\pc|dataOut [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[10]~17 ),
	.combout(\alu0|pcOut[11]~18_combout ),
	.cout(\alu0|pcOut[11]~19 ));
// synopsys translate_off
defparam \alu0|pcOut[11]~18 .lut_mask = 16'h5A5F;
defparam \alu0|pcOut[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \instMem|data~4 (
// Equation(s):
// \instMem|data~4_combout  = (!\pc|dataOut [5] & !\pc|dataOut [4])

	.dataa(\pc|dataOut [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|dataOut [4]),
	.cin(gnd),
	.combout(\instMem|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~4 .lut_mask = 16'h0055;
defparam \instMem|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneii_lcell_comb \instMem|data~12 (
// Equation(s):
// \instMem|data~12_combout  = (\instMem|data~0_combout  & (\pc|dataOut [2] & (\instMem|data~1_combout  & \instMem|data~4_combout )))

	.dataa(\instMem|data~0_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\instMem|data~1_combout ),
	.datad(\instMem|data~4_combout ),
	.cin(gnd),
	.combout(\instMem|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~12 .lut_mask = 16'h8000;
defparam \instMem|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \pc|dataOut[3]~0 (
// Equation(s):
// \pc|dataOut[3]~0_combout  = (\contr|pcSel[0]~29_combout  & (\alu2|pcOut[3]~0_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[3]~2_combout )))

	.dataa(\alu2|pcOut[3]~0_combout ),
	.datab(vcc),
	.datac(\contr|pcSel[0]~29_combout ),
	.datad(\alu0|pcOut[3]~2_combout ),
	.cin(gnd),
	.combout(\pc|dataOut[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut[3]~0 .lut_mask = 16'hAFA0;
defparam \pc|dataOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N15
cycloneii_lcell_ff \pc|dataOut[3] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut[3]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [3]));

// Location: LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \instMem|data~13 (
// Equation(s):
// \instMem|data~13_combout  = (\pc|dataOut [5]) # ((\pc|dataOut [4]) # ((\pc|dataOut [3] & !\pc|dataOut [2])))

	.dataa(\pc|dataOut [5]),
	.datab(\pc|dataOut [3]),
	.datac(\pc|dataOut [2]),
	.datad(\pc|dataOut [4]),
	.cin(gnd),
	.combout(\instMem|data~13_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~13 .lut_mask = 16'hFFAE;
defparam \instMem|data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \instMem|data~14 (
// Equation(s):
// \instMem|data~14_combout  = ((\instMem|data~13_combout ) # (!\instMem|data~0_combout )) # (!\instMem|data~1_combout )

	.dataa(vcc),
	.datab(\instMem|data~1_combout ),
	.datac(\instMem|data~0_combout ),
	.datad(\instMem|data~13_combout ),
	.cin(gnd),
	.combout(\instMem|data~14_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~14 .lut_mask = 16'hFF3F;
defparam \instMem|data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneii_lcell_comb \alu2|pcOut[6]~6 (
// Equation(s):
// \alu2|pcOut[6]~6_combout  = (\instMem|data~7_combout  & ((\alu0|pcOut[6]~8_combout  & (!\alu2|pcOut[5]~5 )) # (!\alu0|pcOut[6]~8_combout  & ((\alu2|pcOut[5]~5 ) # (GND))))) # (!\instMem|data~7_combout  & ((\alu0|pcOut[6]~8_combout  & (\alu2|pcOut[5]~5  & 
// VCC)) # (!\alu0|pcOut[6]~8_combout  & (!\alu2|pcOut[5]~5 ))))
// \alu2|pcOut[6]~7  = CARRY((\instMem|data~7_combout  & ((!\alu2|pcOut[5]~5 ) # (!\alu0|pcOut[6]~8_combout ))) # (!\instMem|data~7_combout  & (!\alu0|pcOut[6]~8_combout  & !\alu2|pcOut[5]~5 )))

	.dataa(\instMem|data~7_combout ),
	.datab(\alu0|pcOut[6]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[5]~5 ),
	.combout(\alu2|pcOut[6]~6_combout ),
	.cout(\alu2|pcOut[6]~7 ));
// synopsys translate_off
defparam \alu2|pcOut[6]~6 .lut_mask = 16'h692B;
defparam \alu2|pcOut[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneii_lcell_comb \alu2|pcOut[11]~16 (
// Equation(s):
// \alu2|pcOut[11]~16_combout  = (\alu0|pcOut[11]~18_combout  & (\alu2|pcOut[10]~15  $ (GND))) # (!\alu0|pcOut[11]~18_combout  & (!\alu2|pcOut[10]~15  & VCC))
// \alu2|pcOut[11]~17  = CARRY((\alu0|pcOut[11]~18_combout  & !\alu2|pcOut[10]~15 ))

	.dataa(vcc),
	.datab(\alu0|pcOut[11]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[10]~15 ),
	.combout(\alu2|pcOut[11]~16_combout ),
	.cout(\alu2|pcOut[11]~17 ));
// synopsys translate_off
defparam \alu2|pcOut[11]~16 .lut_mask = 16'hC30C;
defparam \alu2|pcOut[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneii_lcell_comb \pc|dataOut[11]~5 (
// Equation(s):
// \pc|dataOut[11]~5_combout  = (\contr|pcSel[0]~29_combout  & ((\alu2|pcOut[11]~16_combout ))) # (!\contr|pcSel[0]~29_combout  & (\alu0|pcOut[11]~18_combout ))

	.dataa(\contr|pcSel[0]~29_combout ),
	.datab(\alu0|pcOut[11]~18_combout ),
	.datac(vcc),
	.datad(\alu2|pcOut[11]~16_combout ),
	.cin(gnd),
	.combout(\pc|dataOut[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut[11]~5 .lut_mask = 16'hEE44;
defparam \pc|dataOut[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N27
cycloneii_lcell_ff \pc|dataOut[11] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut[11]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [11]));

// Location: LCCOMB_X22_Y15_N0
cycloneii_lcell_comb \instMem|data~1 (
// Equation(s):
// \instMem|data~1_combout  = (!\pc|dataOut [12] & (!\pc|dataOut [10] & !\pc|dataOut [11]))

	.dataa(\pc|dataOut [12]),
	.datab(\pc|dataOut [10]),
	.datac(vcc),
	.datad(\pc|dataOut [11]),
	.cin(gnd),
	.combout(\instMem|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~1 .lut_mask = 16'h0011;
defparam \instMem|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \instMem|data~5 (
// Equation(s):
// \instMem|data~5_combout  = (!\pc|dataOut [3] & (\instMem|data~1_combout  & (\instMem|data~0_combout  & \instMem|data~4_combout )))

	.dataa(\pc|dataOut [3]),
	.datab(\instMem|data~1_combout ),
	.datac(\instMem|data~0_combout ),
	.datad(\instMem|data~4_combout ),
	.cin(gnd),
	.combout(\instMem|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~5 .lut_mask = 16'h4000;
defparam \instMem|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \contr|pcSel[0]~2 (
// Equation(s):
// \contr|pcSel[0]~2_combout  = (!\pc|dataOut [2] & (!\instMem|data~6_combout  & \instMem|data~5_combout ))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~6_combout ),
	.datac(vcc),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~2 .lut_mask = 16'h1100;
defparam \contr|pcSel[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneii_lcell_comb \pc|dataOut[5]~1 (
// Equation(s):
// \pc|dataOut[5]~1_combout  = (\contr|pcSel[0]~29_combout  & (\alu2|pcOut[5]~4_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[5]~6_combout )))

	.dataa(\alu2|pcOut[5]~4_combout ),
	.datab(\contr|pcSel[0]~29_combout ),
	.datac(vcc),
	.datad(\alu0|pcOut[5]~6_combout ),
	.cin(gnd),
	.combout(\pc|dataOut[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut[5]~1 .lut_mask = 16'hBB88;
defparam \pc|dataOut[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N3
cycloneii_lcell_ff \pc|dataOut[5] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut[5]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [5]));

// Location: LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \instMem|data~10 (
// Equation(s):
// \instMem|data~10_combout  = (\pc|dataOut [2] & (!\pc|dataOut [5] & \pc|dataOut [3]))

	.dataa(\pc|dataOut [2]),
	.datab(\pc|dataOut [5]),
	.datac(vcc),
	.datad(\pc|dataOut [3]),
	.cin(gnd),
	.combout(\instMem|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~10 .lut_mask = 16'h2200;
defparam \instMem|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneii_lcell_comb \instMem|data~11 (
// Equation(s):
// \instMem|data~11_combout  = (\instMem|data~1_combout  & (!\pc|dataOut [4] & (\instMem|data~10_combout  & \instMem|data~0_combout )))

	.dataa(\instMem|data~1_combout ),
	.datab(\pc|dataOut [4]),
	.datac(\instMem|data~10_combout ),
	.datad(\instMem|data~0_combout ),
	.cin(gnd),
	.combout(\instMem|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~11 .lut_mask = 16'h2000;
defparam \instMem|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneii_lcell_comb \instMem|data~2 (
// Equation(s):
// \instMem|data~2_combout  = (\pc|dataOut [4]) # ((\pc|dataOut [5]) # ((!\pc|dataOut [3] & \pc|dataOut [2])))

	.dataa(\pc|dataOut [4]),
	.datab(\pc|dataOut [5]),
	.datac(\pc|dataOut [3]),
	.datad(\pc|dataOut [2]),
	.cin(gnd),
	.combout(\instMem|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~2 .lut_mask = 16'hEFEE;
defparam \instMem|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneii_lcell_comb \instMem|data~3 (
// Equation(s):
// \instMem|data~3_combout  = (\instMem|data~0_combout  & (\instMem|data~1_combout  & !\instMem|data~2_combout ))

	.dataa(\instMem|data~0_combout ),
	.datab(vcc),
	.datac(\instMem|data~1_combout ),
	.datad(\instMem|data~2_combout ),
	.cin(gnd),
	.combout(\instMem|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~3 .lut_mask = 16'h00A0;
defparam \instMem|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \dataMux|dataOut[31]~70 (
// Equation(s):
// \dataMux|dataOut[31]~70_combout  = (\pc|dataOut [2] & (\instMem|data~5_combout  & \instMem|data~3_combout ))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~5_combout ),
	.datac(vcc),
	.datad(\instMem|data~3_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[31]~70_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[31]~70 .lut_mask = 16'h8800;
defparam \dataMux|dataOut[31]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneii_lcell_comb \instMem|data~7 (
// Equation(s):
// \instMem|data~7_combout  = (!\pc|dataOut [4] & (!\pc|dataOut [5] & (\instMem|data~1_combout  & \instMem|data~0_combout )))

	.dataa(\pc|dataOut [4]),
	.datab(\pc|dataOut [5]),
	.datac(\instMem|data~1_combout ),
	.datad(\instMem|data~0_combout ),
	.cin(gnd),
	.combout(\instMem|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~7 .lut_mask = 16'h1000;
defparam \instMem|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneii_lcell_comb \instMem|data~8 (
// Equation(s):
// \instMem|data~8_combout  = (\pc|dataOut [4]) # ((\pc|dataOut [5]) # (\pc|dataOut [3] $ (\pc|dataOut [2])))

	.dataa(\pc|dataOut [4]),
	.datab(\pc|dataOut [5]),
	.datac(\pc|dataOut [3]),
	.datad(\pc|dataOut [2]),
	.cin(gnd),
	.combout(\instMem|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~8 .lut_mask = 16'hEFFE;
defparam \instMem|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneii_lcell_comb \instMem|data~9 (
// Equation(s):
// \instMem|data~9_combout  = (!\pc|dataOut [4] & (!\pc|dataOut [5] & (\pc|dataOut [3] $ (\pc|dataOut [2]))))

	.dataa(\pc|dataOut [4]),
	.datab(\pc|dataOut [5]),
	.datac(\pc|dataOut [3]),
	.datad(\pc|dataOut [2]),
	.cin(gnd),
	.combout(\instMem|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~9 .lut_mask = 16'h0110;
defparam \instMem|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneii_lcell_comb \contr|Equal1~0 (
// Equation(s):
// \contr|Equal1~0_combout  = (((!\instMem|data~9_combout ) # (!\instMem|data~1_combout )) # (!\instMem|data~8_combout )) # (!\instMem|data~0_combout )

	.dataa(\instMem|data~0_combout ),
	.datab(\instMem|data~8_combout ),
	.datac(\instMem|data~1_combout ),
	.datad(\instMem|data~9_combout ),
	.cin(gnd),
	.combout(\contr|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Equal1~0 .lut_mask = 16'h7FFF;
defparam \contr|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneii_lcell_comb \contr|Mux3~0 (
// Equation(s):
// \contr|Mux3~0_combout  = (\pc|dataOut [3] & (\instMem|data~7_combout  & (\pc|dataOut [2] $ (\contr|Equal1~0_combout ))))

	.dataa(\pc|dataOut [3]),
	.datab(\pc|dataOut [2]),
	.datac(\instMem|data~7_combout ),
	.datad(\contr|Equal1~0_combout ),
	.cin(gnd),
	.combout(\contr|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Mux3~0 .lut_mask = 16'h2080;
defparam \contr|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneii_lcell_comb \regFile|regData~594 (
// Equation(s):
// \regFile|regData~594_combout  = (\contr|Mux3~0_combout  & !\instMem|data~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\contr|Mux3~0_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~594_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~594 .lut_mask = 16'h00F0;
defparam \regFile|regData~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneii_lcell_comb \regFile|regData~707 (
// Equation(s):
// \regFile|regData~707_combout  = (\contr|Mux5~0_combout  & (\instMem|data~7_combout  & ((\pc|dataOut [2]) # (!\instMem|data~6_combout ))))

	.dataa(\contr|Mux5~0_combout ),
	.datab(\instMem|data~7_combout ),
	.datac(\pc|dataOut [2]),
	.datad(\instMem|data~6_combout ),
	.cin(gnd),
	.combout(\regFile|regData~707_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~707 .lut_mask = 16'h8088;
defparam \regFile|regData~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N21
cycloneii_lcell_ff \regFile|regData~223 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[31]~103_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~223_regout ));

// Location: LCCOMB_X20_Y14_N16
cycloneii_lcell_comb \regFile|regData~708 (
// Equation(s):
// \regFile|regData~708_combout  = (\contr|Mux5~0_combout  & (\instMem|data~7_combout  & (!\pc|dataOut [2] & \instMem|data~6_combout )))

	.dataa(\contr|Mux5~0_combout ),
	.datab(\instMem|data~7_combout ),
	.datac(\pc|dataOut [2]),
	.datad(\instMem|data~6_combout ),
	.cin(gnd),
	.combout(\regFile|regData~708_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~708 .lut_mask = 16'h0800;
defparam \regFile|regData~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N25
cycloneii_lcell_ff \regFile|regData~255 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[31]~103_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~255_regout ));

// Location: LCCOMB_X21_Y15_N24
cycloneii_lcell_comb \contr|Equal0~0 (
// Equation(s):
// \contr|Equal0~0_combout  = (((\instMem|data~8_combout ) # (\instMem|data~9_combout )) # (!\instMem|data~1_combout )) # (!\instMem|data~0_combout )

	.dataa(\instMem|data~0_combout ),
	.datab(\instMem|data~1_combout ),
	.datac(\instMem|data~8_combout ),
	.datad(\instMem|data~9_combout ),
	.cin(gnd),
	.combout(\contr|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Equal0~0 .lut_mask = 16'hFFF7;
defparam \contr|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneii_lcell_comb \contr|Mux2~0 (
// Equation(s):
// \contr|Mux2~0_combout  = (\contr|Equal1~0_combout  & (\instMem|data~7_combout  & ((\pc|dataOut [3]) # (\instMem|data~3_combout )))) # (!\contr|Equal1~0_combout  & (((\instMem|data~3_combout ))))

	.dataa(\pc|dataOut [3]),
	.datab(\instMem|data~7_combout ),
	.datac(\instMem|data~3_combout ),
	.datad(\contr|Equal1~0_combout ),
	.cin(gnd),
	.combout(\contr|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Mux2~0 .lut_mask = 16'hC8F0;
defparam \contr|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneii_lcell_comb \contr|Mux2~1 (
// Equation(s):
// \contr|Mux2~1_combout  = (\contr|Mux2~0_combout ) # ((\instMem|data~5_combout  & (!\pc|dataOut [2] & !\contr|Equal0~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\contr|Equal0~0_combout ),
	.datad(\contr|Mux2~0_combout ),
	.cin(gnd),
	.combout(\contr|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Mux2~1 .lut_mask = 16'hFF02;
defparam \contr|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneii_lcell_comb \regFile|regData~691 (
// Equation(s):
// \regFile|regData~691_combout  = (\regFile|regData~594_combout  & ((\contr|Mux2~1_combout  & ((\regFile|regData~255_regout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~63_regout )))) # (!\regFile|regData~594_combout  & (((\contr|Mux2~1_combout ))))

	.dataa(\regFile|regData~63_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~255_regout ),
	.datad(\contr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\regFile|regData~691_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~691 .lut_mask = 16'hF388;
defparam \regFile|regData~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \regFile|regData~692 (
// Equation(s):
// \regFile|regData~692_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~691_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~691_combout  & ((\regFile|regData~223_regout ))) # (!\regFile|regData~691_combout  & 
// (\regFile|regData~31_regout ))))

	.dataa(\regFile|regData~31_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~223_regout ),
	.datad(\regFile|regData~691_combout ),
	.cin(gnd),
	.combout(\regFile|regData~692_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~692 .lut_mask = 16'hFC22;
defparam \regFile|regData~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneii_lcell_comb \regFile|regData~705 (
// Equation(s):
// \regFile|regData~705_combout  = (\contr|Mux5~0_combout  & (!\instMem|data~7_combout  & ((\pc|dataOut [2]) # (!\instMem|data~6_combout ))))

	.dataa(\contr|Mux5~0_combout ),
	.datab(\instMem|data~7_combout ),
	.datac(\pc|dataOut [2]),
	.datad(\instMem|data~6_combout ),
	.cin(gnd),
	.combout(\regFile|regData~705_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~705 .lut_mask = 16'h2022;
defparam \regFile|regData~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N5
cycloneii_lcell_ff \regFile|regData~30 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[30]~101_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~30_regout ));

// Location: LCCOMB_X21_Y15_N30
cycloneii_lcell_comb \contr|Mux9~0 (
// Equation(s):
// \contr|Mux9~0_combout  = (\instMem|data~3_combout  & (((!\pc|dataOut [2] & !\contr|Equal0~0_combout )) # (!\instMem|data~5_combout )))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~3_combout ),
	.datac(\contr|Equal0~0_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\contr|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Mux9~0 .lut_mask = 16'h04CC;
defparam \contr|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \regFile|regData~683 (
// Equation(s):
// \regFile|regData~683_combout  = (\contr|Mux9~0_combout  & (!\instMem|data~5_combout  & (\instMem|data~11_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~30_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~30_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~683_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~683 .lut_mask = 16'h44B0;
defparam \regFile|regData~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \regFile|regData~706 (
// Equation(s):
// \regFile|regData~706_combout  = (\contr|Mux5~0_combout  & (!\instMem|data~7_combout  & (!\pc|dataOut [2] & \instMem|data~6_combout )))

	.dataa(\contr|Mux5~0_combout ),
	.datab(\instMem|data~7_combout ),
	.datac(\pc|dataOut [2]),
	.datad(\instMem|data~6_combout ),
	.cin(gnd),
	.combout(\regFile|regData~706_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~706 .lut_mask = 16'h0200;
defparam \regFile|regData~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N15
cycloneii_lcell_ff \regFile|regData~62 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[30]~101_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~62_regout ));

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \regFile|regData~684 (
// Equation(s):
// \regFile|regData~684_combout  = (\instMem|data~5_combout  & (\regFile|regData~683_combout )) # (!\instMem|data~5_combout  & ((\regFile|regData~683_combout  & (!\instMem|data~11_combout )) # (!\regFile|regData~683_combout  & (\instMem|data~11_combout  & 
// \regFile|regData~62_regout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~683_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~62_regout ),
	.cin(gnd),
	.combout(\regFile|regData~684_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~684 .lut_mask = 16'h9C8C;
defparam \regFile|regData~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneii_lcell_comb \contr|Mux6~0 (
// Equation(s):
// \contr|Mux6~0_combout  = (!\contr|Equal1~0_combout ) # (!\instMem|data~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Equal1~0_combout ),
	.cin(gnd),
	.combout(\contr|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Mux6~0 .lut_mask = 16'h0FFF;
defparam \contr|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N29
cycloneii_lcell_ff \regFile|regData~254 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[30]~101_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~254_regout ));

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \regFile|regData~681 (
// Equation(s):
// \regFile|regData~681_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~222_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~222_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~681_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~681 .lut_mask = 16'hF400;
defparam \regFile|regData~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \regFile|regData~682 (
// Equation(s):
// \regFile|regData~682_combout  = (\regFile|regData~681_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~254_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~254_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~681_combout ),
	.cin(gnd),
	.combout(\regFile|regData~682_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~682 .lut_mask = 16'hEF00;
defparam \regFile|regData~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \aluMux|dataOut[30]~33 (
// Equation(s):
// \aluMux|dataOut[30]~33_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~682_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~684_combout ))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~684_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~682_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[30]~33 .lut_mask = 16'h0E04;
defparam \aluMux|dataOut[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N9
cycloneii_lcell_ff \regFile|regData~246 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[22]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~246_regout ));

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \regFile|regData~627 (
// Equation(s):
// \regFile|regData~627_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~214_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\regFile|regData~214_regout ),
	.datab(\instMem|data~11_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~627_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~627 .lut_mask = 16'hAE00;
defparam \regFile|regData~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \regFile|regData~628 (
// Equation(s):
// \regFile|regData~628_combout  = (\regFile|regData~627_combout  & (((\regFile|regData~246_regout ) # (\instMem|data~5_combout )) # (!\instMem|data~11_combout )))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~246_regout ),
	.datac(\regFile|regData~627_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~628_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~628 .lut_mask = 16'hF0D0;
defparam \regFile|regData~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N3
cycloneii_lcell_ff \regFile|regData~54 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[22]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~54_regout ));

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \regFile|regData~629 (
// Equation(s):
// \regFile|regData~629_combout  = (\contr|Mux9~0_combout  & (\instMem|data~11_combout  & ((!\instMem|data~5_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~22_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~22_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~629_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~629 .lut_mask = 16'h0AC4;
defparam \regFile|regData~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \regFile|regData~630 (
// Equation(s):
// \regFile|regData~630_combout  = (\instMem|data~11_combout  & ((\instMem|data~5_combout  & ((\regFile|regData~629_combout ))) # (!\instMem|data~5_combout  & (\regFile|regData~54_regout  & !\regFile|regData~629_combout )))) # (!\instMem|data~11_combout  & 
// (((\regFile|regData~629_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~54_regout ),
	.datad(\regFile|regData~629_combout ),
	.cin(gnd),
	.combout(\regFile|regData~630_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~630 .lut_mask = 16'hDD20;
defparam \regFile|regData~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \aluMux|dataOut[22]~24 (
// Equation(s):
// \aluMux|dataOut[22]~24_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~628_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~630_combout )))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~628_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~630_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[22]~24 .lut_mask = 16'h0D08;
defparam \aluMux|dataOut[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X23_Y14_N23
cycloneii_lcell_ff \regFile|regData~211 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[19]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~211_regout ));

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \regFile|regData~609 (
// Equation(s):
// \regFile|regData~609_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~211_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~211_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~609_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~609 .lut_mask = 16'hF400;
defparam \regFile|regData~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \regFile|regData~610 (
// Equation(s):
// \regFile|regData~610_combout  = (\regFile|regData~609_combout  & ((\regFile|regData~243_regout ) # ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~243_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~609_combout ),
	.cin(gnd),
	.combout(\regFile|regData~610_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~610 .lut_mask = 16'hEF00;
defparam \regFile|regData~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneii_lcell_comb \aluMux|dataOut[19]~21 (
// Equation(s):
// \aluMux|dataOut[19]~21_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~610_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~612_combout ))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\regFile|regData~612_combout ),
	.datac(\contr|Mux9~0_combout ),
	.datad(\regFile|regData~610_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[19]~21 .lut_mask = 16'h5404;
defparam \aluMux|dataOut[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N5
cycloneii_lcell_ff \regFile|regData~239 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[15]~113_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~239_regout ));

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \regFile|regData~588 (
// Equation(s):
// \regFile|regData~588_combout  = (\instMem|data~5_combout  & (\regFile|regData~207_regout )) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & ((\regFile|regData~239_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~207_regout ))))

	.dataa(\regFile|regData~207_regout ),
	.datab(\regFile|regData~239_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~588_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~588 .lut_mask = 16'hACAA;
defparam \regFile|regData~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N21
cycloneii_lcell_ff \regFile|regData~15 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[15]~113_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~15_regout ));

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \regFile|regData~587 (
// Equation(s):
// \regFile|regData~587_combout  = (\contr|Mux3~0_combout  & (\regFile|regData~47_regout )) # (!\contr|Mux3~0_combout  & ((\regFile|regData~15_regout )))

	.dataa(\regFile|regData~47_regout ),
	.datab(vcc),
	.datac(\regFile|regData~15_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~587_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~587 .lut_mask = 16'hAAF0;
defparam \regFile|regData~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \regFile|regData~589 (
// Equation(s):
// \regFile|regData~589_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~588_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~587_combout )))

	.dataa(vcc),
	.datab(\contr|Mux2~1_combout ),
	.datac(\regFile|regData~588_combout ),
	.datad(\regFile|regData~587_combout ),
	.cin(gnd),
	.combout(\regFile|regData~589_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~589 .lut_mask = 16'hF3C0;
defparam \regFile|regData~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \contr|Mux10~0 (
// Equation(s):
// \contr|Mux10~0_combout  = (\pc|dataOut [3] & (\pc|dataOut [2] & \instMem|data~7_combout ))

	.dataa(\pc|dataOut [3]),
	.datab(vcc),
	.datac(\pc|dataOut [2]),
	.datad(\instMem|data~7_combout ),
	.cin(gnd),
	.combout(\contr|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Mux10~0 .lut_mask = 16'hA000;
defparam \contr|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \regFile|regData~580 (
// Equation(s):
// \regFile|regData~580_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & (\regFile|regData~46_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~14_regout )))))

	.dataa(\regFile|regData~46_regout ),
	.datab(\contr|Mux10~0_combout ),
	.datac(\regFile|regData~14_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~580_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~580 .lut_mask = 16'h00B8;
defparam \regFile|regData~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \regFile|regData~578 (
// Equation(s):
// \regFile|regData~578_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~206_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\regFile|regData~206_regout ),
	.datab(\instMem|data~11_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~578_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~578 .lut_mask = 16'hAE00;
defparam \regFile|regData~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \regFile|regData~579 (
// Equation(s):
// \regFile|regData~579_combout  = (\regFile|regData~578_combout  & ((\regFile|regData~238_regout ) # ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~238_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~578_combout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~579_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~579 .lut_mask = 16'hE0F0;
defparam \regFile|regData~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \aluMux|dataOut[14]~16 (
// Equation(s):
// \aluMux|dataOut[14]~16_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~579_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~580_combout ))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~580_combout ),
	.datad(\regFile|regData~579_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[14]~16 .lut_mask = 16'h5410;
defparam \aluMux|dataOut[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \dataMux|dataOut[10]~131 (
// Equation(s):
// \dataMux|dataOut[10]~131_combout  = (\instMem|data~5_combout  & (\pc|dataOut [2] & (\instMem|data~3_combout ))) # (!\instMem|data~5_combout  & (((!\alu1|Mux3~0_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\instMem|data~3_combout ),
	.datad(\alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[10]~131_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[10]~131 .lut_mask = 16'h80D5;
defparam \dataMux|dataOut[10]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \dataMux|dataOut[2]~50 (
// Equation(s):
// \dataMux|dataOut[2]~50_combout  = (\instMem|data~5_combout  & (((\alu1|out[2]~2_combout  & \alu1|Mux3~0_combout )) # (!\pc|dataOut [2]))) # (!\instMem|data~5_combout  & (\alu1|out[2]~2_combout  & (\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\alu1|out[2]~2_combout ),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\pc|dataOut [2]),
	.cin(gnd),
	.combout(\dataMux|dataOut[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[2]~50 .lut_mask = 16'hC0EA;
defparam \dataMux|dataOut[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \switches[2]~feeder (
// Equation(s):
// \switches[2]~feeder_combout  = \SW~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\switches[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \switches[2]~feeder .lut_mask = 16'hFF00;
defparam \switches[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \bounceCount[0]~16 (
// Equation(s):
// \bounceCount[0]~16_combout  = bounceCount[0] $ (VCC)
// \bounceCount[0]~17  = CARRY(bounceCount[0])

	.dataa(vcc),
	.datab(bounceCount[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\bounceCount[0]~16_combout ),
	.cout(\bounceCount[0]~17 ));
// synopsys translate_off
defparam \bounceCount[0]~16 .lut_mask = 16'h33CC;
defparam \bounceCount[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneii_lcell_comb \switches[8]~feeder (
// Equation(s):
// \switches[8]~feeder_combout  = \SW~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [8]),
	.cin(gnd),
	.combout(\switches[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \switches[8]~feeder .lut_mask = 16'hFF00;
defparam \switches[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N3
cycloneii_lcell_ff \switches[8] (
	.clk(!\KEY~combout [0]),
	.datain(\switches[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[8]));

// Location: LCCOMB_X26_Y13_N26
cycloneii_lcell_comb \lastSwitches[8]~feeder (
// Equation(s):
// \lastSwitches[8]~feeder_combout  = switches[8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(switches[8]),
	.cin(gnd),
	.combout(\lastSwitches[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lastSwitches[8]~feeder .lut_mask = 16'hFF00;
defparam \lastSwitches[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N27
cycloneii_lcell_ff \lastSwitches[8] (
	.clk(!\KEY~combout [0]),
	.datain(\lastSwitches[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[8]));

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X26_Y13_N13
cycloneii_lcell_ff \switches[9] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[9]));

// Location: LCFF_X26_Y13_N25
cycloneii_lcell_ff \lastSwitches[9] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[9]));

// Location: LCCOMB_X26_Y13_N24
cycloneii_lcell_comb \bounceCount[2]~20 (
// Equation(s):
// \bounceCount[2]~20_combout  = (switches[9] & (lastSwitches[9] & (lastSwitches[8] $ (!switches[8])))) # (!switches[9] & (!lastSwitches[9] & (lastSwitches[8] $ (!switches[8]))))

	.dataa(switches[9]),
	.datab(lastSwitches[8]),
	.datac(lastSwitches[9]),
	.datad(switches[8]),
	.cin(gnd),
	.combout(\bounceCount[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bounceCount[2]~20 .lut_mask = 16'h8421;
defparam \bounceCount[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y14_N9
cycloneii_lcell_ff \switches[6] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[6]));

// Location: LCFF_X27_Y14_N5
cycloneii_lcell_ff \lastSwitches[6] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[6]));

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y14_N31
cycloneii_lcell_ff \switches[7] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[7]));

// Location: LCCOMB_X27_Y14_N4
cycloneii_lcell_comb \bounceCount[2]~24 (
// Equation(s):
// \bounceCount[2]~24_combout  = (lastSwitches[7] & (switches[7] & (switches[6] $ (!lastSwitches[6])))) # (!lastSwitches[7] & (!switches[7] & (switches[6] $ (!lastSwitches[6]))))

	.dataa(lastSwitches[7]),
	.datab(switches[6]),
	.datac(lastSwitches[6]),
	.datad(switches[7]),
	.cin(gnd),
	.combout(\bounceCount[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bounceCount[2]~24 .lut_mask = 16'h8241;
defparam \bounceCount[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y14_N19
cycloneii_lcell_ff \switches[3] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[3]));

// Location: LCFF_X27_Y14_N27
cycloneii_lcell_ff \lastSwitches[2] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[2]));

// Location: LCCOMB_X27_Y14_N26
cycloneii_lcell_comb \bounceCount[2]~22 (
// Equation(s):
// \bounceCount[2]~22_combout  = (lastSwitches[3] & (switches[3] & (lastSwitches[2] $ (!switches[2])))) # (!lastSwitches[3] & (!switches[3] & (lastSwitches[2] $ (!switches[2]))))

	.dataa(lastSwitches[3]),
	.datab(switches[3]),
	.datac(lastSwitches[2]),
	.datad(switches[2]),
	.cin(gnd),
	.combout(\bounceCount[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bounceCount[2]~22 .lut_mask = 16'h9009;
defparam \bounceCount[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y14_N29
cycloneii_lcell_ff \switches[0] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[0]));

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \lastSwitches[0]~feeder (
// Equation(s):
// \lastSwitches[0]~feeder_combout  = switches[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(switches[0]),
	.cin(gnd),
	.combout(\lastSwitches[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lastSwitches[0]~feeder .lut_mask = 16'hFF00;
defparam \lastSwitches[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N13
cycloneii_lcell_ff \lastSwitches[0] (
	.clk(!\KEY~combout [0]),
	.datain(\lastSwitches[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[0]));

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneii_lcell_comb \switches[1]~feeder (
// Equation(s):
// \switches[1]~feeder_combout  = \SW~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\switches[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \switches[1]~feeder .lut_mask = 16'hFF00;
defparam \switches[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N11
cycloneii_lcell_ff \switches[1] (
	.clk(!\KEY~combout [0]),
	.datain(\switches[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[1]));

// Location: LCFF_X27_Y14_N3
cycloneii_lcell_ff \lastSwitches[1] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(lastSwitches[1]));

// Location: LCCOMB_X27_Y14_N2
cycloneii_lcell_comb \bounceCount[2]~21 (
// Equation(s):
// \bounceCount[2]~21_combout  = (switches[1] & (lastSwitches[1] & (lastSwitches[0] $ (!switches[0])))) # (!switches[1] & (!lastSwitches[1] & (lastSwitches[0] $ (!switches[0]))))

	.dataa(switches[1]),
	.datab(lastSwitches[0]),
	.datac(lastSwitches[1]),
	.datad(switches[0]),
	.cin(gnd),
	.combout(\bounceCount[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bounceCount[2]~21 .lut_mask = 16'h8421;
defparam \bounceCount[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneii_lcell_comb \bounceCount[2]~25 (
// Equation(s):
// \bounceCount[2]~25_combout  = (\bounceCount[2]~23_combout  & (\bounceCount[2]~24_combout  & (\bounceCount[2]~22_combout  & \bounceCount[2]~21_combout )))

	.dataa(\bounceCount[2]~23_combout ),
	.datab(\bounceCount[2]~24_combout ),
	.datac(\bounceCount[2]~22_combout ),
	.datad(\bounceCount[2]~21_combout ),
	.cin(gnd),
	.combout(\bounceCount[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bounceCount[2]~25 .lut_mask = 16'h8000;
defparam \bounceCount[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneii_lcell_comb \bounceCount[2]~26 (
// Equation(s):
// \bounceCount[2]~26_combout  = (\Equal0~4_combout ) # ((!\bounceCount[2]~25_combout ) # (!\bounceCount[2]~20_combout ))

	.dataa(vcc),
	.datab(\Equal0~4_combout ),
	.datac(\bounceCount[2]~20_combout ),
	.datad(\bounceCount[2]~25_combout ),
	.cin(gnd),
	.combout(\bounceCount[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bounceCount[2]~26 .lut_mask = 16'hCFFF;
defparam \bounceCount[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N1
cycloneii_lcell_ff \bounceCount[0] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[0]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[0]));

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \bounceCount[1]~18 (
// Equation(s):
// \bounceCount[1]~18_combout  = (bounceCount[1] & (!\bounceCount[0]~17 )) # (!bounceCount[1] & ((\bounceCount[0]~17 ) # (GND)))
// \bounceCount[1]~19  = CARRY((!\bounceCount[0]~17 ) # (!bounceCount[1]))

	.dataa(vcc),
	.datab(bounceCount[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[0]~17 ),
	.combout(\bounceCount[1]~18_combout ),
	.cout(\bounceCount[1]~19 ));
// synopsys translate_off
defparam \bounceCount[1]~18 .lut_mask = 16'h3C3F;
defparam \bounceCount[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y13_N3
cycloneii_lcell_ff \bounceCount[1] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[1]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[1]));

// Location: LCCOMB_X25_Y13_N4
cycloneii_lcell_comb \bounceCount[2]~27 (
// Equation(s):
// \bounceCount[2]~27_combout  = (bounceCount[2] & (\bounceCount[1]~19  $ (GND))) # (!bounceCount[2] & (!\bounceCount[1]~19  & VCC))
// \bounceCount[2]~28  = CARRY((bounceCount[2] & !\bounceCount[1]~19 ))

	.dataa(vcc),
	.datab(bounceCount[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[1]~19 ),
	.combout(\bounceCount[2]~27_combout ),
	.cout(\bounceCount[2]~28 ));
// synopsys translate_off
defparam \bounceCount[2]~27 .lut_mask = 16'hC30C;
defparam \bounceCount[2]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y13_N5
cycloneii_lcell_ff \bounceCount[2] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[2]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[2]));

// Location: LCCOMB_X25_Y13_N6
cycloneii_lcell_comb \bounceCount[3]~29 (
// Equation(s):
// \bounceCount[3]~29_combout  = (bounceCount[3] & (!\bounceCount[2]~28 )) # (!bounceCount[3] & ((\bounceCount[2]~28 ) # (GND)))
// \bounceCount[3]~30  = CARRY((!\bounceCount[2]~28 ) # (!bounceCount[3]))

	.dataa(bounceCount[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[2]~28 ),
	.combout(\bounceCount[3]~29_combout ),
	.cout(\bounceCount[3]~30 ));
// synopsys translate_off
defparam \bounceCount[3]~29 .lut_mask = 16'h5A5F;
defparam \bounceCount[3]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \bounceCount[4]~31 (
// Equation(s):
// \bounceCount[4]~31_combout  = (bounceCount[4] & (\bounceCount[3]~30  $ (GND))) # (!bounceCount[4] & (!\bounceCount[3]~30  & VCC))
// \bounceCount[4]~32  = CARRY((bounceCount[4] & !\bounceCount[3]~30 ))

	.dataa(vcc),
	.datab(bounceCount[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[3]~30 ),
	.combout(\bounceCount[4]~31_combout ),
	.cout(\bounceCount[4]~32 ));
// synopsys translate_off
defparam \bounceCount[4]~31 .lut_mask = 16'hC30C;
defparam \bounceCount[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y13_N9
cycloneii_lcell_ff \bounceCount[4] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[4]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[4]));

// Location: LCCOMB_X25_Y13_N12
cycloneii_lcell_comb \bounceCount[6]~35 (
// Equation(s):
// \bounceCount[6]~35_combout  = (bounceCount[6] & (\bounceCount[5]~34  $ (GND))) # (!bounceCount[6] & (!\bounceCount[5]~34  & VCC))
// \bounceCount[6]~36  = CARRY((bounceCount[6] & !\bounceCount[5]~34 ))

	.dataa(bounceCount[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[5]~34 ),
	.combout(\bounceCount[6]~35_combout ),
	.cout(\bounceCount[6]~36 ));
// synopsys translate_off
defparam \bounceCount[6]~35 .lut_mask = 16'hA50A;
defparam \bounceCount[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneii_lcell_comb \bounceCount[7]~37 (
// Equation(s):
// \bounceCount[7]~37_combout  = (bounceCount[7] & (!\bounceCount[6]~36 )) # (!bounceCount[7] & ((\bounceCount[6]~36 ) # (GND)))
// \bounceCount[7]~38  = CARRY((!\bounceCount[6]~36 ) # (!bounceCount[7]))

	.dataa(vcc),
	.datab(bounceCount[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[6]~36 ),
	.combout(\bounceCount[7]~37_combout ),
	.cout(\bounceCount[7]~38 ));
// synopsys translate_off
defparam \bounceCount[7]~37 .lut_mask = 16'h3C3F;
defparam \bounceCount[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y13_N15
cycloneii_lcell_ff \bounceCount[7] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[7]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[7]));

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \bounceCount[8]~39 (
// Equation(s):
// \bounceCount[8]~39_combout  = (bounceCount[8] & (\bounceCount[7]~38  $ (GND))) # (!bounceCount[8] & (!\bounceCount[7]~38  & VCC))
// \bounceCount[8]~40  = CARRY((bounceCount[8] & !\bounceCount[7]~38 ))

	.dataa(bounceCount[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[7]~38 ),
	.combout(\bounceCount[8]~39_combout ),
	.cout(\bounceCount[8]~40 ));
// synopsys translate_off
defparam \bounceCount[8]~39 .lut_mask = 16'hA50A;
defparam \bounceCount[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \bounceCount[9]~41 (
// Equation(s):
// \bounceCount[9]~41_combout  = (bounceCount[9] & (!\bounceCount[8]~40 )) # (!bounceCount[9] & ((\bounceCount[8]~40 ) # (GND)))
// \bounceCount[9]~42  = CARRY((!\bounceCount[8]~40 ) # (!bounceCount[9]))

	.dataa(vcc),
	.datab(bounceCount[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\bounceCount[8]~40 ),
	.combout(\bounceCount[9]~41_combout ),
	.cout(\bounceCount[9]~42 ));
// synopsys translate_off
defparam \bounceCount[9]~41 .lut_mask = 16'h3C3F;
defparam \bounceCount[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y13_N19
cycloneii_lcell_ff \bounceCount[9] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[9]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[9]));

// Location: LCFF_X25_Y13_N21
cycloneii_lcell_ff \bounceCount[10] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[10]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[10]));

// Location: LCFF_X25_Y13_N17
cycloneii_lcell_ff \bounceCount[8] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[8]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[8]));

// Location: LCCOMB_X26_Y13_N18
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!bounceCount[11] & (!bounceCount[9] & (!bounceCount[10] & !bounceCount[8])))

	.dataa(bounceCount[11]),
	.datab(bounceCount[9]),
	.datac(bounceCount[10]),
	.datad(bounceCount[8]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N13
cycloneii_lcell_ff \bounceCount[6] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[6]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[6]));

// Location: LCCOMB_X26_Y13_N16
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (bounceCount[5] & (!bounceCount[7] & (!bounceCount[6] & bounceCount[4])))

	.dataa(bounceCount[5]),
	.datab(bounceCount[7]),
	.datac(bounceCount[6]),
	.datad(bounceCount[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0200;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N7
cycloneii_lcell_ff \bounceCount[3] (
	.clk(!\KEY~combout [0]),
	.datain(\bounceCount[3]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bounceCount[2]~26_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(bounceCount[3]));

// Location: LCCOMB_X26_Y13_N30
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!bounceCount[0] & (!bounceCount[3] & (!bounceCount[2] & bounceCount[1])))

	.dataa(bounceCount[0]),
	.datab(bounceCount[3]),
	.datac(bounceCount[2]),
	.datad(bounceCount[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0100;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (\Equal0~2_combout  & (\Equal0~1_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N1
cycloneii_lcell_ff \switches[2] (
	.clk(!\KEY~combout [0]),
	.datain(\switches[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[2]));

// Location: LCCOMB_X26_Y14_N14
cycloneii_lcell_comb \contr|memWrEn~0 (
// Equation(s):
// \contr|memWrEn~0_combout  = (\contr|Equal1~0_combout  & !\instMem|data~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\contr|Equal1~0_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\contr|memWrEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|memWrEn~0 .lut_mask = 16'h00F0;
defparam \contr|memWrEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \contr|Decoder0~0 (
// Equation(s):
// \contr|Decoder0~0_combout  = (\instMem|data~5_combout  & !\pc|dataOut [2])

	.dataa(vcc),
	.datab(\instMem|data~5_combout ),
	.datac(vcc),
	.datad(\pc|dataOut [2]),
	.cin(gnd),
	.combout(\contr|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Decoder0~0 .lut_mask = 16'h00CC;
defparam \contr|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneii_lcell_comb \dataMem|sw_reg[0]~0 (
// Equation(s):
// \dataMem|sw_reg[0]~0_combout  = (\alu1|Mux3~0_combout  & (!\contr|memWrEn~0_combout  & (\alu1|out[2]~2_combout  & !\contr|Decoder0~0_combout )))

	.dataa(\alu1|Mux3~0_combout ),
	.datab(\contr|memWrEn~0_combout ),
	.datac(\alu1|out[2]~2_combout ),
	.datad(\contr|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\dataMem|sw_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|sw_reg[0]~0 .lut_mask = 16'h0020;
defparam \dataMem|sw_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N11
cycloneii_lcell_ff \dataMem|sw_reg[2] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [2]));

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N16
cycloneii_lcell_comb \keyIn[2]~feeder (
// Equation(s):
// \keyIn[2]~feeder_combout  = \KEY~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\keyIn[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyIn[2]~feeder .lut_mask = 16'hFF00;
defparam \keyIn[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N17
cycloneii_lcell_ff \keyIn[2] (
	.clk(!\KEY~combout [0]),
	.datain(\keyIn[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(keyIn[2]));

// Location: LCCOMB_X49_Y10_N10
cycloneii_lcell_comb \dataMem|key_reg[2]~2 (
// Equation(s):
// \dataMem|key_reg[2]~2_combout  = !keyIn[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(keyIn[2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dataMem|key_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|key_reg[2]~2 .lut_mask = 16'h0F0F;
defparam \dataMem|key_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneii_lcell_comb \dataMem|key_reg[0]~0 (
// Equation(s):
// \dataMem|key_reg[0]~0_combout  = (\alu1|Mux3~0_combout  & (!\contr|memWrEn~0_combout  & (!\alu1|out[2]~2_combout  & !\contr|Decoder0~0_combout )))

	.dataa(\alu1|Mux3~0_combout ),
	.datab(\contr|memWrEn~0_combout ),
	.datac(\alu1|out[2]~2_combout ),
	.datad(\contr|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\dataMem|key_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|key_reg[0]~0 .lut_mask = 16'h0002;
defparam \dataMem|key_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N11
cycloneii_lcell_ff \dataMem|key_reg[2] (
	.clk(!\KEY~combout [0]),
	.datain(\dataMem|key_reg[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|key_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|key_reg [2]));

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \dataMux|dataOut[2]~104 (
// Equation(s):
// \dataMux|dataOut[2]~104_combout  = (\contr|Decoder0~0_combout  & (\dataMem|data_rtl_0|auto_generated|ram_block1a2~portadataout )) # (!\contr|Decoder0~0_combout  & ((\alu1|Mux3~0_combout  & ((\dataMem|key_reg [2]))) # (!\alu1|Mux3~0_combout  & 
// (\dataMem|data_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\dataMem|data_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\contr|Decoder0~0_combout ),
	.datac(\dataMem|key_reg [2]),
	.datad(\alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[2]~104_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[2]~104 .lut_mask = 16'hB8AA;
defparam \dataMux|dataOut[2]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \dataMux|dataOut[2]~105 (
// Equation(s):
// \dataMux|dataOut[2]~105_combout  = (!\instMem|data~5_combout  & ((\dataMux|dataOut[2]~50_combout  & (\dataMem|sw_reg [2])) # (!\dataMux|dataOut[2]~50_combout  & ((\dataMux|dataOut[2]~104_combout )))))

	.dataa(\instMem|data~5_combout ),
	.datab(\dataMux|dataOut[2]~50_combout ),
	.datac(\dataMem|sw_reg [2]),
	.datad(\dataMux|dataOut[2]~104_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[2]~105_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[2]~105 .lut_mask = 16'h5140;
defparam \dataMux|dataOut[2]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \dataMux|dataOut[2]~106 (
// Equation(s):
// \dataMux|dataOut[2]~106_combout  = (\dataMux|dataOut[2]~105_combout ) # ((\instMem|data~5_combout  & \alu1|out[2]~2_combout ))

	.dataa(vcc),
	.datab(\instMem|data~5_combout ),
	.datac(\alu1|out[2]~2_combout ),
	.datad(\dataMux|dataOut[2]~105_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[2]~106_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[2]~106 .lut_mask = 16'hFFC0;
defparam \dataMux|dataOut[2]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N29
cycloneii_lcell_ff \regFile|regData~194 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[2]~106_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~194_regout ));

// Location: LCFF_X22_Y19_N15
cycloneii_lcell_ff \regFile|regData~226 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[2]~106_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~226_regout ));

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \regFile|regData~697 (
// Equation(s):
// \regFile|regData~697_combout  = (\instMem|data~5_combout  & (\regFile|regData~194_regout )) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & ((\regFile|regData~226_regout ))) # (!\instMem|data~11_combout  & (\regFile|regData~194_regout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~194_regout ),
	.datac(\regFile|regData~226_regout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~697_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~697 .lut_mask = 16'hD8CC;
defparam \regFile|regData~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N27
cycloneii_lcell_ff \regFile|regData~2 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[2]~106_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~2_regout ));

// Location: LCFF_X21_Y19_N5
cycloneii_lcell_ff \regFile|regData~34 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[2]~106_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~34_regout ));

// Location: LCCOMB_X21_Y19_N30
cycloneii_lcell_comb \regFile|regData~696 (
// Equation(s):
// \regFile|regData~696_combout  = (\contr|Mux10~0_combout  & ((\regFile|regData~34_regout ))) # (!\contr|Mux10~0_combout  & (\regFile|regData~2_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~2_regout ),
	.datac(\regFile|regData~34_regout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~696_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~696 .lut_mask = 16'hF0CC;
defparam \regFile|regData~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \regFile|regData~698 (
// Equation(s):
// \regFile|regData~698_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~697_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~696_combout )))

	.dataa(\contr|Mux9~0_combout ),
	.datab(vcc),
	.datac(\regFile|regData~697_combout ),
	.datad(\regFile|regData~696_combout ),
	.cin(gnd),
	.combout(\regFile|regData~698_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~698 .lut_mask = 16'hF5A0;
defparam \regFile|regData~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneii_lcell_comb \aluMux|dataOut[2]~39 (
// Equation(s):
// \aluMux|dataOut[2]~39_combout  = (\instMem|data~5_combout  & ((\contr|Equal1~0_combout  & ((\regFile|regData~698_combout ))) # (!\contr|Equal1~0_combout  & (\instMem|data~14_combout )))) # (!\instMem|data~5_combout  & (\instMem|data~14_combout ))

	.dataa(\instMem|data~14_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\contr|Equal1~0_combout ),
	.datad(\regFile|regData~698_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[2]~39 .lut_mask = 16'hEA2A;
defparam \aluMux|dataOut[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N31
cycloneii_lcell_ff \dataMem|sw_reg[1] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [1]));

// Location: LCCOMB_X49_Y10_N6
cycloneii_lcell_comb \keyIn[1]~feeder (
// Equation(s):
// \keyIn[1]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\keyIn[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyIn[1]~feeder .lut_mask = 16'hFFFF;
defparam \keyIn[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N7
cycloneii_lcell_ff \keyIn[1] (
	.clk(!\KEY~combout [0]),
	.datain(\keyIn[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(keyIn[1]));

// Location: LCCOMB_X49_Y10_N0
cycloneii_lcell_comb \dataMem|key_reg[0]~1 (
// Equation(s):
// \dataMem|key_reg[0]~1_combout  = !keyIn[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(keyIn[1]),
	.cin(gnd),
	.combout(\dataMem|key_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|key_reg[0]~1 .lut_mask = 16'h00FF;
defparam \dataMem|key_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N1
cycloneii_lcell_ff \dataMem|key_reg[0] (
	.clk(!\KEY~combout [0]),
	.datain(\dataMem|key_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|key_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|key_reg [0]));

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \dataMux|dataOut[1]~98 (
// Equation(s):
// \dataMux|dataOut[1]~98_combout  = (\alu1|out[2]~2_combout  & (\dataMem|sw_reg [1])) # (!\alu1|out[2]~2_combout  & ((\dataMem|key_reg [0])))

	.dataa(vcc),
	.datab(\alu1|out[2]~2_combout ),
	.datac(\dataMem|sw_reg [1]),
	.datad(\dataMem|key_reg [0]),
	.cin(gnd),
	.combout(\dataMux|dataOut[1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[1]~98 .lut_mask = 16'hF3C0;
defparam \dataMux|dataOut[1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneii_lcell_comb \instMem|data~15 (
// Equation(s):
// \instMem|data~15_combout  = (!\pc|dataOut [3] & \instMem|data~12_combout )

	.dataa(\pc|dataOut [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\instMem|data~12_combout ),
	.cin(gnd),
	.combout(\instMem|data~15_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~15 .lut_mask = 16'h5500;
defparam \instMem|data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N7
cycloneii_lcell_ff \dataMem|sw_reg[3] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [3]));

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \dataMux|dataOut[4]~48 (
// Equation(s):
// \dataMux|dataOut[4]~48_combout  = (\instMem|data~5_combout  & (\alu1|out[4]~5_combout )) # (!\instMem|data~5_combout  & ((!\alu1|Mux3~0_combout )))

	.dataa(\alu1|out[4]~5_combout ),
	.datab(\alu1|Mux3~0_combout ),
	.datac(vcc),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[4]~48 .lut_mask = 16'hAA33;
defparam \dataMux|dataOut[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneii_lcell_comb \dataMux|dataOut[9]~110 (
// Equation(s):
// \dataMux|dataOut[9]~110_combout  = (!\instMem|data~5_combout  & ((\alu1|out[2]~2_combout ) # (!\alu1|Mux3~0_combout )))

	.dataa(vcc),
	.datab(\instMem|data~5_combout ),
	.datac(\alu1|out[2]~2_combout ),
	.datad(\alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[9]~110_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[9]~110 .lut_mask = 16'h3033;
defparam \dataMux|dataOut[9]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneii_lcell_comb \switches[4]~feeder (
// Equation(s):
// \switches[4]~feeder_combout  = \SW~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\switches[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \switches[4]~feeder .lut_mask = 16'hFF00;
defparam \switches[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y13_N9
cycloneii_lcell_ff \switches[4] (
	.clk(!\KEY~combout [0]),
	.datain(\switches[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[4]));

// Location: LCFF_X26_Y14_N13
cycloneii_lcell_ff \dataMem|sw_reg[4] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [4]));

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \dataMux|dataOut[4] (
// Equation(s):
// \dataMux|dataOut [4] = (\dataMux|dataOut[4]~48_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a4 ) # ((!\dataMux|dataOut[9]~110_combout )))) # (!\dataMux|dataOut[4]~48_combout  & (((\dataMux|dataOut[9]~110_combout  & \dataMem|sw_reg [4]))))

	.dataa(\dataMem|data_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\dataMux|dataOut[4]~48_combout ),
	.datac(\dataMux|dataOut[9]~110_combout ),
	.datad(\dataMem|sw_reg [4]),
	.cin(gnd),
	.combout(\dataMux|dataOut [4]),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[4] .lut_mask = 16'hBC8C;
defparam \dataMux|dataOut[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N27
cycloneii_lcell_ff \regFile|regData~228 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~228_regout ));

// Location: LCCOMB_X23_Y18_N14
cycloneii_lcell_comb \regFile|regData~528 (
// Equation(s):
// \regFile|regData~528_combout  = (\instMem|data~11_combout  & ((\instMem|data~5_combout  & (\regFile|regData~196_regout )) # (!\instMem|data~5_combout  & ((\regFile|regData~228_regout ))))) # (!\instMem|data~11_combout  & (\regFile|regData~196_regout ))

	.dataa(\regFile|regData~196_regout ),
	.datab(\regFile|regData~228_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~528_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~528 .lut_mask = 16'hAACA;
defparam \regFile|regData~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N5
cycloneii_lcell_ff \regFile|regData~36 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~36_regout ));

// Location: LCFF_X21_Y17_N11
cycloneii_lcell_ff \regFile|regData~4 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~4_regout ));

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \regFile|regData~527 (
// Equation(s):
// \regFile|regData~527_combout  = (\contr|Mux10~0_combout  & (\regFile|regData~36_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~4_regout )))

	.dataa(vcc),
	.datab(\regFile|regData~36_regout ),
	.datac(\regFile|regData~4_regout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~527_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~527 .lut_mask = 16'hCCF0;
defparam \regFile|regData~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \regFile|regData~529 (
// Equation(s):
// \regFile|regData~529_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~528_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~527_combout )))

	.dataa(vcc),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~528_combout ),
	.datad(\regFile|regData~527_combout ),
	.cin(gnd),
	.combout(\regFile|regData~529_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~529 .lut_mask = 16'hF3C0;
defparam \regFile|regData~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneii_lcell_comb \aluMux|dataOut[4]~38 (
// Equation(s):
// \aluMux|dataOut[4]~38_combout  = (\instMem|data~5_combout  & ((\contr|Equal1~0_combout  & ((\regFile|regData~529_combout ))) # (!\contr|Equal1~0_combout  & (!\instMem|data~7_combout )))) # (!\instMem|data~5_combout  & (((!\instMem|data~7_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\contr|Equal1~0_combout ),
	.datac(\instMem|data~7_combout ),
	.datad(\regFile|regData~529_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[4]~38 .lut_mask = 16'h8F07;
defparam \aluMux|dataOut[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N23
cycloneii_lcell_ff \dataMem|sw_reg[0] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [0]));

// Location: LCFF_X22_Y19_N9
cycloneii_lcell_ff \regFile|regData~224 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[0]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~224_regout ));

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \regFile|regData~530 (
// Equation(s):
// \regFile|regData~530_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~192_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~192_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~530_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~530 .lut_mask = 16'hCE00;
defparam \regFile|regData~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \regFile|regData~531 (
// Equation(s):
// \regFile|regData~531_combout  = (\regFile|regData~530_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~224_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~224_regout ),
	.datac(\regFile|regData~530_combout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~531_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~531 .lut_mask = 16'hE0F0;
defparam \regFile|regData~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \regFile|regData~709 (
// Equation(s):
// \regFile|regData~709_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~531_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~532_combout ))

	.dataa(\regFile|regData~532_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(vcc),
	.datad(\regFile|regData~531_combout ),
	.cin(gnd),
	.combout(\regFile|regData~709_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~709 .lut_mask = 16'hEE22;
defparam \regFile|regData~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y14_N7
cycloneii_lcell_ff \switches[5] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(switches[5]));

// Location: LCCOMB_X26_Y14_N22
cycloneii_lcell_comb \dataMem|sw_reg[5]~feeder (
// Equation(s):
// \dataMem|sw_reg[5]~feeder_combout  = switches[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(switches[5]),
	.cin(gnd),
	.combout(\dataMem|sw_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|sw_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \dataMem|sw_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N23
cycloneii_lcell_ff \dataMem|sw_reg[5] (
	.clk(!\KEY~combout [0]),
	.datain(\dataMem|sw_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [5]));

// Location: LCCOMB_X26_Y14_N0
cycloneii_lcell_comb \dataMux|dataOut[5]~53 (
// Equation(s):
// \dataMux|dataOut[5]~53_combout  = (\instMem|data~5_combout  & ((\alu1|out[5]~6_combout ))) # (!\instMem|data~5_combout  & (!\alu1|Mux3~0_combout ))

	.dataa(\alu1|Mux3~0_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(vcc),
	.datad(\alu1|out[5]~6_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[5]~53 .lut_mask = 16'hDD11;
defparam \dataMux|dataOut[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneii_lcell_comb \dataMux|dataOut[5] (
// Equation(s):
// \dataMux|dataOut [5] = (\dataMux|dataOut[5]~53_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a5~portadataout ) # ((!\dataMux|dataOut[9]~110_combout )))) # (!\dataMux|dataOut[5]~53_combout  & (((\dataMem|sw_reg [5] & 
// \dataMux|dataOut[9]~110_combout ))))

	.dataa(\dataMem|data_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\dataMem|sw_reg [5]),
	.datac(\dataMux|dataOut[5]~53_combout ),
	.datad(\dataMux|dataOut[9]~110_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut [5]),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[5] .lut_mask = 16'hACF0;
defparam \dataMux|dataOut[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N19
cycloneii_lcell_ff \regFile|regData~5 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~5_regout ));

// Location: LCFF_X26_Y14_N25
cycloneii_lcell_ff \regFile|regData~37 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~37_regout ));

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \regFile|regData~539 (
// Equation(s):
// \regFile|regData~539_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~37_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~5_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~5_regout ),
	.datac(\regFile|regData~37_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~539_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~539 .lut_mask = 16'hF0CC;
defparam \regFile|regData~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N9
cycloneii_lcell_ff \regFile|regData~229 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~229_regout ));

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \regFile|regData~540 (
// Equation(s):
// \regFile|regData~540_combout  = (\instMem|data~5_combout  & (\regFile|regData~197_regout )) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & ((\regFile|regData~229_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~197_regout ))))

	.dataa(\regFile|regData~197_regout ),
	.datab(\regFile|regData~229_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~540_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~540 .lut_mask = 16'hACAA;
defparam \regFile|regData~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \regFile|regData~541 (
// Equation(s):
// \regFile|regData~541_combout  = (\contr|Mux2~1_combout  & ((\regFile|regData~540_combout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~539_combout ))

	.dataa(\contr|Mux2~1_combout ),
	.datab(vcc),
	.datac(\regFile|regData~539_combout ),
	.datad(\regFile|regData~540_combout ),
	.cin(gnd),
	.combout(\regFile|regData~541_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~541 .lut_mask = 16'hFA50;
defparam \regFile|regData~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \alu1|Add0~8 (
// Equation(s):
// \alu1|Add0~8_combout  = ((\regFile|regData~526_combout  $ (\aluMux|dataOut[4]~38_combout  $ (!\alu1|Add0~7 )))) # (GND)
// \alu1|Add0~9  = CARRY((\regFile|regData~526_combout  & ((\aluMux|dataOut[4]~38_combout ) # (!\alu1|Add0~7 ))) # (!\regFile|regData~526_combout  & (\aluMux|dataOut[4]~38_combout  & !\alu1|Add0~7 )))

	.dataa(\regFile|regData~526_combout ),
	.datab(\aluMux|dataOut[4]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~7 ),
	.combout(\alu1|Add0~8_combout ),
	.cout(\alu1|Add0~9 ));
// synopsys translate_off
defparam \alu1|Add0~8 .lut_mask = 16'h698E;
defparam \alu1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \alu1|Add0~10 (
// Equation(s):
// \alu1|Add0~10_combout  = (\aluMux|dataOut[5]~9_combout  & ((\regFile|regData~541_combout  & (\alu1|Add0~9  & VCC)) # (!\regFile|regData~541_combout  & (!\alu1|Add0~9 )))) # (!\aluMux|dataOut[5]~9_combout  & ((\regFile|regData~541_combout  & (!\alu1|Add0~9 
// )) # (!\regFile|regData~541_combout  & ((\alu1|Add0~9 ) # (GND)))))
// \alu1|Add0~11  = CARRY((\aluMux|dataOut[5]~9_combout  & (!\regFile|regData~541_combout  & !\alu1|Add0~9 )) # (!\aluMux|dataOut[5]~9_combout  & ((!\alu1|Add0~9 ) # (!\regFile|regData~541_combout ))))

	.dataa(\aluMux|dataOut[5]~9_combout ),
	.datab(\regFile|regData~541_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~9 ),
	.combout(\alu1|Add0~10_combout ),
	.cout(\alu1|Add0~11 ));
// synopsys translate_off
defparam \alu1|Add0~10 .lut_mask = 16'h9617;
defparam \alu1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \alu1|Add1~4 (
// Equation(s):
// \alu1|Add1~4_combout  = ((\regFile|regData~695_combout  $ (\aluMux|dataOut[2]~39_combout  $ (\alu1|Add1~3_cout )))) # (GND)
// \alu1|Add1~5  = CARRY((\regFile|regData~695_combout  & ((!\alu1|Add1~3_cout ) # (!\aluMux|dataOut[2]~39_combout ))) # (!\regFile|regData~695_combout  & (!\aluMux|dataOut[2]~39_combout  & !\alu1|Add1~3_cout )))

	.dataa(\regFile|regData~695_combout ),
	.datab(\aluMux|dataOut[2]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~3_cout ),
	.combout(\alu1|Add1~4_combout ),
	.cout(\alu1|Add1~5 ));
// synopsys translate_off
defparam \alu1|Add1~4 .lut_mask = 16'h962B;
defparam \alu1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \alu1|Add1~6 (
// Equation(s):
// \alu1|Add1~6_combout  = (\aluMux|dataOut[3]~35_combout  & ((\regFile|regData~701_combout  & (!\alu1|Add1~5 )) # (!\regFile|regData~701_combout  & ((\alu1|Add1~5 ) # (GND))))) # (!\aluMux|dataOut[3]~35_combout  & ((\regFile|regData~701_combout  & 
// (\alu1|Add1~5  & VCC)) # (!\regFile|regData~701_combout  & (!\alu1|Add1~5 ))))
// \alu1|Add1~7  = CARRY((\aluMux|dataOut[3]~35_combout  & ((!\alu1|Add1~5 ) # (!\regFile|regData~701_combout ))) # (!\aluMux|dataOut[3]~35_combout  & (!\regFile|regData~701_combout  & !\alu1|Add1~5 )))

	.dataa(\aluMux|dataOut[3]~35_combout ),
	.datab(\regFile|regData~701_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~5 ),
	.combout(\alu1|Add1~6_combout ),
	.cout(\alu1|Add1~7 ));
// synopsys translate_off
defparam \alu1|Add1~6 .lut_mask = 16'h692B;
defparam \alu1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \alu1|Add1~8 (
// Equation(s):
// \alu1|Add1~8_combout  = ((\regFile|regData~526_combout  $ (\aluMux|dataOut[4]~38_combout  $ (\alu1|Add1~7 )))) # (GND)
// \alu1|Add1~9  = CARRY((\regFile|regData~526_combout  & ((!\alu1|Add1~7 ) # (!\aluMux|dataOut[4]~38_combout ))) # (!\regFile|regData~526_combout  & (!\aluMux|dataOut[4]~38_combout  & !\alu1|Add1~7 )))

	.dataa(\regFile|regData~526_combout ),
	.datab(\aluMux|dataOut[4]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~7 ),
	.combout(\alu1|Add1~8_combout ),
	.cout(\alu1|Add1~9 ));
// synopsys translate_off
defparam \alu1|Add1~8 .lut_mask = 16'h962B;
defparam \alu1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \alu1|Add1~10 (
// Equation(s):
// \alu1|Add1~10_combout  = (\aluMux|dataOut[5]~9_combout  & ((\regFile|regData~541_combout  & (!\alu1|Add1~9 )) # (!\regFile|regData~541_combout  & ((\alu1|Add1~9 ) # (GND))))) # (!\aluMux|dataOut[5]~9_combout  & ((\regFile|regData~541_combout  & 
// (\alu1|Add1~9  & VCC)) # (!\regFile|regData~541_combout  & (!\alu1|Add1~9 ))))
// \alu1|Add1~11  = CARRY((\aluMux|dataOut[5]~9_combout  & ((!\alu1|Add1~9 ) # (!\regFile|regData~541_combout ))) # (!\aluMux|dataOut[5]~9_combout  & (!\regFile|regData~541_combout  & !\alu1|Add1~9 )))

	.dataa(\aluMux|dataOut[5]~9_combout ),
	.datab(\regFile|regData~541_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~9 ),
	.combout(\alu1|Add1~10_combout ),
	.cout(\alu1|Add1~11 ));
// synopsys translate_off
defparam \alu1|Add1~10 .lut_mask = 16'h692B;
defparam \alu1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \alu1|out[5]~6 (
// Equation(s):
// \alu1|out[5]~6_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~10_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~10_combout ))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add0~10_combout ),
	.datad(\alu1|Add1~10_combout ),
	.cin(gnd),
	.combout(\alu1|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[5]~6 .lut_mask = 16'hA820;
defparam \alu1|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \dataMux|dataOut[6]~46 (
// Equation(s):
// \dataMux|dataOut[6]~46_combout  = (\instMem|data~5_combout  & ((\alu1|out[6]~3_combout ))) # (!\instMem|data~5_combout  & (!\alu1|Mux3~0_combout ))

	.dataa(\instMem|data~5_combout ),
	.datab(\alu1|Mux3~0_combout ),
	.datac(vcc),
	.datad(\alu1|out[6]~3_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[6]~46 .lut_mask = 16'hBB11;
defparam \dataMux|dataOut[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneii_lcell_comb \dataMux|dataOut[7]~47 (
// Equation(s):
// \dataMux|dataOut[7]~47_combout  = (\instMem|data~5_combout  & ((\alu1|out[7]~4_combout ))) # (!\instMem|data~5_combout  & (!\alu1|Mux3~0_combout ))

	.dataa(\alu1|Mux3~0_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(vcc),
	.datad(\alu1|out[7]~4_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[7]~47 .lut_mask = 16'hDD11;
defparam \dataMux|dataOut[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneii_lcell_comb \dataMem|sw_reg[8]~feeder (
// Equation(s):
// \dataMem|sw_reg[8]~feeder_combout  = switches[8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(switches[8]),
	.cin(gnd),
	.combout(\dataMem|sw_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|sw_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \dataMem|sw_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N19
cycloneii_lcell_ff \dataMem|sw_reg[8] (
	.clk(!\KEY~combout [0]),
	.datain(\dataMem|sw_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [8]));

// Location: LCCOMB_X26_Y14_N4
cycloneii_lcell_comb \dataMux|dataOut[8]~54 (
// Equation(s):
// \dataMux|dataOut[8]~54_combout  = (\instMem|data~5_combout  & ((\alu1|out[8]~7_combout ))) # (!\instMem|data~5_combout  & (!\alu1|Mux3~0_combout ))

	.dataa(\alu1|Mux3~0_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(vcc),
	.datad(\alu1|out[8]~7_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[8]~54 .lut_mask = 16'hDD11;
defparam \dataMux|dataOut[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneii_lcell_comb \dataMux|dataOut[8] (
// Equation(s):
// \dataMux|dataOut [8] = (\dataMux|dataOut[8]~54_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a8 ) # ((!\dataMux|dataOut[9]~110_combout )))) # (!\dataMux|dataOut[8]~54_combout  & (((\dataMem|sw_reg [8] & \dataMux|dataOut[9]~110_combout ))))

	.dataa(\dataMem|data_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\dataMem|sw_reg [8]),
	.datac(\dataMux|dataOut[8]~54_combout ),
	.datad(\dataMux|dataOut[9]~110_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut [8]),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[8] .lut_mask = 16'hACF0;
defparam \dataMux|dataOut[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N21
cycloneii_lcell_ff \regFile|regData~232 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~232_regout ));

// Location: LCFF_X23_Y19_N25
cycloneii_lcell_ff \regFile|regData~200 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~200_regout ));

// Location: LCCOMB_X23_Y19_N2
cycloneii_lcell_comb \regFile|regData~542 (
// Equation(s):
// \regFile|regData~542_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~200_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~200_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~542_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~542 .lut_mask = 16'hDC00;
defparam \regFile|regData~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneii_lcell_comb \regFile|regData~543 (
// Equation(s):
// \regFile|regData~543_combout  = (\regFile|regData~542_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~232_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~232_regout ),
	.datad(\regFile|regData~542_combout ),
	.cin(gnd),
	.combout(\regFile|regData~543_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~543 .lut_mask = 16'hFB00;
defparam \regFile|regData~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \aluMux|dataOut[8]~10 (
// Equation(s):
// \aluMux|dataOut[8]~10_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~543_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~544_combout ))))

	.dataa(\regFile|regData~544_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~543_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[8]~10 .lut_mask = 16'h0E02;
defparam \aluMux|dataOut[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \alu1|Add0~12 (
// Equation(s):
// \alu1|Add0~12_combout  = ((\regFile|regData~514_combout  $ (\aluMux|dataOut[6]~36_combout  $ (!\alu1|Add0~11 )))) # (GND)
// \alu1|Add0~13  = CARRY((\regFile|regData~514_combout  & ((\aluMux|dataOut[6]~36_combout ) # (!\alu1|Add0~11 ))) # (!\regFile|regData~514_combout  & (\aluMux|dataOut[6]~36_combout  & !\alu1|Add0~11 )))

	.dataa(\regFile|regData~514_combout ),
	.datab(\aluMux|dataOut[6]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~11 ),
	.combout(\alu1|Add0~12_combout ),
	.cout(\alu1|Add0~13 ));
// synopsys translate_off
defparam \alu1|Add0~12 .lut_mask = 16'h698E;
defparam \alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \alu1|Add0~14 (
// Equation(s):
// \alu1|Add0~14_combout  = (\regFile|regData~520_combout  & ((\aluMux|dataOut[7]~37_combout  & (\alu1|Add0~13  & VCC)) # (!\aluMux|dataOut[7]~37_combout  & (!\alu1|Add0~13 )))) # (!\regFile|regData~520_combout  & ((\aluMux|dataOut[7]~37_combout  & 
// (!\alu1|Add0~13 )) # (!\aluMux|dataOut[7]~37_combout  & ((\alu1|Add0~13 ) # (GND)))))
// \alu1|Add0~15  = CARRY((\regFile|regData~520_combout  & (!\aluMux|dataOut[7]~37_combout  & !\alu1|Add0~13 )) # (!\regFile|regData~520_combout  & ((!\alu1|Add0~13 ) # (!\aluMux|dataOut[7]~37_combout ))))

	.dataa(\regFile|regData~520_combout ),
	.datab(\aluMux|dataOut[7]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~13 ),
	.combout(\alu1|Add0~14_combout ),
	.cout(\alu1|Add0~15 ));
// synopsys translate_off
defparam \alu1|Add0~14 .lut_mask = 16'h9617;
defparam \alu1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \alu1|Add0~16 (
// Equation(s):
// \alu1|Add0~16_combout  = ((\regFile|regData~547_combout  $ (\aluMux|dataOut[8]~10_combout  $ (!\alu1|Add0~15 )))) # (GND)
// \alu1|Add0~17  = CARRY((\regFile|regData~547_combout  & ((\aluMux|dataOut[8]~10_combout ) # (!\alu1|Add0~15 ))) # (!\regFile|regData~547_combout  & (\aluMux|dataOut[8]~10_combout  & !\alu1|Add0~15 )))

	.dataa(\regFile|regData~547_combout ),
	.datab(\aluMux|dataOut[8]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~15 ),
	.combout(\alu1|Add0~16_combout ),
	.cout(\alu1|Add0~17 ));
// synopsys translate_off
defparam \alu1|Add0~16 .lut_mask = 16'h698E;
defparam \alu1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y14_N3
cycloneii_lcell_ff \regFile|regData~40 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~40_regout ));

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \regFile|regData~545 (
// Equation(s):
// \regFile|regData~545_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~40_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~8_regout ))

	.dataa(\regFile|regData~8_regout ),
	.datab(vcc),
	.datac(\regFile|regData~40_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~545_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~545 .lut_mask = 16'hF0AA;
defparam \regFile|regData~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneii_lcell_comb \regFile|regData~546 (
// Equation(s):
// \regFile|regData~546_combout  = (\instMem|data~5_combout  & (\regFile|regData~200_regout )) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & ((\regFile|regData~232_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~200_regout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~200_regout ),
	.datac(\regFile|regData~232_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~546_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~546 .lut_mask = 16'hD8CC;
defparam \regFile|regData~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneii_lcell_comb \regFile|regData~547 (
// Equation(s):
// \regFile|regData~547_combout  = (\contr|Mux2~1_combout  & ((\regFile|regData~546_combout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~545_combout ))

	.dataa(vcc),
	.datab(\regFile|regData~545_combout ),
	.datac(\regFile|regData~546_combout ),
	.datad(\contr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\regFile|regData~547_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~547 .lut_mask = 16'hF0CC;
defparam \regFile|regData~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N29
cycloneii_lcell_ff \regFile|regData~39 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~39_regout ));

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \regFile|regData~518 (
// Equation(s):
// \regFile|regData~518_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~39_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~7_regout ))

	.dataa(\regFile|regData~7_regout ),
	.datab(\regFile|regData~39_regout ),
	.datac(vcc),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~518_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~518 .lut_mask = 16'hCCAA;
defparam \regFile|regData~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneii_lcell_comb \regFile|regData~519 (
// Equation(s):
// \regFile|regData~519_combout  = (\instMem|data~5_combout  & (((\regFile|regData~199_regout )))) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & (\regFile|regData~231_regout )) # (!\contr|Mux3~0_combout  & ((\regFile|regData~199_regout )))))

	.dataa(\regFile|regData~231_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~199_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~519_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~519 .lut_mask = 16'hE2F0;
defparam \regFile|regData~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \regFile|regData~520 (
// Equation(s):
// \regFile|regData~520_combout  = (\contr|Mux2~1_combout  & ((\regFile|regData~519_combout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~518_combout ))

	.dataa(vcc),
	.datab(\regFile|regData~518_combout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~519_combout ),
	.cin(gnd),
	.combout(\regFile|regData~520_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~520 .lut_mask = 16'hFC0C;
defparam \regFile|regData~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N9
cycloneii_lcell_ff \regFile|regData~198 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~198_regout ));

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \regFile|regData~513 (
// Equation(s):
// \regFile|regData~513_combout  = (\instMem|data~5_combout  & (((\regFile|regData~198_regout )))) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & (\regFile|regData~230_regout )) # (!\contr|Mux3~0_combout  & ((\regFile|regData~198_regout )))))

	.dataa(\regFile|regData~230_regout ),
	.datab(\regFile|regData~198_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~513_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~513 .lut_mask = 16'hCACC;
defparam \regFile|regData~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N3
cycloneii_lcell_ff \regFile|regData~38 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~38_regout ));

// Location: LCFF_X22_Y18_N9
cycloneii_lcell_ff \regFile|regData~6 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~6_regout ));

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \regFile|regData~512 (
// Equation(s):
// \regFile|regData~512_combout  = (\contr|Mux3~0_combout  & (\regFile|regData~38_regout )) # (!\contr|Mux3~0_combout  & ((\regFile|regData~6_regout )))

	.dataa(vcc),
	.datab(\regFile|regData~38_regout ),
	.datac(\regFile|regData~6_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~512_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~512 .lut_mask = 16'hCCF0;
defparam \regFile|regData~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \regFile|regData~514 (
// Equation(s):
// \regFile|regData~514_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~513_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~512_combout )))

	.dataa(vcc),
	.datab(\regFile|regData~513_combout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~512_combout ),
	.cin(gnd),
	.combout(\regFile|regData~514_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~514 .lut_mask = 16'hCFC0;
defparam \regFile|regData~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \alu1|Add1~12 (
// Equation(s):
// \alu1|Add1~12_combout  = ((\aluMux|dataOut[6]~36_combout  $ (\regFile|regData~514_combout  $ (\alu1|Add1~11 )))) # (GND)
// \alu1|Add1~13  = CARRY((\aluMux|dataOut[6]~36_combout  & (\regFile|regData~514_combout  & !\alu1|Add1~11 )) # (!\aluMux|dataOut[6]~36_combout  & ((\regFile|regData~514_combout ) # (!\alu1|Add1~11 ))))

	.dataa(\aluMux|dataOut[6]~36_combout ),
	.datab(\regFile|regData~514_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~11 ),
	.combout(\alu1|Add1~12_combout ),
	.cout(\alu1|Add1~13 ));
// synopsys translate_off
defparam \alu1|Add1~12 .lut_mask = 16'h964D;
defparam \alu1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \alu1|Add1~14 (
// Equation(s):
// \alu1|Add1~14_combout  = (\aluMux|dataOut[7]~37_combout  & ((\regFile|regData~520_combout  & (!\alu1|Add1~13 )) # (!\regFile|regData~520_combout  & ((\alu1|Add1~13 ) # (GND))))) # (!\aluMux|dataOut[7]~37_combout  & ((\regFile|regData~520_combout  & 
// (\alu1|Add1~13  & VCC)) # (!\regFile|regData~520_combout  & (!\alu1|Add1~13 ))))
// \alu1|Add1~15  = CARRY((\aluMux|dataOut[7]~37_combout  & ((!\alu1|Add1~13 ) # (!\regFile|regData~520_combout ))) # (!\aluMux|dataOut[7]~37_combout  & (!\regFile|regData~520_combout  & !\alu1|Add1~13 )))

	.dataa(\aluMux|dataOut[7]~37_combout ),
	.datab(\regFile|regData~520_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~13 ),
	.combout(\alu1|Add1~14_combout ),
	.cout(\alu1|Add1~15 ));
// synopsys translate_off
defparam \alu1|Add1~14 .lut_mask = 16'h692B;
defparam \alu1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \alu1|Add1~16 (
// Equation(s):
// \alu1|Add1~16_combout  = ((\aluMux|dataOut[8]~10_combout  $ (\regFile|regData~547_combout  $ (\alu1|Add1~15 )))) # (GND)
// \alu1|Add1~17  = CARRY((\aluMux|dataOut[8]~10_combout  & (\regFile|regData~547_combout  & !\alu1|Add1~15 )) # (!\aluMux|dataOut[8]~10_combout  & ((\regFile|regData~547_combout ) # (!\alu1|Add1~15 ))))

	.dataa(\aluMux|dataOut[8]~10_combout ),
	.datab(\regFile|regData~547_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~15 ),
	.combout(\alu1|Add1~16_combout ),
	.cout(\alu1|Add1~17 ));
// synopsys translate_off
defparam \alu1|Add1~16 .lut_mask = 16'h964D;
defparam \alu1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \alu1|out[8]~7 (
// Equation(s):
// \alu1|out[8]~7_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~16_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~16_combout ))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add0~16_combout ),
	.datad(\alu1|Add1~16_combout ),
	.cin(gnd),
	.combout(\alu1|out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[8]~7 .lut_mask = 16'hA820;
defparam \alu1|out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N31
cycloneii_lcell_ff \dataMem|sw_reg[9] (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(switches[9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dataMem|sw_reg [9]));

// Location: LCCOMB_X26_Y14_N16
cycloneii_lcell_comb \dataMux|dataOut[9]~55 (
// Equation(s):
// \dataMux|dataOut[9]~55_combout  = (\instMem|data~5_combout  & ((\alu1|out[9]~8_combout ))) # (!\instMem|data~5_combout  & (!\alu1|Mux3~0_combout ))

	.dataa(\alu1|Mux3~0_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(vcc),
	.datad(\alu1|out[9]~8_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[9]~55 .lut_mask = 16'hDD11;
defparam \dataMux|dataOut[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N1
cycloneii_lcell_ff \regFile|regData~9 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~9_regout ));

// Location: LCCOMB_X23_Y19_N0
cycloneii_lcell_comb \regFile|regData~550 (
// Equation(s):
// \regFile|regData~550_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & (\regFile|regData~41_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~9_regout )))))

	.dataa(\regFile|regData~41_regout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~9_regout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~550_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~550 .lut_mask = 16'h2230;
defparam \regFile|regData~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N19
cycloneii_lcell_ff \regFile|regData~233 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~233_regout ));

// Location: LCFF_X23_Y19_N19
cycloneii_lcell_ff \regFile|regData~201 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~201_regout ));

// Location: LCCOMB_X23_Y19_N28
cycloneii_lcell_comb \regFile|regData~548 (
// Equation(s):
// \regFile|regData~548_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~201_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~201_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~548_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~548 .lut_mask = 16'hDC00;
defparam \regFile|regData~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneii_lcell_comb \regFile|regData~549 (
// Equation(s):
// \regFile|regData~549_combout  = (\regFile|regData~548_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~233_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~233_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~548_combout ),
	.cin(gnd),
	.combout(\regFile|regData~549_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~549 .lut_mask = 16'hEF00;
defparam \regFile|regData~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneii_lcell_comb \regFile|regData~712 (
// Equation(s):
// \regFile|regData~712_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~549_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~550_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~550_combout ),
	.datac(vcc),
	.datad(\regFile|regData~549_combout ),
	.cin(gnd),
	.combout(\regFile|regData~712_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~712 .lut_mask = 16'hEE44;
defparam \regFile|regData~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneii_lcell_comb \dataMux|dataOut[10]~56 (
// Equation(s):
// \dataMux|dataOut[10]~56_combout  = (\instMem|data~5_combout  & ((\instMem|data~15_combout  & (\alu1|Add1~20_combout )) # (!\instMem|data~15_combout  & ((\alu1|Add0~20_combout )))))

	.dataa(\alu1|Add1~20_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\alu1|Add0~20_combout ),
	.datad(\instMem|data~15_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[10]~56 .lut_mask = 16'h88C0;
defparam \dataMux|dataOut[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N1
cycloneii_lcell_ff \regFile|regData~203 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[11]~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~203_regout ));

// Location: LCFF_X22_Y19_N13
cycloneii_lcell_ff \regFile|regData~235 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[11]~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~235_regout ));

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \regFile|regData~564 (
// Equation(s):
// \regFile|regData~564_combout  = (\instMem|data~5_combout  & (\regFile|regData~203_regout )) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & ((\regFile|regData~235_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~203_regout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~203_regout ),
	.datac(\regFile|regData~235_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~564_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~564 .lut_mask = 16'hD8CC;
defparam \regFile|regData~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N25
cycloneii_lcell_ff \regFile|regData~11 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[11]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~11_regout ));

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \regFile|regData~563 (
// Equation(s):
// \regFile|regData~563_combout  = (\contr|Mux3~0_combout  & (\regFile|regData~43_regout )) # (!\contr|Mux3~0_combout  & ((\regFile|regData~11_regout )))

	.dataa(\regFile|regData~43_regout ),
	.datab(\regFile|regData~11_regout ),
	.datac(\contr|Mux3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\regFile|regData~563_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~563 .lut_mask = 16'hACAC;
defparam \regFile|regData~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \regFile|regData~565 (
// Equation(s):
// \regFile|regData~565_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~564_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~563_combout )))

	.dataa(\contr|Mux2~1_combout ),
	.datab(vcc),
	.datac(\regFile|regData~564_combout ),
	.datad(\regFile|regData~563_combout ),
	.cin(gnd),
	.combout(\regFile|regData~565_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~565 .lut_mask = 16'hF5A0;
defparam \regFile|regData~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \alu1|Add0~18 (
// Equation(s):
// \alu1|Add0~18_combout  = (\aluMux|dataOut[9]~11_combout  & ((\regFile|regData~553_combout  & (\alu1|Add0~17  & VCC)) # (!\regFile|regData~553_combout  & (!\alu1|Add0~17 )))) # (!\aluMux|dataOut[9]~11_combout  & ((\regFile|regData~553_combout  & 
// (!\alu1|Add0~17 )) # (!\regFile|regData~553_combout  & ((\alu1|Add0~17 ) # (GND)))))
// \alu1|Add0~19  = CARRY((\aluMux|dataOut[9]~11_combout  & (!\regFile|regData~553_combout  & !\alu1|Add0~17 )) # (!\aluMux|dataOut[9]~11_combout  & ((!\alu1|Add0~17 ) # (!\regFile|regData~553_combout ))))

	.dataa(\aluMux|dataOut[9]~11_combout ),
	.datab(\regFile|regData~553_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~17 ),
	.combout(\alu1|Add0~18_combout ),
	.cout(\alu1|Add0~19 ));
// synopsys translate_off
defparam \alu1|Add0~18 .lut_mask = 16'h9617;
defparam \alu1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \alu1|Add0~20 (
// Equation(s):
// \alu1|Add0~20_combout  = ((\aluMux|dataOut[10]~12_combout  $ (\regFile|regData~559_combout  $ (!\alu1|Add0~19 )))) # (GND)
// \alu1|Add0~21  = CARRY((\aluMux|dataOut[10]~12_combout  & ((\regFile|regData~559_combout ) # (!\alu1|Add0~19 ))) # (!\aluMux|dataOut[10]~12_combout  & (\regFile|regData~559_combout  & !\alu1|Add0~19 )))

	.dataa(\aluMux|dataOut[10]~12_combout ),
	.datab(\regFile|regData~559_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~19 ),
	.combout(\alu1|Add0~20_combout ),
	.cout(\alu1|Add0~21 ));
// synopsys translate_off
defparam \alu1|Add0~20 .lut_mask = 16'h698E;
defparam \alu1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \alu1|Add0~22 (
// Equation(s):
// \alu1|Add0~22_combout  = (\aluMux|dataOut[11]~13_combout  & ((\regFile|regData~565_combout  & (\alu1|Add0~21  & VCC)) # (!\regFile|regData~565_combout  & (!\alu1|Add0~21 )))) # (!\aluMux|dataOut[11]~13_combout  & ((\regFile|regData~565_combout  & 
// (!\alu1|Add0~21 )) # (!\regFile|regData~565_combout  & ((\alu1|Add0~21 ) # (GND)))))
// \alu1|Add0~23  = CARRY((\aluMux|dataOut[11]~13_combout  & (!\regFile|regData~565_combout  & !\alu1|Add0~21 )) # (!\aluMux|dataOut[11]~13_combout  & ((!\alu1|Add0~21 ) # (!\regFile|regData~565_combout ))))

	.dataa(\aluMux|dataOut[11]~13_combout ),
	.datab(\regFile|regData~565_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~21 ),
	.combout(\alu1|Add0~22_combout ),
	.cout(\alu1|Add0~23 ));
// synopsys translate_off
defparam \alu1|Add0~22 .lut_mask = 16'h9617;
defparam \alu1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \regFile|regData~554 (
// Equation(s):
// \regFile|regData~554_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~202_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\regFile|regData~202_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~554_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~554 .lut_mask = 16'hBA00;
defparam \regFile|regData~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \regFile|regData~555 (
// Equation(s):
// \regFile|regData~555_combout  = (\regFile|regData~554_combout  & (((\instMem|data~5_combout ) # (\regFile|regData~234_regout )) # (!\instMem|data~11_combout )))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~234_regout ),
	.datad(\regFile|regData~554_combout ),
	.cin(gnd),
	.combout(\regFile|regData~555_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~555 .lut_mask = 16'hFD00;
defparam \regFile|regData~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N7
cycloneii_lcell_ff \regFile|regData~42 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[10]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~42_regout ));

// Location: LCFF_X21_Y17_N9
cycloneii_lcell_ff \regFile|regData~10 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[10]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~10_regout ));

// Location: LCCOMB_X21_Y17_N8
cycloneii_lcell_comb \regFile|regData~556 (
// Equation(s):
// \regFile|regData~556_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & (\regFile|regData~42_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~10_regout )))))

	.dataa(\contr|Mux10~0_combout ),
	.datab(\regFile|regData~42_regout ),
	.datac(\regFile|regData~10_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~556_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~556 .lut_mask = 16'h00D8;
defparam \regFile|regData~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \aluMux|dataOut[10]~12 (
// Equation(s):
// \aluMux|dataOut[10]~12_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~555_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~556_combout )))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\contr|Mux6~0_combout ),
	.datac(\regFile|regData~555_combout ),
	.datad(\regFile|regData~556_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[10]~12 .lut_mask = 16'h3120;
defparam \aluMux|dataOut[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \alu1|Add1~18 (
// Equation(s):
// \alu1|Add1~18_combout  = (\aluMux|dataOut[9]~11_combout  & ((\regFile|regData~553_combout  & (!\alu1|Add1~17 )) # (!\regFile|regData~553_combout  & ((\alu1|Add1~17 ) # (GND))))) # (!\aluMux|dataOut[9]~11_combout  & ((\regFile|regData~553_combout  & 
// (\alu1|Add1~17  & VCC)) # (!\regFile|regData~553_combout  & (!\alu1|Add1~17 ))))
// \alu1|Add1~19  = CARRY((\aluMux|dataOut[9]~11_combout  & ((!\alu1|Add1~17 ) # (!\regFile|regData~553_combout ))) # (!\aluMux|dataOut[9]~11_combout  & (!\regFile|regData~553_combout  & !\alu1|Add1~17 )))

	.dataa(\aluMux|dataOut[9]~11_combout ),
	.datab(\regFile|regData~553_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~17 ),
	.combout(\alu1|Add1~18_combout ),
	.cout(\alu1|Add1~19 ));
// synopsys translate_off
defparam \alu1|Add1~18 .lut_mask = 16'h692B;
defparam \alu1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \alu1|Add1~22 (
// Equation(s):
// \alu1|Add1~22_combout  = (\aluMux|dataOut[11]~13_combout  & ((\regFile|regData~565_combout  & (!\alu1|Add1~21 )) # (!\regFile|regData~565_combout  & ((\alu1|Add1~21 ) # (GND))))) # (!\aluMux|dataOut[11]~13_combout  & ((\regFile|regData~565_combout  & 
// (\alu1|Add1~21  & VCC)) # (!\regFile|regData~565_combout  & (!\alu1|Add1~21 ))))
// \alu1|Add1~23  = CARRY((\aluMux|dataOut[11]~13_combout  & ((!\alu1|Add1~21 ) # (!\regFile|regData~565_combout ))) # (!\aluMux|dataOut[11]~13_combout  & (!\regFile|regData~565_combout  & !\alu1|Add1~21 )))

	.dataa(\aluMux|dataOut[11]~13_combout ),
	.datab(\regFile|regData~565_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~21 ),
	.combout(\alu1|Add1~22_combout ),
	.cout(\alu1|Add1~23 ));
// synopsys translate_off
defparam \alu1|Add1~22 .lut_mask = 16'h692B;
defparam \alu1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneii_lcell_comb \alu1|out[11]~11 (
// Equation(s):
// \alu1|out[11]~11_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~22_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~22_combout ))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add0~22_combout ),
	.datad(\alu1|Add1~22_combout ),
	.cin(gnd),
	.combout(\alu1|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[11]~11 .lut_mask = 16'hA820;
defparam \alu1|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \alu1|Add0~24 (
// Equation(s):
// \alu1|Add0~24_combout  = ((\regFile|regData~571_combout  $ (\aluMux|dataOut[12]~14_combout  $ (!\alu1|Add0~23 )))) # (GND)
// \alu1|Add0~25  = CARRY((\regFile|regData~571_combout  & ((\aluMux|dataOut[12]~14_combout ) # (!\alu1|Add0~23 ))) # (!\regFile|regData~571_combout  & (\aluMux|dataOut[12]~14_combout  & !\alu1|Add0~23 )))

	.dataa(\regFile|regData~571_combout ),
	.datab(\aluMux|dataOut[12]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~23 ),
	.combout(\alu1|Add0~24_combout ),
	.cout(\alu1|Add0~25 ));
// synopsys translate_off
defparam \alu1|Add0~24 .lut_mask = 16'h698E;
defparam \alu1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \alu1|Add1~24 (
// Equation(s):
// \alu1|Add1~24_combout  = ((\regFile|regData~571_combout  $ (\aluMux|dataOut[12]~14_combout  $ (\alu1|Add1~23 )))) # (GND)
// \alu1|Add1~25  = CARRY((\regFile|regData~571_combout  & ((!\alu1|Add1~23 ) # (!\aluMux|dataOut[12]~14_combout ))) # (!\regFile|regData~571_combout  & (!\aluMux|dataOut[12]~14_combout  & !\alu1|Add1~23 )))

	.dataa(\regFile|regData~571_combout ),
	.datab(\aluMux|dataOut[12]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~23 ),
	.combout(\alu1|Add1~24_combout ),
	.cout(\alu1|Add1~25 ));
// synopsys translate_off
defparam \alu1|Add1~24 .lut_mask = 16'h962B;
defparam \alu1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneii_lcell_comb \alu1|out[12]~12 (
// Equation(s):
// \alu1|out[12]~12_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~24_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~24_combout ))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add0~24_combout ),
	.datad(\alu1|Add1~24_combout ),
	.cin(gnd),
	.combout(\alu1|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[12]~12 .lut_mask = 16'hA820;
defparam \alu1|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \regFile|regData~713 (
// Equation(s):
// \regFile|regData~713_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~555_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~556_combout ))

	.dataa(\regFile|regData~556_combout ),
	.datab(\regFile|regData~555_combout ),
	.datac(vcc),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~713_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~713 .lut_mask = 16'hCCAA;
defparam \regFile|regData~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y13
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~713_combout ,\regFile|regData~712_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA2043906081388EAC8803AA0802823C0B02EA00200FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneii_lcell_comb \dataMux|dataOut[10]~57 (
// Equation(s):
// \dataMux|dataOut[10]~57_combout  = (\dataMux|dataOut[10]~131_combout  & ((\dataMux|dataOut[10]~56_combout ) # ((!\instMem|data~5_combout  & \dataMem|data_rtl_0|auto_generated|ram_block1a10 ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\dataMux|dataOut[10]~56_combout ),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\dataMux|dataOut[10]~131_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[10]~57 .lut_mask = 16'hDC00;
defparam \dataMux|dataOut[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N17
cycloneii_lcell_ff \regFile|regData~234 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[10]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~234_regout ));

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \regFile|regData~558 (
// Equation(s):
// \regFile|regData~558_combout  = (\contr|Mux3~0_combout  & ((\instMem|data~5_combout  & (\regFile|regData~202_regout )) # (!\instMem|data~5_combout  & ((\regFile|regData~234_regout ))))) # (!\contr|Mux3~0_combout  & (\regFile|regData~202_regout ))

	.dataa(\regFile|regData~202_regout ),
	.datab(\contr|Mux3~0_combout ),
	.datac(\regFile|regData~234_regout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~558_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~558 .lut_mask = 16'hAAE2;
defparam \regFile|regData~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \regFile|regData~557 (
// Equation(s):
// \regFile|regData~557_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~42_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~10_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~10_regout ),
	.datac(\contr|Mux3~0_combout ),
	.datad(\regFile|regData~42_regout ),
	.cin(gnd),
	.combout(\regFile|regData~557_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~557 .lut_mask = 16'hFC0C;
defparam \regFile|regData~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \regFile|regData~559 (
// Equation(s):
// \regFile|regData~559_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~558_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~557_combout )))

	.dataa(vcc),
	.datab(\regFile|regData~558_combout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~557_combout ),
	.cin(gnd),
	.combout(\regFile|regData~559_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~559 .lut_mask = 16'hCFC0;
defparam \regFile|regData~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \alu1|out[3]~1 (
// Equation(s):
// \alu1|out[3]~1_combout  = (\instMem|data~3_combout  & ((\pc|dataOut [2]) # (!\instMem|data~5_combout )))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~3_combout ),
	.datac(vcc),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\alu1|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[3]~1 .lut_mask = 16'h88CC;
defparam \alu1|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \alu1|out[10]~10 (
// Equation(s):
// \alu1|out[10]~10_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & (\alu1|Add1~20_combout )) # (!\instMem|data~15_combout  & ((\alu1|Add0~20_combout )))))

	.dataa(\alu1|Add1~20_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add0~20_combout ),
	.datad(\alu1|out[3]~1_combout ),
	.cin(gnd),
	.combout(\alu1|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[10]~10 .lut_mask = 16'hB800;
defparam \alu1|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneii_lcell_comb \dataMux|dataOut[9] (
// Equation(s):
// \dataMux|dataOut [9] = (\dataMux|dataOut[9]~110_combout  & ((\dataMux|dataOut[9]~55_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a9~portadataout ))) # (!\dataMux|dataOut[9]~55_combout  & (\dataMem|sw_reg [9])))) # 
// (!\dataMux|dataOut[9]~110_combout  & (((\dataMux|dataOut[9]~55_combout ))))

	.dataa(\dataMux|dataOut[9]~110_combout ),
	.datab(\dataMem|sw_reg [9]),
	.datac(\dataMux|dataOut[9]~55_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\dataMux|dataOut [9]),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[9] .lut_mask = 16'hF858;
defparam \dataMux|dataOut[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N29
cycloneii_lcell_ff \regFile|regData~41 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~41_regout ));

// Location: LCCOMB_X23_Y19_N4
cycloneii_lcell_comb \regFile|regData~551 (
// Equation(s):
// \regFile|regData~551_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~41_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~9_regout ))

	.dataa(\regFile|regData~9_regout ),
	.datab(vcc),
	.datac(\regFile|regData~41_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~551_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~551 .lut_mask = 16'hF0AA;
defparam \regFile|regData~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \regFile|regData~552 (
// Equation(s):
// \regFile|regData~552_combout  = (\instMem|data~5_combout  & (\regFile|regData~201_regout )) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & ((\regFile|regData~233_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~201_regout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~201_regout ),
	.datac(\regFile|regData~233_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~552_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~552 .lut_mask = 16'hD8CC;
defparam \regFile|regData~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneii_lcell_comb \regFile|regData~553 (
// Equation(s):
// \regFile|regData~553_combout  = (\contr|Mux2~1_combout  & ((\regFile|regData~552_combout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~551_combout ))

	.dataa(\contr|Mux2~1_combout ),
	.datab(vcc),
	.datac(\regFile|regData~551_combout ),
	.datad(\regFile|regData~552_combout ),
	.cin(gnd),
	.combout(\regFile|regData~553_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~553 .lut_mask = 16'hFA50;
defparam \regFile|regData~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \alu1|out[9]~8 (
// Equation(s):
// \alu1|out[9]~8_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~18_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~18_combout ))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add0~18_combout ),
	.datad(\alu1|Add1~18_combout ),
	.cin(gnd),
	.combout(\alu1|out[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[9]~8 .lut_mask = 16'hA820;
defparam \alu1|out[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y18
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~523_combout ,\regFile|regData~517_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA88808000820000088000020800020F0000002000062AAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \dataMux|dataOut[7] (
// Equation(s):
// \dataMux|dataOut [7] = (\dataMux|dataOut[9]~110_combout  & ((\dataMux|dataOut[7]~47_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a7 ))) # (!\dataMux|dataOut[7]~47_combout  & (\dataMem|sw_reg [7])))) # (!\dataMux|dataOut[9]~110_combout  & 
// (((\dataMux|dataOut[7]~47_combout ))))

	.dataa(\dataMem|sw_reg [7]),
	.datab(\dataMux|dataOut[9]~110_combout ),
	.datac(\dataMux|dataOut[7]~47_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dataMux|dataOut [7]),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[7] .lut_mask = 16'hF838;
defparam \dataMux|dataOut[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N25
cycloneii_lcell_ff \regFile|regData~199 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~199_regout ));

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \regFile|regData~522 (
// Equation(s):
// \regFile|regData~522_combout  = (\instMem|data~5_combout  & (((\regFile|regData~199_regout )))) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & (\regFile|regData~231_regout )) # (!\instMem|data~11_combout  & ((\regFile|regData~199_regout 
// )))))

	.dataa(\regFile|regData~231_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~199_regout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~522_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~522 .lut_mask = 16'hE2F0;
defparam \regFile|regData~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N11
cycloneii_lcell_ff \regFile|regData~7 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~7_regout ));

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \regFile|regData~521 (
// Equation(s):
// \regFile|regData~521_combout  = (\contr|Mux10~0_combout  & (\regFile|regData~39_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~7_regout )))

	.dataa(vcc),
	.datab(\regFile|regData~39_regout ),
	.datac(\regFile|regData~7_regout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~521_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~521 .lut_mask = 16'hCCF0;
defparam \regFile|regData~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneii_lcell_comb \regFile|regData~523 (
// Equation(s):
// \regFile|regData~523_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~522_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~521_combout )))

	.dataa(vcc),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~522_combout ),
	.datad(\regFile|regData~521_combout ),
	.cin(gnd),
	.combout(\regFile|regData~523_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~523 .lut_mask = 16'hF3C0;
defparam \regFile|regData~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \aluMux|dataOut[7]~37 (
// Equation(s):
// \aluMux|dataOut[7]~37_combout  = (\instMem|data~5_combout  & ((\contr|Equal1~0_combout  & ((\regFile|regData~523_combout ))) # (!\contr|Equal1~0_combout  & (!\instMem|data~7_combout )))) # (!\instMem|data~5_combout  & (((!\instMem|data~7_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\contr|Equal1~0_combout ),
	.datac(\instMem|data~7_combout ),
	.datad(\regFile|regData~523_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[7]~37 .lut_mask = 16'h8F07;
defparam \aluMux|dataOut[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \alu1|out[7]~4 (
// Equation(s):
// \alu1|out[7]~4_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~14_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~14_combout ))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add0~14_combout ),
	.datad(\alu1|Add1~14_combout ),
	.cin(gnd),
	.combout(\alu1|out[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[7]~4 .lut_mask = 16'hA820;
defparam \alu1|out[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneii_lcell_comb \dataMux|dataOut[6] (
// Equation(s):
// \dataMux|dataOut [6] = (\dataMux|dataOut[6]~46_combout  & (((\dataMem|data_rtl_0|auto_generated|ram_block1a6~portadataout ) # (!\dataMux|dataOut[9]~110_combout )))) # (!\dataMux|dataOut[6]~46_combout  & (\dataMem|sw_reg [6] & 
// (\dataMux|dataOut[9]~110_combout )))

	.dataa(\dataMem|sw_reg [6]),
	.datab(\dataMux|dataOut[6]~46_combout ),
	.datac(\dataMux|dataOut[9]~110_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\dataMux|dataOut [6]),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[6] .lut_mask = 16'hEC2C;
defparam \dataMux|dataOut[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N3
cycloneii_lcell_ff \regFile|regData~230 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~230_regout ));

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \regFile|regData~516 (
// Equation(s):
// \regFile|regData~516_combout  = (\instMem|data~11_combout  & ((\instMem|data~5_combout  & (\regFile|regData~198_regout )) # (!\instMem|data~5_combout  & ((\regFile|regData~230_regout ))))) # (!\instMem|data~11_combout  & (\regFile|regData~198_regout ))

	.dataa(\regFile|regData~198_regout ),
	.datab(\regFile|regData~230_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~516_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~516 .lut_mask = 16'hAACA;
defparam \regFile|regData~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \regFile|regData~515 (
// Equation(s):
// \regFile|regData~515_combout  = (\contr|Mux10~0_combout  & ((\regFile|regData~38_regout ))) # (!\contr|Mux10~0_combout  & (\regFile|regData~6_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~6_regout ),
	.datac(\regFile|regData~38_regout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~515_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~515 .lut_mask = 16'hF0CC;
defparam \regFile|regData~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \regFile|regData~517 (
// Equation(s):
// \regFile|regData~517_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~516_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~515_combout )))

	.dataa(vcc),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~516_combout ),
	.datad(\regFile|regData~515_combout ),
	.cin(gnd),
	.combout(\regFile|regData~517_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~517 .lut_mask = 16'hF3C0;
defparam \regFile|regData~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \aluMux|dataOut[6]~36 (
// Equation(s):
// \aluMux|dataOut[6]~36_combout  = (\instMem|data~5_combout  & ((\contr|Equal1~0_combout  & ((\regFile|regData~517_combout ))) # (!\contr|Equal1~0_combout  & (!\instMem|data~7_combout )))) # (!\instMem|data~5_combout  & (((!\instMem|data~7_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\contr|Equal1~0_combout ),
	.datac(\instMem|data~7_combout ),
	.datad(\regFile|regData~517_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[6]~36 .lut_mask = 16'h8F07;
defparam \aluMux|dataOut[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \alu1|out[6]~3 (
// Equation(s):
// \alu1|out[6]~3_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~12_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~12_combout ))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add0~12_combout ),
	.datad(\alu1|Add1~12_combout ),
	.cin(gnd),
	.combout(\alu1|out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[6]~3 .lut_mask = 16'hA820;
defparam \alu1|out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \dataMux|dataOut[0]~49 (
// Equation(s):
// \dataMux|dataOut[0]~49_combout  = (\contr|Decoder0~0_combout  & (((\dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (!\contr|Decoder0~0_combout  & ((\alu1|Mux3~0_combout  & (\dataMem|key_reg [0])) # (!\alu1|Mux3~0_combout  & 
// ((\dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\dataMem|key_reg [0]),
	.datab(\contr|Decoder0~0_combout ),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[0]~49 .lut_mask = 16'hE2F0;
defparam \dataMux|dataOut[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \dataMux|dataOut[0]~51 (
// Equation(s):
// \dataMux|dataOut[0]~51_combout  = (!\instMem|data~5_combout  & ((\dataMux|dataOut[2]~50_combout  & (\dataMem|sw_reg [0])) # (!\dataMux|dataOut[2]~50_combout  & ((\dataMux|dataOut[0]~49_combout )))))

	.dataa(\instMem|data~5_combout ),
	.datab(\dataMux|dataOut[2]~50_combout ),
	.datac(\dataMem|sw_reg [0]),
	.datad(\dataMux|dataOut[0]~49_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[0]~51 .lut_mask = 16'h5140;
defparam \dataMux|dataOut[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneii_lcell_comb \dataMux|dataOut[0]~52 (
// Equation(s):
// \dataMux|dataOut[0]~52_combout  = (\dataMux|dataOut[0]~51_combout ) # ((\instMem|data~5_combout  & \alu1|out[0]~0_combout ))

	.dataa(\instMem|data~5_combout ),
	.datab(vcc),
	.datac(\dataMux|dataOut[0]~51_combout ),
	.datad(\alu1|out[0]~0_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[0]~52 .lut_mask = 16'hFAF0;
defparam \dataMux|dataOut[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N23
cycloneii_lcell_ff \regFile|regData~192 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[0]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~192_regout ));

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \regFile|regData~534 (
// Equation(s):
// \regFile|regData~534_combout  = (\instMem|data~5_combout  & (\regFile|regData~192_regout )) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & ((\regFile|regData~224_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~192_regout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~192_regout ),
	.datac(\regFile|regData~224_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~534_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~534 .lut_mask = 16'hD8CC;
defparam \regFile|regData~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N13
cycloneii_lcell_ff \regFile|regData~32 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[0]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~32_regout ));

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \regFile|regData~533 (
// Equation(s):
// \regFile|regData~533_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~32_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~0_regout ))

	.dataa(\regFile|regData~0_regout ),
	.datab(vcc),
	.datac(\regFile|regData~32_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~533_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~533 .lut_mask = 16'hF0AA;
defparam \regFile|regData~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \regFile|regData~535 (
// Equation(s):
// \regFile|regData~535_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~534_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~533_combout )))

	.dataa(vcc),
	.datab(\contr|Mux2~1_combout ),
	.datac(\regFile|regData~534_combout ),
	.datad(\regFile|regData~533_combout ),
	.cin(gnd),
	.combout(\regFile|regData~535_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~535 .lut_mask = 16'hF3C0;
defparam \regFile|regData~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \alu1|Add0~0 (
// Equation(s):
// \alu1|Add0~0_combout  = (\aluMux|dataOut[0]~8_combout  & (\regFile|regData~535_combout  $ (VCC))) # (!\aluMux|dataOut[0]~8_combout  & (\regFile|regData~535_combout  & VCC))
// \alu1|Add0~1  = CARRY((\aluMux|dataOut[0]~8_combout  & \regFile|regData~535_combout ))

	.dataa(\aluMux|dataOut[0]~8_combout ),
	.datab(\regFile|regData~535_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|Add0~0_combout ),
	.cout(\alu1|Add0~1 ));
// synopsys translate_off
defparam \alu1|Add0~0 .lut_mask = 16'h6688;
defparam \alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \alu1|Add0~3 (
// Equation(s):
// \alu1|Add0~3_cout  = CARRY((\regFile|regData~677_combout  & (!\aluMux|dataOut[1]~32_combout  & !\alu1|Add0~1 )) # (!\regFile|regData~677_combout  & ((!\alu1|Add0~1 ) # (!\aluMux|dataOut[1]~32_combout ))))

	.dataa(\regFile|regData~677_combout ),
	.datab(\aluMux|dataOut[1]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~1 ),
	.combout(),
	.cout(\alu1|Add0~3_cout ));
// synopsys translate_off
defparam \alu1|Add0~3 .lut_mask = 16'h0017;
defparam \alu1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \alu1|Add0~4 (
// Equation(s):
// \alu1|Add0~4_combout  = ((\regFile|regData~695_combout  $ (\aluMux|dataOut[2]~39_combout  $ (!\alu1|Add0~3_cout )))) # (GND)
// \alu1|Add0~5  = CARRY((\regFile|regData~695_combout  & ((\aluMux|dataOut[2]~39_combout ) # (!\alu1|Add0~3_cout ))) # (!\regFile|regData~695_combout  & (\aluMux|dataOut[2]~39_combout  & !\alu1|Add0~3_cout )))

	.dataa(\regFile|regData~695_combout ),
	.datab(\aluMux|dataOut[2]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~3_cout ),
	.combout(\alu1|Add0~4_combout ),
	.cout(\alu1|Add0~5 ));
// synopsys translate_off
defparam \alu1|Add0~4 .lut_mask = 16'h698E;
defparam \alu1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \alu1|Add0~6 (
// Equation(s):
// \alu1|Add0~6_combout  = (\aluMux|dataOut[3]~35_combout  & ((\regFile|regData~701_combout  & (\alu1|Add0~5  & VCC)) # (!\regFile|regData~701_combout  & (!\alu1|Add0~5 )))) # (!\aluMux|dataOut[3]~35_combout  & ((\regFile|regData~701_combout  & 
// (!\alu1|Add0~5 )) # (!\regFile|regData~701_combout  & ((\alu1|Add0~5 ) # (GND)))))
// \alu1|Add0~7  = CARRY((\aluMux|dataOut[3]~35_combout  & (!\regFile|regData~701_combout  & !\alu1|Add0~5 )) # (!\aluMux|dataOut[3]~35_combout  & ((!\alu1|Add0~5 ) # (!\regFile|regData~701_combout ))))

	.dataa(\aluMux|dataOut[3]~35_combout ),
	.datab(\regFile|regData~701_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~5 ),
	.combout(\alu1|Add0~6_combout ),
	.cout(\alu1|Add0~7 ));
// synopsys translate_off
defparam \alu1|Add0~6 .lut_mask = 16'h9617;
defparam \alu1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \alu1|out[4]~5 (
// Equation(s):
// \alu1|out[4]~5_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~8_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~8_combout ))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add0~8_combout ),
	.datad(\alu1|Add1~8_combout ),
	.cin(gnd),
	.combout(\alu1|out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[4]~5 .lut_mask = 16'hA820;
defparam \alu1|out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N19
cycloneii_lcell_ff \regFile|regData~3 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[3]~109_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~3_regout ));

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \regFile|regData~702 (
// Equation(s):
// \regFile|regData~702_combout  = (\contr|Mux10~0_combout  & (\regFile|regData~35_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~3_regout )))

	.dataa(\regFile|regData~35_regout ),
	.datab(vcc),
	.datac(\regFile|regData~3_regout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~702_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~702 .lut_mask = 16'hAAF0;
defparam \regFile|regData~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \regFile|regData~703 (
// Equation(s):
// \regFile|regData~703_combout  = (\instMem|data~11_combout  & ((\instMem|data~5_combout  & ((\regFile|regData~195_regout ))) # (!\instMem|data~5_combout  & (\regFile|regData~227_regout )))) # (!\instMem|data~11_combout  & (((\regFile|regData~195_regout 
// ))))

	.dataa(\regFile|regData~227_regout ),
	.datab(\regFile|regData~195_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~703_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~703 .lut_mask = 16'hCCAC;
defparam \regFile|regData~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \regFile|regData~704 (
// Equation(s):
// \regFile|regData~704_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~703_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~702_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~702_combout ),
	.datac(vcc),
	.datad(\regFile|regData~703_combout ),
	.cin(gnd),
	.combout(\regFile|regData~704_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~704 .lut_mask = 16'hEE44;
defparam \regFile|regData~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \dataMux|dataOut[3]~107 (
// Equation(s):
// \dataMux|dataOut[3]~107_combout  = (\contr|Decoder0~0_combout  & (((\dataMem|data_rtl_0|auto_generated|ram_block1a3 )))) # (!\contr|Decoder0~0_combout  & ((\alu1|Mux3~0_combout  & (\dataMem|key_reg [3])) # (!\alu1|Mux3~0_combout  & 
// ((\dataMem|data_rtl_0|auto_generated|ram_block1a3 )))))

	.dataa(\dataMem|key_reg [3]),
	.datab(\contr|Decoder0~0_combout ),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dataMux|dataOut[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[3]~107 .lut_mask = 16'hEF20;
defparam \dataMux|dataOut[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \dataMux|dataOut[3]~108 (
// Equation(s):
// \dataMux|dataOut[3]~108_combout  = (!\instMem|data~5_combout  & ((\dataMux|dataOut[2]~50_combout  & (\dataMem|sw_reg [3])) # (!\dataMux|dataOut[2]~50_combout  & ((\dataMux|dataOut[3]~107_combout )))))

	.dataa(\instMem|data~5_combout ),
	.datab(\dataMux|dataOut[2]~50_combout ),
	.datac(\dataMem|sw_reg [3]),
	.datad(\dataMux|dataOut[3]~107_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[3]~108 .lut_mask = 16'h5140;
defparam \dataMux|dataOut[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \dataMux|dataOut[3]~109 (
// Equation(s):
// \dataMux|dataOut[3]~109_combout  = (\dataMux|dataOut[3]~108_combout ) # ((\instMem|data~5_combout  & \alu1|out[3]~9_combout ))

	.dataa(\instMem|data~5_combout ),
	.datab(vcc),
	.datac(\alu1|out[3]~9_combout ),
	.datad(\dataMux|dataOut[3]~108_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[3]~109 .lut_mask = 16'hFFA0;
defparam \dataMux|dataOut[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N15
cycloneii_lcell_ff \regFile|regData~195 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[3]~109_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~195_regout ));

// Location: LCFF_X21_Y14_N25
cycloneii_lcell_ff \regFile|regData~227 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[3]~109_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~227_regout ));

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \regFile|regData~700 (
// Equation(s):
// \regFile|regData~700_combout  = (\instMem|data~5_combout  & (\regFile|regData~195_regout )) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & ((\regFile|regData~227_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~195_regout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~195_regout ),
	.datac(\regFile|regData~227_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~700_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~700 .lut_mask = 16'hD8CC;
defparam \regFile|regData~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N9
cycloneii_lcell_ff \regFile|regData~35 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[3]~109_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~35_regout ));

// Location: LCCOMB_X20_Y17_N10
cycloneii_lcell_comb \regFile|regData~699 (
// Equation(s):
// \regFile|regData~699_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~35_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~3_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~3_regout ),
	.datac(\regFile|regData~35_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~699_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~699 .lut_mask = 16'hF0CC;
defparam \regFile|regData~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \regFile|regData~701 (
// Equation(s):
// \regFile|regData~701_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~700_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~699_combout )))

	.dataa(vcc),
	.datab(\regFile|regData~700_combout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~699_combout ),
	.cin(gnd),
	.combout(\regFile|regData~701_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~701 .lut_mask = 16'hCFC0;
defparam \regFile|regData~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \alu1|out[3]~9 (
// Equation(s):
// \alu1|out[3]~9_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & (\alu1|Add1~6_combout )) # (!\instMem|data~15_combout  & ((\alu1|Add0~6_combout )))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\instMem|data~15_combout ),
	.datac(\alu1|Add1~6_combout ),
	.datad(\alu1|Add0~6_combout ),
	.cin(gnd),
	.combout(\alu1|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[3]~9 .lut_mask = 16'hA280;
defparam \alu1|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N27
cycloneii_lcell_ff \regFile|regData~61 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[29]~127_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~61_regout ));

// Location: LCFF_X23_Y15_N13
cycloneii_lcell_ff \regFile|regData~29 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[29]~127_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~29_regout ));

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \regFile|regData~671 (
// Equation(s):
// \regFile|regData~671_combout  = (\contr|Mux9~0_combout  & (\instMem|data~11_combout  & (!\instMem|data~5_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~29_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~29_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~671_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~671 .lut_mask = 16'h22D0;
defparam \regFile|regData~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \regFile|regData~672 (
// Equation(s):
// \regFile|regData~672_combout  = (\instMem|data~11_combout  & ((\instMem|data~5_combout  & ((\regFile|regData~671_combout ))) # (!\instMem|data~5_combout  & (\regFile|regData~61_regout  & !\regFile|regData~671_combout )))) # (!\instMem|data~11_combout  & 
// (((\regFile|regData~671_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~61_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\regFile|regData~671_combout ),
	.cin(gnd),
	.combout(\regFile|regData~672_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~672 .lut_mask = 16'hF508;
defparam \regFile|regData~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \regFile|regData~732 (
// Equation(s):
// \regFile|regData~732_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~670_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~672_combout )))

	.dataa(\regFile|regData~670_combout ),
	.datab(vcc),
	.datac(\regFile|regData~672_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~732_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~732 .lut_mask = 16'hAAF0;
defparam \regFile|regData~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y15
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~732_combout ,\regFile|regData~680_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001440E9114189385640C205240481032F0F02D22008A00000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \dataMux|dataOut[1]~99 (
// Equation(s):
// \dataMux|dataOut[1]~99_combout  = (\alu1|Mux3~0_combout  & ((\contr|Decoder0~0_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (!\contr|Decoder0~0_combout  & (\dataMux|dataOut[1]~98_combout )))) # (!\alu1|Mux3~0_combout  & 
// (((\dataMem|data_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\alu1|Mux3~0_combout ),
	.datab(\dataMux|dataOut[1]~98_combout ),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\contr|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[1]~99 .lut_mask = 16'hF0D8;
defparam \dataMux|dataOut[1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \dataMux|dataOut[1]~128 (
// Equation(s):
// \dataMux|dataOut[1]~128_combout  = (\dataMux|dataOut[1]~99_combout  & !\instMem|data~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataMux|dataOut[1]~99_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[1]~128_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[1]~128 .lut_mask = 16'h00F0;
defparam \dataMux|dataOut[1]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N19
cycloneii_lcell_ff \regFile|regData~1 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[1]~128_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~1_regout ));

// Location: LCFF_X21_Y17_N21
cycloneii_lcell_ff \regFile|regData~33 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[1]~128_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~33_regout ));

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \regFile|regData~678 (
// Equation(s):
// \regFile|regData~678_combout  = (\contr|Mux10~0_combout  & ((\regFile|regData~33_regout ))) # (!\contr|Mux10~0_combout  & (\regFile|regData~1_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~1_regout ),
	.datac(\regFile|regData~33_regout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~678_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~678 .lut_mask = 16'hF0CC;
defparam \regFile|regData~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N5
cycloneii_lcell_ff \regFile|regData~193 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[1]~128_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~193_regout ));

// Location: LCFF_X22_Y19_N7
cycloneii_lcell_ff \regFile|regData~225 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[1]~128_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~225_regout ));

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \regFile|regData~679 (
// Equation(s):
// \regFile|regData~679_combout  = (\instMem|data~5_combout  & (\regFile|regData~193_regout )) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & ((\regFile|regData~225_regout ))) # (!\instMem|data~11_combout  & (\regFile|regData~193_regout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~193_regout ),
	.datac(\regFile|regData~225_regout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~679_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~679 .lut_mask = 16'hD8CC;
defparam \regFile|regData~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \regFile|regData~680 (
// Equation(s):
// \regFile|regData~680_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~679_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~678_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(vcc),
	.datac(\regFile|regData~678_combout ),
	.datad(\regFile|regData~679_combout ),
	.cin(gnd),
	.combout(\regFile|regData~680_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~680 .lut_mask = 16'hFA50;
defparam \regFile|regData~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \aluMux|dataOut[1]~32 (
// Equation(s):
// \aluMux|dataOut[1]~32_combout  = (\contr|Mux6~0_combout  & (((!\instMem|data~7_combout )) # (!\pc|dataOut [2]))) # (!\contr|Mux6~0_combout  & (((\regFile|regData~680_combout ))))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~7_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~680_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[1]~32 .lut_mask = 16'h7F70;
defparam \aluMux|dataOut[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \alu1|Add1~1 (
// Equation(s):
// \alu1|Add1~1_cout  = CARRY((\regFile|regData~535_combout ) # (!\aluMux|dataOut[0]~8_combout ))

	.dataa(\aluMux|dataOut[0]~8_combout ),
	.datab(\regFile|regData~535_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu1|Add1~1_cout ));
// synopsys translate_off
defparam \alu1|Add1~1 .lut_mask = 16'h00DD;
defparam \alu1|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \alu1|Add1~3 (
// Equation(s):
// \alu1|Add1~3_cout  = CARRY((\regFile|regData~677_combout  & (\aluMux|dataOut[1]~32_combout  & !\alu1|Add1~1_cout )) # (!\regFile|regData~677_combout  & ((\aluMux|dataOut[1]~32_combout ) # (!\alu1|Add1~1_cout ))))

	.dataa(\regFile|regData~677_combout ),
	.datab(\aluMux|dataOut[1]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~1_cout ),
	.combout(),
	.cout(\alu1|Add1~3_cout ));
// synopsys translate_off
defparam \alu1|Add1~3 .lut_mask = 16'h004D;
defparam \alu1|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \alu1|out[2]~2 (
// Equation(s):
// \alu1|out[2]~2_combout  = (\alu1|out[3]~1_combout  & ((\instMem|data~15_combout  & (\alu1|Add1~4_combout )) # (!\instMem|data~15_combout  & ((\alu1|Add0~4_combout )))))

	.dataa(\alu1|out[3]~1_combout ),
	.datab(\alu1|Add1~4_combout ),
	.datac(\alu1|Add0~4_combout ),
	.datad(\instMem|data~15_combout ),
	.cin(gnd),
	.combout(\alu1|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[2]~2 .lut_mask = 16'h88A0;
defparam \alu1|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \regFile|regData~566 (
// Equation(s):
// \regFile|regData~566_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~204_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\regFile|regData~204_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~566_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~566 .lut_mask = 16'hBA00;
defparam \regFile|regData~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \regFile|regData~567 (
// Equation(s):
// \regFile|regData~567_combout  = (\regFile|regData~566_combout  & ((\regFile|regData~236_regout ) # ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~236_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~566_combout ),
	.cin(gnd),
	.combout(\regFile|regData~567_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~567 .lut_mask = 16'hEF00;
defparam \regFile|regData~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \regFile|regData~715 (
// Equation(s):
// \regFile|regData~715_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~567_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~568_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~568_combout ),
	.datac(vcc),
	.datad(\regFile|regData~567_combout ),
	.cin(gnd),
	.combout(\regFile|regData~715_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~715 .lut_mask = 16'hEE44;
defparam \regFile|regData~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y15
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~715_combout ,\regFile|regData~714_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8C0001083000049CC01021C004312350E017110400FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \dataMux|dataOut[11]~59 (
// Equation(s):
// \dataMux|dataOut[11]~59_combout  = (\dataMux|dataOut[10]~131_combout  & ((\dataMux|dataOut[11]~58_combout ) # ((!\instMem|data~5_combout  & \dataMem|data_rtl_0|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\dataMux|dataOut[11]~58_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\dataMux|dataOut[10]~131_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[11]~59 .lut_mask = 16'hB0A0;
defparam \dataMux|dataOut[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N31
cycloneii_lcell_ff \regFile|regData~43 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[11]~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~43_regout ));

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \regFile|regData~562 (
// Equation(s):
// \regFile|regData~562_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & ((\regFile|regData~43_regout ))) # (!\contr|Mux10~0_combout  & (\regFile|regData~11_regout ))))

	.dataa(\regFile|regData~11_regout ),
	.datab(\contr|Mux10~0_combout ),
	.datac(\regFile|regData~43_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~562_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~562 .lut_mask = 16'h00E2;
defparam \regFile|regData~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \regFile|regData~714 (
// Equation(s):
// \regFile|regData~714_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~561_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~562_combout )))

	.dataa(\regFile|regData~561_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(vcc),
	.datad(\regFile|regData~562_combout ),
	.cin(gnd),
	.combout(\regFile|regData~714_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~714 .lut_mask = 16'hBB88;
defparam \regFile|regData~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneii_lcell_comb \dataMux|dataOut[12]~60 (
// Equation(s):
// \dataMux|dataOut[12]~60_combout  = (\instMem|data~5_combout  & ((\instMem|data~15_combout  & ((\alu1|Add1~24_combout ))) # (!\instMem|data~15_combout  & (\alu1|Add0~24_combout ))))

	.dataa(\alu1|Add0~24_combout ),
	.datab(\alu1|Add1~24_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\instMem|data~15_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[12]~60 .lut_mask = 16'hC0A0;
defparam \dataMux|dataOut[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneii_lcell_comb \dataMux|dataOut[12]~61 (
// Equation(s):
// \dataMux|dataOut[12]~61_combout  = (\dataMux|dataOut[10]~131_combout  & ((\dataMux|dataOut[12]~60_combout ) # ((!\instMem|data~5_combout  & \dataMem|data_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\dataMem|data_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\dataMux|dataOut[12]~60_combout ),
	.datad(\dataMux|dataOut[10]~131_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[12]~61 .lut_mask = 16'hF400;
defparam \dataMux|dataOut[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N15
cycloneii_lcell_ff \regFile|regData~12 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[12]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~12_regout ));

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \regFile|regData~568 (
// Equation(s):
// \regFile|regData~568_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & (\regFile|regData~44_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~12_regout )))))

	.dataa(\regFile|regData~44_regout ),
	.datab(\contr|Mux10~0_combout ),
	.datac(\regFile|regData~12_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~568_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~568 .lut_mask = 16'h00B8;
defparam \regFile|regData~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneii_lcell_comb \aluMux|dataOut[12]~14 (
// Equation(s):
// \aluMux|dataOut[12]~14_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~567_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~568_combout ))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~568_combout ),
	.datad(\regFile|regData~567_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[12]~14 .lut_mask = 16'h5410;
defparam \aluMux|dataOut[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \alu1|Add0~26 (
// Equation(s):
// \alu1|Add0~26_combout  = (\regFile|regData~577_combout  & ((\aluMux|dataOut[13]~15_combout  & (\alu1|Add0~25  & VCC)) # (!\aluMux|dataOut[13]~15_combout  & (!\alu1|Add0~25 )))) # (!\regFile|regData~577_combout  & ((\aluMux|dataOut[13]~15_combout  & 
// (!\alu1|Add0~25 )) # (!\aluMux|dataOut[13]~15_combout  & ((\alu1|Add0~25 ) # (GND)))))
// \alu1|Add0~27  = CARRY((\regFile|regData~577_combout  & (!\aluMux|dataOut[13]~15_combout  & !\alu1|Add0~25 )) # (!\regFile|regData~577_combout  & ((!\alu1|Add0~25 ) # (!\aluMux|dataOut[13]~15_combout ))))

	.dataa(\regFile|regData~577_combout ),
	.datab(\aluMux|dataOut[13]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~25 ),
	.combout(\alu1|Add0~26_combout ),
	.cout(\alu1|Add0~27 ));
// synopsys translate_off
defparam \alu1|Add0~26 .lut_mask = 16'h9617;
defparam \alu1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \alu1|Add1~26 (
// Equation(s):
// \alu1|Add1~26_combout  = (\regFile|regData~577_combout  & ((\aluMux|dataOut[13]~15_combout  & (!\alu1|Add1~25 )) # (!\aluMux|dataOut[13]~15_combout  & (\alu1|Add1~25  & VCC)))) # (!\regFile|regData~577_combout  & ((\aluMux|dataOut[13]~15_combout  & 
// ((\alu1|Add1~25 ) # (GND))) # (!\aluMux|dataOut[13]~15_combout  & (!\alu1|Add1~25 ))))
// \alu1|Add1~27  = CARRY((\regFile|regData~577_combout  & (\aluMux|dataOut[13]~15_combout  & !\alu1|Add1~25 )) # (!\regFile|regData~577_combout  & ((\aluMux|dataOut[13]~15_combout ) # (!\alu1|Add1~25 ))))

	.dataa(\regFile|regData~577_combout ),
	.datab(\aluMux|dataOut[13]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~25 ),
	.combout(\alu1|Add1~26_combout ),
	.cout(\alu1|Add1~27 ));
// synopsys translate_off
defparam \alu1|Add1~26 .lut_mask = 16'h694D;
defparam \alu1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneii_lcell_comb \alu0|pcOut[12]~20 (
// Equation(s):
// \alu0|pcOut[12]~20_combout  = (\pc|dataOut [12] & (\alu0|pcOut[11]~19  $ (GND))) # (!\pc|dataOut [12] & (!\alu0|pcOut[11]~19  & VCC))
// \alu0|pcOut[12]~21  = CARRY((\pc|dataOut [12] & !\alu0|pcOut[11]~19 ))

	.dataa(vcc),
	.datab(\pc|dataOut [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[11]~19 ),
	.combout(\alu0|pcOut[12]~20_combout ),
	.cout(\alu0|pcOut[12]~21 ));
// synopsys translate_off
defparam \alu0|pcOut[12]~20 .lut_mask = 16'hC30C;
defparam \alu0|pcOut[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneii_lcell_comb \alu2|pcOut[12]~18 (
// Equation(s):
// \alu2|pcOut[12]~18_combout  = (\alu0|pcOut[12]~20_combout  & (!\alu2|pcOut[11]~17 )) # (!\alu0|pcOut[12]~20_combout  & ((\alu2|pcOut[11]~17 ) # (GND)))
// \alu2|pcOut[12]~19  = CARRY((!\alu2|pcOut[11]~17 ) # (!\alu0|pcOut[12]~20_combout ))

	.dataa(vcc),
	.datab(\alu0|pcOut[12]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[11]~17 ),
	.combout(\alu2|pcOut[12]~18_combout ),
	.cout(\alu2|pcOut[12]~19 ));
// synopsys translate_off
defparam \alu2|pcOut[12]~18 .lut_mask = 16'h3C3F;
defparam \alu2|pcOut[12]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneii_lcell_comb \pc|dataOut[12]~6 (
// Equation(s):
// \pc|dataOut[12]~6_combout  = (\contr|pcSel[0]~29_combout  & (\alu2|pcOut[12]~18_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[12]~20_combout )))

	.dataa(vcc),
	.datab(\alu2|pcOut[12]~18_combout ),
	.datac(\contr|pcSel[0]~29_combout ),
	.datad(\alu0|pcOut[12]~20_combout ),
	.cin(gnd),
	.combout(\pc|dataOut[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut[12]~6 .lut_mask = 16'hCFC0;
defparam \pc|dataOut[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N13
cycloneii_lcell_ff \pc|dataOut[12] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut[12]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [12]));

// Location: LCCOMB_X20_Y16_N22
cycloneii_lcell_comb \alu0|pcOut[13]~22 (
// Equation(s):
// \alu0|pcOut[13]~22_combout  = (\pc|dataOut [13] & (!\alu0|pcOut[12]~21 )) # (!\pc|dataOut [13] & ((\alu0|pcOut[12]~21 ) # (GND)))
// \alu0|pcOut[13]~23  = CARRY((!\alu0|pcOut[12]~21 ) # (!\pc|dataOut [13]))

	.dataa(\pc|dataOut [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[12]~21 ),
	.combout(\alu0|pcOut[13]~22_combout ),
	.cout(\alu0|pcOut[13]~23 ));
// synopsys translate_off
defparam \alu0|pcOut[13]~22 .lut_mask = 16'h5A5F;
defparam \alu0|pcOut[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneii_lcell_comb \regFile|regData~716 (
// Equation(s):
// \regFile|regData~716_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~573_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~574_combout )))

	.dataa(\regFile|regData~573_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(vcc),
	.datad(\regFile|regData~574_combout ),
	.cin(gnd),
	.combout(\regFile|regData~716_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~716 .lut_mask = 16'hBB88;
defparam \regFile|regData~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \regFile|regData~717 (
// Equation(s):
// \regFile|regData~717_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~579_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~580_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~580_combout ),
	.datac(vcc),
	.datad(\regFile|regData~579_combout ),
	.cin(gnd),
	.combout(\regFile|regData~717_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~717 .lut_mask = 16'hEE44;
defparam \regFile|regData~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y19
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~717_combout ,\regFile|regData~716_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8CC00000C300000CC000030CC003033606017000000AAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneii_lcell_comb \dataMux|dataOut[13]~63 (
// Equation(s):
// \dataMux|dataOut[13]~63_combout  = (!\pc|dataOut [3] & (\instMem|data~5_combout  & \instMem|data~12_combout ))

	.dataa(\pc|dataOut [3]),
	.datab(vcc),
	.datac(\instMem|data~5_combout ),
	.datad(\instMem|data~12_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[13]~63_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[13]~63 .lut_mask = 16'h5000;
defparam \dataMux|dataOut[13]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \dataMux|dataOut[13]~64 (
// Equation(s):
// \dataMux|dataOut[13]~64_combout  = (\dataMux|dataOut[13]~62_combout  & ((\dataMux|dataOut[13]~63_combout  & (\alu0|pcOut[13]~22_combout )) # (!\dataMux|dataOut[13]~63_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a13~portadataout ))))) # 
// (!\dataMux|dataOut[13]~62_combout  & (((\dataMux|dataOut[13]~63_combout ))))

	.dataa(\dataMux|dataOut[13]~62_combout ),
	.datab(\alu0|pcOut[13]~22_combout ),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(\dataMux|dataOut[13]~63_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[13]~64_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[13]~64 .lut_mask = 16'hDDA0;
defparam \dataMux|dataOut[13]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneii_lcell_comb \dataMux|dataOut[13]~65 (
// Equation(s):
// \dataMux|dataOut[13]~65_combout  = (\instMem|data~5_combout  & ((\dataMux|dataOut[13]~64_combout  & ((\alu1|Add1~26_combout ))) # (!\dataMux|dataOut[13]~64_combout  & (\alu1|Add0~26_combout )))) # (!\instMem|data~5_combout  & 
// (((\dataMux|dataOut[13]~64_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\alu1|Add0~26_combout ),
	.datac(\alu1|Add1~26_combout ),
	.datad(\dataMux|dataOut[13]~64_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[13]~65 .lut_mask = 16'hF588;
defparam \dataMux|dataOut[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneii_lcell_comb \dataMux|dataOut[13]~111 (
// Equation(s):
// \dataMux|dataOut[13]~111_combout  = (\dataMux|dataOut[13]~65_combout  & (((\pc|dataOut [2] & \instMem|data~3_combout )) # (!\instMem|data~5_combout )))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~3_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\dataMux|dataOut[13]~65_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[13]~111_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[13]~111 .lut_mask = 16'h8F00;
defparam \dataMux|dataOut[13]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N29
cycloneii_lcell_ff \regFile|regData~13 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[13]~111_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~13_regout ));

// Location: LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \regFile|regData~574 (
// Equation(s):
// \regFile|regData~574_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & (\regFile|regData~45_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~13_regout )))))

	.dataa(\regFile|regData~45_regout ),
	.datab(\contr|Mux10~0_combout ),
	.datac(\regFile|regData~13_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~574_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~574 .lut_mask = 16'h00B8;
defparam \regFile|regData~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N23
cycloneii_lcell_ff \regFile|regData~237 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[13]~111_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~237_regout ));

// Location: LCFF_X21_Y16_N17
cycloneii_lcell_ff \regFile|regData~205 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[13]~111_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~205_regout ));

// Location: LCCOMB_X21_Y16_N16
cycloneii_lcell_comb \regFile|regData~572 (
// Equation(s):
// \regFile|regData~572_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~205_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~205_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~572_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~572 .lut_mask = 16'hF400;
defparam \regFile|regData~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \regFile|regData~573 (
// Equation(s):
// \regFile|regData~573_combout  = (\regFile|regData~572_combout  & (((\regFile|regData~237_regout ) # (\instMem|data~5_combout )) # (!\instMem|data~11_combout )))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~237_regout ),
	.datac(\regFile|regData~572_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~573_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~573 .lut_mask = 16'hF0D0;
defparam \regFile|regData~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneii_lcell_comb \aluMux|dataOut[13]~15 (
// Equation(s):
// \aluMux|dataOut[13]~15_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~573_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~574_combout ))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~574_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~573_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[13]~15 .lut_mask = 16'h0E04;
defparam \aluMux|dataOut[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \alu1|Add1~28 (
// Equation(s):
// \alu1|Add1~28_combout  = ((\regFile|regData~583_combout  $ (\aluMux|dataOut[14]~16_combout  $ (\alu1|Add1~27 )))) # (GND)
// \alu1|Add1~29  = CARRY((\regFile|regData~583_combout  & ((!\alu1|Add1~27 ) # (!\aluMux|dataOut[14]~16_combout ))) # (!\regFile|regData~583_combout  & (!\aluMux|dataOut[14]~16_combout  & !\alu1|Add1~27 )))

	.dataa(\regFile|regData~583_combout ),
	.datab(\aluMux|dataOut[14]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~27 ),
	.combout(\alu1|Add1~28_combout ),
	.cout(\alu1|Add1~29 ));
// synopsys translate_off
defparam \alu1|Add1~28 .lut_mask = 16'h962B;
defparam \alu1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \alu1|Add0~28 (
// Equation(s):
// \alu1|Add0~28_combout  = ((\aluMux|dataOut[14]~16_combout  $ (\regFile|regData~583_combout  $ (!\alu1|Add0~27 )))) # (GND)
// \alu1|Add0~29  = CARRY((\aluMux|dataOut[14]~16_combout  & ((\regFile|regData~583_combout ) # (!\alu1|Add0~27 ))) # (!\aluMux|dataOut[14]~16_combout  & (\regFile|regData~583_combout  & !\alu1|Add0~27 )))

	.dataa(\aluMux|dataOut[14]~16_combout ),
	.datab(\regFile|regData~583_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~27 ),
	.combout(\alu1|Add0~28_combout ),
	.cout(\alu1|Add0~29 ));
// synopsys translate_off
defparam \alu1|Add0~28 .lut_mask = 16'h698E;
defparam \alu1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneii_lcell_comb \dataMux|dataOut[13]~62 (
// Equation(s):
// \dataMux|dataOut[13]~62_combout  = (!\instMem|data~5_combout  & ((\instMem|data~6_combout  & ((!\alu1|Add0~58_combout ))) # (!\instMem|data~6_combout  & (!\aluMux|dataOut[13]~15_combout ))))

	.dataa(\aluMux|dataOut[13]~15_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\alu1|Add0~58_combout ),
	.datad(\instMem|data~6_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[13]~62_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[13]~62 .lut_mask = 16'h0311;
defparam \dataMux|dataOut[13]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \dataMux|dataOut[14]~66 (
// Equation(s):
// \dataMux|dataOut[14]~66_combout  = (\dataMux|dataOut[13]~63_combout  & ((\alu0|pcOut[14]~24_combout ) # ((!\dataMux|dataOut[13]~62_combout )))) # (!\dataMux|dataOut[13]~63_combout  & (((\dataMem|data_rtl_0|auto_generated|ram_block1a14  & 
// \dataMux|dataOut[13]~62_combout ))))

	.dataa(\alu0|pcOut[14]~24_combout ),
	.datab(\dataMux|dataOut[13]~63_combout ),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\dataMux|dataOut[13]~62_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[14]~66_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[14]~66 .lut_mask = 16'hB8CC;
defparam \dataMux|dataOut[14]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneii_lcell_comb \dataMux|dataOut[14]~67 (
// Equation(s):
// \dataMux|dataOut[14]~67_combout  = (\instMem|data~5_combout  & ((\dataMux|dataOut[14]~66_combout  & (\alu1|Add1~28_combout )) # (!\dataMux|dataOut[14]~66_combout  & ((\alu1|Add0~28_combout ))))) # (!\instMem|data~5_combout  & 
// (((\dataMux|dataOut[14]~66_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\alu1|Add1~28_combout ),
	.datac(\alu1|Add0~28_combout ),
	.datad(\dataMux|dataOut[14]~66_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[14]~67_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[14]~67 .lut_mask = 16'hDDA0;
defparam \dataMux|dataOut[14]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneii_lcell_comb \dataMux|dataOut[14]~112 (
// Equation(s):
// \dataMux|dataOut[14]~112_combout  = (\dataMux|dataOut[14]~67_combout  & (((\pc|dataOut [2] & \instMem|data~3_combout )) # (!\instMem|data~5_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\dataMux|dataOut[14]~67_combout ),
	.datad(\instMem|data~3_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[14]~112_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[14]~112 .lut_mask = 16'hD050;
defparam \dataMux|dataOut[14]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N5
cycloneii_lcell_ff \regFile|regData~14 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[14]~112_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~14_regout ));

// Location: LCFF_X21_Y19_N19
cycloneii_lcell_ff \regFile|regData~46 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[14]~112_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~46_regout ));

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \regFile|regData~581 (
// Equation(s):
// \regFile|regData~581_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~46_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~14_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~14_regout ),
	.datac(\regFile|regData~46_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~581_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~581 .lut_mask = 16'hF0CC;
defparam \regFile|regData~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N23
cycloneii_lcell_ff \regFile|regData~206 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[14]~112_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~206_regout ));

// Location: LCCOMB_X20_Y17_N30
cycloneii_lcell_comb \regFile|regData~582 (
// Equation(s):
// \regFile|regData~582_combout  = (\instMem|data~5_combout  & (((\regFile|regData~206_regout )))) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & (\regFile|regData~238_regout )) # (!\contr|Mux3~0_combout  & ((\regFile|regData~206_regout )))))

	.dataa(\regFile|regData~238_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~206_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~582_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~582 .lut_mask = 16'hE2F0;
defparam \regFile|regData~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \regFile|regData~583 (
// Equation(s):
// \regFile|regData~583_combout  = (\contr|Mux2~1_combout  & ((\regFile|regData~582_combout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~581_combout ))

	.dataa(vcc),
	.datab(\regFile|regData~581_combout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~582_combout ),
	.cin(gnd),
	.combout(\regFile|regData~583_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~583 .lut_mask = 16'hFC0C;
defparam \regFile|regData~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \alu1|Add0~30 (
// Equation(s):
// \alu1|Add0~30_combout  = (\aluMux|dataOut[15]~17_combout  & ((\regFile|regData~589_combout  & (\alu1|Add0~29  & VCC)) # (!\regFile|regData~589_combout  & (!\alu1|Add0~29 )))) # (!\aluMux|dataOut[15]~17_combout  & ((\regFile|regData~589_combout  & 
// (!\alu1|Add0~29 )) # (!\regFile|regData~589_combout  & ((\alu1|Add0~29 ) # (GND)))))
// \alu1|Add0~31  = CARRY((\aluMux|dataOut[15]~17_combout  & (!\regFile|regData~589_combout  & !\alu1|Add0~29 )) # (!\aluMux|dataOut[15]~17_combout  & ((!\alu1|Add0~29 ) # (!\regFile|regData~589_combout ))))

	.dataa(\aluMux|dataOut[15]~17_combout ),
	.datab(\regFile|regData~589_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~29 ),
	.combout(\alu1|Add0~30_combout ),
	.cout(\alu1|Add0~31 ));
// synopsys translate_off
defparam \alu1|Add0~30 .lut_mask = 16'h9617;
defparam \alu1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneii_lcell_comb \alu2|pcOut[14]~22 (
// Equation(s):
// \alu2|pcOut[14]~22_combout  = (\alu0|pcOut[14]~24_combout  & (!\alu2|pcOut[13]~21 )) # (!\alu0|pcOut[14]~24_combout  & ((\alu2|pcOut[13]~21 ) # (GND)))
// \alu2|pcOut[14]~23  = CARRY((!\alu2|pcOut[13]~21 ) # (!\alu0|pcOut[14]~24_combout ))

	.dataa(\alu0|pcOut[14]~24_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu2|pcOut[13]~21 ),
	.combout(\alu2|pcOut[14]~22_combout ),
	.cout(\alu2|pcOut[14]~23 ));
// synopsys translate_off
defparam \alu2|pcOut[14]~22 .lut_mask = 16'h5A5F;
defparam \alu2|pcOut[14]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneii_lcell_comb \alu2|pcOut[15]~24 (
// Equation(s):
// \alu2|pcOut[15]~24_combout  = \alu2|pcOut[14]~23  $ (!\alu0|pcOut[15]~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu0|pcOut[15]~26_combout ),
	.cin(\alu2|pcOut[14]~23 ),
	.combout(\alu2|pcOut[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu2|pcOut[15]~24 .lut_mask = 16'hF00F;
defparam \alu2|pcOut[15]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneii_lcell_comb \pc|dataOut[15]~7 (
// Equation(s):
// \pc|dataOut[15]~7_combout  = (\contr|pcSel[0]~29_combout  & (\alu2|pcOut[15]~24_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[15]~26_combout )))

	.dataa(vcc),
	.datab(\alu2|pcOut[15]~24_combout ),
	.datac(\contr|pcSel[0]~29_combout ),
	.datad(\alu0|pcOut[15]~26_combout ),
	.cin(gnd),
	.combout(\pc|dataOut[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut[15]~7 .lut_mask = 16'hCFC0;
defparam \pc|dataOut[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N31
cycloneii_lcell_ff \pc|dataOut[15] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut[15]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [15]));

// Location: LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \alu0|pcOut[14]~24 (
// Equation(s):
// \alu0|pcOut[14]~24_combout  = (\pc|dataOut [14] & (\alu0|pcOut[13]~23  $ (GND))) # (!\pc|dataOut [14] & (!\alu0|pcOut[13]~23  & VCC))
// \alu0|pcOut[14]~25  = CARRY((\pc|dataOut [14] & !\alu0|pcOut[13]~23 ))

	.dataa(vcc),
	.datab(\pc|dataOut [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu0|pcOut[13]~23 ),
	.combout(\alu0|pcOut[14]~24_combout ),
	.cout(\alu0|pcOut[14]~25 ));
// synopsys translate_off
defparam \alu0|pcOut[14]~24 .lut_mask = 16'hC30C;
defparam \alu0|pcOut[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneii_lcell_comb \pc|dataOut[14]~8 (
// Equation(s):
// \pc|dataOut[14]~8_combout  = (\contr|pcSel[0]~29_combout  & ((\alu2|pcOut[14]~22_combout ))) # (!\contr|pcSel[0]~29_combout  & (\alu0|pcOut[14]~24_combout ))

	.dataa(\contr|pcSel[0]~29_combout ),
	.datab(vcc),
	.datac(\alu0|pcOut[14]~24_combout ),
	.datad(\alu2|pcOut[14]~22_combout ),
	.cin(gnd),
	.combout(\pc|dataOut[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut[14]~8 .lut_mask = 16'hFA50;
defparam \pc|dataOut[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N29
cycloneii_lcell_ff \pc|dataOut[14] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut[14]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [14]));

// Location: LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \alu0|pcOut[15]~26 (
// Equation(s):
// \alu0|pcOut[15]~26_combout  = \alu0|pcOut[14]~25  $ (\pc|dataOut [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|dataOut [15]),
	.cin(\alu0|pcOut[14]~25 ),
	.combout(\alu0|pcOut[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|pcOut[15]~26 .lut_mask = 16'h0FF0;
defparam \alu0|pcOut[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \regFile|regData~719 (
// Equation(s):
// \regFile|regData~719_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~591_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~593_combout )))

	.dataa(\regFile|regData~591_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(vcc),
	.datad(\regFile|regData~593_combout ),
	.cin(gnd),
	.combout(\regFile|regData~719_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~719 .lut_mask = 16'hBB88;
defparam \regFile|regData~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y12
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~719_combout ,\regFile|regData~718_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554CC00000C300000CC000230CC00B03302022300200055555555;
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneii_lcell_comb \dataMux|dataOut[15]~68 (
// Equation(s):
// \dataMux|dataOut[15]~68_combout  = (\dataMux|dataOut[13]~62_combout  & ((\dataMux|dataOut[13]~63_combout  & (\alu0|pcOut[15]~26_combout )) # (!\dataMux|dataOut[13]~63_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a15~portadataout ))))) # 
// (!\dataMux|dataOut[13]~62_combout  & (((\dataMux|dataOut[13]~63_combout ))))

	.dataa(\dataMux|dataOut[13]~62_combout ),
	.datab(\alu0|pcOut[15]~26_combout ),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(\dataMux|dataOut[13]~63_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[15]~68_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[15]~68 .lut_mask = 16'hDDA0;
defparam \dataMux|dataOut[15]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \dataMux|dataOut[15]~69 (
// Equation(s):
// \dataMux|dataOut[15]~69_combout  = (\instMem|data~5_combout  & ((\dataMux|dataOut[15]~68_combout  & (\alu1|Add1~30_combout )) # (!\dataMux|dataOut[15]~68_combout  & ((\alu1|Add0~30_combout ))))) # (!\instMem|data~5_combout  & 
// (((\dataMux|dataOut[15]~68_combout ))))

	.dataa(\alu1|Add1~30_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\alu1|Add0~30_combout ),
	.datad(\dataMux|dataOut[15]~68_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[15]~69_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[15]~69 .lut_mask = 16'hBBC0;
defparam \dataMux|dataOut[15]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneii_lcell_comb \dataMux|dataOut[15]~113 (
// Equation(s):
// \dataMux|dataOut[15]~113_combout  = (\dataMux|dataOut[15]~69_combout  & (((\pc|dataOut [2] & \instMem|data~3_combout )) # (!\instMem|data~5_combout )))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~3_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\dataMux|dataOut[15]~69_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[15]~113_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[15]~113 .lut_mask = 16'h8F00;
defparam \dataMux|dataOut[15]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N23
cycloneii_lcell_ff \regFile|regData~47 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[15]~113_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~47_regout ));

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \regFile|regData~586 (
// Equation(s):
// \regFile|regData~586_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & ((\regFile|regData~47_regout ))) # (!\contr|Mux10~0_combout  & (\regFile|regData~15_regout ))))

	.dataa(\regFile|regData~15_regout ),
	.datab(\regFile|regData~47_regout ),
	.datac(\contr|Mux9~0_combout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~586_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~586 .lut_mask = 16'h0C0A;
defparam \regFile|regData~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \regFile|regData~584 (
// Equation(s):
// \regFile|regData~584_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~207_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\regFile|regData~207_regout ),
	.datab(\instMem|data~11_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~584_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~584 .lut_mask = 16'hAE00;
defparam \regFile|regData~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \regFile|regData~585 (
// Equation(s):
// \regFile|regData~585_combout  = (\regFile|regData~584_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~239_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~239_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~584_combout ),
	.cin(gnd),
	.combout(\regFile|regData~585_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~585 .lut_mask = 16'hEF00;
defparam \regFile|regData~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \regFile|regData~718 (
// Equation(s):
// \regFile|regData~718_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~585_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~586_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~586_combout ),
	.datac(vcc),
	.datad(\regFile|regData~585_combout ),
	.cin(gnd),
	.combout(\regFile|regData~718_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~718 .lut_mask = 16'hEE44;
defparam \regFile|regData~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \dataMux|dataOut[16]~114 (
// Equation(s):
// \dataMux|dataOut[16]~114_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a16  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\dataMux|dataOut[16]~114_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[16]~114 .lut_mask = 16'h2F00;
defparam \dataMux|dataOut[16]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \aluMux|dataOut[0]~8 (
// Equation(s):
// \aluMux|dataOut[0]~8_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~531_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~532_combout ))))

	.dataa(\regFile|regData~532_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~531_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[0]~8 .lut_mask = 16'h0E02;
defparam \aluMux|dataOut[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \dataMux|dataOut[16]~72 (
// Equation(s):
// \dataMux|dataOut[16]~72_combout  = (\instMem|data~5_combout  & (!\dataMux|dataOut[31]~71_combout  & ((\aluMux|dataOut[0]~8_combout )))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[16]~114_combout ))))

	.dataa(\dataMux|dataOut[31]~71_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\dataMux|dataOut[16]~114_combout ),
	.datad(\aluMux|dataOut[0]~8_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[16]~72_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[16]~72 .lut_mask = 16'h7430;
defparam \dataMux|dataOut[16]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N1
cycloneii_lcell_ff \regFile|regData~240 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[16]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~240_regout ));

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \regFile|regData~595 (
// Equation(s):
// \regFile|regData~595_combout  = (\contr|Mux2~1_combout  & (((\regFile|regData~240_regout ) # (!\regFile|regData~594_combout )))) # (!\contr|Mux2~1_combout  & (\regFile|regData~48_regout  & ((\regFile|regData~594_combout ))))

	.dataa(\contr|Mux2~1_combout ),
	.datab(\regFile|regData~48_regout ),
	.datac(\regFile|regData~240_regout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~595_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~595 .lut_mask = 16'hE4AA;
defparam \regFile|regData~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N19
cycloneii_lcell_ff \regFile|regData~208 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[16]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~208_regout ));

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \regFile|regData~596 (
// Equation(s):
// \regFile|regData~596_combout  = (\regFile|regData~595_combout  & (((\regFile|regData~208_regout ) # (\regFile|regData~594_combout )))) # (!\regFile|regData~595_combout  & (\regFile|regData~16_regout  & ((!\regFile|regData~594_combout ))))

	.dataa(\regFile|regData~16_regout ),
	.datab(\regFile|regData~595_combout ),
	.datac(\regFile|regData~208_regout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~596_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~596 .lut_mask = 16'hCCE2;
defparam \regFile|regData~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \aluMux|dataOut[15]~17 (
// Equation(s):
// \aluMux|dataOut[15]~17_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~585_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~586_combout ))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~586_combout ),
	.datad(\regFile|regData~585_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[15]~17 .lut_mask = 16'h5410;
defparam \aluMux|dataOut[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \alu1|Add1~32 (
// Equation(s):
// \alu1|Add1~32_combout  = ((\aluMux|dataOut[16]~18_combout  $ (\regFile|regData~596_combout  $ (\alu1|Add1~31 )))) # (GND)
// \alu1|Add1~33  = CARRY((\aluMux|dataOut[16]~18_combout  & (\regFile|regData~596_combout  & !\alu1|Add1~31 )) # (!\aluMux|dataOut[16]~18_combout  & ((\regFile|regData~596_combout ) # (!\alu1|Add1~31 ))))

	.dataa(\aluMux|dataOut[16]~18_combout ),
	.datab(\regFile|regData~596_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~31 ),
	.combout(\alu1|Add1~32_combout ),
	.cout(\alu1|Add1~33 ));
// synopsys translate_off
defparam \alu1|Add1~32 .lut_mask = 16'h964D;
defparam \alu1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \dataMux|dataOut[16]~73 (
// Equation(s):
// \dataMux|dataOut[16]~73_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[16]~72_combout  & (\alu1|Add0~32_combout )) # (!\dataMux|dataOut[16]~72_combout  & ((\alu1|Add1~32_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[16]~72_combout ))))

	.dataa(\alu1|Add0~32_combout ),
	.datab(\dataMux|dataOut[31]~70_combout ),
	.datac(\dataMux|dataOut[16]~72_combout ),
	.datad(\alu1|Add1~32_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[16]~73_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[16]~73 .lut_mask = 16'hBCB0;
defparam \dataMux|dataOut[16]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N29
cycloneii_lcell_ff \regFile|regData~48 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[16]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~48_regout ));

// Location: LCCOMB_X20_Y14_N26
cycloneii_lcell_comb \regFile|regData~592 (
// Equation(s):
// \regFile|regData~592_combout  = (\contr|Mux9~0_combout  & (((\instMem|data~11_combout  & !\instMem|data~5_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~16_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~16_regout ),
	.datab(\instMem|data~11_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~592_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~592 .lut_mask = 16'h0CA2;
defparam \regFile|regData~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \regFile|regData~593 (
// Equation(s):
// \regFile|regData~593_combout  = (\instMem|data~5_combout  & (((\regFile|regData~592_combout )))) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & (\regFile|regData~48_regout  & !\regFile|regData~592_combout )) # (!\instMem|data~11_combout  & 
// ((\regFile|regData~592_combout )))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~48_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~592_combout ),
	.cin(gnd),
	.combout(\regFile|regData~593_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~593 .lut_mask = 16'hAF40;
defparam \regFile|regData~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \aluMux|dataOut[16]~18 (
// Equation(s):
// \aluMux|dataOut[16]~18_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~591_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~593_combout )))))

	.dataa(\regFile|regData~591_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~593_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[16]~18 .lut_mask = 16'h0B08;
defparam \aluMux|dataOut[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneii_lcell_comb \alu1|Add0~34 (
// Equation(s):
// \alu1|Add0~34_combout  = (\aluMux|dataOut[17]~19_combout  & ((\regFile|regData~602_combout  & (\alu1|Add0~33  & VCC)) # (!\regFile|regData~602_combout  & (!\alu1|Add0~33 )))) # (!\aluMux|dataOut[17]~19_combout  & ((\regFile|regData~602_combout  & 
// (!\alu1|Add0~33 )) # (!\regFile|regData~602_combout  & ((\alu1|Add0~33 ) # (GND)))))
// \alu1|Add0~35  = CARRY((\aluMux|dataOut[17]~19_combout  & (!\regFile|regData~602_combout  & !\alu1|Add0~33 )) # (!\aluMux|dataOut[17]~19_combout  & ((!\alu1|Add0~33 ) # (!\regFile|regData~602_combout ))))

	.dataa(\aluMux|dataOut[17]~19_combout ),
	.datab(\regFile|regData~602_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~33 ),
	.combout(\alu1|Add0~34_combout ),
	.cout(\alu1|Add0~35 ));
// synopsys translate_off
defparam \alu1|Add0~34 .lut_mask = 16'h9617;
defparam \alu1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \alu1|Add1~34 (
// Equation(s):
// \alu1|Add1~34_combout  = (\aluMux|dataOut[17]~19_combout  & ((\regFile|regData~602_combout  & (!\alu1|Add1~33 )) # (!\regFile|regData~602_combout  & ((\alu1|Add1~33 ) # (GND))))) # (!\aluMux|dataOut[17]~19_combout  & ((\regFile|regData~602_combout  & 
// (\alu1|Add1~33  & VCC)) # (!\regFile|regData~602_combout  & (!\alu1|Add1~33 ))))
// \alu1|Add1~35  = CARRY((\aluMux|dataOut[17]~19_combout  & ((!\alu1|Add1~33 ) # (!\regFile|regData~602_combout ))) # (!\aluMux|dataOut[17]~19_combout  & (!\regFile|regData~602_combout  & !\alu1|Add1~33 )))

	.dataa(\aluMux|dataOut[17]~19_combout ),
	.datab(\regFile|regData~602_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~33 ),
	.combout(\alu1|Add1~34_combout ),
	.cout(\alu1|Add1~35 ));
// synopsys translate_off
defparam \alu1|Add1~34 .lut_mask = 16'h692B;
defparam \alu1|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \regFile|regData~599 (
// Equation(s):
// \regFile|regData~599_combout  = (\contr|Mux9~0_combout  & (\instMem|data~11_combout  & ((!\instMem|data~5_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~17_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~17_regout ),
	.datac(\contr|Mux9~0_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~599_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~599 .lut_mask = 16'h0CA4;
defparam \regFile|regData~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneii_lcell_comb \regFile|regData~600 (
// Equation(s):
// \regFile|regData~600_combout  = (\instMem|data~5_combout  & (((\regFile|regData~599_combout )))) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & (\regFile|regData~49_regout  & !\regFile|regData~599_combout )) # (!\instMem|data~11_combout  & 
// ((\regFile|regData~599_combout )))))

	.dataa(\regFile|regData~49_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~599_combout ),
	.cin(gnd),
	.combout(\regFile|regData~600_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~600 .lut_mask = 16'hCF20;
defparam \regFile|regData~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N21
cycloneii_lcell_ff \regFile|regData~241 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[17]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~241_regout ));

// Location: LCFF_X21_Y14_N7
cycloneii_lcell_ff \regFile|regData~209 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[17]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~209_regout ));

// Location: LCCOMB_X21_Y14_N6
cycloneii_lcell_comb \regFile|regData~597 (
// Equation(s):
// \regFile|regData~597_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~209_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~209_regout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~597_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~597 .lut_mask = 16'hC0C8;
defparam \regFile|regData~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \regFile|regData~598 (
// Equation(s):
// \regFile|regData~598_combout  = (\regFile|regData~597_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~241_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~241_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~597_combout ),
	.cin(gnd),
	.combout(\regFile|regData~598_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~598 .lut_mask = 16'hEF00;
defparam \regFile|regData~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneii_lcell_comb \regFile|regData~720 (
// Equation(s):
// \regFile|regData~720_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~598_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~600_combout ))

	.dataa(vcc),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~600_combout ),
	.datad(\regFile|regData~598_combout ),
	.cin(gnd),
	.combout(\regFile|regData~720_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~720 .lut_mask = 16'hFC30;
defparam \regFile|regData~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneii_lcell_comb \regFile|regData~605 (
// Equation(s):
// \regFile|regData~605_combout  = (\contr|Mux9~0_combout  & (!\instMem|data~5_combout  & ((\instMem|data~11_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~18_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~18_regout ),
	.datac(\contr|Mux9~0_combout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~605_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~605 .lut_mask = 16'h580C;
defparam \regFile|regData~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N15
cycloneii_lcell_ff \regFile|regData~50 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[18]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~50_regout ));

// Location: LCCOMB_X22_Y14_N14
cycloneii_lcell_comb \regFile|regData~606 (
// Equation(s):
// \regFile|regData~606_combout  = (\instMem|data~5_combout  & (\regFile|regData~605_combout )) # (!\instMem|data~5_combout  & ((\regFile|regData~605_combout  & ((!\instMem|data~11_combout ))) # (!\regFile|regData~605_combout  & (\regFile|regData~50_regout  
// & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~605_combout ),
	.datac(\regFile|regData~50_regout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~606_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~606 .lut_mask = 16'h98CC;
defparam \regFile|regData~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \regFile|regData~721 (
// Equation(s):
// \regFile|regData~721_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~604_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~606_combout )))

	.dataa(\regFile|regData~604_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(vcc),
	.datad(\regFile|regData~606_combout ),
	.cin(gnd),
	.combout(\regFile|regData~721_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~721 .lut_mask = 16'hBB88;
defparam \regFile|regData~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \dataMux|dataOut[17]~115 (
// Equation(s):
// \dataMux|dataOut[17]~115_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a17~portadataout  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\alu1|Mux3~0_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(\pc|dataOut [2]),
	.cin(gnd),
	.combout(\dataMux|dataOut[17]~115_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[17]~115 .lut_mask = 16'h50D0;
defparam \dataMux|dataOut[17]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \dataMux|dataOut[17]~74 (
// Equation(s):
// \dataMux|dataOut[17]~74_combout  = (\instMem|data~5_combout  & (!\dataMux|dataOut[31]~71_combout  & (\aluMux|dataOut[1]~32_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[17]~115_combout ))))

	.dataa(\dataMux|dataOut[31]~71_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\aluMux|dataOut[1]~32_combout ),
	.datad(\dataMux|dataOut[17]~115_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[17]~74_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[17]~74 .lut_mask = 16'h7340;
defparam \dataMux|dataOut[17]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \dataMux|dataOut[17]~75 (
// Equation(s):
// \dataMux|dataOut[17]~75_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[17]~74_combout  & (\alu1|Add0~34_combout )) # (!\dataMux|dataOut[17]~74_combout  & ((\alu1|Add1~34_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[17]~74_combout ))))

	.dataa(\dataMux|dataOut[31]~70_combout ),
	.datab(\alu1|Add0~34_combout ),
	.datac(\alu1|Add1~34_combout ),
	.datad(\dataMux|dataOut[17]~74_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[17]~75_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[17]~75 .lut_mask = 16'hDDA0;
defparam \dataMux|dataOut[17]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N1
cycloneii_lcell_ff \regFile|regData~17 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[17]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~17_regout ));

// Location: LCFF_X22_Y14_N13
cycloneii_lcell_ff \regFile|regData~49 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[17]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~49_regout ));

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \regFile|regData~601 (
// Equation(s):
// \regFile|regData~601_combout  = (\contr|Mux2~1_combout  & (((\regFile|regData~241_regout ) # (!\regFile|regData~594_combout )))) # (!\contr|Mux2~1_combout  & (\regFile|regData~49_regout  & ((\regFile|regData~594_combout ))))

	.dataa(\contr|Mux2~1_combout ),
	.datab(\regFile|regData~49_regout ),
	.datac(\regFile|regData~241_regout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~601_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~601 .lut_mask = 16'hE4AA;
defparam \regFile|regData~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \regFile|regData~602 (
// Equation(s):
// \regFile|regData~602_combout  = (\regFile|regData~601_combout  & ((\regFile|regData~209_regout ) # ((\regFile|regData~594_combout )))) # (!\regFile|regData~601_combout  & (((\regFile|regData~17_regout  & !\regFile|regData~594_combout ))))

	.dataa(\regFile|regData~209_regout ),
	.datab(\regFile|regData~17_regout ),
	.datac(\regFile|regData~601_combout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~602_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~602 .lut_mask = 16'hF0AC;
defparam \regFile|regData~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneii_lcell_comb \alu1|Add0~36 (
// Equation(s):
// \alu1|Add0~36_combout  = ((\aluMux|dataOut[18]~20_combout  $ (\regFile|regData~608_combout  $ (!\alu1|Add0~35 )))) # (GND)
// \alu1|Add0~37  = CARRY((\aluMux|dataOut[18]~20_combout  & ((\regFile|regData~608_combout ) # (!\alu1|Add0~35 ))) # (!\aluMux|dataOut[18]~20_combout  & (\regFile|regData~608_combout  & !\alu1|Add0~35 )))

	.dataa(\aluMux|dataOut[18]~20_combout ),
	.datab(\regFile|regData~608_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~35 ),
	.combout(\alu1|Add0~36_combout ),
	.cout(\alu1|Add0~37 ));
// synopsys translate_off
defparam \alu1|Add0~36 .lut_mask = 16'h698E;
defparam \alu1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneii_lcell_comb \dataMux|dataOut[31]~71 (
// Equation(s):
// \dataMux|dataOut[31]~71_combout  = (\instMem|data~5_combout  & ((\instMem|data~3_combout ) # (!\pc|dataOut [2])))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(vcc),
	.datad(\instMem|data~3_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[31]~71 .lut_mask = 16'hAA22;
defparam \dataMux|dataOut[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \dataMux|dataOut[18]~116 (
// Equation(s):
// \dataMux|dataOut[18]~116_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a18  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\dataMem|data_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\instMem|data~5_combout ),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\pc|dataOut [2]),
	.cin(gnd),
	.combout(\dataMux|dataOut[18]~116_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[18]~116 .lut_mask = 16'h0A8A;
defparam \dataMux|dataOut[18]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \dataMux|dataOut[18]~76 (
// Equation(s):
// \dataMux|dataOut[18]~76_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[2]~39_combout  & (!\dataMux|dataOut[31]~71_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[18]~116_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\aluMux|dataOut[2]~39_combout ),
	.datac(\dataMux|dataOut[31]~71_combout ),
	.datad(\dataMux|dataOut[18]~116_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[18]~76_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[18]~76 .lut_mask = 16'h5D08;
defparam \dataMux|dataOut[18]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \alu1|Add1~36 (
// Equation(s):
// \alu1|Add1~36_combout  = ((\aluMux|dataOut[18]~20_combout  $ (\regFile|regData~608_combout  $ (\alu1|Add1~35 )))) # (GND)
// \alu1|Add1~37  = CARRY((\aluMux|dataOut[18]~20_combout  & (\regFile|regData~608_combout  & !\alu1|Add1~35 )) # (!\aluMux|dataOut[18]~20_combout  & ((\regFile|regData~608_combout ) # (!\alu1|Add1~35 ))))

	.dataa(\aluMux|dataOut[18]~20_combout ),
	.datab(\regFile|regData~608_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~35 ),
	.combout(\alu1|Add1~36_combout ),
	.cout(\alu1|Add1~37 ));
// synopsys translate_off
defparam \alu1|Add1~36 .lut_mask = 16'h964D;
defparam \alu1|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \dataMux|dataOut[18]~77 (
// Equation(s):
// \dataMux|dataOut[18]~77_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[18]~76_combout  & (\alu1|Add0~36_combout )) # (!\dataMux|dataOut[18]~76_combout  & ((\alu1|Add1~36_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[18]~76_combout ))))

	.dataa(\dataMux|dataOut[31]~70_combout ),
	.datab(\alu1|Add0~36_combout ),
	.datac(\dataMux|dataOut[18]~76_combout ),
	.datad(\alu1|Add1~36_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[18]~77_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[18]~77 .lut_mask = 16'hDAD0;
defparam \dataMux|dataOut[18]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N19
cycloneii_lcell_ff \regFile|regData~18 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[18]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~18_regout ));

// Location: LCCOMB_X22_Y14_N2
cycloneii_lcell_comb \regFile|regData~607 (
// Equation(s):
// \regFile|regData~607_combout  = (\regFile|regData~594_combout  & ((\contr|Mux2~1_combout  & (\regFile|regData~242_regout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~50_regout ))))) # (!\regFile|regData~594_combout  & (((\contr|Mux2~1_combout ))))

	.dataa(\regFile|regData~242_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~50_regout ),
	.datad(\contr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\regFile|regData~607_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~607 .lut_mask = 16'hBBC0;
defparam \regFile|regData~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneii_lcell_comb \regFile|regData~608 (
// Equation(s):
// \regFile|regData~608_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~607_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~607_combout  & (\regFile|regData~210_regout )) # (!\regFile|regData~607_combout  & 
// ((\regFile|regData~18_regout )))))

	.dataa(\regFile|regData~210_regout ),
	.datab(\regFile|regData~18_regout ),
	.datac(\regFile|regData~594_combout ),
	.datad(\regFile|regData~607_combout ),
	.cin(gnd),
	.combout(\regFile|regData~608_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~608 .lut_mask = 16'hFA0C;
defparam \regFile|regData~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneii_lcell_comb \alu1|Add0~38 (
// Equation(s):
// \alu1|Add0~38_combout  = (\regFile|regData~614_combout  & ((\aluMux|dataOut[19]~21_combout  & (\alu1|Add0~37  & VCC)) # (!\aluMux|dataOut[19]~21_combout  & (!\alu1|Add0~37 )))) # (!\regFile|regData~614_combout  & ((\aluMux|dataOut[19]~21_combout  & 
// (!\alu1|Add0~37 )) # (!\aluMux|dataOut[19]~21_combout  & ((\alu1|Add0~37 ) # (GND)))))
// \alu1|Add0~39  = CARRY((\regFile|regData~614_combout  & (!\aluMux|dataOut[19]~21_combout  & !\alu1|Add0~37 )) # (!\regFile|regData~614_combout  & ((!\alu1|Add0~37 ) # (!\aluMux|dataOut[19]~21_combout ))))

	.dataa(\regFile|regData~614_combout ),
	.datab(\aluMux|dataOut[19]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~37 ),
	.combout(\alu1|Add0~38_combout ),
	.cout(\alu1|Add0~39 ));
// synopsys translate_off
defparam \alu1|Add0~38 .lut_mask = 16'h9617;
defparam \alu1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N27
cycloneii_lcell_ff \regFile|regData~52 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[20]~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~52_regout ));

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \regFile|regData~617 (
// Equation(s):
// \regFile|regData~617_combout  = (\contr|Mux9~0_combout  & (((!\instMem|data~5_combout  & \instMem|data~11_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~20_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~20_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~617_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~617 .lut_mask = 16'h308A;
defparam \regFile|regData~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \regFile|regData~618 (
// Equation(s):
// \regFile|regData~618_combout  = (\instMem|data~5_combout  & (((\regFile|regData~617_combout )))) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & (\regFile|regData~52_regout  & !\regFile|regData~617_combout )) # (!\instMem|data~11_combout  & 
// ((\regFile|regData~617_combout )))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~52_regout ),
	.datad(\regFile|regData~617_combout ),
	.cin(gnd),
	.combout(\regFile|regData~618_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~618 .lut_mask = 16'hBB40;
defparam \regFile|regData~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N3
cycloneii_lcell_ff \regFile|regData~244 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[20]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~244_regout ));

// Location: LCFF_X23_Y14_N5
cycloneii_lcell_ff \regFile|regData~212 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[20]~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~212_regout ));

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \regFile|regData~615 (
// Equation(s):
// \regFile|regData~615_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~212_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~212_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~615_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~615 .lut_mask = 16'hF400;
defparam \regFile|regData~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \regFile|regData~616 (
// Equation(s):
// \regFile|regData~616_combout  = (\regFile|regData~615_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~244_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~244_regout ),
	.datac(\regFile|regData~615_combout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~616_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~616 .lut_mask = 16'hE0F0;
defparam \regFile|regData~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \regFile|regData~723 (
// Equation(s):
// \regFile|regData~723_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~616_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~618_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~618_combout ),
	.datac(vcc),
	.datad(\regFile|regData~616_combout ),
	.cin(gnd),
	.combout(\regFile|regData~723_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~723 .lut_mask = 16'hEE44;
defparam \regFile|regData~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y16
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~723_combout ,\regFile|regData~722_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC00000C300000CC000830C002303308080300802000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \dataMux|dataOut[19]~117 (
// Equation(s):
// \dataMux|dataOut[19]~117_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a19~portadataout  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(\alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[19]~117_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[19]~117 .lut_mask = 16'h20F0;
defparam \dataMux|dataOut[19]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \dataMux|dataOut[19]~78 (
// Equation(s):
// \dataMux|dataOut[19]~78_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[3]~35_combout  & (!\dataMux|dataOut[31]~71_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[19]~117_combout ))))

	.dataa(\aluMux|dataOut[3]~35_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\dataMux|dataOut[31]~71_combout ),
	.datad(\dataMux|dataOut[19]~117_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[19]~78_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[19]~78 .lut_mask = 16'h3B08;
defparam \dataMux|dataOut[19]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneii_lcell_comb \dataMux|dataOut[19]~79 (
// Equation(s):
// \dataMux|dataOut[19]~79_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[19]~78_combout  & ((\alu1|Add0~38_combout ))) # (!\dataMux|dataOut[19]~78_combout  & (\alu1|Add1~38_combout )))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[19]~78_combout ))))

	.dataa(\alu1|Add1~38_combout ),
	.datab(\alu1|Add0~38_combout ),
	.datac(\dataMux|dataOut[31]~70_combout ),
	.datad(\dataMux|dataOut[19]~78_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[19]~79_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[19]~79 .lut_mask = 16'hCFA0;
defparam \dataMux|dataOut[19]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N9
cycloneii_lcell_ff \regFile|regData~19 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[19]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~19_regout ));

// Location: LCCOMB_X22_Y14_N8
cycloneii_lcell_comb \regFile|regData~611 (
// Equation(s):
// \regFile|regData~611_combout  = (\contr|Mux9~0_combout  & (\instMem|data~11_combout  & ((!\instMem|data~5_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~19_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~19_regout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~611_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~611 .lut_mask = 16'h5098;
defparam \regFile|regData~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N17
cycloneii_lcell_ff \regFile|regData~51 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[19]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~51_regout ));

// Location: LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \regFile|regData~612 (
// Equation(s):
// \regFile|regData~612_combout  = (\instMem|data~11_combout  & ((\instMem|data~5_combout  & (\regFile|regData~611_combout )) # (!\instMem|data~5_combout  & (!\regFile|regData~611_combout  & \regFile|regData~51_regout )))) # (!\instMem|data~11_combout  & 
// (((\regFile|regData~611_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~611_combout ),
	.datad(\regFile|regData~51_regout ),
	.cin(gnd),
	.combout(\regFile|regData~612_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~612 .lut_mask = 16'hD2D0;
defparam \regFile|regData~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneii_lcell_comb \regFile|regData~722 (
// Equation(s):
// \regFile|regData~722_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~610_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~612_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~612_combout ),
	.datac(vcc),
	.datad(\regFile|regData~610_combout ),
	.cin(gnd),
	.combout(\regFile|regData~722_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~722 .lut_mask = 16'hEE44;
defparam \regFile|regData~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \dataMux|dataOut[20]~118 (
// Equation(s):
// \dataMux|dataOut[20]~118_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a20  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\dataMux|dataOut[20]~118_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[20]~118 .lut_mask = 16'h2F00;
defparam \dataMux|dataOut[20]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \dataMux|dataOut[20]~80 (
// Equation(s):
// \dataMux|dataOut[20]~80_combout  = (\instMem|data~5_combout  & (!\dataMux|dataOut[31]~71_combout  & ((\aluMux|dataOut[4]~38_combout )))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[20]~118_combout ))))

	.dataa(\dataMux|dataOut[31]~71_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\dataMux|dataOut[20]~118_combout ),
	.datad(\aluMux|dataOut[4]~38_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[20]~80_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[20]~80 .lut_mask = 16'h7430;
defparam \dataMux|dataOut[20]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \alu1|Add1~40 (
// Equation(s):
// \alu1|Add1~40_combout  = ((\aluMux|dataOut[20]~22_combout  $ (\regFile|regData~620_combout  $ (\alu1|Add1~39 )))) # (GND)
// \alu1|Add1~41  = CARRY((\aluMux|dataOut[20]~22_combout  & (\regFile|regData~620_combout  & !\alu1|Add1~39 )) # (!\aluMux|dataOut[20]~22_combout  & ((\regFile|regData~620_combout ) # (!\alu1|Add1~39 ))))

	.dataa(\aluMux|dataOut[20]~22_combout ),
	.datab(\regFile|regData~620_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~39 ),
	.combout(\alu1|Add1~40_combout ),
	.cout(\alu1|Add1~41 ));
// synopsys translate_off
defparam \alu1|Add1~40 .lut_mask = 16'h964D;
defparam \alu1|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \dataMux|dataOut[20]~81 (
// Equation(s):
// \dataMux|dataOut[20]~81_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[20]~80_combout  & (\alu1|Add0~40_combout )) # (!\dataMux|dataOut[20]~80_combout  & ((\alu1|Add1~40_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[20]~80_combout ))))

	.dataa(\alu1|Add0~40_combout ),
	.datab(\dataMux|dataOut[31]~70_combout ),
	.datac(\dataMux|dataOut[20]~80_combout ),
	.datad(\alu1|Add1~40_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[20]~81_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[20]~81 .lut_mask = 16'hBCB0;
defparam \dataMux|dataOut[20]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N17
cycloneii_lcell_ff \regFile|regData~20 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[20]~81_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~20_regout ));

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \regFile|regData~619 (
// Equation(s):
// \regFile|regData~619_combout  = (\contr|Mux2~1_combout  & (((\regFile|regData~244_regout ) # (!\regFile|regData~594_combout )))) # (!\contr|Mux2~1_combout  & (\regFile|regData~52_regout  & ((\regFile|regData~594_combout ))))

	.dataa(\regFile|regData~52_regout ),
	.datab(\regFile|regData~244_regout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~619_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~619 .lut_mask = 16'hCAF0;
defparam \regFile|regData~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \regFile|regData~620 (
// Equation(s):
// \regFile|regData~620_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~619_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~619_combout  & (\regFile|regData~212_regout )) # (!\regFile|regData~619_combout  & 
// ((\regFile|regData~20_regout )))))

	.dataa(\regFile|regData~212_regout ),
	.datab(\regFile|regData~20_regout ),
	.datac(\regFile|regData~594_combout ),
	.datad(\regFile|regData~619_combout ),
	.cin(gnd),
	.combout(\regFile|regData~620_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~620 .lut_mask = 16'hFA0C;
defparam \regFile|regData~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \alu1|Add1~42 (
// Equation(s):
// \alu1|Add1~42_combout  = (\aluMux|dataOut[21]~23_combout  & ((\regFile|regData~626_combout  & (!\alu1|Add1~41 )) # (!\regFile|regData~626_combout  & ((\alu1|Add1~41 ) # (GND))))) # (!\aluMux|dataOut[21]~23_combout  & ((\regFile|regData~626_combout  & 
// (\alu1|Add1~41  & VCC)) # (!\regFile|regData~626_combout  & (!\alu1|Add1~41 ))))
// \alu1|Add1~43  = CARRY((\aluMux|dataOut[21]~23_combout  & ((!\alu1|Add1~41 ) # (!\regFile|regData~626_combout ))) # (!\aluMux|dataOut[21]~23_combout  & (!\regFile|regData~626_combout  & !\alu1|Add1~41 )))

	.dataa(\aluMux|dataOut[21]~23_combout ),
	.datab(\regFile|regData~626_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~41 ),
	.combout(\alu1|Add1~42_combout ),
	.cout(\alu1|Add1~43 ));
// synopsys translate_off
defparam \alu1|Add1~42 .lut_mask = 16'h692B;
defparam \alu1|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \aluMux|dataOut[20]~22 (
// Equation(s):
// \aluMux|dataOut[20]~22_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~616_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~618_combout )))))

	.dataa(\regFile|regData~616_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~618_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[20]~22 .lut_mask = 16'h0B08;
defparam \aluMux|dataOut[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneii_lcell_comb \alu1|Add0~42 (
// Equation(s):
// \alu1|Add0~42_combout  = (\aluMux|dataOut[21]~23_combout  & ((\regFile|regData~626_combout  & (\alu1|Add0~41  & VCC)) # (!\regFile|regData~626_combout  & (!\alu1|Add0~41 )))) # (!\aluMux|dataOut[21]~23_combout  & ((\regFile|regData~626_combout  & 
// (!\alu1|Add0~41 )) # (!\regFile|regData~626_combout  & ((\alu1|Add0~41 ) # (GND)))))
// \alu1|Add0~43  = CARRY((\aluMux|dataOut[21]~23_combout  & (!\regFile|regData~626_combout  & !\alu1|Add0~41 )) # (!\aluMux|dataOut[21]~23_combout  & ((!\alu1|Add0~41 ) # (!\regFile|regData~626_combout ))))

	.dataa(\aluMux|dataOut[21]~23_combout ),
	.datab(\regFile|regData~626_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~41 ),
	.combout(\alu1|Add0~42_combout ),
	.cout(\alu1|Add0~43 ));
// synopsys translate_off
defparam \alu1|Add0~42 .lut_mask = 16'h9617;
defparam \alu1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \regFile|regData~538 (
// Equation(s):
// \regFile|regData~538_combout  = (!\contr|Mux9~0_combout  & ((\contr|Mux10~0_combout  & (\regFile|regData~37_regout )) # (!\contr|Mux10~0_combout  & ((\regFile|regData~5_regout )))))

	.dataa(\regFile|regData~37_regout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~5_regout ),
	.datad(\contr|Mux10~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~538_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~538 .lut_mask = 16'h2230;
defparam \regFile|regData~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N1
cycloneii_lcell_ff \regFile|regData~197 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~197_regout ));

// Location: LCCOMB_X21_Y16_N26
cycloneii_lcell_comb \regFile|regData~536 (
// Equation(s):
// \regFile|regData~536_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~197_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~197_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~536_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~536 .lut_mask = 16'hCE00;
defparam \regFile|regData~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneii_lcell_comb \regFile|regData~537 (
// Equation(s):
// \regFile|regData~537_combout  = (\regFile|regData~536_combout  & ((\regFile|regData~229_regout ) # ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~229_regout ),
	.datab(\instMem|data~11_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\regFile|regData~536_combout ),
	.cin(gnd),
	.combout(\regFile|regData~537_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~537 .lut_mask = 16'hFB00;
defparam \regFile|regData~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneii_lcell_comb \aluMux|dataOut[5]~9 (
// Equation(s):
// \aluMux|dataOut[5]~9_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~537_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~538_combout ))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\contr|Mux6~0_combout ),
	.datac(\regFile|regData~538_combout ),
	.datad(\regFile|regData~537_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[5]~9 .lut_mask = 16'h3210;
defparam \aluMux|dataOut[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \regFile|regData~623 (
// Equation(s):
// \regFile|regData~623_combout  = (\contr|Mux9~0_combout  & (((!\instMem|data~5_combout  & \instMem|data~11_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~21_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~21_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~623_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~623 .lut_mask = 16'h308A;
defparam \regFile|regData~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \regFile|regData~624 (
// Equation(s):
// \regFile|regData~624_combout  = (\instMem|data~5_combout  & (((\regFile|regData~623_combout )))) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & (\regFile|regData~53_regout  & !\regFile|regData~623_combout )) # (!\instMem|data~11_combout  & 
// ((\regFile|regData~623_combout )))))

	.dataa(\regFile|regData~53_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~623_combout ),
	.cin(gnd),
	.combout(\regFile|regData~624_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~624 .lut_mask = 16'hCF20;
defparam \regFile|regData~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N15
cycloneii_lcell_ff \regFile|regData~213 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[21]~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~213_regout ));

// Location: LCCOMB_X23_Y14_N14
cycloneii_lcell_comb \regFile|regData~621 (
// Equation(s):
// \regFile|regData~621_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~213_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~213_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~621_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~621 .lut_mask = 16'hF400;
defparam \regFile|regData~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneii_lcell_comb \regFile|regData~622 (
// Equation(s):
// \regFile|regData~622_combout  = (\regFile|regData~621_combout  & ((\regFile|regData~245_regout ) # ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~245_regout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~621_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~622_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~622 .lut_mask = 16'hF0B0;
defparam \regFile|regData~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \regFile|regData~724 (
// Equation(s):
// \regFile|regData~724_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~622_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~624_combout ))

	.dataa(vcc),
	.datab(\regFile|regData~624_combout ),
	.datac(\contr|Mux9~0_combout ),
	.datad(\regFile|regData~622_combout ),
	.cin(gnd),
	.combout(\regFile|regData~724_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~724 .lut_mask = 16'hFC0C;
defparam \regFile|regData~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \regFile|regData~725 (
// Equation(s):
// \regFile|regData~725_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~628_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~630_combout ))

	.dataa(\regFile|regData~630_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(vcc),
	.datad(\regFile|regData~628_combout ),
	.cin(gnd),
	.combout(\regFile|regData~725_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~725 .lut_mask = 16'hEE22;
defparam \regFile|regData~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y14
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~725_combout ,\regFile|regData~724_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC00000C330000CC000030C00030F300000300003400000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \dataMux|dataOut[21]~119 (
// Equation(s):
// \dataMux|dataOut[21]~119_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a21~portadataout  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[21]~119_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[21]~119 .lut_mask = 16'h2F00;
defparam \dataMux|dataOut[21]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \dataMux|dataOut[21]~82 (
// Equation(s):
// \dataMux|dataOut[21]~82_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[5]~9_combout  & (!\dataMux|dataOut[31]~71_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[21]~119_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\aluMux|dataOut[5]~9_combout ),
	.datac(\dataMux|dataOut[31]~71_combout ),
	.datad(\dataMux|dataOut[21]~119_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[21]~82_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[21]~82 .lut_mask = 16'h5D08;
defparam \dataMux|dataOut[21]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \dataMux|dataOut[21]~83 (
// Equation(s):
// \dataMux|dataOut[21]~83_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[21]~82_combout  & ((\alu1|Add0~42_combout ))) # (!\dataMux|dataOut[21]~82_combout  & (\alu1|Add1~42_combout )))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[21]~82_combout ))))

	.dataa(\dataMux|dataOut[31]~70_combout ),
	.datab(\alu1|Add1~42_combout ),
	.datac(\alu1|Add0~42_combout ),
	.datad(\dataMux|dataOut[21]~82_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[21]~83_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[21]~83 .lut_mask = 16'hF588;
defparam \dataMux|dataOut[21]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N21
cycloneii_lcell_ff \regFile|regData~21 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[21]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~21_regout ));

// Location: LCFF_X24_Y15_N17
cycloneii_lcell_ff \regFile|regData~245 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[21]~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~245_regout ));

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \regFile|regData~625 (
// Equation(s):
// \regFile|regData~625_combout  = (\regFile|regData~594_combout  & ((\contr|Mux2~1_combout  & ((\regFile|regData~245_regout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~53_regout )))) # (!\regFile|regData~594_combout  & (((\contr|Mux2~1_combout ))))

	.dataa(\regFile|regData~53_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~245_regout ),
	.datad(\contr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\regFile|regData~625_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~625 .lut_mask = 16'hF388;
defparam \regFile|regData~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \regFile|regData~626 (
// Equation(s):
// \regFile|regData~626_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~625_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~625_combout  & (\regFile|regData~213_regout )) # (!\regFile|regData~625_combout  & 
// ((\regFile|regData~21_regout )))))

	.dataa(\regFile|regData~213_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~21_regout ),
	.datad(\regFile|regData~625_combout ),
	.cin(gnd),
	.combout(\regFile|regData~626_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~626 .lut_mask = 16'hEE30;
defparam \regFile|regData~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \alu1|Add1~44 (
// Equation(s):
// \alu1|Add1~44_combout  = ((\regFile|regData~632_combout  $ (\aluMux|dataOut[22]~24_combout  $ (\alu1|Add1~43 )))) # (GND)
// \alu1|Add1~45  = CARRY((\regFile|regData~632_combout  & ((!\alu1|Add1~43 ) # (!\aluMux|dataOut[22]~24_combout ))) # (!\regFile|regData~632_combout  & (!\aluMux|dataOut[22]~24_combout  & !\alu1|Add1~43 )))

	.dataa(\regFile|regData~632_combout ),
	.datab(\aluMux|dataOut[22]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~43 ),
	.combout(\alu1|Add1~44_combout ),
	.cout(\alu1|Add1~45 ));
// synopsys translate_off
defparam \alu1|Add1~44 .lut_mask = 16'h962B;
defparam \alu1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \dataMux|dataOut[22]~120 (
// Equation(s):
// \dataMux|dataOut[22]~120_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a22  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\dataMux|dataOut[22]~120_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[22]~120 .lut_mask = 16'h2F00;
defparam \dataMux|dataOut[22]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \dataMux|dataOut[22]~84 (
// Equation(s):
// \dataMux|dataOut[22]~84_combout  = (\instMem|data~5_combout  & (!\dataMux|dataOut[31]~71_combout  & (\aluMux|dataOut[6]~36_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[22]~120_combout ))))

	.dataa(\dataMux|dataOut[31]~71_combout ),
	.datab(\aluMux|dataOut[6]~36_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\dataMux|dataOut[22]~120_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[22]~84_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[22]~84 .lut_mask = 16'h4F40;
defparam \dataMux|dataOut[22]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \dataMux|dataOut[22]~85 (
// Equation(s):
// \dataMux|dataOut[22]~85_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[22]~84_combout  & (\alu1|Add0~44_combout )) # (!\dataMux|dataOut[22]~84_combout  & ((\alu1|Add1~44_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[22]~84_combout ))))

	.dataa(\alu1|Add0~44_combout ),
	.datab(\alu1|Add1~44_combout ),
	.datac(\dataMux|dataOut[31]~70_combout ),
	.datad(\dataMux|dataOut[22]~84_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[22]~85_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[22]~85 .lut_mask = 16'hAFC0;
defparam \dataMux|dataOut[22]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N29
cycloneii_lcell_ff \regFile|regData~22 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[22]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~22_regout ));

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \regFile|regData~631 (
// Equation(s):
// \regFile|regData~631_combout  = (\regFile|regData~594_combout  & ((\contr|Mux2~1_combout  & ((\regFile|regData~246_regout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~54_regout )))) # (!\regFile|regData~594_combout  & (((\contr|Mux2~1_combout ))))

	.dataa(\regFile|regData~54_regout ),
	.datab(\regFile|regData~246_regout ),
	.datac(\regFile|regData~594_combout ),
	.datad(\contr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\regFile|regData~631_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~631 .lut_mask = 16'hCFA0;
defparam \regFile|regData~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \regFile|regData~632 (
// Equation(s):
// \regFile|regData~632_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~631_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~631_combout  & (\regFile|regData~214_regout )) # (!\regFile|regData~631_combout  & 
// ((\regFile|regData~22_regout )))))

	.dataa(\regFile|regData~214_regout ),
	.datab(\regFile|regData~22_regout ),
	.datac(\regFile|regData~594_combout ),
	.datad(\regFile|regData~631_combout ),
	.cin(gnd),
	.combout(\regFile|regData~632_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~632 .lut_mask = 16'hFA0C;
defparam \regFile|regData~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneii_lcell_comb \alu1|Add0~46 (
// Equation(s):
// \alu1|Add0~46_combout  = (\regFile|regData~638_combout  & ((\aluMux|dataOut[23]~25_combout  & (\alu1|Add0~45  & VCC)) # (!\aluMux|dataOut[23]~25_combout  & (!\alu1|Add0~45 )))) # (!\regFile|regData~638_combout  & ((\aluMux|dataOut[23]~25_combout  & 
// (!\alu1|Add0~45 )) # (!\aluMux|dataOut[23]~25_combout  & ((\alu1|Add0~45 ) # (GND)))))
// \alu1|Add0~47  = CARRY((\regFile|regData~638_combout  & (!\aluMux|dataOut[23]~25_combout  & !\alu1|Add0~45 )) # (!\regFile|regData~638_combout  & ((!\alu1|Add0~45 ) # (!\aluMux|dataOut[23]~25_combout ))))

	.dataa(\regFile|regData~638_combout ),
	.datab(\aluMux|dataOut[23]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~45 ),
	.combout(\alu1|Add0~46_combout ),
	.cout(\alu1|Add0~47 ));
// synopsys translate_off
defparam \alu1|Add0~46 .lut_mask = 16'h9617;
defparam \alu1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \alu1|Add1~46 (
// Equation(s):
// \alu1|Add1~46_combout  = (\regFile|regData~638_combout  & ((\aluMux|dataOut[23]~25_combout  & (!\alu1|Add1~45 )) # (!\aluMux|dataOut[23]~25_combout  & (\alu1|Add1~45  & VCC)))) # (!\regFile|regData~638_combout  & ((\aluMux|dataOut[23]~25_combout  & 
// ((\alu1|Add1~45 ) # (GND))) # (!\aluMux|dataOut[23]~25_combout  & (!\alu1|Add1~45 ))))
// \alu1|Add1~47  = CARRY((\regFile|regData~638_combout  & (\aluMux|dataOut[23]~25_combout  & !\alu1|Add1~45 )) # (!\regFile|regData~638_combout  & ((\aluMux|dataOut[23]~25_combout ) # (!\alu1|Add1~45 ))))

	.dataa(\regFile|regData~638_combout ),
	.datab(\aluMux|dataOut[23]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~45 ),
	.combout(\alu1|Add1~46_combout ),
	.cout(\alu1|Add1~47 ));
// synopsys translate_off
defparam \alu1|Add1~46 .lut_mask = 16'h694D;
defparam \alu1|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y15_N11
cycloneii_lcell_ff \regFile|regData~55 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[23]~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~55_regout ));

// Location: LCFF_X25_Y15_N3
cycloneii_lcell_ff \regFile|regData~23 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[23]~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~23_regout ));

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \regFile|regData~635 (
// Equation(s):
// \regFile|regData~635_combout  = (\contr|Mux9~0_combout  & (\instMem|data~11_combout  & ((!\instMem|data~5_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~23_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~23_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~635_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~635 .lut_mask = 16'h0AC4;
defparam \regFile|regData~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \regFile|regData~636 (
// Equation(s):
// \regFile|regData~636_combout  = (\instMem|data~11_combout  & ((\instMem|data~5_combout  & ((\regFile|regData~635_combout ))) # (!\instMem|data~5_combout  & (\regFile|regData~55_regout  & !\regFile|regData~635_combout )))) # (!\instMem|data~11_combout  & 
// (((\regFile|regData~635_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~55_regout ),
	.datad(\regFile|regData~635_combout ),
	.cin(gnd),
	.combout(\regFile|regData~636_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~636 .lut_mask = 16'hDD20;
defparam \regFile|regData~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \regFile|regData~726 (
// Equation(s):
// \regFile|regData~726_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~634_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~636_combout )))

	.dataa(\regFile|regData~634_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(vcc),
	.datad(\regFile|regData~636_combout ),
	.cin(gnd),
	.combout(\regFile|regData~726_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~726 .lut_mask = 16'hBB88;
defparam \regFile|regData~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneii_lcell_comb \regFile|regData~248feeder (
// Equation(s):
// \regFile|regData~248feeder_combout  = \dataMux|dataOut[24]~89_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataMux|dataOut[24]~89_combout ),
	.cin(gnd),
	.combout(\regFile|regData~248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~248feeder .lut_mask = 16'hFF00;
defparam \regFile|regData~248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N27
cycloneii_lcell_ff \regFile|regData~248 (
	.clk(!\KEY~combout [0]),
	.datain(\regFile|regData~248feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~248_regout ));

// Location: LCFF_X25_Y15_N9
cycloneii_lcell_ff \regFile|regData~216 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[24]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~216_regout ));

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \regFile|regData~639 (
// Equation(s):
// \regFile|regData~639_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~216_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~216_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~639_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~639 .lut_mask = 16'hF400;
defparam \regFile|regData~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \regFile|regData~640 (
// Equation(s):
// \regFile|regData~640_combout  = (\regFile|regData~639_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~248_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~248_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~639_combout ),
	.cin(gnd),
	.combout(\regFile|regData~640_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~640 .lut_mask = 16'hEF00;
defparam \regFile|regData~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \regFile|regData~727 (
// Equation(s):
// \regFile|regData~727_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~640_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~642_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~642_combout ),
	.datac(vcc),
	.datad(\regFile|regData~640_combout ),
	.cin(gnd),
	.combout(\regFile|regData~727_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~727 .lut_mask = 16'hEE44;
defparam \regFile|regData~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y12
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~727_combout ,\regFile|regData~726_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002468A222C32220A442808B06000101B00008328001000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \dataMux|dataOut[23]~121 (
// Equation(s):
// \dataMux|dataOut[23]~121_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a23~portadataout  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\alu1|Mux3~0_combout ),
	.datac(\pc|dataOut [2]),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[23]~121_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[23]~121 .lut_mask = 16'h3B00;
defparam \dataMux|dataOut[23]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \dataMux|dataOut[23]~86 (
// Equation(s):
// \dataMux|dataOut[23]~86_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[7]~37_combout  & (!\dataMux|dataOut[31]~71_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[23]~121_combout ))))

	.dataa(\aluMux|dataOut[7]~37_combout ),
	.datab(\dataMux|dataOut[31]~71_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\dataMux|dataOut[23]~121_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[23]~86_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[23]~86 .lut_mask = 16'h2F20;
defparam \dataMux|dataOut[23]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \dataMux|dataOut[23]~87 (
// Equation(s):
// \dataMux|dataOut[23]~87_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[23]~86_combout  & (\alu1|Add0~46_combout )) # (!\dataMux|dataOut[23]~86_combout  & ((\alu1|Add1~46_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[23]~86_combout ))))

	.dataa(\dataMux|dataOut[31]~70_combout ),
	.datab(\alu1|Add0~46_combout ),
	.datac(\alu1|Add1~46_combout ),
	.datad(\dataMux|dataOut[23]~86_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[23]~87_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[23]~87 .lut_mask = 16'hDDA0;
defparam \dataMux|dataOut[23]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N29
cycloneii_lcell_ff \regFile|regData~247 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[23]~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~247_regout ));

// Location: LCFF_X25_Y15_N25
cycloneii_lcell_ff \regFile|regData~215 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[23]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~215_regout ));

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \regFile|regData~633 (
// Equation(s):
// \regFile|regData~633_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~215_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~215_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~633_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~633 .lut_mask = 16'hCE00;
defparam \regFile|regData~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \regFile|regData~634 (
// Equation(s):
// \regFile|regData~634_combout  = (\regFile|regData~633_combout  & (((\regFile|regData~247_regout ) # (\instMem|data~5_combout )) # (!\instMem|data~11_combout )))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~247_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\regFile|regData~633_combout ),
	.cin(gnd),
	.combout(\regFile|regData~634_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~634 .lut_mask = 16'hFD00;
defparam \regFile|regData~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \aluMux|dataOut[23]~25 (
// Equation(s):
// \aluMux|dataOut[23]~25_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~634_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~636_combout )))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~634_combout ),
	.datad(\regFile|regData~636_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[23]~25 .lut_mask = 16'h5140;
defparam \aluMux|dataOut[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneii_lcell_comb \alu1|Add0~48 (
// Equation(s):
// \alu1|Add0~48_combout  = ((\regFile|regData~644_combout  $ (\aluMux|dataOut[24]~26_combout  $ (!\alu1|Add0~47 )))) # (GND)
// \alu1|Add0~49  = CARRY((\regFile|regData~644_combout  & ((\aluMux|dataOut[24]~26_combout ) # (!\alu1|Add0~47 ))) # (!\regFile|regData~644_combout  & (\aluMux|dataOut[24]~26_combout  & !\alu1|Add0~47 )))

	.dataa(\regFile|regData~644_combout ),
	.datab(\aluMux|dataOut[24]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~47 ),
	.combout(\alu1|Add0~48_combout ),
	.cout(\alu1|Add0~49 ));
// synopsys translate_off
defparam \alu1|Add0~48 .lut_mask = 16'h698E;
defparam \alu1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \dataMux|dataOut[24]~122 (
// Equation(s):
// \dataMux|dataOut[24]~122_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a24  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\dataMux|dataOut[24]~122_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[24]~122 .lut_mask = 16'h2F00;
defparam \dataMux|dataOut[24]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneii_lcell_comb \dataMux|dataOut[24]~88 (
// Equation(s):
// \dataMux|dataOut[24]~88_combout  = (\instMem|data~5_combout  & (!\dataMux|dataOut[31]~71_combout  & (\aluMux|dataOut[8]~10_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[24]~122_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\dataMux|dataOut[31]~71_combout ),
	.datac(\aluMux|dataOut[8]~10_combout ),
	.datad(\dataMux|dataOut[24]~122_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[24]~88_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[24]~88 .lut_mask = 16'h7520;
defparam \dataMux|dataOut[24]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneii_lcell_comb \dataMux|dataOut[24]~89 (
// Equation(s):
// \dataMux|dataOut[24]~89_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[24]~88_combout  & ((\alu1|Add0~48_combout ))) # (!\dataMux|dataOut[24]~88_combout  & (\alu1|Add1~48_combout )))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[24]~88_combout ))))

	.dataa(\alu1|Add1~48_combout ),
	.datab(\alu1|Add0~48_combout ),
	.datac(\dataMux|dataOut[31]~70_combout ),
	.datad(\dataMux|dataOut[24]~88_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[24]~89_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[24]~89 .lut_mask = 16'hCFA0;
defparam \dataMux|dataOut[24]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N27
cycloneii_lcell_ff \regFile|regData~56 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[24]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~56_regout ));

// Location: LCFF_X22_Y14_N31
cycloneii_lcell_ff \regFile|regData~24 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[24]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~24_regout ));

// Location: LCCOMB_X22_Y14_N30
cycloneii_lcell_comb \regFile|regData~641 (
// Equation(s):
// \regFile|regData~641_combout  = (\contr|Mux9~0_combout  & (!\instMem|data~5_combout  & ((\instMem|data~11_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~24_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~24_regout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~641_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~641 .lut_mask = 16'h6250;
defparam \regFile|regData~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \regFile|regData~642 (
// Equation(s):
// \regFile|regData~642_combout  = (\instMem|data~5_combout  & (((\regFile|regData~641_combout )))) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & (\regFile|regData~56_regout  & !\regFile|regData~641_combout )) # (!\instMem|data~11_combout  & 
// ((\regFile|regData~641_combout )))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~56_regout ),
	.datad(\regFile|regData~641_combout ),
	.cin(gnd),
	.combout(\regFile|regData~642_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~642 .lut_mask = 16'hBB40;
defparam \regFile|regData~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \aluMux|dataOut[24]~26 (
// Equation(s):
// \aluMux|dataOut[24]~26_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~640_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~642_combout ))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~642_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~640_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[24]~26 .lut_mask = 16'h0E04;
defparam \aluMux|dataOut[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneii_lcell_comb \alu1|Add0~50 (
// Equation(s):
// \alu1|Add0~50_combout  = (\regFile|regData~650_combout  & ((\aluMux|dataOut[25]~27_combout  & (\alu1|Add0~49  & VCC)) # (!\aluMux|dataOut[25]~27_combout  & (!\alu1|Add0~49 )))) # (!\regFile|regData~650_combout  & ((\aluMux|dataOut[25]~27_combout  & 
// (!\alu1|Add0~49 )) # (!\aluMux|dataOut[25]~27_combout  & ((\alu1|Add0~49 ) # (GND)))))
// \alu1|Add0~51  = CARRY((\regFile|regData~650_combout  & (!\aluMux|dataOut[25]~27_combout  & !\alu1|Add0~49 )) # (!\regFile|regData~650_combout  & ((!\alu1|Add0~49 ) # (!\aluMux|dataOut[25]~27_combout ))))

	.dataa(\regFile|regData~650_combout ),
	.datab(\aluMux|dataOut[25]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~49 ),
	.combout(\alu1|Add0~50_combout ),
	.cout(\alu1|Add0~51 ));
// synopsys translate_off
defparam \alu1|Add0~50 .lut_mask = 16'h9617;
defparam \alu1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y16_N31
cycloneii_lcell_ff \regFile|regData~57 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[25]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~57_regout ));

// Location: LCFF_X23_Y15_N25
cycloneii_lcell_ff \regFile|regData~25 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[25]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~25_regout ));

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \regFile|regData~647 (
// Equation(s):
// \regFile|regData~647_combout  = (\contr|Mux9~0_combout  & (\instMem|data~11_combout  & (!\instMem|data~5_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~25_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~25_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~647_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~647 .lut_mask = 16'h22D0;
defparam \regFile|regData~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \regFile|regData~648 (
// Equation(s):
// \regFile|regData~648_combout  = (\instMem|data~5_combout  & (((\regFile|regData~647_combout )))) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & (\regFile|regData~57_regout  & !\regFile|regData~647_combout )) # (!\instMem|data~11_combout  & 
// ((\regFile|regData~647_combout )))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~57_regout ),
	.datad(\regFile|regData~647_combout ),
	.cin(gnd),
	.combout(\regFile|regData~648_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~648 .lut_mask = 16'hBB40;
defparam \regFile|regData~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \regFile|regData~728 (
// Equation(s):
// \regFile|regData~728_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~646_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~648_combout )))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~646_combout ),
	.datac(vcc),
	.datad(\regFile|regData~648_combout ),
	.cin(gnd),
	.combout(\regFile|regData~728_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~728 .lut_mask = 16'hDD88;
defparam \regFile|regData~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \regFile|regData~729 (
// Equation(s):
// \regFile|regData~729_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~652_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~654_combout )))

	.dataa(\regFile|regData~652_combout ),
	.datab(\regFile|regData~654_combout ),
	.datac(\contr|Mux9~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\regFile|regData~729_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~729 .lut_mask = 16'hACAC;
defparam \regFile|regData~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y16
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~729_combout ,\regFile|regData~728_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000322568830A6A4031AE833C1AE4CFECFF3F3FEBFBFCC00000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \dataMux|dataOut[25]~123 (
// Equation(s):
// \dataMux|dataOut[25]~123_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a25~portadataout  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[25]~123_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[25]~123 .lut_mask = 16'h2F00;
defparam \dataMux|dataOut[25]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneii_lcell_comb \dataMux|dataOut[25]~90 (
// Equation(s):
// \dataMux|dataOut[25]~90_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[9]~11_combout  & (!\dataMux|dataOut[31]~71_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[25]~123_combout ))))

	.dataa(\aluMux|dataOut[9]~11_combout ),
	.datab(\dataMux|dataOut[31]~71_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\dataMux|dataOut[25]~123_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[25]~90_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[25]~90 .lut_mask = 16'h2F20;
defparam \dataMux|dataOut[25]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \regFile|regData~649 (
// Equation(s):
// \regFile|regData~649_combout  = (\contr|Mux2~1_combout  & (((\regFile|regData~249_regout ) # (!\regFile|regData~594_combout )))) # (!\contr|Mux2~1_combout  & (\regFile|regData~57_regout  & ((\regFile|regData~594_combout ))))

	.dataa(\regFile|regData~57_regout ),
	.datab(\regFile|regData~249_regout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~649_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~649 .lut_mask = 16'hCAF0;
defparam \regFile|regData~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \regFile|regData~650 (
// Equation(s):
// \regFile|regData~650_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~649_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~649_combout  & (\regFile|regData~217_regout )) # (!\regFile|regData~649_combout  & 
// ((\regFile|regData~25_regout )))))

	.dataa(\regFile|regData~217_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~25_regout ),
	.datad(\regFile|regData~649_combout ),
	.cin(gnd),
	.combout(\regFile|regData~650_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~650 .lut_mask = 16'hEE30;
defparam \regFile|regData~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \regFile|regData~643 (
// Equation(s):
// \regFile|regData~643_combout  = (\contr|Mux2~1_combout  & (((\regFile|regData~248_regout ) # (!\regFile|regData~594_combout )))) # (!\contr|Mux2~1_combout  & (\regFile|regData~56_regout  & ((\regFile|regData~594_combout ))))

	.dataa(\regFile|regData~56_regout ),
	.datab(\regFile|regData~248_regout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~643_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~643 .lut_mask = 16'hCAF0;
defparam \regFile|regData~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \regFile|regData~644 (
// Equation(s):
// \regFile|regData~644_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~643_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~643_combout  & ((\regFile|regData~216_regout ))) # (!\regFile|regData~643_combout  & 
// (\regFile|regData~24_regout ))))

	.dataa(\regFile|regData~24_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~216_regout ),
	.datad(\regFile|regData~643_combout ),
	.cin(gnd),
	.combout(\regFile|regData~644_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~644 .lut_mask = 16'hFC22;
defparam \regFile|regData~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \alu1|Add1~50 (
// Equation(s):
// \alu1|Add1~50_combout  = (\aluMux|dataOut[25]~27_combout  & ((\regFile|regData~650_combout  & (!\alu1|Add1~49 )) # (!\regFile|regData~650_combout  & ((\alu1|Add1~49 ) # (GND))))) # (!\aluMux|dataOut[25]~27_combout  & ((\regFile|regData~650_combout  & 
// (\alu1|Add1~49  & VCC)) # (!\regFile|regData~650_combout  & (!\alu1|Add1~49 ))))
// \alu1|Add1~51  = CARRY((\aluMux|dataOut[25]~27_combout  & ((!\alu1|Add1~49 ) # (!\regFile|regData~650_combout ))) # (!\aluMux|dataOut[25]~27_combout  & (!\regFile|regData~650_combout  & !\alu1|Add1~49 )))

	.dataa(\aluMux|dataOut[25]~27_combout ),
	.datab(\regFile|regData~650_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~49 ),
	.combout(\alu1|Add1~50_combout ),
	.cout(\alu1|Add1~51 ));
// synopsys translate_off
defparam \alu1|Add1~50 .lut_mask = 16'h692B;
defparam \alu1|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \dataMux|dataOut[25]~91 (
// Equation(s):
// \dataMux|dataOut[25]~91_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[25]~90_combout  & (\alu1|Add0~50_combout )) # (!\dataMux|dataOut[25]~90_combout  & ((\alu1|Add1~50_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[25]~90_combout ))))

	.dataa(\dataMux|dataOut[31]~70_combout ),
	.datab(\alu1|Add0~50_combout ),
	.datac(\dataMux|dataOut[25]~90_combout ),
	.datad(\alu1|Add1~50_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[25]~91_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[25]~91 .lut_mask = 16'hDAD0;
defparam \dataMux|dataOut[25]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N19
cycloneii_lcell_ff \regFile|regData~249 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[25]~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~249_regout ));

// Location: LCFF_X23_Y15_N23
cycloneii_lcell_ff \regFile|regData~217 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[25]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~217_regout ));

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \regFile|regData~645 (
// Equation(s):
// \regFile|regData~645_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~217_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~217_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~645_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~645 .lut_mask = 16'hF200;
defparam \regFile|regData~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \regFile|regData~646 (
// Equation(s):
// \regFile|regData~646_combout  = (\regFile|regData~645_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~249_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~249_regout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~645_combout ),
	.cin(gnd),
	.combout(\regFile|regData~646_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~646 .lut_mask = 16'hEF00;
defparam \regFile|regData~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \aluMux|dataOut[25]~27 (
// Equation(s):
// \aluMux|dataOut[25]~27_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~646_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~648_combout )))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~646_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~648_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[25]~27_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[25]~27 .lut_mask = 16'h0D08;
defparam \aluMux|dataOut[25]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneii_lcell_comb \alu1|Add0~52 (
// Equation(s):
// \alu1|Add0~52_combout  = ((\regFile|regData~656_combout  $ (\aluMux|dataOut[26]~28_combout  $ (!\alu1|Add0~51 )))) # (GND)
// \alu1|Add0~53  = CARRY((\regFile|regData~656_combout  & ((\aluMux|dataOut[26]~28_combout ) # (!\alu1|Add0~51 ))) # (!\regFile|regData~656_combout  & (\aluMux|dataOut[26]~28_combout  & !\alu1|Add0~51 )))

	.dataa(\regFile|regData~656_combout ),
	.datab(\aluMux|dataOut[26]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~51 ),
	.combout(\alu1|Add0~52_combout ),
	.cout(\alu1|Add0~53 ));
// synopsys translate_off
defparam \alu1|Add0~52 .lut_mask = 16'h698E;
defparam \alu1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \alu1|Add1~52 (
// Equation(s):
// \alu1|Add1~52_combout  = ((\regFile|regData~656_combout  $ (\aluMux|dataOut[26]~28_combout  $ (\alu1|Add1~51 )))) # (GND)
// \alu1|Add1~53  = CARRY((\regFile|regData~656_combout  & ((!\alu1|Add1~51 ) # (!\aluMux|dataOut[26]~28_combout ))) # (!\regFile|regData~656_combout  & (!\aluMux|dataOut[26]~28_combout  & !\alu1|Add1~51 )))

	.dataa(\regFile|regData~656_combout ),
	.datab(\aluMux|dataOut[26]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~51 ),
	.combout(\alu1|Add1~52_combout ),
	.cout(\alu1|Add1~53 ));
// synopsys translate_off
defparam \alu1|Add1~52 .lut_mask = 16'h962B;
defparam \alu1|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \dataMux|dataOut[26]~124 (
// Equation(s):
// \dataMux|dataOut[26]~124_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a26  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\alu1|Mux3~0_combout ),
	.datac(\pc|dataOut [2]),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\dataMux|dataOut[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[26]~124 .lut_mask = 16'h3B00;
defparam \dataMux|dataOut[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \dataMux|dataOut[26]~92 (
// Equation(s):
// \dataMux|dataOut[26]~92_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[10]~12_combout  & (!\dataMux|dataOut[31]~71_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[26]~124_combout ))))

	.dataa(\aluMux|dataOut[10]~12_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\dataMux|dataOut[31]~71_combout ),
	.datad(\dataMux|dataOut[26]~124_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[26]~92_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[26]~92 .lut_mask = 16'h3B08;
defparam \dataMux|dataOut[26]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \dataMux|dataOut[26]~93 (
// Equation(s):
// \dataMux|dataOut[26]~93_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[26]~92_combout  & (\alu1|Add0~52_combout )) # (!\dataMux|dataOut[26]~92_combout  & ((\alu1|Add1~52_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[26]~92_combout ))))

	.dataa(\dataMux|dataOut[31]~70_combout ),
	.datab(\alu1|Add0~52_combout ),
	.datac(\alu1|Add1~52_combout ),
	.datad(\dataMux|dataOut[26]~92_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[26]~93_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[26]~93 .lut_mask = 16'hDDA0;
defparam \dataMux|dataOut[26]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N29
cycloneii_lcell_ff \regFile|regData~58 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[26]~93_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~58_regout ));

// Location: LCFF_X25_Y15_N5
cycloneii_lcell_ff \regFile|regData~26 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[26]~93_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~26_regout ));

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \regFile|regData~653 (
// Equation(s):
// \regFile|regData~653_combout  = (\contr|Mux9~0_combout  & (!\instMem|data~5_combout  & (\instMem|data~11_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~26_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~26_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~653_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~653 .lut_mask = 16'h44B0;
defparam \regFile|regData~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \regFile|regData~654 (
// Equation(s):
// \regFile|regData~654_combout  = (\instMem|data~11_combout  & ((\instMem|data~5_combout  & ((\regFile|regData~653_combout ))) # (!\instMem|data~5_combout  & (\regFile|regData~58_regout  & !\regFile|regData~653_combout )))) # (!\instMem|data~11_combout  & 
// (((\regFile|regData~653_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~58_regout ),
	.datad(\regFile|regData~653_combout ),
	.cin(gnd),
	.combout(\regFile|regData~654_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~654 .lut_mask = 16'hDD20;
defparam \regFile|regData~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N1
cycloneii_lcell_ff \regFile|regData~250 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[26]~93_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~250_regout ));

// Location: LCFF_X25_Y15_N11
cycloneii_lcell_ff \regFile|regData~218 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[26]~93_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~218_regout ));

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \regFile|regData~651 (
// Equation(s):
// \regFile|regData~651_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~218_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~218_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~651_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~651 .lut_mask = 16'hF400;
defparam \regFile|regData~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \regFile|regData~652 (
// Equation(s):
// \regFile|regData~652_combout  = (\regFile|regData~651_combout  & (((\regFile|regData~250_regout ) # (\instMem|data~5_combout )) # (!\instMem|data~11_combout )))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~250_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\regFile|regData~651_combout ),
	.cin(gnd),
	.combout(\regFile|regData~652_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~652 .lut_mask = 16'hFD00;
defparam \regFile|regData~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \aluMux|dataOut[26]~28 (
// Equation(s):
// \aluMux|dataOut[26]~28_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~652_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~654_combout ))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~654_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~652_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[26]~28 .lut_mask = 16'h0E04;
defparam \aluMux|dataOut[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \alu1|Add1~54 (
// Equation(s):
// \alu1|Add1~54_combout  = (\regFile|regData~662_combout  & ((\aluMux|dataOut[27]~29_combout  & (!\alu1|Add1~53 )) # (!\aluMux|dataOut[27]~29_combout  & (\alu1|Add1~53  & VCC)))) # (!\regFile|regData~662_combout  & ((\aluMux|dataOut[27]~29_combout  & 
// ((\alu1|Add1~53 ) # (GND))) # (!\aluMux|dataOut[27]~29_combout  & (!\alu1|Add1~53 ))))
// \alu1|Add1~55  = CARRY((\regFile|regData~662_combout  & (\aluMux|dataOut[27]~29_combout  & !\alu1|Add1~53 )) # (!\regFile|regData~662_combout  & ((\aluMux|dataOut[27]~29_combout ) # (!\alu1|Add1~53 ))))

	.dataa(\regFile|regData~662_combout ),
	.datab(\aluMux|dataOut[27]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~53 ),
	.combout(\alu1|Add1~54_combout ),
	.cout(\alu1|Add1~55 ));
// synopsys translate_off
defparam \alu1|Add1~54 .lut_mask = 16'h694D;
defparam \alu1|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N21
cycloneii_lcell_ff \regFile|regData~251 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[27]~95_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~251_regout ));

// Location: LCFF_X25_Y15_N31
cycloneii_lcell_ff \regFile|regData~219 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[27]~95_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~219_regout ));

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \regFile|regData~657 (
// Equation(s):
// \regFile|regData~657_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~219_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~219_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~657_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~657 .lut_mask = 16'hF400;
defparam \regFile|regData~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \regFile|regData~658 (
// Equation(s):
// \regFile|regData~658_combout  = (\regFile|regData~657_combout  & (((\regFile|regData~251_regout ) # (\instMem|data~5_combout )) # (!\instMem|data~11_combout )))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~251_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\regFile|regData~657_combout ),
	.cin(gnd),
	.combout(\regFile|regData~658_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~658 .lut_mask = 16'hFD00;
defparam \regFile|regData~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \regFile|regData~730 (
// Equation(s):
// \regFile|regData~730_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~658_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~660_combout )))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~658_combout ),
	.datac(vcc),
	.datad(\regFile|regData~660_combout ),
	.cin(gnd),
	.combout(\regFile|regData~730_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~730 .lut_mask = 16'hDD88;
defparam \regFile|regData~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \regFile|regData~731 (
// Equation(s):
// \regFile|regData~731_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~664_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~666_combout )))

	.dataa(\regFile|regData~664_combout ),
	.datab(\regFile|regData~666_combout ),
	.datac(vcc),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~731_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~731 .lut_mask = 16'hAACC;
defparam \regFile|regData~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y19
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~731_combout ,\regFile|regData~730_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000302222830000803880202C008020022A8A82822800400000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \dataMux|dataOut[27]~125 (
// Equation(s):
// \dataMux|dataOut[27]~125_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a27~portadataout  & (((!\pc|dataOut [2] & \instMem|data~5_combout )) # (!\alu1|Mux3~0_combout )))

	.dataa(\alu1|Mux3~0_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\instMem|data~5_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[27]~125_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[27]~125 .lut_mask = 16'h7500;
defparam \dataMux|dataOut[27]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \dataMux|dataOut[27]~94 (
// Equation(s):
// \dataMux|dataOut[27]~94_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[11]~13_combout  & (!\dataMux|dataOut[31]~71_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[27]~125_combout ))))

	.dataa(\aluMux|dataOut[11]~13_combout ),
	.datab(\dataMux|dataOut[31]~71_combout ),
	.datac(\instMem|data~5_combout ),
	.datad(\dataMux|dataOut[27]~125_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[27]~94 .lut_mask = 16'h2F20;
defparam \dataMux|dataOut[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \dataMux|dataOut[27]~95 (
// Equation(s):
// \dataMux|dataOut[27]~95_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[27]~94_combout  & (\alu1|Add0~54_combout )) # (!\dataMux|dataOut[27]~94_combout  & ((\alu1|Add1~54_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[27]~94_combout ))))

	.dataa(\alu1|Add0~54_combout ),
	.datab(\alu1|Add1~54_combout ),
	.datac(\dataMux|dataOut[31]~70_combout ),
	.datad(\dataMux|dataOut[27]~94_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[27]~95 .lut_mask = 16'hAFC0;
defparam \dataMux|dataOut[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N17
cycloneii_lcell_ff \regFile|regData~59 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[27]~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~59_regout ));

// Location: LCFF_X25_Y15_N1
cycloneii_lcell_ff \regFile|regData~27 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[27]~95_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~27_regout ));

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \regFile|regData~659 (
// Equation(s):
// \regFile|regData~659_combout  = (\contr|Mux9~0_combout  & (\instMem|data~11_combout  & ((!\instMem|data~5_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~27_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~27_regout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~659_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~659 .lut_mask = 16'h3098;
defparam \regFile|regData~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \regFile|regData~660 (
// Equation(s):
// \regFile|regData~660_combout  = (\instMem|data~11_combout  & ((\instMem|data~5_combout  & ((\regFile|regData~659_combout ))) # (!\instMem|data~5_combout  & (\regFile|regData~59_regout  & !\regFile|regData~659_combout )))) # (!\instMem|data~11_combout  & 
// (((\regFile|regData~659_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~59_regout ),
	.datad(\regFile|regData~659_combout ),
	.cin(gnd),
	.combout(\regFile|regData~660_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~660 .lut_mask = 16'hDD20;
defparam \regFile|regData~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \aluMux|dataOut[27]~29 (
// Equation(s):
// \aluMux|dataOut[27]~29_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~658_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~660_combout ))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~660_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~658_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[27]~29 .lut_mask = 16'h0E04;
defparam \aluMux|dataOut[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \alu1|Add1~56 (
// Equation(s):
// \alu1|Add1~56_combout  = ((\regFile|regData~668_combout  $ (\aluMux|dataOut[28]~30_combout  $ (\alu1|Add1~55 )))) # (GND)
// \alu1|Add1~57  = CARRY((\regFile|regData~668_combout  & ((!\alu1|Add1~55 ) # (!\aluMux|dataOut[28]~30_combout ))) # (!\regFile|regData~668_combout  & (!\aluMux|dataOut[28]~30_combout  & !\alu1|Add1~55 )))

	.dataa(\regFile|regData~668_combout ),
	.datab(\aluMux|dataOut[28]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~55 ),
	.combout(\alu1|Add1~56_combout ),
	.cout(\alu1|Add1~57 ));
// synopsys translate_off
defparam \alu1|Add1~56 .lut_mask = 16'h962B;
defparam \alu1|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneii_lcell_comb \dataMux|dataOut[28]~126 (
// Equation(s):
// \dataMux|dataOut[28]~126_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a28  & (((!\pc|dataOut [2] & \instMem|data~5_combout )) # (!\alu1|Mux3~0_combout )))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~5_combout ),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\dataMux|dataOut[28]~126_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[28]~126 .lut_mask = 16'h4F00;
defparam \dataMux|dataOut[28]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \dataMux|dataOut[28]~96 (
// Equation(s):
// \dataMux|dataOut[28]~96_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[12]~14_combout  & (!\dataMux|dataOut[31]~71_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[28]~126_combout ))))

	.dataa(\aluMux|dataOut[12]~14_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\dataMux|dataOut[31]~71_combout ),
	.datad(\dataMux|dataOut[28]~126_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[28]~96_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[28]~96 .lut_mask = 16'h3B08;
defparam \dataMux|dataOut[28]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneii_lcell_comb \dataMux|dataOut[28]~97 (
// Equation(s):
// \dataMux|dataOut[28]~97_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[28]~96_combout  & (\alu1|Add0~56_combout )) # (!\dataMux|dataOut[28]~96_combout  & ((\alu1|Add1~56_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[28]~96_combout ))))

	.dataa(\alu1|Add0~56_combout ),
	.datab(\alu1|Add1~56_combout ),
	.datac(\dataMux|dataOut[31]~70_combout ),
	.datad(\dataMux|dataOut[28]~96_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[28]~97_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[28]~97 .lut_mask = 16'hAFC0;
defparam \dataMux|dataOut[28]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N31
cycloneii_lcell_ff \regFile|regData~60 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[28]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~60_regout ));

// Location: LCFF_X25_Y15_N15
cycloneii_lcell_ff \regFile|regData~28 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[28]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~28_regout ));

// Location: LCCOMB_X25_Y15_N14
cycloneii_lcell_comb \regFile|regData~665 (
// Equation(s):
// \regFile|regData~665_combout  = (\contr|Mux9~0_combout  & (\instMem|data~11_combout  & ((!\instMem|data~5_combout )))) # (!\contr|Mux9~0_combout  & (\regFile|regData~28_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~28_regout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~665_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~665 .lut_mask = 16'h3098;
defparam \regFile|regData~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \regFile|regData~666 (
// Equation(s):
// \regFile|regData~666_combout  = (\instMem|data~5_combout  & (((\regFile|regData~665_combout )))) # (!\instMem|data~5_combout  & ((\regFile|regData~665_combout  & ((!\instMem|data~11_combout ))) # (!\regFile|regData~665_combout  & 
// (\regFile|regData~60_regout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~60_regout ),
	.datac(\regFile|regData~665_combout ),
	.datad(\instMem|data~11_combout ),
	.cin(gnd),
	.combout(\regFile|regData~666_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~666 .lut_mask = 16'hA4F0;
defparam \regFile|regData~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N13
cycloneii_lcell_ff \regFile|regData~252 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[28]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~252_regout ));

// Location: LCFF_X25_Y15_N19
cycloneii_lcell_ff \regFile|regData~220 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[28]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~220_regout ));

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \regFile|regData~663 (
// Equation(s):
// \regFile|regData~663_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~220_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~220_regout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\regFile|regData~663_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~663 .lut_mask = 16'hC0C8;
defparam \regFile|regData~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \regFile|regData~664 (
// Equation(s):
// \regFile|regData~664_combout  = (\regFile|regData~663_combout  & (((\instMem|data~5_combout ) # (\regFile|regData~252_regout )) # (!\instMem|data~11_combout )))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~252_regout ),
	.datad(\regFile|regData~663_combout ),
	.cin(gnd),
	.combout(\regFile|regData~664_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~664 .lut_mask = 16'hFD00;
defparam \regFile|regData~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \aluMux|dataOut[28]~30 (
// Equation(s):
// \aluMux|dataOut[28]~30_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~664_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~666_combout ))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\regFile|regData~666_combout ),
	.datac(\contr|Mux9~0_combout ),
	.datad(\regFile|regData~664_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[28]~30 .lut_mask = 16'h5404;
defparam \aluMux|dataOut[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \regFile|regData~662 (
// Equation(s):
// \regFile|regData~662_combout  = (\regFile|regData~661_combout  & (((\regFile|regData~219_regout ) # (\regFile|regData~594_combout )))) # (!\regFile|regData~661_combout  & (\regFile|regData~27_regout  & ((!\regFile|regData~594_combout ))))

	.dataa(\regFile|regData~661_combout ),
	.datab(\regFile|regData~27_regout ),
	.datac(\regFile|regData~219_regout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~662_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~662 .lut_mask = 16'hAAE4;
defparam \regFile|regData~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneii_lcell_comb \alu1|Add0~58 (
// Equation(s):
// \alu1|Add0~58_combout  = (\aluMux|dataOut[29]~31_combout  & ((\regFile|regData~674_combout  & (\alu1|Add0~57  & VCC)) # (!\regFile|regData~674_combout  & (!\alu1|Add0~57 )))) # (!\aluMux|dataOut[29]~31_combout  & ((\regFile|regData~674_combout  & 
// (!\alu1|Add0~57 )) # (!\regFile|regData~674_combout  & ((\alu1|Add0~57 ) # (GND)))))
// \alu1|Add0~59  = CARRY((\aluMux|dataOut[29]~31_combout  & (!\regFile|regData~674_combout  & !\alu1|Add0~57 )) # (!\aluMux|dataOut[29]~31_combout  & ((!\alu1|Add0~57 ) # (!\regFile|regData~674_combout ))))

	.dataa(\aluMux|dataOut[29]~31_combout ),
	.datab(\regFile|regData~674_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~57 ),
	.combout(\alu1|Add0~58_combout ),
	.cout(\alu1|Add0~59 ));
// synopsys translate_off
defparam \alu1|Add0~58 .lut_mask = 16'h9617;
defparam \alu1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneii_lcell_comb \alu1|Mux3~0 (
// Equation(s):
// \alu1|Mux3~0_combout  = (\instMem|data~6_combout  & (\alu1|Add0~58_combout )) # (!\instMem|data~6_combout  & ((\aluMux|dataOut[13]~15_combout )))

	.dataa(vcc),
	.datab(\instMem|data~6_combout ),
	.datac(\alu1|Add0~58_combout ),
	.datad(\aluMux|dataOut[13]~15_combout ),
	.cin(gnd),
	.combout(\alu1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux3~0 .lut_mask = 16'hF3C0;
defparam \alu1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \dataMux|dataOut[29]~127 (
// Equation(s):
// \dataMux|dataOut[29]~127_combout  = (\instMem|data~5_combout  & (\pc|dataOut [2] & (\alu1|Mux3~0_combout ))) # (!\instMem|data~5_combout  & (((!\alu1|Mux3~0_combout  & \dataMem|data_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~5_combout ),
	.datac(\alu1|Mux3~0_combout ),
	.datad(\dataMem|data_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\dataMux|dataOut[29]~127_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[29]~127 .lut_mask = 16'h8380;
defparam \dataMux|dataOut[29]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N15
cycloneii_lcell_ff \regFile|regData~253 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[29]~127_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~253_regout ));

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \regFile|regData~673 (
// Equation(s):
// \regFile|regData~673_combout  = (\regFile|regData~594_combout  & ((\contr|Mux2~1_combout  & (\regFile|regData~253_regout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~61_regout ))))) # (!\regFile|regData~594_combout  & (\contr|Mux2~1_combout ))

	.dataa(\regFile|regData~594_combout ),
	.datab(\contr|Mux2~1_combout ),
	.datac(\regFile|regData~253_regout ),
	.datad(\regFile|regData~61_regout ),
	.cin(gnd),
	.combout(\regFile|regData~673_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~673 .lut_mask = 16'hE6C4;
defparam \regFile|regData~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N3
cycloneii_lcell_ff \regFile|regData~221 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[29]~127_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~221_regout ));

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \regFile|regData~674 (
// Equation(s):
// \regFile|regData~674_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~673_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~673_combout  & ((\regFile|regData~221_regout ))) # (!\regFile|regData~673_combout  & 
// (\regFile|regData~29_regout ))))

	.dataa(\regFile|regData~29_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~673_combout ),
	.datad(\regFile|regData~221_regout ),
	.cin(gnd),
	.combout(\regFile|regData~674_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~674 .lut_mask = 16'hF2C2;
defparam \regFile|regData~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \regFile|regData~733 (
// Equation(s):
// \regFile|regData~733_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~682_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~684_combout ))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~684_combout ),
	.datac(vcc),
	.datad(\regFile|regData~682_combout ),
	.cin(gnd),
	.combout(\regFile|regData~733_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~733 .lut_mask = 16'hEE44;
defparam \regFile|regData~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \regFile|regData~687 (
// Equation(s):
// \regFile|regData~687_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~223_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~223_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~687_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~687 .lut_mask = 16'hF400;
defparam \regFile|regData~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \regFile|regData~688 (
// Equation(s):
// \regFile|regData~688_combout  = (\regFile|regData~687_combout  & ((\instMem|data~5_combout ) # ((\regFile|regData~255_regout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~255_regout ),
	.datad(\regFile|regData~687_combout ),
	.cin(gnd),
	.combout(\regFile|regData~688_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~688 .lut_mask = 16'hFB00;
defparam \regFile|regData~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \regFile|regData~734 (
// Equation(s):
// \regFile|regData~734_combout  = (\contr|Mux9~0_combout  & (\regFile|regData~688_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~690_combout )))

	.dataa(\contr|Mux9~0_combout ),
	.datab(vcc),
	.datac(\regFile|regData~688_combout ),
	.datad(\regFile|regData~690_combout ),
	.cin(gnd),
	.combout(\regFile|regData~734_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~734 .lut_mask = 16'hF5A0;
defparam \regFile|regData~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y18
cycloneii_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dataMem|always1~8_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regFile|regData~734_combout ,\regFile|regData~733_combout }),
	.portaaddr({\alu1|out[12]~12_combout ,\alu1|out[11]~11_combout ,\alu1|out[10]~10_combout ,\alu1|out[9]~8_combout ,\alu1|out[8]~7_combout ,\alu1|out[7]~4_combout ,\alu1|out[6]~3_combout ,\alu1|out[5]~6_combout ,\alu1|out[4]~5_combout ,\alu1|out[3]~9_combout ,
\alu1|out[2]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .init_file = "Sorter2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_4i61:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002115015601114120771008077501F5DF0F0DD555F7F00000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \dataMux|dataOut[30]~129 (
// Equation(s):
// \dataMux|dataOut[30]~129_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a30~portadataout  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(\alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[30]~129_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[30]~129 .lut_mask = 16'h20F0;
defparam \dataMux|dataOut[30]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \dataMux|dataOut[30]~100 (
// Equation(s):
// \dataMux|dataOut[30]~100_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[14]~16_combout  & (!\dataMux|dataOut[31]~71_combout ))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[30]~129_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\aluMux|dataOut[14]~16_combout ),
	.datac(\dataMux|dataOut[31]~71_combout ),
	.datad(\dataMux|dataOut[30]~129_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[30]~100_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[30]~100 .lut_mask = 16'h5D08;
defparam \dataMux|dataOut[30]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \alu1|Add1~59 (
// Equation(s):
// \alu1|Add1~59_cout  = CARRY((\aluMux|dataOut[29]~31_combout  & ((!\alu1|Add1~57 ) # (!\regFile|regData~674_combout ))) # (!\aluMux|dataOut[29]~31_combout  & (!\regFile|regData~674_combout  & !\alu1|Add1~57 )))

	.dataa(\aluMux|dataOut[29]~31_combout ),
	.datab(\regFile|regData~674_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~57 ),
	.combout(),
	.cout(\alu1|Add1~59_cout ));
// synopsys translate_off
defparam \alu1|Add1~59 .lut_mask = 16'h002B;
defparam \alu1|Add1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \alu1|Add1~60 (
// Equation(s):
// \alu1|Add1~60_combout  = ((\aluMux|dataOut[30]~33_combout  $ (\regFile|regData~686_combout  $ (\alu1|Add1~59_cout )))) # (GND)
// \alu1|Add1~61  = CARRY((\aluMux|dataOut[30]~33_combout  & (\regFile|regData~686_combout  & !\alu1|Add1~59_cout )) # (!\aluMux|dataOut[30]~33_combout  & ((\regFile|regData~686_combout ) # (!\alu1|Add1~59_cout ))))

	.dataa(\aluMux|dataOut[30]~33_combout ),
	.datab(\regFile|regData~686_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add1~59_cout ),
	.combout(\alu1|Add1~60_combout ),
	.cout(\alu1|Add1~61 ));
// synopsys translate_off
defparam \alu1|Add1~60 .lut_mask = 16'h964D;
defparam \alu1|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneii_lcell_comb \dataMux|dataOut[30]~101 (
// Equation(s):
// \dataMux|dataOut[30]~101_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[30]~100_combout  & (\alu1|Add0~60_combout )) # (!\dataMux|dataOut[30]~100_combout  & ((\alu1|Add1~60_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[30]~100_combout ))))

	.dataa(\dataMux|dataOut[31]~70_combout ),
	.datab(\alu1|Add0~60_combout ),
	.datac(\dataMux|dataOut[30]~100_combout ),
	.datad(\alu1|Add1~60_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[30]~101_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[30]~101 .lut_mask = 16'hDAD0;
defparam \dataMux|dataOut[30]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N9
cycloneii_lcell_ff \regFile|regData~222 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[30]~101_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~222_regout ));

// Location: LCCOMB_X26_Y15_N28
cycloneii_lcell_comb \regFile|regData~685 (
// Equation(s):
// \regFile|regData~685_combout  = (\regFile|regData~594_combout  & ((\contr|Mux2~1_combout  & ((\regFile|regData~254_regout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~62_regout )))) # (!\regFile|regData~594_combout  & (((\contr|Mux2~1_combout ))))

	.dataa(\regFile|regData~62_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~254_regout ),
	.datad(\contr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\regFile|regData~685_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~685 .lut_mask = 16'hF388;
defparam \regFile|regData~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \regFile|regData~686 (
// Equation(s):
// \regFile|regData~686_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~685_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~685_combout  & ((\regFile|regData~222_regout ))) # (!\regFile|regData~685_combout  & 
// (\regFile|regData~30_regout ))))

	.dataa(\regFile|regData~30_regout ),
	.datab(\regFile|regData~222_regout ),
	.datac(\regFile|regData~594_combout ),
	.datad(\regFile|regData~685_combout ),
	.cin(gnd),
	.combout(\regFile|regData~686_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~686 .lut_mask = 16'hFC0A;
defparam \regFile|regData~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \alu1|Add1~62 (
// Equation(s):
// \alu1|Add1~62_combout  = \regFile|regData~692_combout  $ (\alu1|Add1~61  $ (!\aluMux|dataOut[31]~34_combout ))

	.dataa(vcc),
	.datab(\regFile|regData~692_combout ),
	.datac(vcc),
	.datad(\aluMux|dataOut[31]~34_combout ),
	.cin(\alu1|Add1~61 ),
	.combout(\alu1|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add1~62 .lut_mask = 16'h3CC3;
defparam \alu1|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \dataMux|dataOut[31]~130 (
// Equation(s):
// \dataMux|dataOut[31]~130_combout  = (\dataMem|data_rtl_0|auto_generated|ram_block1a31  & (((\instMem|data~5_combout  & !\pc|dataOut [2])) # (!\alu1|Mux3~0_combout )))

	.dataa(\instMem|data~5_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\dataMem|data_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[31]~130_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[31]~130 .lut_mask = 16'h20F0;
defparam \dataMux|dataOut[31]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \dataMux|dataOut[31]~102 (
// Equation(s):
// \dataMux|dataOut[31]~102_combout  = (\instMem|data~5_combout  & (\aluMux|dataOut[15]~17_combout  & ((!\dataMux|dataOut[31]~71_combout )))) # (!\instMem|data~5_combout  & (((\dataMux|dataOut[31]~130_combout ))))

	.dataa(\aluMux|dataOut[15]~17_combout ),
	.datab(\dataMux|dataOut[31]~130_combout ),
	.datac(\dataMux|dataOut[31]~71_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[31]~102_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[31]~102 .lut_mask = 16'h0ACC;
defparam \dataMux|dataOut[31]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneii_lcell_comb \dataMux|dataOut[31]~103 (
// Equation(s):
// \dataMux|dataOut[31]~103_combout  = (\dataMux|dataOut[31]~70_combout  & ((\dataMux|dataOut[31]~102_combout  & (\alu1|Add0~62_combout )) # (!\dataMux|dataOut[31]~102_combout  & ((\alu1|Add1~62_combout ))))) # (!\dataMux|dataOut[31]~70_combout  & 
// (((\dataMux|dataOut[31]~102_combout ))))

	.dataa(\alu1|Add0~62_combout ),
	.datab(\dataMux|dataOut[31]~70_combout ),
	.datac(\alu1|Add1~62_combout ),
	.datad(\dataMux|dataOut[31]~102_combout ),
	.cin(gnd),
	.combout(\dataMux|dataOut[31]~103_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|dataOut[31]~103 .lut_mask = 16'hBBC0;
defparam \dataMux|dataOut[31]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N17
cycloneii_lcell_ff \regFile|regData~31 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[31]~103_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~31_regout ));

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \regFile|regData~689 (
// Equation(s):
// \regFile|regData~689_combout  = (\contr|Mux9~0_combout  & (!\instMem|data~5_combout  & (\instMem|data~11_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~31_regout  & ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~31_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~689_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~689 .lut_mask = 16'h44B0;
defparam \regFile|regData~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y15_N3
cycloneii_lcell_ff \regFile|regData~63 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[31]~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~63_regout ));

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \regFile|regData~690 (
// Equation(s):
// \regFile|regData~690_combout  = (\instMem|data~5_combout  & (((\regFile|regData~689_combout )))) # (!\instMem|data~5_combout  & ((\instMem|data~11_combout  & (!\regFile|regData~689_combout  & \regFile|regData~63_regout )) # (!\instMem|data~11_combout  & 
// (\regFile|regData~689_combout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\instMem|data~11_combout ),
	.datac(\regFile|regData~689_combout ),
	.datad(\regFile|regData~63_regout ),
	.cin(gnd),
	.combout(\regFile|regData~690_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~690 .lut_mask = 16'hB4B0;
defparam \regFile|regData~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \aluMux|dataOut[31]~34 (
// Equation(s):
// \aluMux|dataOut[31]~34_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~688_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~690_combout ))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\regFile|regData~690_combout ),
	.datac(\regFile|regData~688_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[31]~34 .lut_mask = 16'h5044;
defparam \aluMux|dataOut[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \regFile|regData~669 (
// Equation(s):
// \regFile|regData~669_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~221_regout ) # ((\instMem|data~11_combout  & !\instMem|data~5_combout ))))

	.dataa(\instMem|data~11_combout ),
	.datab(\instMem|data~5_combout ),
	.datac(\regFile|regData~221_regout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~669_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~669 .lut_mask = 16'hF200;
defparam \regFile|regData~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \regFile|regData~670 (
// Equation(s):
// \regFile|regData~670_combout  = (\regFile|regData~669_combout  & (((\regFile|regData~253_regout ) # (\instMem|data~5_combout )) # (!\instMem|data~11_combout )))

	.dataa(\instMem|data~11_combout ),
	.datab(\regFile|regData~253_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\regFile|regData~669_combout ),
	.cin(gnd),
	.combout(\regFile|regData~670_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~670 .lut_mask = 16'hFD00;
defparam \regFile|regData~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \aluMux|dataOut[29]~31 (
// Equation(s):
// \aluMux|dataOut[29]~31_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~670_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~672_combout ))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~672_combout ),
	.datad(\regFile|regData~670_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[29]~31 .lut_mask = 16'h5410;
defparam \aluMux|dataOut[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneii_lcell_comb \regFile|regData~667 (
// Equation(s):
// \regFile|regData~667_combout  = (\contr|Mux2~1_combout  & ((\regFile|regData~252_regout ) # ((!\regFile|regData~594_combout )))) # (!\contr|Mux2~1_combout  & (((\regFile|regData~60_regout  & \regFile|regData~594_combout ))))

	.dataa(\regFile|regData~252_regout ),
	.datab(\regFile|regData~60_regout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~594_combout ),
	.cin(gnd),
	.combout(\regFile|regData~667_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~667 .lut_mask = 16'hACF0;
defparam \regFile|regData~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneii_lcell_comb \regFile|regData~668 (
// Equation(s):
// \regFile|regData~668_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~667_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~667_combout  & ((\regFile|regData~220_regout ))) # (!\regFile|regData~667_combout  & 
// (\regFile|regData~28_regout ))))

	.dataa(\regFile|regData~28_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~220_regout ),
	.datad(\regFile|regData~667_combout ),
	.cin(gnd),
	.combout(\regFile|regData~668_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~668 .lut_mask = 16'hFC22;
defparam \regFile|regData~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \aluMux|dataOut[21]~23 (
// Equation(s):
// \aluMux|dataOut[21]~23_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~622_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~624_combout )))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~622_combout ),
	.datad(\regFile|regData~624_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[21]~23 .lut_mask = 16'h5140;
defparam \aluMux|dataOut[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N29
cycloneii_lcell_ff \regFile|regData~243 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[19]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~243_regout ));

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \regFile|regData~613 (
// Equation(s):
// \regFile|regData~613_combout  = (\regFile|regData~594_combout  & ((\contr|Mux2~1_combout  & ((\regFile|regData~243_regout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~51_regout )))) # (!\regFile|regData~594_combout  & (((\contr|Mux2~1_combout ))))

	.dataa(\regFile|regData~594_combout ),
	.datab(\regFile|regData~51_regout ),
	.datac(\regFile|regData~243_regout ),
	.datad(\contr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\regFile|regData~613_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~613 .lut_mask = 16'hF588;
defparam \regFile|regData~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneii_lcell_comb \regFile|regData~614 (
// Equation(s):
// \regFile|regData~614_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~613_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~613_combout  & ((\regFile|regData~211_regout ))) # (!\regFile|regData~613_combout  & 
// (\regFile|regData~19_regout ))))

	.dataa(\regFile|regData~19_regout ),
	.datab(\regFile|regData~211_regout ),
	.datac(\regFile|regData~594_combout ),
	.datad(\regFile|regData~613_combout ),
	.cin(gnd),
	.combout(\regFile|regData~614_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~614 .lut_mask = 16'hFC0A;
defparam \regFile|regData~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \regFile|regData~603 (
// Equation(s):
// \regFile|regData~603_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~210_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\regFile|regData~210_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~603_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~603 .lut_mask = 16'hBA00;
defparam \regFile|regData~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneii_lcell_comb \regFile|regData~604 (
// Equation(s):
// \regFile|regData~604_combout  = (\regFile|regData~603_combout  & ((\regFile|regData~242_regout ) # ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~242_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~603_combout ),
	.cin(gnd),
	.combout(\regFile|regData~604_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~604 .lut_mask = 16'hEF00;
defparam \regFile|regData~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneii_lcell_comb \aluMux|dataOut[18]~20 (
// Equation(s):
// \aluMux|dataOut[18]~20_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~604_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~606_combout )))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~604_combout ),
	.datad(\regFile|regData~606_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[18]~20 .lut_mask = 16'h5140;
defparam \aluMux|dataOut[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \aluMux|dataOut[17]~19 (
// Equation(s):
// \aluMux|dataOut[17]~19_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~598_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~600_combout )))))

	.dataa(\contr|Mux6~0_combout ),
	.datab(\contr|Mux9~0_combout ),
	.datac(\regFile|regData~598_combout ),
	.datad(\regFile|regData~600_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[17]~19 .lut_mask = 16'h5140;
defparam \aluMux|dataOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N19
cycloneii_lcell_ff \regFile|regData~236 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[12]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~236_regout ));

// Location: LCFF_X21_Y18_N17
cycloneii_lcell_ff \regFile|regData~204 (
	.clk(!\KEY~combout [0]),
	.datain(gnd),
	.sdata(\dataMux|dataOut[12]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regFile|regData~707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~204_regout ));

// Location: LCCOMB_X20_Y17_N0
cycloneii_lcell_comb \regFile|regData~570 (
// Equation(s):
// \regFile|regData~570_combout  = (\instMem|data~5_combout  & (((\regFile|regData~204_regout )))) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & (\regFile|regData~236_regout )) # (!\contr|Mux3~0_combout  & ((\regFile|regData~204_regout )))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~236_regout ),
	.datac(\regFile|regData~204_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~570_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~570 .lut_mask = 16'hE4F0;
defparam \regFile|regData~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneii_lcell_comb \regFile|regData~44feeder (
// Equation(s):
// \regFile|regData~44feeder_combout  = \dataMux|dataOut[12]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataMux|dataOut[12]~61_combout ),
	.cin(gnd),
	.combout(\regFile|regData~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~44feeder .lut_mask = 16'hFF00;
defparam \regFile|regData~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N5
cycloneii_lcell_ff \regFile|regData~44 (
	.clk(!\KEY~combout [0]),
	.datain(\regFile|regData~44feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~44_regout ));

// Location: LCCOMB_X20_Y17_N6
cycloneii_lcell_comb \regFile|regData~569 (
// Equation(s):
// \regFile|regData~569_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~44_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~12_regout ))

	.dataa(\regFile|regData~12_regout ),
	.datab(vcc),
	.datac(\regFile|regData~44_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~569_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~569 .lut_mask = 16'hF0AA;
defparam \regFile|regData~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneii_lcell_comb \regFile|regData~571 (
// Equation(s):
// \regFile|regData~571_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~570_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~569_combout )))

	.dataa(vcc),
	.datab(\regFile|regData~570_combout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~569_combout ),
	.cin(gnd),
	.combout(\regFile|regData~571_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~571 .lut_mask = 16'hCFC0;
defparam \regFile|regData~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \regFile|regData~560 (
// Equation(s):
// \regFile|regData~560_combout  = (\contr|Mux9~0_combout  & ((\regFile|regData~203_regout ) # ((!\instMem|data~5_combout  & \instMem|data~11_combout ))))

	.dataa(\regFile|regData~203_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\contr|Mux9~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~560_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~560 .lut_mask = 16'hBA00;
defparam \regFile|regData~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \regFile|regData~561 (
// Equation(s):
// \regFile|regData~561_combout  = (\regFile|regData~560_combout  & ((\regFile|regData~235_regout ) # ((\instMem|data~5_combout ) # (!\instMem|data~11_combout ))))

	.dataa(\regFile|regData~235_regout ),
	.datab(\instMem|data~5_combout ),
	.datac(\instMem|data~11_combout ),
	.datad(\regFile|regData~560_combout ),
	.cin(gnd),
	.combout(\regFile|regData~561_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~561 .lut_mask = 16'hEF00;
defparam \regFile|regData~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \aluMux|dataOut[11]~13 (
// Equation(s):
// \aluMux|dataOut[11]~13_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & (\regFile|regData~561_combout )) # (!\contr|Mux9~0_combout  & ((\regFile|regData~562_combout )))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\contr|Mux6~0_combout ),
	.datac(\regFile|regData~561_combout ),
	.datad(\regFile|regData~562_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[11]~13 .lut_mask = 16'h3120;
defparam \aluMux|dataOut[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \regFile|regData~525 (
// Equation(s):
// \regFile|regData~525_combout  = (\instMem|data~5_combout  & (\regFile|regData~196_regout )) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & ((\regFile|regData~228_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~196_regout ))))

	.dataa(\regFile|regData~196_regout ),
	.datab(\regFile|regData~228_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~525_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~525 .lut_mask = 16'hACAA;
defparam \regFile|regData~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \regFile|regData~524 (
// Equation(s):
// \regFile|regData~524_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~36_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~4_regout ))

	.dataa(\regFile|regData~4_regout ),
	.datab(vcc),
	.datac(\regFile|regData~36_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~524_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~524 .lut_mask = 16'hF0AA;
defparam \regFile|regData~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \regFile|regData~526 (
// Equation(s):
// \regFile|regData~526_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~525_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~524_combout )))

	.dataa(\contr|Mux2~1_combout ),
	.datab(vcc),
	.datac(\regFile|regData~525_combout ),
	.datad(\regFile|regData~524_combout ),
	.cin(gnd),
	.combout(\regFile|regData~526_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~526 .lut_mask = 16'hF5A0;
defparam \regFile|regData~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \regFile|regData~694 (
// Equation(s):
// \regFile|regData~694_combout  = (\instMem|data~5_combout  & (((\regFile|regData~194_regout )))) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & (\regFile|regData~226_regout )) # (!\contr|Mux3~0_combout  & ((\regFile|regData~194_regout )))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~226_regout ),
	.datac(\regFile|regData~194_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~694_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~694 .lut_mask = 16'hE4F0;
defparam \regFile|regData~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneii_lcell_comb \regFile|regData~693 (
// Equation(s):
// \regFile|regData~693_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~34_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~2_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~2_regout ),
	.datac(\regFile|regData~34_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~693_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~693 .lut_mask = 16'hF0CC;
defparam \regFile|regData~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneii_lcell_comb \regFile|regData~695 (
// Equation(s):
// \regFile|regData~695_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~694_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~693_combout )))

	.dataa(vcc),
	.datab(\regFile|regData~694_combout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~693_combout ),
	.cin(gnd),
	.combout(\regFile|regData~695_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~695 .lut_mask = 16'hCFC0;
defparam \regFile|regData~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneii_lcell_comb \alu1|LessThan1~1 (
// Equation(s):
// \alu1|LessThan1~1_cout  = CARRY((\regFile|regData~535_combout  & !\aluMux|dataOut[0]~8_combout ))

	.dataa(\regFile|regData~535_combout ),
	.datab(\aluMux|dataOut[0]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu1|LessThan1~1_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~1 .lut_mask = 16'h0022;
defparam \alu1|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneii_lcell_comb \alu1|LessThan1~3 (
// Equation(s):
// \alu1|LessThan1~3_cout  = CARRY((\regFile|regData~677_combout  & (\aluMux|dataOut[1]~32_combout  & !\alu1|LessThan1~1_cout )) # (!\regFile|regData~677_combout  & ((\aluMux|dataOut[1]~32_combout ) # (!\alu1|LessThan1~1_cout ))))

	.dataa(\regFile|regData~677_combout ),
	.datab(\aluMux|dataOut[1]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~1_cout ),
	.combout(),
	.cout(\alu1|LessThan1~3_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~3 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneii_lcell_comb \alu1|LessThan1~5 (
// Equation(s):
// \alu1|LessThan1~5_cout  = CARRY((\aluMux|dataOut[2]~39_combout  & (\regFile|regData~695_combout  & !\alu1|LessThan1~3_cout )) # (!\aluMux|dataOut[2]~39_combout  & ((\regFile|regData~695_combout ) # (!\alu1|LessThan1~3_cout ))))

	.dataa(\aluMux|dataOut[2]~39_combout ),
	.datab(\regFile|regData~695_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~3_cout ),
	.combout(),
	.cout(\alu1|LessThan1~5_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~5 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneii_lcell_comb \alu1|LessThan1~7 (
// Equation(s):
// \alu1|LessThan1~7_cout  = CARRY((\aluMux|dataOut[3]~35_combout  & ((!\alu1|LessThan1~5_cout ) # (!\regFile|regData~701_combout ))) # (!\aluMux|dataOut[3]~35_combout  & (!\regFile|regData~701_combout  & !\alu1|LessThan1~5_cout )))

	.dataa(\aluMux|dataOut[3]~35_combout ),
	.datab(\regFile|regData~701_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~5_cout ),
	.combout(),
	.cout(\alu1|LessThan1~7_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~7 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneii_lcell_comb \alu1|LessThan1~9 (
// Equation(s):
// \alu1|LessThan1~9_cout  = CARRY((\aluMux|dataOut[4]~38_combout  & (\regFile|regData~526_combout  & !\alu1|LessThan1~7_cout )) # (!\aluMux|dataOut[4]~38_combout  & ((\regFile|regData~526_combout ) # (!\alu1|LessThan1~7_cout ))))

	.dataa(\aluMux|dataOut[4]~38_combout ),
	.datab(\regFile|regData~526_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~7_cout ),
	.combout(),
	.cout(\alu1|LessThan1~9_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~9 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneii_lcell_comb \alu1|LessThan1~11 (
// Equation(s):
// \alu1|LessThan1~11_cout  = CARRY((\regFile|regData~541_combout  & (\aluMux|dataOut[5]~9_combout  & !\alu1|LessThan1~9_cout )) # (!\regFile|regData~541_combout  & ((\aluMux|dataOut[5]~9_combout ) # (!\alu1|LessThan1~9_cout ))))

	.dataa(\regFile|regData~541_combout ),
	.datab(\aluMux|dataOut[5]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~9_cout ),
	.combout(),
	.cout(\alu1|LessThan1~11_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~11 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneii_lcell_comb \alu1|LessThan1~13 (
// Equation(s):
// \alu1|LessThan1~13_cout  = CARRY((\regFile|regData~514_combout  & ((!\alu1|LessThan1~11_cout ) # (!\aluMux|dataOut[6]~36_combout ))) # (!\regFile|regData~514_combout  & (!\aluMux|dataOut[6]~36_combout  & !\alu1|LessThan1~11_cout )))

	.dataa(\regFile|regData~514_combout ),
	.datab(\aluMux|dataOut[6]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~11_cout ),
	.combout(),
	.cout(\alu1|LessThan1~13_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~13 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneii_lcell_comb \alu1|LessThan1~15 (
// Equation(s):
// \alu1|LessThan1~15_cout  = CARRY((\regFile|regData~520_combout  & (\aluMux|dataOut[7]~37_combout  & !\alu1|LessThan1~13_cout )) # (!\regFile|regData~520_combout  & ((\aluMux|dataOut[7]~37_combout ) # (!\alu1|LessThan1~13_cout ))))

	.dataa(\regFile|regData~520_combout ),
	.datab(\aluMux|dataOut[7]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~13_cout ),
	.combout(),
	.cout(\alu1|LessThan1~15_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~15 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneii_lcell_comb \alu1|LessThan1~17 (
// Equation(s):
// \alu1|LessThan1~17_cout  = CARRY((\regFile|regData~547_combout  & ((!\alu1|LessThan1~15_cout ) # (!\aluMux|dataOut[8]~10_combout ))) # (!\regFile|regData~547_combout  & (!\aluMux|dataOut[8]~10_combout  & !\alu1|LessThan1~15_cout )))

	.dataa(\regFile|regData~547_combout ),
	.datab(\aluMux|dataOut[8]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~15_cout ),
	.combout(),
	.cout(\alu1|LessThan1~17_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~17 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneii_lcell_comb \alu1|LessThan1~19 (
// Equation(s):
// \alu1|LessThan1~19_cout  = CARRY((\aluMux|dataOut[9]~11_combout  & ((!\alu1|LessThan1~17_cout ) # (!\regFile|regData~553_combout ))) # (!\aluMux|dataOut[9]~11_combout  & (!\regFile|regData~553_combout  & !\alu1|LessThan1~17_cout )))

	.dataa(\aluMux|dataOut[9]~11_combout ),
	.datab(\regFile|regData~553_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~17_cout ),
	.combout(),
	.cout(\alu1|LessThan1~19_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~19 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneii_lcell_comb \alu1|LessThan1~21 (
// Equation(s):
// \alu1|LessThan1~21_cout  = CARRY((\regFile|regData~559_combout  & ((!\alu1|LessThan1~19_cout ) # (!\aluMux|dataOut[10]~12_combout ))) # (!\regFile|regData~559_combout  & (!\aluMux|dataOut[10]~12_combout  & !\alu1|LessThan1~19_cout )))

	.dataa(\regFile|regData~559_combout ),
	.datab(\aluMux|dataOut[10]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~19_cout ),
	.combout(),
	.cout(\alu1|LessThan1~21_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~21 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneii_lcell_comb \alu1|LessThan1~23 (
// Equation(s):
// \alu1|LessThan1~23_cout  = CARRY((\regFile|regData~565_combout  & (\aluMux|dataOut[11]~13_combout  & !\alu1|LessThan1~21_cout )) # (!\regFile|regData~565_combout  & ((\aluMux|dataOut[11]~13_combout ) # (!\alu1|LessThan1~21_cout ))))

	.dataa(\regFile|regData~565_combout ),
	.datab(\aluMux|dataOut[11]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~21_cout ),
	.combout(),
	.cout(\alu1|LessThan1~23_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~23 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneii_lcell_comb \alu1|LessThan1~25 (
// Equation(s):
// \alu1|LessThan1~25_cout  = CARRY((\aluMux|dataOut[12]~14_combout  & (\regFile|regData~571_combout  & !\alu1|LessThan1~23_cout )) # (!\aluMux|dataOut[12]~14_combout  & ((\regFile|regData~571_combout ) # (!\alu1|LessThan1~23_cout ))))

	.dataa(\aluMux|dataOut[12]~14_combout ),
	.datab(\regFile|regData~571_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~23_cout ),
	.combout(),
	.cout(\alu1|LessThan1~25_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~25 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneii_lcell_comb \alu1|LessThan1~27 (
// Equation(s):
// \alu1|LessThan1~27_cout  = CARRY((\regFile|regData~577_combout  & (\aluMux|dataOut[13]~15_combout  & !\alu1|LessThan1~25_cout )) # (!\regFile|regData~577_combout  & ((\aluMux|dataOut[13]~15_combout ) # (!\alu1|LessThan1~25_cout ))))

	.dataa(\regFile|regData~577_combout ),
	.datab(\aluMux|dataOut[13]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~25_cout ),
	.combout(),
	.cout(\alu1|LessThan1~27_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~27 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneii_lcell_comb \alu1|LessThan1~29 (
// Equation(s):
// \alu1|LessThan1~29_cout  = CARRY((\aluMux|dataOut[14]~16_combout  & (\regFile|regData~583_combout  & !\alu1|LessThan1~27_cout )) # (!\aluMux|dataOut[14]~16_combout  & ((\regFile|regData~583_combout ) # (!\alu1|LessThan1~27_cout ))))

	.dataa(\aluMux|dataOut[14]~16_combout ),
	.datab(\regFile|regData~583_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~27_cout ),
	.combout(),
	.cout(\alu1|LessThan1~29_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~29 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneii_lcell_comb \alu1|LessThan1~31 (
// Equation(s):
// \alu1|LessThan1~31_cout  = CARRY((\regFile|regData~589_combout  & (\aluMux|dataOut[15]~17_combout  & !\alu1|LessThan1~29_cout )) # (!\regFile|regData~589_combout  & ((\aluMux|dataOut[15]~17_combout ) # (!\alu1|LessThan1~29_cout ))))

	.dataa(\regFile|regData~589_combout ),
	.datab(\aluMux|dataOut[15]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~29_cout ),
	.combout(),
	.cout(\alu1|LessThan1~31_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~31 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneii_lcell_comb \alu1|LessThan1~33 (
// Equation(s):
// \alu1|LessThan1~33_cout  = CARRY((\aluMux|dataOut[16]~18_combout  & (\regFile|regData~596_combout  & !\alu1|LessThan1~31_cout )) # (!\aluMux|dataOut[16]~18_combout  & ((\regFile|regData~596_combout ) # (!\alu1|LessThan1~31_cout ))))

	.dataa(\aluMux|dataOut[16]~18_combout ),
	.datab(\regFile|regData~596_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~31_cout ),
	.combout(),
	.cout(\alu1|LessThan1~33_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~33 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneii_lcell_comb \alu1|LessThan1~35 (
// Equation(s):
// \alu1|LessThan1~35_cout  = CARRY((\regFile|regData~602_combout  & (\aluMux|dataOut[17]~19_combout  & !\alu1|LessThan1~33_cout )) # (!\regFile|regData~602_combout  & ((\aluMux|dataOut[17]~19_combout ) # (!\alu1|LessThan1~33_cout ))))

	.dataa(\regFile|regData~602_combout ),
	.datab(\aluMux|dataOut[17]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~33_cout ),
	.combout(),
	.cout(\alu1|LessThan1~35_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~35 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneii_lcell_comb \alu1|LessThan1~37 (
// Equation(s):
// \alu1|LessThan1~37_cout  = CARRY((\regFile|regData~608_combout  & ((!\alu1|LessThan1~35_cout ) # (!\aluMux|dataOut[18]~20_combout ))) # (!\regFile|regData~608_combout  & (!\aluMux|dataOut[18]~20_combout  & !\alu1|LessThan1~35_cout )))

	.dataa(\regFile|regData~608_combout ),
	.datab(\aluMux|dataOut[18]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~35_cout ),
	.combout(),
	.cout(\alu1|LessThan1~37_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~37 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneii_lcell_comb \alu1|LessThan1~39 (
// Equation(s):
// \alu1|LessThan1~39_cout  = CARRY((\aluMux|dataOut[19]~21_combout  & ((!\alu1|LessThan1~37_cout ) # (!\regFile|regData~614_combout ))) # (!\aluMux|dataOut[19]~21_combout  & (!\regFile|regData~614_combout  & !\alu1|LessThan1~37_cout )))

	.dataa(\aluMux|dataOut[19]~21_combout ),
	.datab(\regFile|regData~614_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~37_cout ),
	.combout(),
	.cout(\alu1|LessThan1~39_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~39 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneii_lcell_comb \alu1|LessThan1~41 (
// Equation(s):
// \alu1|LessThan1~41_cout  = CARRY((\aluMux|dataOut[20]~22_combout  & (\regFile|regData~620_combout  & !\alu1|LessThan1~39_cout )) # (!\aluMux|dataOut[20]~22_combout  & ((\regFile|regData~620_combout ) # (!\alu1|LessThan1~39_cout ))))

	.dataa(\aluMux|dataOut[20]~22_combout ),
	.datab(\regFile|regData~620_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~39_cout ),
	.combout(),
	.cout(\alu1|LessThan1~41_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~41 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneii_lcell_comb \alu1|LessThan1~43 (
// Equation(s):
// \alu1|LessThan1~43_cout  = CARRY((\regFile|regData~626_combout  & (\aluMux|dataOut[21]~23_combout  & !\alu1|LessThan1~41_cout )) # (!\regFile|regData~626_combout  & ((\aluMux|dataOut[21]~23_combout ) # (!\alu1|LessThan1~41_cout ))))

	.dataa(\regFile|regData~626_combout ),
	.datab(\aluMux|dataOut[21]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~41_cout ),
	.combout(),
	.cout(\alu1|LessThan1~43_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~43 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneii_lcell_comb \alu1|LessThan1~45 (
// Equation(s):
// \alu1|LessThan1~45_cout  = CARRY((\aluMux|dataOut[22]~24_combout  & (\regFile|regData~632_combout  & !\alu1|LessThan1~43_cout )) # (!\aluMux|dataOut[22]~24_combout  & ((\regFile|regData~632_combout ) # (!\alu1|LessThan1~43_cout ))))

	.dataa(\aluMux|dataOut[22]~24_combout ),
	.datab(\regFile|regData~632_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~43_cout ),
	.combout(),
	.cout(\alu1|LessThan1~45_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~45 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneii_lcell_comb \alu1|LessThan1~47 (
// Equation(s):
// \alu1|LessThan1~47_cout  = CARRY((\regFile|regData~638_combout  & (\aluMux|dataOut[23]~25_combout  & !\alu1|LessThan1~45_cout )) # (!\regFile|regData~638_combout  & ((\aluMux|dataOut[23]~25_combout ) # (!\alu1|LessThan1~45_cout ))))

	.dataa(\regFile|regData~638_combout ),
	.datab(\aluMux|dataOut[23]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~45_cout ),
	.combout(),
	.cout(\alu1|LessThan1~47_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~47 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneii_lcell_comb \alu1|LessThan1~49 (
// Equation(s):
// \alu1|LessThan1~49_cout  = CARRY((\regFile|regData~644_combout  & ((!\alu1|LessThan1~47_cout ) # (!\aluMux|dataOut[24]~26_combout ))) # (!\regFile|regData~644_combout  & (!\aluMux|dataOut[24]~26_combout  & !\alu1|LessThan1~47_cout )))

	.dataa(\regFile|regData~644_combout ),
	.datab(\aluMux|dataOut[24]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~47_cout ),
	.combout(),
	.cout(\alu1|LessThan1~49_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~49 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneii_lcell_comb \alu1|LessThan1~51 (
// Equation(s):
// \alu1|LessThan1~51_cout  = CARRY((\aluMux|dataOut[25]~27_combout  & ((!\alu1|LessThan1~49_cout ) # (!\regFile|regData~650_combout ))) # (!\aluMux|dataOut[25]~27_combout  & (!\regFile|regData~650_combout  & !\alu1|LessThan1~49_cout )))

	.dataa(\aluMux|dataOut[25]~27_combout ),
	.datab(\regFile|regData~650_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~49_cout ),
	.combout(),
	.cout(\alu1|LessThan1~51_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~51 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneii_lcell_comb \alu1|LessThan1~53 (
// Equation(s):
// \alu1|LessThan1~53_cout  = CARRY((\regFile|regData~656_combout  & ((!\alu1|LessThan1~51_cout ) # (!\aluMux|dataOut[26]~28_combout ))) # (!\regFile|regData~656_combout  & (!\aluMux|dataOut[26]~28_combout  & !\alu1|LessThan1~51_cout )))

	.dataa(\regFile|regData~656_combout ),
	.datab(\aluMux|dataOut[26]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~51_cout ),
	.combout(),
	.cout(\alu1|LessThan1~53_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~53 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneii_lcell_comb \alu1|LessThan1~55 (
// Equation(s):
// \alu1|LessThan1~55_cout  = CARRY((\aluMux|dataOut[27]~29_combout  & ((!\alu1|LessThan1~53_cout ) # (!\regFile|regData~662_combout ))) # (!\aluMux|dataOut[27]~29_combout  & (!\regFile|regData~662_combout  & !\alu1|LessThan1~53_cout )))

	.dataa(\aluMux|dataOut[27]~29_combout ),
	.datab(\regFile|regData~662_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~53_cout ),
	.combout(),
	.cout(\alu1|LessThan1~55_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~55 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneii_lcell_comb \alu1|LessThan1~57 (
// Equation(s):
// \alu1|LessThan1~57_cout  = CARRY((\aluMux|dataOut[28]~30_combout  & (\regFile|regData~668_combout  & !\alu1|LessThan1~55_cout )) # (!\aluMux|dataOut[28]~30_combout  & ((\regFile|regData~668_combout ) # (!\alu1|LessThan1~55_cout ))))

	.dataa(\aluMux|dataOut[28]~30_combout ),
	.datab(\regFile|regData~668_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~55_cout ),
	.combout(),
	.cout(\alu1|LessThan1~57_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~57 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneii_lcell_comb \alu1|LessThan1~59 (
// Equation(s):
// \alu1|LessThan1~59_cout  = CARRY((\regFile|regData~674_combout  & (\aluMux|dataOut[29]~31_combout  & !\alu1|LessThan1~57_cout )) # (!\regFile|regData~674_combout  & ((\aluMux|dataOut[29]~31_combout ) # (!\alu1|LessThan1~57_cout ))))

	.dataa(\regFile|regData~674_combout ),
	.datab(\aluMux|dataOut[29]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~57_cout ),
	.combout(),
	.cout(\alu1|LessThan1~59_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~59 .lut_mask = 16'h004D;
defparam \alu1|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneii_lcell_comb \alu1|LessThan1~61 (
// Equation(s):
// \alu1|LessThan1~61_cout  = CARRY((\regFile|regData~686_combout  & ((!\alu1|LessThan1~59_cout ) # (!\aluMux|dataOut[30]~33_combout ))) # (!\regFile|regData~686_combout  & (!\aluMux|dataOut[30]~33_combout  & !\alu1|LessThan1~59_cout )))

	.dataa(\regFile|regData~686_combout ),
	.datab(\aluMux|dataOut[30]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan1~59_cout ),
	.combout(),
	.cout(\alu1|LessThan1~61_cout ));
// synopsys translate_off
defparam \alu1|LessThan1~61 .lut_mask = 16'h002B;
defparam \alu1|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneii_lcell_comb \alu1|LessThan1~62 (
// Equation(s):
// \alu1|LessThan1~62_combout  = (\regFile|regData~692_combout  & (\alu1|LessThan1~61_cout  & \aluMux|dataOut[31]~34_combout )) # (!\regFile|regData~692_combout  & ((\alu1|LessThan1~61_cout ) # (\aluMux|dataOut[31]~34_combout )))

	.dataa(\regFile|regData~692_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\aluMux|dataOut[31]~34_combout ),
	.cin(\alu1|LessThan1~61_cout ),
	.combout(\alu1|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|LessThan1~62 .lut_mask = 16'hF550;
defparam \alu1|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneii_lcell_comb \contr|pcSel[0]~28 (
// Equation(s):
// \contr|pcSel[0]~28_combout  = (!\instMem|data~3_combout  & (\contr|pcSel[0]~2_combout  & (\alu1|LessThan1~62_combout  & \instMem|data~15_combout )))

	.dataa(\instMem|data~3_combout ),
	.datab(\contr|pcSel[0]~2_combout ),
	.datac(\alu1|LessThan1~62_combout ),
	.datad(\instMem|data~15_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~28 .lut_mask = 16'h4000;
defparam \contr|pcSel[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneii_lcell_comb \contr|pcSel[0]~26 (
// Equation(s):
// \contr|pcSel[0]~26_combout  = (!\pc|dataOut [2] & (\instMem|data~5_combout  & ((\pc|dataOut [3]) # (!\instMem|data~12_combout ))))

	.dataa(\instMem|data~12_combout ),
	.datab(\pc|dataOut [2]),
	.datac(\instMem|data~5_combout ),
	.datad(\pc|dataOut [3]),
	.cin(gnd),
	.combout(\contr|pcSel[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~26 .lut_mask = 16'h3010;
defparam \contr|pcSel[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \regFile|regData~637 (
// Equation(s):
// \regFile|regData~637_combout  = (\regFile|regData~594_combout  & ((\contr|Mux2~1_combout  & ((\regFile|regData~247_regout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~55_regout )))) # (!\regFile|regData~594_combout  & (((\contr|Mux2~1_combout ))))

	.dataa(\regFile|regData~55_regout ),
	.datab(\regFile|regData~594_combout ),
	.datac(\regFile|regData~247_regout ),
	.datad(\contr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\regFile|regData~637_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~637 .lut_mask = 16'hF388;
defparam \regFile|regData~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \regFile|regData~638 (
// Equation(s):
// \regFile|regData~638_combout  = (\regFile|regData~594_combout  & (((\regFile|regData~637_combout )))) # (!\regFile|regData~594_combout  & ((\regFile|regData~637_combout  & (\regFile|regData~215_regout )) # (!\regFile|regData~637_combout  & 
// ((\regFile|regData~23_regout )))))

	.dataa(\regFile|regData~215_regout ),
	.datab(\regFile|regData~23_regout ),
	.datac(\regFile|regData~594_combout ),
	.datad(\regFile|regData~637_combout ),
	.cin(gnd),
	.combout(\regFile|regData~638_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~638 .lut_mask = 16'hFA0C;
defparam \regFile|regData~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \aluMux|dataOut[3]~35 (
// Equation(s):
// \aluMux|dataOut[3]~35_combout  = (\contr|Mux6~0_combout  & (((!\instMem|data~7_combout )) # (!\pc|dataOut [2]))) # (!\contr|Mux6~0_combout  & (((\regFile|regData~704_combout ))))

	.dataa(\pc|dataOut [2]),
	.datab(\instMem|data~7_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~704_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[3]~35 .lut_mask = 16'h7F70;
defparam \aluMux|dataOut[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \alu1|LessThan0~1 (
// Equation(s):
// \alu1|LessThan0~1_cout  = CARRY((!\regFile|regData~535_combout  & \aluMux|dataOut[0]~8_combout ))

	.dataa(\regFile|regData~535_combout ),
	.datab(\aluMux|dataOut[0]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu1|LessThan0~1_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~1 .lut_mask = 16'h0044;
defparam \alu1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneii_lcell_comb \alu1|LessThan0~3 (
// Equation(s):
// \alu1|LessThan0~3_cout  = CARRY((\regFile|regData~677_combout  & ((!\alu1|LessThan0~1_cout ) # (!\aluMux|dataOut[1]~32_combout ))) # (!\regFile|regData~677_combout  & (!\aluMux|dataOut[1]~32_combout  & !\alu1|LessThan0~1_cout )))

	.dataa(\regFile|regData~677_combout ),
	.datab(\aluMux|dataOut[1]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~1_cout ),
	.combout(),
	.cout(\alu1|LessThan0~3_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~3 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \alu1|LessThan0~5 (
// Equation(s):
// \alu1|LessThan0~5_cout  = CARRY((\aluMux|dataOut[2]~39_combout  & ((!\alu1|LessThan0~3_cout ) # (!\regFile|regData~695_combout ))) # (!\aluMux|dataOut[2]~39_combout  & (!\regFile|regData~695_combout  & !\alu1|LessThan0~3_cout )))

	.dataa(\aluMux|dataOut[2]~39_combout ),
	.datab(\regFile|regData~695_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~3_cout ),
	.combout(),
	.cout(\alu1|LessThan0~5_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~5 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneii_lcell_comb \alu1|LessThan0~7 (
// Equation(s):
// \alu1|LessThan0~7_cout  = CARRY((\regFile|regData~701_combout  & ((!\alu1|LessThan0~5_cout ) # (!\aluMux|dataOut[3]~35_combout ))) # (!\regFile|regData~701_combout  & (!\aluMux|dataOut[3]~35_combout  & !\alu1|LessThan0~5_cout )))

	.dataa(\regFile|regData~701_combout ),
	.datab(\aluMux|dataOut[3]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~5_cout ),
	.combout(),
	.cout(\alu1|LessThan0~7_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~7 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneii_lcell_comb \alu1|LessThan0~9 (
// Equation(s):
// \alu1|LessThan0~9_cout  = CARRY((\aluMux|dataOut[4]~38_combout  & ((!\alu1|LessThan0~7_cout ) # (!\regFile|regData~526_combout ))) # (!\aluMux|dataOut[4]~38_combout  & (!\regFile|regData~526_combout  & !\alu1|LessThan0~7_cout )))

	.dataa(\aluMux|dataOut[4]~38_combout ),
	.datab(\regFile|regData~526_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~7_cout ),
	.combout(),
	.cout(\alu1|LessThan0~9_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~9 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \alu1|LessThan0~11 (
// Equation(s):
// \alu1|LessThan0~11_cout  = CARRY((\regFile|regData~541_combout  & ((!\alu1|LessThan0~9_cout ) # (!\aluMux|dataOut[5]~9_combout ))) # (!\regFile|regData~541_combout  & (!\aluMux|dataOut[5]~9_combout  & !\alu1|LessThan0~9_cout )))

	.dataa(\regFile|regData~541_combout ),
	.datab(\aluMux|dataOut[5]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~9_cout ),
	.combout(),
	.cout(\alu1|LessThan0~11_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~11 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \alu1|LessThan0~13 (
// Equation(s):
// \alu1|LessThan0~13_cout  = CARRY((\regFile|regData~514_combout  & (\aluMux|dataOut[6]~36_combout  & !\alu1|LessThan0~11_cout )) # (!\regFile|regData~514_combout  & ((\aluMux|dataOut[6]~36_combout ) # (!\alu1|LessThan0~11_cout ))))

	.dataa(\regFile|regData~514_combout ),
	.datab(\aluMux|dataOut[6]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~11_cout ),
	.combout(),
	.cout(\alu1|LessThan0~13_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~13 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \alu1|LessThan0~15 (
// Equation(s):
// \alu1|LessThan0~15_cout  = CARRY((\regFile|regData~520_combout  & ((!\alu1|LessThan0~13_cout ) # (!\aluMux|dataOut[7]~37_combout ))) # (!\regFile|regData~520_combout  & (!\aluMux|dataOut[7]~37_combout  & !\alu1|LessThan0~13_cout )))

	.dataa(\regFile|regData~520_combout ),
	.datab(\aluMux|dataOut[7]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~13_cout ),
	.combout(),
	.cout(\alu1|LessThan0~15_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~15 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \alu1|LessThan0~17 (
// Equation(s):
// \alu1|LessThan0~17_cout  = CARRY((\regFile|regData~547_combout  & (\aluMux|dataOut[8]~10_combout  & !\alu1|LessThan0~15_cout )) # (!\regFile|regData~547_combout  & ((\aluMux|dataOut[8]~10_combout ) # (!\alu1|LessThan0~15_cout ))))

	.dataa(\regFile|regData~547_combout ),
	.datab(\aluMux|dataOut[8]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~15_cout ),
	.combout(),
	.cout(\alu1|LessThan0~17_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~17 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \alu1|LessThan0~19 (
// Equation(s):
// \alu1|LessThan0~19_cout  = CARRY((\aluMux|dataOut[9]~11_combout  & (\regFile|regData~553_combout  & !\alu1|LessThan0~17_cout )) # (!\aluMux|dataOut[9]~11_combout  & ((\regFile|regData~553_combout ) # (!\alu1|LessThan0~17_cout ))))

	.dataa(\aluMux|dataOut[9]~11_combout ),
	.datab(\regFile|regData~553_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~17_cout ),
	.combout(),
	.cout(\alu1|LessThan0~19_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~19 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \alu1|LessThan0~21 (
// Equation(s):
// \alu1|LessThan0~21_cout  = CARRY((\aluMux|dataOut[10]~12_combout  & ((!\alu1|LessThan0~19_cout ) # (!\regFile|regData~559_combout ))) # (!\aluMux|dataOut[10]~12_combout  & (!\regFile|regData~559_combout  & !\alu1|LessThan0~19_cout )))

	.dataa(\aluMux|dataOut[10]~12_combout ),
	.datab(\regFile|regData~559_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~19_cout ),
	.combout(),
	.cout(\alu1|LessThan0~21_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~21 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \alu1|LessThan0~23 (
// Equation(s):
// \alu1|LessThan0~23_cout  = CARRY((\aluMux|dataOut[11]~13_combout  & (\regFile|regData~565_combout  & !\alu1|LessThan0~21_cout )) # (!\aluMux|dataOut[11]~13_combout  & ((\regFile|regData~565_combout ) # (!\alu1|LessThan0~21_cout ))))

	.dataa(\aluMux|dataOut[11]~13_combout ),
	.datab(\regFile|regData~565_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~21_cout ),
	.combout(),
	.cout(\alu1|LessThan0~23_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~23 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \alu1|LessThan0~25 (
// Equation(s):
// \alu1|LessThan0~25_cout  = CARRY((\aluMux|dataOut[12]~14_combout  & ((!\alu1|LessThan0~23_cout ) # (!\regFile|regData~571_combout ))) # (!\aluMux|dataOut[12]~14_combout  & (!\regFile|regData~571_combout  & !\alu1|LessThan0~23_cout )))

	.dataa(\aluMux|dataOut[12]~14_combout ),
	.datab(\regFile|regData~571_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~23_cout ),
	.combout(),
	.cout(\alu1|LessThan0~25_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~25 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \alu1|LessThan0~27 (
// Equation(s):
// \alu1|LessThan0~27_cout  = CARRY((\regFile|regData~577_combout  & ((!\alu1|LessThan0~25_cout ) # (!\aluMux|dataOut[13]~15_combout ))) # (!\regFile|regData~577_combout  & (!\aluMux|dataOut[13]~15_combout  & !\alu1|LessThan0~25_cout )))

	.dataa(\regFile|regData~577_combout ),
	.datab(\aluMux|dataOut[13]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~25_cout ),
	.combout(),
	.cout(\alu1|LessThan0~27_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~27 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \alu1|LessThan0~29 (
// Equation(s):
// \alu1|LessThan0~29_cout  = CARRY((\regFile|regData~583_combout  & (\aluMux|dataOut[14]~16_combout  & !\alu1|LessThan0~27_cout )) # (!\regFile|regData~583_combout  & ((\aluMux|dataOut[14]~16_combout ) # (!\alu1|LessThan0~27_cout ))))

	.dataa(\regFile|regData~583_combout ),
	.datab(\aluMux|dataOut[14]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~27_cout ),
	.combout(),
	.cout(\alu1|LessThan0~29_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~29 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneii_lcell_comb \alu1|LessThan0~31 (
// Equation(s):
// \alu1|LessThan0~31_cout  = CARRY((\aluMux|dataOut[15]~17_combout  & (\regFile|regData~589_combout  & !\alu1|LessThan0~29_cout )) # (!\aluMux|dataOut[15]~17_combout  & ((\regFile|regData~589_combout ) # (!\alu1|LessThan0~29_cout ))))

	.dataa(\aluMux|dataOut[15]~17_combout ),
	.datab(\regFile|regData~589_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~29_cout ),
	.combout(),
	.cout(\alu1|LessThan0~31_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~31 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \alu1|LessThan0~33 (
// Equation(s):
// \alu1|LessThan0~33_cout  = CARRY((\aluMux|dataOut[16]~18_combout  & ((!\alu1|LessThan0~31_cout ) # (!\regFile|regData~596_combout ))) # (!\aluMux|dataOut[16]~18_combout  & (!\regFile|regData~596_combout  & !\alu1|LessThan0~31_cout )))

	.dataa(\aluMux|dataOut[16]~18_combout ),
	.datab(\regFile|regData~596_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~31_cout ),
	.combout(),
	.cout(\alu1|LessThan0~33_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~33 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneii_lcell_comb \alu1|LessThan0~35 (
// Equation(s):
// \alu1|LessThan0~35_cout  = CARRY((\regFile|regData~602_combout  & ((!\alu1|LessThan0~33_cout ) # (!\aluMux|dataOut[17]~19_combout ))) # (!\regFile|regData~602_combout  & (!\aluMux|dataOut[17]~19_combout  & !\alu1|LessThan0~33_cout )))

	.dataa(\regFile|regData~602_combout ),
	.datab(\aluMux|dataOut[17]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~33_cout ),
	.combout(),
	.cout(\alu1|LessThan0~35_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~35 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \alu1|LessThan0~37 (
// Equation(s):
// \alu1|LessThan0~37_cout  = CARRY((\regFile|regData~608_combout  & (\aluMux|dataOut[18]~20_combout  & !\alu1|LessThan0~35_cout )) # (!\regFile|regData~608_combout  & ((\aluMux|dataOut[18]~20_combout ) # (!\alu1|LessThan0~35_cout ))))

	.dataa(\regFile|regData~608_combout ),
	.datab(\aluMux|dataOut[18]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~35_cout ),
	.combout(),
	.cout(\alu1|LessThan0~37_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~37 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \alu1|LessThan0~39 (
// Equation(s):
// \alu1|LessThan0~39_cout  = CARRY((\aluMux|dataOut[19]~21_combout  & (\regFile|regData~614_combout  & !\alu1|LessThan0~37_cout )) # (!\aluMux|dataOut[19]~21_combout  & ((\regFile|regData~614_combout ) # (!\alu1|LessThan0~37_cout ))))

	.dataa(\aluMux|dataOut[19]~21_combout ),
	.datab(\regFile|regData~614_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~37_cout ),
	.combout(),
	.cout(\alu1|LessThan0~39_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~39 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \alu1|LessThan0~41 (
// Equation(s):
// \alu1|LessThan0~41_cout  = CARRY((\aluMux|dataOut[20]~22_combout  & ((!\alu1|LessThan0~39_cout ) # (!\regFile|regData~620_combout ))) # (!\aluMux|dataOut[20]~22_combout  & (!\regFile|regData~620_combout  & !\alu1|LessThan0~39_cout )))

	.dataa(\aluMux|dataOut[20]~22_combout ),
	.datab(\regFile|regData~620_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~39_cout ),
	.combout(),
	.cout(\alu1|LessThan0~41_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~41 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \alu1|LessThan0~43 (
// Equation(s):
// \alu1|LessThan0~43_cout  = CARRY((\regFile|regData~626_combout  & ((!\alu1|LessThan0~41_cout ) # (!\aluMux|dataOut[21]~23_combout ))) # (!\regFile|regData~626_combout  & (!\aluMux|dataOut[21]~23_combout  & !\alu1|LessThan0~41_cout )))

	.dataa(\regFile|regData~626_combout ),
	.datab(\aluMux|dataOut[21]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~41_cout ),
	.combout(),
	.cout(\alu1|LessThan0~43_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~43 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \alu1|LessThan0~45 (
// Equation(s):
// \alu1|LessThan0~45_cout  = CARRY((\aluMux|dataOut[22]~24_combout  & ((!\alu1|LessThan0~43_cout ) # (!\regFile|regData~632_combout ))) # (!\aluMux|dataOut[22]~24_combout  & (!\regFile|regData~632_combout  & !\alu1|LessThan0~43_cout )))

	.dataa(\aluMux|dataOut[22]~24_combout ),
	.datab(\regFile|regData~632_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~43_cout ),
	.combout(),
	.cout(\alu1|LessThan0~45_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~45 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \alu1|LessThan0~47 (
// Equation(s):
// \alu1|LessThan0~47_cout  = CARRY((\aluMux|dataOut[23]~25_combout  & (\regFile|regData~638_combout  & !\alu1|LessThan0~45_cout )) # (!\aluMux|dataOut[23]~25_combout  & ((\regFile|regData~638_combout ) # (!\alu1|LessThan0~45_cout ))))

	.dataa(\aluMux|dataOut[23]~25_combout ),
	.datab(\regFile|regData~638_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~45_cout ),
	.combout(),
	.cout(\alu1|LessThan0~47_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~47 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \alu1|LessThan0~49 (
// Equation(s):
// \alu1|LessThan0~49_cout  = CARRY((\aluMux|dataOut[24]~26_combout  & ((!\alu1|LessThan0~47_cout ) # (!\regFile|regData~644_combout ))) # (!\aluMux|dataOut[24]~26_combout  & (!\regFile|regData~644_combout  & !\alu1|LessThan0~47_cout )))

	.dataa(\aluMux|dataOut[24]~26_combout ),
	.datab(\regFile|regData~644_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~47_cout ),
	.combout(),
	.cout(\alu1|LessThan0~49_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~49 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \alu1|LessThan0~51 (
// Equation(s):
// \alu1|LessThan0~51_cout  = CARRY((\aluMux|dataOut[25]~27_combout  & (\regFile|regData~650_combout  & !\alu1|LessThan0~49_cout )) # (!\aluMux|dataOut[25]~27_combout  & ((\regFile|regData~650_combout ) # (!\alu1|LessThan0~49_cout ))))

	.dataa(\aluMux|dataOut[25]~27_combout ),
	.datab(\regFile|regData~650_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~49_cout ),
	.combout(),
	.cout(\alu1|LessThan0~51_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~51 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \alu1|LessThan0~53 (
// Equation(s):
// \alu1|LessThan0~53_cout  = CARRY((\regFile|regData~656_combout  & (\aluMux|dataOut[26]~28_combout  & !\alu1|LessThan0~51_cout )) # (!\regFile|regData~656_combout  & ((\aluMux|dataOut[26]~28_combout ) # (!\alu1|LessThan0~51_cout ))))

	.dataa(\regFile|regData~656_combout ),
	.datab(\aluMux|dataOut[26]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~51_cout ),
	.combout(),
	.cout(\alu1|LessThan0~53_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~53 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \alu1|LessThan0~55 (
// Equation(s):
// \alu1|LessThan0~55_cout  = CARRY((\regFile|regData~662_combout  & ((!\alu1|LessThan0~53_cout ) # (!\aluMux|dataOut[27]~29_combout ))) # (!\regFile|regData~662_combout  & (!\aluMux|dataOut[27]~29_combout  & !\alu1|LessThan0~53_cout )))

	.dataa(\regFile|regData~662_combout ),
	.datab(\aluMux|dataOut[27]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~53_cout ),
	.combout(),
	.cout(\alu1|LessThan0~55_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~55 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \alu1|LessThan0~57 (
// Equation(s):
// \alu1|LessThan0~57_cout  = CARRY((\regFile|regData~668_combout  & (\aluMux|dataOut[28]~30_combout  & !\alu1|LessThan0~55_cout )) # (!\regFile|regData~668_combout  & ((\aluMux|dataOut[28]~30_combout ) # (!\alu1|LessThan0~55_cout ))))

	.dataa(\regFile|regData~668_combout ),
	.datab(\aluMux|dataOut[28]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~55_cout ),
	.combout(),
	.cout(\alu1|LessThan0~57_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~57 .lut_mask = 16'h004D;
defparam \alu1|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \alu1|LessThan0~59 (
// Equation(s):
// \alu1|LessThan0~59_cout  = CARRY((\regFile|regData~674_combout  & ((!\alu1|LessThan0~57_cout ) # (!\aluMux|dataOut[29]~31_combout ))) # (!\regFile|regData~674_combout  & (!\aluMux|dataOut[29]~31_combout  & !\alu1|LessThan0~57_cout )))

	.dataa(\regFile|regData~674_combout ),
	.datab(\aluMux|dataOut[29]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~57_cout ),
	.combout(),
	.cout(\alu1|LessThan0~59_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~59 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \alu1|LessThan0~61 (
// Equation(s):
// \alu1|LessThan0~61_cout  = CARRY((\aluMux|dataOut[30]~33_combout  & ((!\alu1|LessThan0~59_cout ) # (!\regFile|regData~686_combout ))) # (!\aluMux|dataOut[30]~33_combout  & (!\regFile|regData~686_combout  & !\alu1|LessThan0~59_cout )))

	.dataa(\aluMux|dataOut[30]~33_combout ),
	.datab(\regFile|regData~686_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|LessThan0~59_cout ),
	.combout(),
	.cout(\alu1|LessThan0~61_cout ));
// synopsys translate_off
defparam \alu1|LessThan0~61 .lut_mask = 16'h002B;
defparam \alu1|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \alu1|LessThan0~62 (
// Equation(s):
// \alu1|LessThan0~62_combout  = (\regFile|regData~692_combout  & ((\alu1|LessThan0~61_cout ) # (!\aluMux|dataOut[31]~34_combout ))) # (!\regFile|regData~692_combout  & (\alu1|LessThan0~61_cout  & !\aluMux|dataOut[31]~34_combout ))

	.dataa(\regFile|regData~692_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\aluMux|dataOut[31]~34_combout ),
	.cin(\alu1|LessThan0~61_cout ),
	.combout(\alu1|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|LessThan0~62 .lut_mask = 16'hA0FA;
defparam \alu1|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \contr|pcSel[0]~27 (
// Equation(s):
// \contr|pcSel[0]~27_combout  = (!\instMem|data~3_combout  & (\contr|pcSel[0]~26_combout  & (\instMem|data~6_combout  & \alu1|LessThan0~62_combout )))

	.dataa(\instMem|data~3_combout ),
	.datab(\contr|pcSel[0]~26_combout ),
	.datac(\instMem|data~6_combout ),
	.datad(\alu1|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~27 .lut_mask = 16'h4000;
defparam \contr|pcSel[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \contr|pcSel[0]~3 (
// Equation(s):
// \contr|pcSel[0]~3_combout  = (\regFile|regData~520_combout  & ((\regFile|regData~514_combout  $ (\aluMux|dataOut[6]~36_combout )) # (!\aluMux|dataOut[7]~37_combout ))) # (!\regFile|regData~520_combout  & ((\aluMux|dataOut[7]~37_combout ) # 
// (\regFile|regData~514_combout  $ (\aluMux|dataOut[6]~36_combout ))))

	.dataa(\regFile|regData~520_combout ),
	.datab(\aluMux|dataOut[7]~37_combout ),
	.datac(\regFile|regData~514_combout ),
	.datad(\aluMux|dataOut[6]~36_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~3 .lut_mask = 16'h6FF6;
defparam \contr|pcSel[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneii_lcell_comb \contr|pcSel[0]~4 (
// Equation(s):
// \contr|pcSel[0]~4_combout  = (\contr|pcSel[0]~3_combout ) # (\aluMux|dataOut[4]~38_combout  $ (\regFile|regData~526_combout ))

	.dataa(\aluMux|dataOut[4]~38_combout ),
	.datab(\regFile|regData~526_combout ),
	.datac(vcc),
	.datad(\contr|pcSel[0]~3_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~4 .lut_mask = 16'hFF66;
defparam \contr|pcSel[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneii_lcell_comb \contr|pcSel[0]~5 (
// Equation(s):
// \contr|pcSel[0]~5_combout  = (\regFile|regData~535_combout  & ((\aluMux|dataOut[5]~9_combout  $ (\regFile|regData~541_combout )) # (!\aluMux|dataOut[0]~8_combout ))) # (!\regFile|regData~535_combout  & ((\aluMux|dataOut[0]~8_combout ) # 
// (\aluMux|dataOut[5]~9_combout  $ (\regFile|regData~541_combout ))))

	.dataa(\regFile|regData~535_combout ),
	.datab(\aluMux|dataOut[0]~8_combout ),
	.datac(\aluMux|dataOut[5]~9_combout ),
	.datad(\regFile|regData~541_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~5 .lut_mask = 16'h6FF6;
defparam \contr|pcSel[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \regFile|regData~576 (
// Equation(s):
// \regFile|regData~576_combout  = (\instMem|data~5_combout  & (\regFile|regData~205_regout )) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & ((\regFile|regData~237_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~205_regout ))))

	.dataa(\instMem|data~5_combout ),
	.datab(\regFile|regData~205_regout ),
	.datac(\regFile|regData~237_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~576_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~576 .lut_mask = 16'hD8CC;
defparam \regFile|regData~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N9
cycloneii_lcell_ff \regFile|regData~45 (
	.clk(!\KEY~combout [0]),
	.datain(\dataMux|dataOut[13]~111_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regFile|regData~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regFile|regData~45_regout ));

// Location: LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \regFile|regData~575 (
// Equation(s):
// \regFile|regData~575_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~45_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~13_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~13_regout ),
	.datac(\contr|Mux3~0_combout ),
	.datad(\regFile|regData~45_regout ),
	.cin(gnd),
	.combout(\regFile|regData~575_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~575 .lut_mask = 16'hFC0C;
defparam \regFile|regData~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \regFile|regData~577 (
// Equation(s):
// \regFile|regData~577_combout  = (\contr|Mux2~1_combout  & (\regFile|regData~576_combout )) # (!\contr|Mux2~1_combout  & ((\regFile|regData~575_combout )))

	.dataa(vcc),
	.datab(\regFile|regData~576_combout ),
	.datac(\contr|Mux2~1_combout ),
	.datad(\regFile|regData~575_combout ),
	.cin(gnd),
	.combout(\regFile|regData~577_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~577 .lut_mask = 16'hCFC0;
defparam \regFile|regData~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \contr|pcSel[0]~8 (
// Equation(s):
// \contr|pcSel[0]~8_combout  = (\aluMux|dataOut[12]~14_combout  & ((\aluMux|dataOut[13]~15_combout  $ (\regFile|regData~577_combout )) # (!\regFile|regData~571_combout ))) # (!\aluMux|dataOut[12]~14_combout  & ((\regFile|regData~571_combout ) # 
// (\aluMux|dataOut[13]~15_combout  $ (\regFile|regData~577_combout ))))

	.dataa(\aluMux|dataOut[12]~14_combout ),
	.datab(\aluMux|dataOut[13]~15_combout ),
	.datac(\regFile|regData~571_combout ),
	.datad(\regFile|regData~577_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~8 .lut_mask = 16'h7BDE;
defparam \contr|pcSel[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneii_lcell_comb \aluMux|dataOut[9]~11 (
// Equation(s):
// \aluMux|dataOut[9]~11_combout  = (!\contr|Mux6~0_combout  & ((\contr|Mux9~0_combout  & ((\regFile|regData~549_combout ))) # (!\contr|Mux9~0_combout  & (\regFile|regData~550_combout ))))

	.dataa(\contr|Mux9~0_combout ),
	.datab(\regFile|regData~550_combout ),
	.datac(\contr|Mux6~0_combout ),
	.datad(\regFile|regData~549_combout ),
	.cin(gnd),
	.combout(\aluMux|dataOut[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux|dataOut[9]~11 .lut_mask = 16'h0E04;
defparam \aluMux|dataOut[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \contr|pcSel[0]~6 (
// Equation(s):
// \contr|pcSel[0]~6_combout  = (\regFile|regData~547_combout  & ((\aluMux|dataOut[9]~11_combout  $ (\regFile|regData~553_combout )) # (!\aluMux|dataOut[8]~10_combout ))) # (!\regFile|regData~547_combout  & ((\aluMux|dataOut[8]~10_combout ) # 
// (\aluMux|dataOut[9]~11_combout  $ (\regFile|regData~553_combout ))))

	.dataa(\regFile|regData~547_combout ),
	.datab(\aluMux|dataOut[9]~11_combout ),
	.datac(\aluMux|dataOut[8]~10_combout ),
	.datad(\regFile|regData~553_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~6 .lut_mask = 16'h7BDE;
defparam \contr|pcSel[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneii_lcell_comb \contr|pcSel[0]~9 (
// Equation(s):
// \contr|pcSel[0]~9_combout  = (\contr|pcSel[0]~7_combout ) # ((\contr|pcSel[0]~5_combout ) # ((\contr|pcSel[0]~8_combout ) # (\contr|pcSel[0]~6_combout )))

	.dataa(\contr|pcSel[0]~7_combout ),
	.datab(\contr|pcSel[0]~5_combout ),
	.datac(\contr|pcSel[0]~8_combout ),
	.datad(\contr|pcSel[0]~6_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~9 .lut_mask = 16'hFFFE;
defparam \contr|pcSel[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \contr|pcSel[0]~13 (
// Equation(s):
// \contr|pcSel[0]~13_combout  = (\aluMux|dataOut[20]~22_combout  & ((\regFile|regData~626_combout  $ (\aluMux|dataOut[21]~23_combout )) # (!\regFile|regData~620_combout ))) # (!\aluMux|dataOut[20]~22_combout  & ((\regFile|regData~620_combout ) # 
// (\regFile|regData~626_combout  $ (\aluMux|dataOut[21]~23_combout ))))

	.dataa(\aluMux|dataOut[20]~22_combout ),
	.datab(\regFile|regData~626_combout ),
	.datac(\regFile|regData~620_combout ),
	.datad(\aluMux|dataOut[21]~23_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~13 .lut_mask = 16'h7BDE;
defparam \contr|pcSel[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \contr|pcSel[0]~10 (
// Equation(s):
// \contr|pcSel[0]~10_combout  = (\regFile|regData~583_combout  & ((\aluMux|dataOut[15]~17_combout  $ (\regFile|regData~589_combout )) # (!\aluMux|dataOut[14]~16_combout ))) # (!\regFile|regData~583_combout  & ((\aluMux|dataOut[14]~16_combout ) # 
// (\aluMux|dataOut[15]~17_combout  $ (\regFile|regData~589_combout ))))

	.dataa(\regFile|regData~583_combout ),
	.datab(\aluMux|dataOut[14]~16_combout ),
	.datac(\aluMux|dataOut[15]~17_combout ),
	.datad(\regFile|regData~589_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~10 .lut_mask = 16'h6FF6;
defparam \contr|pcSel[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneii_lcell_comb \contr|pcSel[0]~12 (
// Equation(s):
// \contr|pcSel[0]~12_combout  = (\aluMux|dataOut[18]~20_combout  & ((\aluMux|dataOut[19]~21_combout  $ (\regFile|regData~614_combout )) # (!\regFile|regData~608_combout ))) # (!\aluMux|dataOut[18]~20_combout  & ((\regFile|regData~608_combout ) # 
// (\aluMux|dataOut[19]~21_combout  $ (\regFile|regData~614_combout ))))

	.dataa(\aluMux|dataOut[18]~20_combout ),
	.datab(\aluMux|dataOut[19]~21_combout ),
	.datac(\regFile|regData~608_combout ),
	.datad(\regFile|regData~614_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~12 .lut_mask = 16'h7BDE;
defparam \contr|pcSel[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneii_lcell_comb \contr|pcSel[0]~14 (
// Equation(s):
// \contr|pcSel[0]~14_combout  = (\contr|pcSel[0]~11_combout ) # ((\contr|pcSel[0]~13_combout ) # ((\contr|pcSel[0]~10_combout ) # (\contr|pcSel[0]~12_combout )))

	.dataa(\contr|pcSel[0]~11_combout ),
	.datab(\contr|pcSel[0]~13_combout ),
	.datac(\contr|pcSel[0]~10_combout ),
	.datad(\contr|pcSel[0]~12_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~14 .lut_mask = 16'hFFFE;
defparam \contr|pcSel[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \regFile|regData~675 (
// Equation(s):
// \regFile|regData~675_combout  = (\contr|Mux3~0_combout  & ((\regFile|regData~33_regout ))) # (!\contr|Mux3~0_combout  & (\regFile|regData~1_regout ))

	.dataa(vcc),
	.datab(\regFile|regData~1_regout ),
	.datac(\regFile|regData~33_regout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~675_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~675 .lut_mask = 16'hF0CC;
defparam \regFile|regData~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \regFile|regData~676 (
// Equation(s):
// \regFile|regData~676_combout  = (\instMem|data~5_combout  & (((\regFile|regData~193_regout )))) # (!\instMem|data~5_combout  & ((\contr|Mux3~0_combout  & (\regFile|regData~225_regout )) # (!\contr|Mux3~0_combout  & ((\regFile|regData~193_regout )))))

	.dataa(\regFile|regData~225_regout ),
	.datab(\regFile|regData~193_regout ),
	.datac(\instMem|data~5_combout ),
	.datad(\contr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\regFile|regData~676_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~676 .lut_mask = 16'hCACC;
defparam \regFile|regData~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \regFile|regData~677 (
// Equation(s):
// \regFile|regData~677_combout  = (\contr|Mux2~1_combout  & ((\regFile|regData~676_combout ))) # (!\contr|Mux2~1_combout  & (\regFile|regData~675_combout ))

	.dataa(vcc),
	.datab(\regFile|regData~675_combout ),
	.datac(\regFile|regData~676_combout ),
	.datad(\contr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\regFile|regData~677_combout ),
	.cout());
// synopsys translate_off
defparam \regFile|regData~677 .lut_mask = 16'hF0CC;
defparam \regFile|regData~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneii_lcell_comb \contr|pcSel[0]~20 (
// Equation(s):
// \contr|pcSel[0]~20_combout  = ((\pc|dataOut [3]) # (\aluMux|dataOut[1]~32_combout  $ (\regFile|regData~677_combout ))) # (!\instMem|data~12_combout )

	.dataa(\instMem|data~12_combout ),
	.datab(\aluMux|dataOut[1]~32_combout ),
	.datac(\regFile|regData~677_combout ),
	.datad(\pc|dataOut [3]),
	.cin(gnd),
	.combout(\contr|pcSel[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~20 .lut_mask = 16'hFF7D;
defparam \contr|pcSel[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneii_lcell_comb \contr|pcSel[0]~22 (
// Equation(s):
// \contr|pcSel[0]~22_combout  = (\regFile|regData~701_combout  & ((\aluMux|dataOut[2]~39_combout  $ (\regFile|regData~695_combout )) # (!\aluMux|dataOut[3]~35_combout ))) # (!\regFile|regData~701_combout  & ((\aluMux|dataOut[3]~35_combout ) # 
// (\aluMux|dataOut[2]~39_combout  $ (\regFile|regData~695_combout ))))

	.dataa(\regFile|regData~701_combout ),
	.datab(\aluMux|dataOut[2]~39_combout ),
	.datac(\regFile|regData~695_combout ),
	.datad(\aluMux|dataOut[3]~35_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~22 .lut_mask = 16'h7DBE;
defparam \contr|pcSel[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneii_lcell_comb \contr|pcSel[0]~21 (
// Equation(s):
// \contr|pcSel[0]~21_combout  = (\regFile|regData~692_combout  & ((\aluMux|dataOut[30]~33_combout  $ (\regFile|regData~686_combout )) # (!\aluMux|dataOut[31]~34_combout ))) # (!\regFile|regData~692_combout  & ((\aluMux|dataOut[31]~34_combout ) # 
// (\aluMux|dataOut[30]~33_combout  $ (\regFile|regData~686_combout ))))

	.dataa(\regFile|regData~692_combout ),
	.datab(\aluMux|dataOut[30]~33_combout ),
	.datac(\aluMux|dataOut[31]~34_combout ),
	.datad(\regFile|regData~686_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~21 .lut_mask = 16'h7BDE;
defparam \contr|pcSel[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneii_lcell_comb \contr|pcSel[0]~23 (
// Equation(s):
// \contr|pcSel[0]~23_combout  = (\contr|pcSel[0]~20_combout ) # ((\contr|pcSel[0]~22_combout ) # (\contr|pcSel[0]~21_combout ))

	.dataa(vcc),
	.datab(\contr|pcSel[0]~20_combout ),
	.datac(\contr|pcSel[0]~22_combout ),
	.datad(\contr|pcSel[0]~21_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~23 .lut_mask = 16'hFFFC;
defparam \contr|pcSel[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneii_lcell_comb \contr|pcSel[0]~24 (
// Equation(s):
// \contr|pcSel[0]~24_combout  = (\contr|pcSel[0]~19_combout ) # ((\contr|pcSel[0]~9_combout ) # ((\contr|pcSel[0]~14_combout ) # (\contr|pcSel[0]~23_combout )))

	.dataa(\contr|pcSel[0]~19_combout ),
	.datab(\contr|pcSel[0]~9_combout ),
	.datac(\contr|pcSel[0]~14_combout ),
	.datad(\contr|pcSel[0]~23_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~24 .lut_mask = 16'hFFFE;
defparam \contr|pcSel[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \contr|pcSel[0]~25 (
// Equation(s):
// \contr|pcSel[0]~25_combout  = (\instMem|data~3_combout  & (\contr|pcSel[0]~2_combout  & ((\contr|pcSel[0]~4_combout ) # (\contr|pcSel[0]~24_combout ))))

	.dataa(\instMem|data~3_combout ),
	.datab(\contr|pcSel[0]~2_combout ),
	.datac(\contr|pcSel[0]~4_combout ),
	.datad(\contr|pcSel[0]~24_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~25 .lut_mask = 16'h8880;
defparam \contr|pcSel[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \contr|pcSel[0]~29 (
// Equation(s):
// \contr|pcSel[0]~29_combout  = (\contr|pcSel[0]~30_combout ) # ((\contr|pcSel[0]~28_combout ) # ((\contr|pcSel[0]~27_combout ) # (\contr|pcSel[0]~25_combout )))

	.dataa(\contr|pcSel[0]~30_combout ),
	.datab(\contr|pcSel[0]~28_combout ),
	.datac(\contr|pcSel[0]~27_combout ),
	.datad(\contr|pcSel[0]~25_combout ),
	.cin(gnd),
	.combout(\contr|pcSel[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \contr|pcSel[0]~29 .lut_mask = 16'hFFFE;
defparam \contr|pcSel[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneii_lcell_comb \pc|dataOut[7]~2 (
// Equation(s):
// \pc|dataOut[7]~2_combout  = (\contr|pcSel[0]~29_combout  & (\alu2|pcOut[7]~8_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[7]~10_combout )))

	.dataa(\alu2|pcOut[7]~8_combout ),
	.datab(\contr|pcSel[0]~29_combout ),
	.datac(vcc),
	.datad(\alu0|pcOut[7]~10_combout ),
	.cin(gnd),
	.combout(\pc|dataOut[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut[7]~2 .lut_mask = 16'hBB88;
defparam \pc|dataOut[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N9
cycloneii_lcell_ff \pc|dataOut[7] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut[7]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [1]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [7]));

// Location: LCCOMB_X21_Y15_N6
cycloneii_lcell_comb \instMem|data~0 (
// Equation(s):
// \instMem|data~0_combout  = (\pc|dataOut [6] & (!\pc|dataOut [7] & (!\pc|dataOut [8] & !\pc|dataOut [9])))

	.dataa(\pc|dataOut [6]),
	.datab(\pc|dataOut [7]),
	.datac(\pc|dataOut [8]),
	.datad(\pc|dataOut [9]),
	.cin(gnd),
	.combout(\instMem|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~0 .lut_mask = 16'h0002;
defparam \instMem|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneii_lcell_comb \instMem|data~6 (
// Equation(s):
// \instMem|data~6_combout  = (\pc|dataOut [3] & (\instMem|data~0_combout  & (\instMem|data~1_combout  & \instMem|data~4_combout )))

	.dataa(\pc|dataOut [3]),
	.datab(\instMem|data~0_combout ),
	.datac(\instMem|data~1_combout ),
	.datad(\instMem|data~4_combout ),
	.cin(gnd),
	.combout(\instMem|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~6 .lut_mask = 16'h8000;
defparam \instMem|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \alu1|out[0]~0 (
// Equation(s):
// \alu1|out[0]~0_combout  = (\contr|pcSel[0]~29_combout ) # ((\instMem|data~6_combout  & (\alu1|Add0~0_combout  & !\contr|Decoder0~0_combout )))

	.dataa(\instMem|data~6_combout ),
	.datab(\alu1|Add0~0_combout ),
	.datac(\contr|pcSel[0]~29_combout ),
	.datad(\contr|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\alu1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|out[0]~0 .lut_mask = 16'hF0F8;
defparam \alu1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \contr|Mux5~0 (
// Equation(s):
// \contr|Mux5~0_combout  = (\instMem|data~5_combout  & ((\pc|dataOut [2]) # ((\contr|Equal0~0_combout )))) # (!\instMem|data~5_combout  & (((!\contr|Equal1~0_combout ))))

	.dataa(\pc|dataOut [2]),
	.datab(\contr|Equal1~0_combout ),
	.datac(\contr|Equal0~0_combout ),
	.datad(\instMem|data~5_combout ),
	.cin(gnd),
	.combout(\contr|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \contr|Mux5~0 .lut_mask = 16'hFA33;
defparam \contr|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneii_lcell_comb \instMem|data~16 (
// Equation(s):
// \instMem|data~16_combout  = (\instMem|data~0_combout  & (\instMem|data~1_combout  & \instMem|data~9_combout ))

	.dataa(\instMem|data~0_combout ),
	.datab(vcc),
	.datac(\instMem|data~1_combout ),
	.datad(\instMem|data~9_combout ),
	.cin(gnd),
	.combout(\instMem|data~16_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~16 .lut_mask = 16'hA000;
defparam \instMem|data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneii_lcell_comb \instMem|data~17 (
// Equation(s):
// \instMem|data~17_combout  = (!\instMem|data~8_combout  & (\instMem|data~1_combout  & \instMem|data~0_combout ))

	.dataa(\instMem|data~8_combout ),
	.datab(vcc),
	.datac(\instMem|data~1_combout ),
	.datad(\instMem|data~0_combout ),
	.cin(gnd),
	.combout(\instMem|data~17_combout ),
	.cout());
// synopsys translate_off
defparam \instMem|data~17 .lut_mask = 16'h5000;
defparam \instMem|data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneii_lcell_comb \seg0|dOut[0]~0 (
// Equation(s):
// \seg0|dOut[0]~0_combout  = (\pc|dataOut [2] & !\pc|dataOut [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|dataOut [2]),
	.datad(\pc|dataOut [3]),
	.cin(gnd),
	.combout(\seg0|dOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0|dOut[0]~0 .lut_mask = 16'h00F0;
defparam \seg0|dOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneii_lcell_comb \seg0|dOut[1]~1 (
// Equation(s):
// \seg0|dOut[1]~1_combout  = (\pc|dataOut [2] & \pc|dataOut [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|dataOut [2]),
	.datad(\pc|dataOut [3]),
	.cin(gnd),
	.combout(\seg0|dOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg0|dOut[1]~1 .lut_mask = 16'hF000;
defparam \seg0|dOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneii_lcell_comb \seg0|dOut[6]~2 (
// Equation(s):
// \seg0|dOut[6]~2_combout  = \pc|dataOut [2] $ (\pc|dataOut [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|dataOut [2]),
	.datad(\pc|dataOut [3]),
	.cin(gnd),
	.combout(\seg0|dOut[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg0|dOut[6]~2 .lut_mask = 16'h0FF0;
defparam \seg0|dOut[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneii_lcell_comb \pc|dataOut~9 (
// Equation(s):
// \pc|dataOut~9_combout  = ((\contr|pcSel[0]~29_combout  & ((\alu2|pcOut[6]~6_combout ))) # (!\contr|pcSel[0]~29_combout  & (\alu0|pcOut[6]~8_combout ))) # (!\KEY~combout [1])

	.dataa(\alu0|pcOut[6]~8_combout ),
	.datab(\alu2|pcOut[6]~6_combout ),
	.datac(\contr|pcSel[0]~29_combout ),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\pc|dataOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut~9 .lut_mask = 16'hCAFF;
defparam \pc|dataOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y15_N21
cycloneii_lcell_ff \pc|dataOut[6] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [6]));

// Location: LCCOMB_X22_Y15_N28
cycloneii_lcell_comb \seg1|dOut[0]~0 (
// Equation(s):
// \seg1|dOut[0]~0_combout  = (\pc|dataOut [6] & (!\pc|dataOut [5] & (\pc|dataOut [7] $ (!\pc|dataOut [4])))) # (!\pc|dataOut [6] & (\pc|dataOut [4] & (\pc|dataOut [5] $ (!\pc|dataOut [7]))))

	.dataa(\pc|dataOut [6]),
	.datab(\pc|dataOut [5]),
	.datac(\pc|dataOut [7]),
	.datad(\pc|dataOut [4]),
	.cin(gnd),
	.combout(\seg1|dOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|dOut[0]~0 .lut_mask = 16'h6102;
defparam \seg1|dOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneii_lcell_comb \seg1|dOut[1]~1 (
// Equation(s):
// \seg1|dOut[1]~1_combout  = (\pc|dataOut [5] & ((\pc|dataOut [4] & ((\pc|dataOut [7]))) # (!\pc|dataOut [4] & (\pc|dataOut [6])))) # (!\pc|dataOut [5] & (\pc|dataOut [6] & (\pc|dataOut [7] $ (\pc|dataOut [4]))))

	.dataa(\pc|dataOut [6]),
	.datab(\pc|dataOut [5]),
	.datac(\pc|dataOut [7]),
	.datad(\pc|dataOut [4]),
	.cin(gnd),
	.combout(\seg1|dOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|dOut[1]~1 .lut_mask = 16'hC2A8;
defparam \seg1|dOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \seg1|dOut[2]~2 (
// Equation(s):
// \seg1|dOut[2]~2_combout  = (\pc|dataOut [6] & (((!\pc|dataOut [5] & \pc|dataOut [4])) # (!\pc|dataOut [7]))) # (!\pc|dataOut [6] & (((\pc|dataOut [7]) # (\pc|dataOut [4])) # (!\pc|dataOut [5])))

	.dataa(\pc|dataOut [6]),
	.datab(\pc|dataOut [5]),
	.datac(\pc|dataOut [7]),
	.datad(\pc|dataOut [4]),
	.cin(gnd),
	.combout(\seg1|dOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|dOut[2]~2 .lut_mask = 16'h7F5B;
defparam \seg1|dOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneii_lcell_comb \seg1|dOut[3]~3 (
// Equation(s):
// \seg1|dOut[3]~3_combout  = (\pc|dataOut [5] & ((\pc|dataOut [6] & ((\pc|dataOut [4]))) # (!\pc|dataOut [6] & (\pc|dataOut [7] & !\pc|dataOut [4])))) # (!\pc|dataOut [5] & (!\pc|dataOut [7] & (\pc|dataOut [6] $ (\pc|dataOut [4]))))

	.dataa(\pc|dataOut [6]),
	.datab(\pc|dataOut [5]),
	.datac(\pc|dataOut [7]),
	.datad(\pc|dataOut [4]),
	.cin(gnd),
	.combout(\seg1|dOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|dOut[3]~3 .lut_mask = 16'h8942;
defparam \seg1|dOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneii_lcell_comb \seg1|dOut[4]~4 (
// Equation(s):
// \seg1|dOut[4]~4_combout  = (\pc|dataOut [5] & (((!\pc|dataOut [7] & \pc|dataOut [4])))) # (!\pc|dataOut [5] & ((\pc|dataOut [6] & (!\pc|dataOut [7])) # (!\pc|dataOut [6] & ((\pc|dataOut [4])))))

	.dataa(\pc|dataOut [6]),
	.datab(\pc|dataOut [7]),
	.datac(\pc|dataOut [4]),
	.datad(\pc|dataOut [5]),
	.cin(gnd),
	.combout(\seg1|dOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|dOut[4]~4 .lut_mask = 16'h3072;
defparam \seg1|dOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \seg1|dOut[5]~5 (
// Equation(s):
// \seg1|dOut[5]~5_combout  = (\pc|dataOut [6] & (\pc|dataOut [4] & (\pc|dataOut [5] $ (\pc|dataOut [7])))) # (!\pc|dataOut [6] & (!\pc|dataOut [7] & ((\pc|dataOut [5]) # (\pc|dataOut [4]))))

	.dataa(\pc|dataOut [6]),
	.datab(\pc|dataOut [5]),
	.datac(\pc|dataOut [7]),
	.datad(\pc|dataOut [4]),
	.cin(gnd),
	.combout(\seg1|dOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|dOut[5]~5 .lut_mask = 16'h2D04;
defparam \seg1|dOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneii_lcell_comb \seg1|dOut[6]~6 (
// Equation(s):
// \seg1|dOut[6]~6_combout  = (\pc|dataOut [4] & ((\pc|dataOut [7]) # (\pc|dataOut [6] $ (\pc|dataOut [5])))) # (!\pc|dataOut [4] & ((\pc|dataOut [5]) # (\pc|dataOut [6] $ (\pc|dataOut [7]))))

	.dataa(\pc|dataOut [6]),
	.datab(\pc|dataOut [5]),
	.datac(\pc|dataOut [7]),
	.datad(\pc|dataOut [4]),
	.cin(gnd),
	.combout(\seg1|dOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|dOut[6]~6 .lut_mask = 16'hF6DE;
defparam \seg1|dOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \seg2|dOut[0]~0 (
// Equation(s):
// \seg2|dOut[0]~0_combout  = (\pc|dataOut [11] & (\pc|dataOut [8] & (\pc|dataOut [9] $ (\pc|dataOut [10])))) # (!\pc|dataOut [11] & (!\pc|dataOut [9] & (\pc|dataOut [8] $ (\pc|dataOut [10]))))

	.dataa(\pc|dataOut [8]),
	.datab(\pc|dataOut [11]),
	.datac(\pc|dataOut [9]),
	.datad(\pc|dataOut [10]),
	.cin(gnd),
	.combout(\seg2|dOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|dOut[0]~0 .lut_mask = 16'h0982;
defparam \seg2|dOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
cycloneii_lcell_comb \seg2|dOut[1]~1 (
// Equation(s):
// \seg2|dOut[1]~1_combout  = (\pc|dataOut [11] & ((\pc|dataOut [8] & (\pc|dataOut [9])) # (!\pc|dataOut [8] & ((\pc|dataOut [10]))))) # (!\pc|dataOut [11] & (\pc|dataOut [10] & (\pc|dataOut [8] $ (\pc|dataOut [9]))))

	.dataa(\pc|dataOut [8]),
	.datab(\pc|dataOut [11]),
	.datac(\pc|dataOut [9]),
	.datad(\pc|dataOut [10]),
	.cin(gnd),
	.combout(\seg2|dOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|dOut[1]~1 .lut_mask = 16'hD680;
defparam \seg2|dOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneii_lcell_comb \seg2|dOut[2]~2 (
// Equation(s):
// \seg2|dOut[2]~2_combout  = (\pc|dataOut [11] & (((\pc|dataOut [8] & !\pc|dataOut [9])) # (!\pc|dataOut [10]))) # (!\pc|dataOut [11] & ((\pc|dataOut [8]) # ((\pc|dataOut [10]) # (!\pc|dataOut [9]))))

	.dataa(\pc|dataOut [8]),
	.datab(\pc|dataOut [11]),
	.datac(\pc|dataOut [9]),
	.datad(\pc|dataOut [10]),
	.cin(gnd),
	.combout(\seg2|dOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|dOut[2]~2 .lut_mask = 16'h3BEF;
defparam \seg2|dOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N22
cycloneii_lcell_comb \seg2|dOut[3]~3 (
// Equation(s):
// \seg2|dOut[3]~3_combout  = (\pc|dataOut [9] & ((\pc|dataOut [8] & ((\pc|dataOut [10]))) # (!\pc|dataOut [8] & (\pc|dataOut [11] & !\pc|dataOut [10])))) # (!\pc|dataOut [9] & (!\pc|dataOut [11] & (\pc|dataOut [8] $ (\pc|dataOut [10]))))

	.dataa(\pc|dataOut [8]),
	.datab(\pc|dataOut [11]),
	.datac(\pc|dataOut [9]),
	.datad(\pc|dataOut [10]),
	.cin(gnd),
	.combout(\seg2|dOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|dOut[3]~3 .lut_mask = 16'hA142;
defparam \seg2|dOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
cycloneii_lcell_comb \seg2|dOut[4]~4 (
// Equation(s):
// \seg2|dOut[4]~4_combout  = (\pc|dataOut [9] & (\pc|dataOut [8] & (!\pc|dataOut [11]))) # (!\pc|dataOut [9] & ((\pc|dataOut [10] & ((!\pc|dataOut [11]))) # (!\pc|dataOut [10] & (\pc|dataOut [8]))))

	.dataa(\pc|dataOut [8]),
	.datab(\pc|dataOut [11]),
	.datac(\pc|dataOut [9]),
	.datad(\pc|dataOut [10]),
	.cin(gnd),
	.combout(\seg2|dOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|dOut[4]~4 .lut_mask = 16'h232A;
defparam \seg2|dOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
cycloneii_lcell_comb \seg2|dOut[5]~5 (
// Equation(s):
// \seg2|dOut[5]~5_combout  = (\pc|dataOut [8] & (\pc|dataOut [11] $ (((\pc|dataOut [9]) # (!\pc|dataOut [10]))))) # (!\pc|dataOut [8] & (!\pc|dataOut [11] & (\pc|dataOut [9] & !\pc|dataOut [10])))

	.dataa(\pc|dataOut [8]),
	.datab(\pc|dataOut [11]),
	.datac(\pc|dataOut [9]),
	.datad(\pc|dataOut [10]),
	.cin(gnd),
	.combout(\seg2|dOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|dOut[5]~5 .lut_mask = 16'h2832;
defparam \seg2|dOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
cycloneii_lcell_comb \seg2|dOut[6]~6 (
// Equation(s):
// \seg2|dOut[6]~6_combout  = (\pc|dataOut [8] & ((\pc|dataOut [11]) # (\pc|dataOut [9] $ (\pc|dataOut [10])))) # (!\pc|dataOut [8] & ((\pc|dataOut [9]) # (\pc|dataOut [11] $ (\pc|dataOut [10]))))

	.dataa(\pc|dataOut [8]),
	.datab(\pc|dataOut [11]),
	.datac(\pc|dataOut [9]),
	.datad(\pc|dataOut [10]),
	.cin(gnd),
	.combout(\seg2|dOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|dOut[6]~6 .lut_mask = 16'hDBFC;
defparam \seg2|dOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneii_lcell_comb \pc|dataOut~12 (
// Equation(s):
// \pc|dataOut~12_combout  = (\KEY~combout [1] & ((\contr|pcSel[0]~29_combout  & (\alu2|pcOut[13]~20_combout )) # (!\contr|pcSel[0]~29_combout  & ((\alu0|pcOut[13]~22_combout )))))

	.dataa(\alu2|pcOut[13]~20_combout ),
	.datab(\contr|pcSel[0]~29_combout ),
	.datac(\alu0|pcOut[13]~22_combout ),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\pc|dataOut~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc|dataOut~12 .lut_mask = 16'hB800;
defparam \pc|dataOut~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N31
cycloneii_lcell_ff \pc|dataOut[13] (
	.clk(!\KEY~combout [0]),
	.datain(\pc|dataOut~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|dataOut [13]));

// Location: LCCOMB_X1_Y19_N0
cycloneii_lcell_comb \seg3|dOut[0]~0 (
// Equation(s):
// \seg3|dOut[0]~0_combout  = (\pc|dataOut [14] & (!\pc|dataOut [13] & (\pc|dataOut [12] $ (!\pc|dataOut [15])))) # (!\pc|dataOut [14] & (\pc|dataOut [12] & (\pc|dataOut [13] $ (!\pc|dataOut [15]))))

	.dataa(\pc|dataOut [14]),
	.datab(\pc|dataOut [12]),
	.datac(\pc|dataOut [13]),
	.datad(\pc|dataOut [15]),
	.cin(gnd),
	.combout(\seg3|dOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|dOut[0]~0 .lut_mask = 16'h4806;
defparam \seg3|dOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N10
cycloneii_lcell_comb \seg3|dOut[1]~1 (
// Equation(s):
// \seg3|dOut[1]~1_combout  = (\pc|dataOut [13] & ((\pc|dataOut [12] & ((\pc|dataOut [15]))) # (!\pc|dataOut [12] & (\pc|dataOut [14])))) # (!\pc|dataOut [13] & (\pc|dataOut [14] & (\pc|dataOut [12] $ (\pc|dataOut [15]))))

	.dataa(\pc|dataOut [14]),
	.datab(\pc|dataOut [12]),
	.datac(\pc|dataOut [13]),
	.datad(\pc|dataOut [15]),
	.cin(gnd),
	.combout(\seg3|dOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|dOut[1]~1 .lut_mask = 16'hE228;
defparam \seg3|dOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N4
cycloneii_lcell_comb \seg3|dOut[2]~2 (
// Equation(s):
// \seg3|dOut[2]~2_combout  = (\pc|dataOut [14] & (((\pc|dataOut [12] & !\pc|dataOut [13])) # (!\pc|dataOut [15]))) # (!\pc|dataOut [14] & ((\pc|dataOut [12]) # ((\pc|dataOut [15]) # (!\pc|dataOut [13]))))

	.dataa(\pc|dataOut [14]),
	.datab(\pc|dataOut [12]),
	.datac(\pc|dataOut [13]),
	.datad(\pc|dataOut [15]),
	.cin(gnd),
	.combout(\seg3|dOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|dOut[2]~2 .lut_mask = 16'h5DEF;
defparam \seg3|dOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N22
cycloneii_lcell_comb \seg3|dOut[3]~3 (
// Equation(s):
// \seg3|dOut[3]~3_combout  = (\pc|dataOut [13] & ((\pc|dataOut [14] & (\pc|dataOut [12])) # (!\pc|dataOut [14] & (!\pc|dataOut [12] & \pc|dataOut [15])))) # (!\pc|dataOut [13] & (!\pc|dataOut [15] & (\pc|dataOut [14] $ (\pc|dataOut [12]))))

	.dataa(\pc|dataOut [14]),
	.datab(\pc|dataOut [12]),
	.datac(\pc|dataOut [13]),
	.datad(\pc|dataOut [15]),
	.cin(gnd),
	.combout(\seg3|dOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|dOut[3]~3 .lut_mask = 16'h9086;
defparam \seg3|dOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N24
cycloneii_lcell_comb \seg3|dOut[4]~4 (
// Equation(s):
// \seg3|dOut[4]~4_combout  = (\pc|dataOut [13] & (((\pc|dataOut [12] & !\pc|dataOut [15])))) # (!\pc|dataOut [13] & ((\pc|dataOut [14] & ((!\pc|dataOut [15]))) # (!\pc|dataOut [14] & (\pc|dataOut [12]))))

	.dataa(\pc|dataOut [14]),
	.datab(\pc|dataOut [12]),
	.datac(\pc|dataOut [13]),
	.datad(\pc|dataOut [15]),
	.cin(gnd),
	.combout(\seg3|dOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|dOut[4]~4 .lut_mask = 16'h04CE;
defparam \seg3|dOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N2
cycloneii_lcell_comb \seg3|dOut[5]~5 (
// Equation(s):
// \seg3|dOut[5]~5_combout  = (\pc|dataOut [14] & (\pc|dataOut [12] & (\pc|dataOut [13] $ (\pc|dataOut [15])))) # (!\pc|dataOut [14] & (!\pc|dataOut [15] & ((\pc|dataOut [12]) # (\pc|dataOut [13]))))

	.dataa(\pc|dataOut [14]),
	.datab(\pc|dataOut [12]),
	.datac(\pc|dataOut [13]),
	.datad(\pc|dataOut [15]),
	.cin(gnd),
	.combout(\seg3|dOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|dOut[5]~5 .lut_mask = 16'h08D4;
defparam \seg3|dOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N28
cycloneii_lcell_comb \seg3|dOut[6]~6 (
// Equation(s):
// \seg3|dOut[6]~6_combout  = (\pc|dataOut [12] & ((\pc|dataOut [15]) # (\pc|dataOut [14] $ (\pc|dataOut [13])))) # (!\pc|dataOut [12] & ((\pc|dataOut [13]) # (\pc|dataOut [14] $ (\pc|dataOut [15]))))

	.dataa(\pc|dataOut [14]),
	.datab(\pc|dataOut [12]),
	.datac(\pc|dataOut [13]),
	.datad(\pc|dataOut [15]),
	.cin(gnd),
	.combout(\seg3|dOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|dOut[6]~6 .lut_mask = 16'hFD7A;
defparam \seg3|dOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\alu1|out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\contr|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\contr|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(!\instMem|data~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\contr|pcSel[0]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\contr|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\contr|memWrEn~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(!\instMem|data~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\contr|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(!\instMem|data~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(!\instMem|data~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(\instMem|data~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(!\instMem|data~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(!\instMem|data~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\seg0|dOut[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\seg0|dOut[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\seg0|dOut[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\seg0|dOut[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\seg0|dOut[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\seg0|dOut[6]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\seg1|dOut[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\seg1|dOut[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(!\seg1|dOut[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\seg1|dOut[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\seg1|dOut[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\seg1|dOut[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\seg1|dOut[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\seg2|dOut[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\seg2|dOut[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(!\seg2|dOut[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\seg2|dOut[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\seg2|dOut[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\seg2|dOut[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\seg2|dOut[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\seg3|dOut[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\seg3|dOut[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(!\seg3|dOut[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\seg3|dOut[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\seg3|dOut[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\seg3|dOut[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\seg3|dOut[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
