<html><head><title>Icestorm: PRFM (register, PSTL2KEEP) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>PRFM (register, PSTL2KEEP)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  prfm pstl2keep, [x6]</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1004</td><td>2066</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2051</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2051</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2051</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2051</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2051</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2051</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2051</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2051</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2051</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>34126</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  prfm pstl2keep, [x6]
  add x6, x6, 64</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0082</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20204</td><td>21085</td><td>20106</td><td>10106</td><td>10000</td><td>10111</td><td>10006</td><td>61227</td><td>349431</td><td>0</td><td>20117</td><td>10213</td><td>10013</td><td>0</td><td>10213</td><td>10013</td><td>10006</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>20056</td><td>20106</td><td>10106</td><td>10000</td><td>10111</td><td>10006</td><td>61293</td><td>349457</td><td>0</td><td>20118</td><td>10214</td><td>10014</td><td>0</td><td>10214</td><td>10014</td><td>10006</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>20056</td><td>20106</td><td>10106</td><td>10000</td><td>10112</td><td>10006</td><td>61293</td><td>349457</td><td>0</td><td>20118</td><td>10214</td><td>10014</td><td>0</td><td>10214</td><td>10014</td><td>10006</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>20056</td><td>20106</td><td>10106</td><td>10000</td><td>10112</td><td>10006</td><td>61293</td><td>349457</td><td>0</td><td>20118</td><td>10214</td><td>10014</td><td>0</td><td>10214</td><td>10014</td><td>10006</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>20056</td><td>20106</td><td>10106</td><td>10000</td><td>10112</td><td>10039</td><td>62046</td><td>348838</td><td>0</td><td>20183</td><td>10246</td><td>10046</td><td>0</td><td>10214</td><td>10014</td><td>10006</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>20056</td><td>20106</td><td>10106</td><td>10000</td><td>10112</td><td>10006</td><td>61293</td><td>349457</td><td>0</td><td>20118</td><td>10214</td><td>10014</td><td>0</td><td>10214</td><td>10014</td><td>10006</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>20056</td><td>20106</td><td>10106</td><td>10000</td><td>10112</td><td>10006</td><td>61293</td><td>349457</td><td>0</td><td>20118</td><td>10214</td><td>10014</td><td>0</td><td>10214</td><td>10014</td><td>10006</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>20056</td><td>20106</td><td>10106</td><td>10000</td><td>10112</td><td>10006</td><td>61293</td><td>349457</td><td>0</td><td>20118</td><td>10214</td><td>10014</td><td>0</td><td>10214</td><td>10014</td><td>10006</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>20056</td><td>20106</td><td>10106</td><td>10000</td><td>10112</td><td>10006</td><td>61293</td><td>349457</td><td>0</td><td>20118</td><td>10214</td><td>10014</td><td>0</td><td>10214</td><td>10014</td><td>10006</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>20056</td><td>20106</td><td>10106</td><td>10000</td><td>10112</td><td>10006</td><td>61293</td><td>349457</td><td>0</td><td>20118</td><td>10214</td><td>10014</td><td>0</td><td>10214</td><td>10014</td><td>10006</td><td>10000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0065</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20024</td><td>20490</td><td>20013</td><td>10013</td><td>10000</td><td>10017</td><td>10000</td><td>60543</td><td>349009</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>20031</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>61079</td><td>349953</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>20036</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>61068</td><td>349623</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>20044</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>61013</td><td>350841</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>20148</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>60675</td><td>349197</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>20058</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>61025</td><td>348259</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>20076</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>61274</td><td>348679</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>20019</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>60744</td><td>351327</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>20048</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>61252</td><td>349417</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>20065</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>60876</td><td>350027</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>10000</td><td>10001</td><td>10000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  prfm pstl2keep, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0503</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>20960</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10006</td><td>300</td><td>357314</td><td>10106</td><td>200</td><td>10014</td><td>200</td><td>10012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20503</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10006</td><td>300</td><td>357338</td><td>10106</td><td>200</td><td>10012</td><td>200</td><td>10012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20503</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10006</td><td>300</td><td>357346</td><td>10106</td><td>200</td><td>10012</td><td>200</td><td>10012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20503</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10006</td><td>300</td><td>357346</td><td>10106</td><td>200</td><td>10012</td><td>200</td><td>10012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20503</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10006</td><td>300</td><td>357346</td><td>10106</td><td>200</td><td>10012</td><td>200</td><td>10012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20503</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10006</td><td>300</td><td>357346</td><td>10106</td><td>200</td><td>10012</td><td>200</td><td>10012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20521</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>357182</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20522</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10002</td><td>300</td><td>357316</td><td>10102</td><td>200</td><td>10012</td><td>200</td><td>10012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20490</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>356156</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20503</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10006</td><td>300</td><td>357346</td><td>10106</td><td>200</td><td>10012</td><td>200</td><td>10012</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0958</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>20959</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10006</td><td>30</td><td>365438</td><td>10016</td><td>20</td><td>10012</td><td>20</td><td>10000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20958</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>365426</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20958</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>365426</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20958</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>365426</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20872</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>363006</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>10228</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20569</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>361748</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20810</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10048</td><td>30</td><td>362637</td><td>10058</td><td>20</td><td>10057</td><td>20</td><td>10000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20835</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>363864</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20958</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>365426</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>10057</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20961</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>365330</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>1</td><td>10000</td><td>10</td></tr></table></div></div></div></div></body></html>