// Seed: 1943308520
module module_0 ();
  wire id_1;
  wire id_2, id_3;
  assign module_1.id_5 = 0;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    output uwire id_3,
    input tri id_4,
    output wand id_5,
    input wire id_6,
    input wor id_7,
    input uwire id_8,
    output uwire id_9,
    output uwire id_10,
    output supply0 id_11,
    input tri id_12,
    output tri id_13,
    input supply1 id_14,
    input wire id_15,
    input wire id_16,
    output tri1 id_17,
    input supply0 id_18
);
  initial begin : LABEL_0
    assert (1);
  end
  module_0 modCall_1 ();
endmodule
