../../../../../rtl/verilog/wb/core/mpsoc_wb_raminfr.v
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart.v
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_peripheral_bridge.v
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_receiver.v
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_regs.v
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_rfifo.v
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_sync_flops.v
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_tfifo.v
../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_transmitter.v

../../../../../bench/verilog/regression/wb/mpsoc_uart_testbench.sv

