Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: ATM_main_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ATM_main_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ATM_main_controller"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : ATM_main_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../Project/ethernet_mac-master/xilinx/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/kanak/CS254/ATM/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <Behavioral> of entity <timer>.
Parsing VHDL file "/home/kanak/CS254/ATM/read_multiple_data_bytes.vhd" into library work
Parsing entity <read_multiple_data_bytes>.
Parsing architecture <Behavioral> of entity <read_multiple_data_bytes>.
Parsing VHDL file "/home/kanak/CS254/ATM/ATM_main_controller.vhd" into library work
Parsing entity <ATM_main_controller>.
Parsing architecture <Behavioral> of entity <atm_main_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ATM_main_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <read_multiple_data_bytes> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ATM_main_controller>.
    Related source file is "/home/kanak/CS254/ATM/ATM_main_controller.vhd".
    Found 64-bit register for signal <data_to_be_decrypted>.
    Found 1-bit register for signal <start_decrypt>.
    Found 5-bit register for signal <state2>.
    Found 1-bit register for signal <is_suf_atm>.
    Found 64-bit register for signal <encrypted_data_comm>.
    Found 1-bit register for signal <start_comm>.
    Found 1-bit register for signal <reply_mac_comm_notvalid>.
    Found 64-bit register for signal <data_reply_to_request_mac_comm>.
    Found 1-bit register for signal <reply_mac_comm_valid>.
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <n100>.
    Found 8-bit register for signal <n500>.
    Found 8-bit register for signal <n1000>.
    Found 8-bit register for signal <n2000>.
    Found 5-bit register for signal <current_user_bank_id>.
    Found 64-bit register for signal <data_to_be_encrypted>.
    Found 32-bit register for signal <atm_cash_that_can_be_given>.
    Found 3-bit register for signal <substate>.
    Found 1-bit register for signal <is_suf_atm_signal>.
    Found 1-bit register for signal <start_encrypt>.
    Found 32-bit register for signal <money>.
    Found 64-bit register for signal <data_send_mac_comm>.
    Found 1-bit register for signal <start_mac_comm>.
    Found 8-bit register for signal <data_out_leds>.
    Found 3-bit register for signal <count_blink>.
    Found 1-bit register for signal <double_time>.
    Found 8-bit register for signal <d2000>.
    Found 8-bit register for signal <d1000>.
    Found 8-bit register for signal <d500>.
    Found 8-bit register for signal <d100>.
    Found 1-bit register for signal <finish_display>.
    Found 5-bit register for signal <bank_id>.
    Found finite state machine <FSM_0> for signal <substate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 25                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 49                                             |
    | Inputs             | 17                                             |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_button (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <atm_cash_that_can_be_given[31]_GND_5_o_add_21_OUT> created at line 168.
    Found 32-bit adder for signal <atm_cash_that_can_be_given[31]_GND_5_o_add_23_OUT> created at line 170.
    Found 32-bit adder for signal <atm_cash_that_can_be_given[31]_GND_5_o_add_28_OUT> created at line 175.
    Found 32-bit adder for signal <atm_cash_that_can_be_given[31]_GND_5_o_add_30_OUT> created at line 177.
    Found 32-bit adder for signal <atm_cash_that_can_be_given[31]_GND_5_o_add_35_OUT> created at line 182.
    Found 32-bit adder for signal <atm_cash_that_can_be_given[31]_GND_5_o_add_37_OUT> created at line 184.
    Found 32-bit adder for signal <atm_cash_that_can_be_given[31]_GND_5_o_add_42_OUT> created at line 189.
    Found 32-bit adder for signal <atm_cash_that_can_be_given[31]_GND_5_o_add_44_OUT> created at line 191.
    Found 8-bit adder for signal <d2000[7]_GND_5_o_add_227_OUT> created at line 323.
    Found 8-bit adder for signal <d1000[7]_GND_5_o_add_237_OUT> created at line 332.
    Found 8-bit adder for signal <d500[7]_GND_5_o_add_247_OUT> created at line 341.
    Found 8-bit adder for signal <d100[7]_GND_5_o_add_257_OUT> created at line 350.
    Found 3-bit adder for signal <count_blink[2]_GND_5_o_add_339_OUT> created at line 385.
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_229_OUT<31:0>> created at line 324.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_230_OUT<7:0>> created at line 325.
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_239_OUT<31:0>> created at line 333.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_240_OUT<7:0>> created at line 334.
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_249_OUT<31:0>> created at line 342.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_250_OUT<7:0>> created at line 343.
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_259_OUT<31:0>> created at line 351.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_260_OUT<7:0>> created at line 352.
    Found 8x11-bit multiplier for signal <n2000[7]_PWR_5_o_MuLt_20_OUT> created at line 168.
    Found 8x11-bit multiplier for signal <restriction_2000[7]_PWR_5_o_MuLt_22_OUT> created at line 170.
    Found 8x10-bit multiplier for signal <n1000[7]_PWR_5_o_MuLt_27_OUT> created at line 175.
    Found 8x10-bit multiplier for signal <restriction_1000[7]_PWR_5_o_MuLt_29_OUT> created at line 177.
    Found 8x9-bit multiplier for signal <n500[7]_PWR_5_o_MuLt_34_OUT> created at line 182.
    Found 8x9-bit multiplier for signal <restriction_500[7]_PWR_5_o_MuLt_36_OUT> created at line 184.
    Found 8x7-bit multiplier for signal <n100[7]_PWR_5_o_MuLt_41_OUT> created at line 189.
    Found 8x7-bit multiplier for signal <restriction_100[7]_PWR_5_o_MuLt_43_OUT> created at line 191.
    Found 32-bit 4-to-1 multiplexer for signal <_n1116> created at line 166.
    Found 5-bit comparator equal for signal <bank_id[4]_decrypted_data[52]_equal_4_o> created at line 136
    Found 8-bit comparator lessequal for signal <n0037> created at line 167
    Found 8-bit comparator lessequal for signal <n0045> created at line 174
    Found 8-bit comparator lessequal for signal <n0053> created at line 181
    Found 8-bit comparator lessequal for signal <n0061> created at line 188
    Found 32-bit comparator greater for signal <n0070> created at line 196
    Found 5-bit comparator equal for signal <current_user_bank_id[4]_bank_id[4]_equal_65_o> created at line 204
    Found 32-bit comparator greater for signal <n0111> created at line 214
    Found 3-bit comparator greater for signal <count_blink[2]_GND_5_o_LessThan_199_o> created at line 285
    Found 32-bit comparator lessequal for signal <n0319> created at line 318
    Found 8-bit comparator greater for signal <d2000[7]_restriction_2000[7]_LessThan_225_o> created at line 318
    Found 8-bit comparator greater for signal <GND_5_o_n2000[7]_LessThan_226_o> created at line 318
    Found 32-bit comparator lessequal for signal <n0331> created at line 327
    Found 8-bit comparator greater for signal <d1000[7]_restriction_1000[7]_LessThan_235_o> created at line 327
    Found 8-bit comparator greater for signal <GND_5_o_n1000[7]_LessThan_236_o> created at line 327
    Found 32-bit comparator lessequal for signal <n0343> created at line 336
    Found 8-bit comparator greater for signal <d500[7]_restriction_500[7]_LessThan_245_o> created at line 336
    Found 8-bit comparator greater for signal <GND_5_o_n500[7]_LessThan_246_o> created at line 336
    Found 32-bit comparator lessequal for signal <n0355> created at line 345
    Found 8-bit comparator greater for signal <d100[7]_restriction_100[7]_LessThan_255_o> created at line 345
    Found 8-bit comparator greater for signal <GND_5_o_n100[7]_LessThan_256_o> created at line 345
    Found 3-bit comparator greater for signal <count_blink[2]_PWR_5_o_LessThan_307_o> created at line 370
    Found 3-bit comparator greater for signal <count_blink[2]_PWR_5_o_LessThan_339_o> created at line 382
    Summary:
	inferred   8 Multiplier(s).
	inferred  11 Adder/Subtractor(s).
	inferred 479 D-type flip-flop(s).
	inferred  23 Comparator(s).
	inferred 210 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <ATM_main_controller> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/kanak/CS254/ATM/timer.vhd".
        N = "111111110010111101000000"
    Found 1-bit register for signal <blink>.
    Found 1-bit register for signal <i>.
    Found 25-bit register for signal <temp>.
    Found 25-bit adder for signal <temp[24]_GND_6_o_add_3_OUT> created at line 52.
    Found 25-bit comparator greater for signal <temp[24]_GND_6_o_LessThan_1_o> created at line 47
    Found 25-bit comparator greater for signal <temp[24]_PWR_6_o_LessThan_3_o> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <timer> synthesized.

Synthesizing Unit <read_multiple_data_bytes>.
    Related source file is "/home/kanak/CS254/ATM/read_multiple_data_bytes.vhd".
    Found 64-bit register for signal <temp>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <i>.
    Found 1-bit register for signal <done>.
    Found 64-bit register for signal <data>.
    Found 1-bit register for signal <prev_value>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit adder for signal <temp[63]_GND_7_o_add_4_OUT> created at line 53.
    Found 4-bit adder for signal <i[3]_GND_7_o_add_5_OUT> created at line 54.
    Found 4-bit comparator greater for signal <i[3]_PWR_7_o_LessThan_3_o> created at line 49
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 134 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <read_multiple_data_bytes> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 10x8-bit multiplier                                   : 2
 11x8-bit multiplier                                   : 2
 8x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 14
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 64-bit adder                                          : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 4
# Registers                                            : 37
 1-bit register                                        : 14
 25-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 64-bit register                                       : 7
 8-bit register                                        : 9
# Comparators                                          : 26
 25-bit comparator greater                             : 2
 3-bit comparator greater                              : 3
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 4
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 2
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 211
 1-bit 2-to-1 multiplexer                              : 24
 32-bit 2-to-1 multiplexer                             : 34
 64-bit 2-to-1 multiplexer                             : 17
 8-bit 2-to-1 multiplexer                              : 136
# FSMs                                                 : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ATM_main_controller>.
The following registers are absorbed into accumulator <atm_cash_that_can_be_given>: 1 register on signal <atm_cash_that_can_be_given>.
The following registers are absorbed into counter <count_blink>: 1 register on signal <count_blink>.
The following registers are absorbed into counter <d2000>: 1 register on signal <d2000>.
The following registers are absorbed into counter <d1000>: 1 register on signal <d1000>.
The following registers are absorbed into counter <d500>: 1 register on signal <d500>.
The following registers are absorbed into counter <d100>: 1 register on signal <d100>.
Unit <ATM_main_controller> synthesized (advanced).

Synthesizing (advanced) Unit <read_multiple_data_bytes>.
The following registers are absorbed into accumulator <temp>: 1 register on signal <temp>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <read_multiple_data_bytes> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 10x8-bit multiplier                                   : 2
 11x8-bit multiplier                                   : 2
 8x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 5
 32-bit subtractor                                     : 1
 8-bit subtractor                                      : 4
# Counters                                             : 7
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 4
# Accumulators                                         : 2
 32-bit up accumulator                                 : 1
 64-bit up loadable accumulator                        : 1
# Registers                                            : 480
 Flip-Flops                                            : 480
# Comparators                                          : 26
 25-bit comparator greater                             : 2
 3-bit comparator greater                              : 3
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 4
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 2
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 210
 1-bit 2-to-1 multiplexer                              : 24
 32-bit 2-to-1 multiplexer                             : 34
 64-bit 2-to-1 multiplexer                             : 16
 8-bit 2-to-1 multiplexer                              : 136
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_2> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_50> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_3> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_51> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_4> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_52> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_0> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_48> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_1> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_49> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state2[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00
 00001 | 01
 00010 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 11111 | 11111
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 10011 | 10011
 10100 | 10100
 10110 | 10110
 10101 | 10101
 01111 | 01111
 00111 | 00111
 00110 | 00110
 00101 | 00101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <substate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <data_inp/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
-------------------
INFO:Xst:2261 - The FF/Latch <data_out_leds_0> in Unit <ATM_main_controller> is equivalent to the following 2 FFs/Latches, which will be removed : <data_out_leds_1> <data_out_leds_2> 

Optimizing unit <ATM_main_controller> ...

Optimizing unit <read_multiple_data_bytes> ...
WARNING:Xst:1293 - FF/Latch <atm_cash_that_can_be_given_0> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <atm_cash_that_can_be_given_1> has a constant value of 0 in block <ATM_main_controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ATM_main_controller, actual ratio is 5.
FlipFlop count_blink_1 has been replicated 1 time(s)
FlipFlop count_blink_2 has been replicated 1 time(s)
FlipFlop n1000_1 has been replicated 1 time(s)
FlipFlop n1000_2 has been replicated 1 time(s)
FlipFlop n2000_2 has been replicated 1 time(s)
FlipFlop n500_2 has been replicated 1 time(s)
FlipFlop state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop state_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 655
 Flip-Flops                                            : 655

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ATM_main_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2033
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 65
#      LUT2                        : 68
#      LUT3                        : 222
#      LUT4                        : 195
#      LUT5                        : 261
#      LUT6                        : 478
#      MUXCY                       : 384
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 343
# FlipFlops/Latches                : 655
#      FD                          : 14
#      FDC                         : 3
#      FDCE                        : 68
#      FDE                         : 487
#      FDR                         : 40
#      FDRE                        : 43
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 738
#      IBUF                        : 403
#      OBUF                        : 335

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             655  out of  54576     1%  
 Number of Slice LUTs:                 1296  out of  27288     4%  
    Number used as Logic:              1296  out of  27288     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1451
   Number with an unused Flip Flop:     796  out of   1451    54%  
   Number with an unused LUT:           155  out of   1451    10%  
   Number of fully used LUT-FF pairs:   500  out of   1451    34%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                         739
 Number of bonded IOBs:                 739  out of    218   338% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 655   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.473ns (Maximum Frequency: 133.812MHz)
   Minimum input arrival time before clock: 8.740ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.473ns (frequency: 133.812MHz)
  Total number of paths / destination ports: 551294 / 1251
-------------------------------------------------------------------------
Delay:               7.473ns (Levels of Logic = 7)
  Source:            d500_3 (FF)
  Destination:       data_out_leds_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d500_3 to data_out_leds_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.819  d500_3 (d500_3)
     LUT4:I2->O            1   0.203   0.924  d500[7]_restriction_500[7]_LessThan_245_o1_SW0 (N13)
     LUT5:I0->O            3   0.203   0.651  GND_5_o_GND_5_o_AND_427_o_SW0 (N170)
     LUT6:I5->O            1   0.205   0.808  GND_5_o_GND_5_o_AND_427_o_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_1 (GND_5_o_GND_5_o_AND_427_o_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy)
     LUT4:I1->O           17   0.205   1.028  _n4515_inv11 (_n4515_inv1)
     LUT6:I5->O            1   0.205   0.580  data_out_leds[7]_GND_5_o_mux_366_OUT<4>23 (data_out_leds[7]_GND_5_o_mux_366_OUT<4>23)
     LUT6:I5->O            4   0.205   0.684  data_out_leds[7]_GND_5_o_mux_366_OUT<4>24 (data_out_leds[7]_GND_5_o_mux_366_OUT<4>2)
     LUT6:I5->O            1   0.205   0.000  data_out_leds[7]_GND_5_o_mux_366_OUT<7>1 (data_out_leds[7]_GND_5_o_mux_366_OUT<7>)
     FDRE:D                    0.102          data_out_leds_7
    ----------------------------------------
    Total                      7.473ns (1.980ns logic, 5.493ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 278335 / 1171
-------------------------------------------------------------------------
Offset:              8.740ns (Levels of Logic = 8)
  Source:            restriction_1000<1> (PAD)
  Destination:       data_out_leds_4 (FF)
  Destination Clock: clk rising

  Data Path: restriction_1000<1> to data_out_leds_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.222   1.416  restriction_1000_1_IBUF (restriction_1000_1_IBUF)
     LUT6:I1->O            1   0.203   0.808  d1000[7]_restriction_1000[7]_LessThan_235_o2 (d1000[7]_restriction_1000[7]_LessThan_235_o1)
     LUT5:I2->O            3   0.205   0.651  GND_5_o_GND_5_o_AND_425_o_SW0 (N166)
     LUT6:I5->O            5   0.205   0.819  GND_5_o_GND_5_o_AND_425_o_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_1 (GND_5_o_GND_5_o_AND_425_o_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy)
     LUT4:I2->O           17   0.203   1.028  _n4515_inv11 (_n4515_inv1)
     LUT6:I5->O            1   0.205   0.580  data_out_leds[7]_GND_5_o_mux_366_OUT<4>23 (data_out_leds[7]_GND_5_o_mux_366_OUT<4>23)
     LUT6:I5->O            4   0.205   0.684  data_out_leds[7]_GND_5_o_mux_366_OUT<4>24 (data_out_leds[7]_GND_5_o_mux_366_OUT<4>2)
     LUT6:I5->O            1   0.205   0.000  data_out_leds[7]_GND_5_o_mux_366_OUT<7>1 (data_out_leds[7]_GND_5_o_mux_366_OUT<7>)
     FDRE:D                    0.102          data_out_leds_7
    ----------------------------------------
    Total                      8.740ns (2.755ns logic, 5.985ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 335 / 335
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            data_out_leds_0 (FF)
  Destination:       data_out_leds<2> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_leds_0 to data_out_leds<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.650  data_out_leds_0 (data_out_leds_0)
     OBUF:I->O                 2.571          data_out_leds_2_OBUF (data_out_leds<2>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.473|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.60 secs
 
--> 


Total memory usage is 408740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    7 (   0 filtered)

