<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: DMA Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__dma__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA Defines</div>  </div>
<div class="ingroups"><a class="el" href="group__STM32F4xx__defines.html">STM32F4xx Defines</a></div></div><!--header-->
<div class="contents">

<p>Defined Constants and Types for the STM32F4xx DMA Controller.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for DMA Defines:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__dma__defines.png" border="0" alt="" usemap="#group____dma____defines"/>
<map name="group____dma____defines" id="group____dma____defines">
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__dma__st__number"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__number.html">DMA Stream Number</a></td></tr>
<tr class="memitem:group__dma__if__offset"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__if__offset.html">DMA Interrupt Flag Offsets within stream flag group.</a></td></tr>
<tr class="memitem:group__dma__st__dir"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__dir.html">DMA Stream Data transfer direction</a></td></tr>
<tr class="memitem:group__dma__st__perwidth"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__perwidth.html">DMA Stream Peripheral Word Width</a></td></tr>
<tr class="memitem:group__dma__st__memwidth"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__memwidth.html">DMA Stream Memory Word Width</a></td></tr>
<tr class="memitem:group__dma__st__pri"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__st__pri.html">DMA Stream Priority Levels</a></td></tr>
<tr class="memitem:group__dma__pburst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__pburst.html">DMA Peripheral Burst Length</a></td></tr>
<tr class="memitem:group__dma__mburst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__mburst.html">DMA Memory Burst Length</a></td></tr>
<tr class="memitem:group__dma__ch__sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__ch__sel.html">DMA Channel Select</a></td></tr>
<tr class="memitem:group__dma__fifo__thresh"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__fifo__thresh.html">FIFO Threshold selection</a></td></tr>
<tr class="memitem:group__dma__fifo__status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__fifo__status.html">FIFO Status</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;<a class="el" href="memorymap_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a></td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;<a class="el" href="memorymap_8h.html#ab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a></td></tr>
<tr class="memitem:ga373edae826e8be329bd95655b5524642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n)&#160;&#160;&#160;((port) + 0x10 + (24 * (n)))</td></tr>
<tr class="memitem:ga237da62e1a3cd1d7df5f97453a123d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td></tr>
<tr class="memitem:gaa50ac3f6fce8e2d6783c4b241b3b9298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td></tr>
<tr class="memitem:gabb325344bf3ab820d93354e366861e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gabb325344bf3ab820d93354e366861e70">DMA1_STREAM0</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(0)</td></tr>
<tr class="memitem:gaa2a9ef0918dfa94c18970a59a638be35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa2a9ef0918dfa94c18970a59a638be35">DMA1_STREAM1</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(1)</td></tr>
<tr class="memitem:ga7aa893ebe356de882dfc096bb4640d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7aa893ebe356de882dfc096bb4640d4c">DMA1_STREAM2</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(2)</td></tr>
<tr class="memitem:ga6e8be57ac11cbec15bc3e78b6ba5ef98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6e8be57ac11cbec15bc3e78b6ba5ef98">DMA1_STREAM3</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(3)</td></tr>
<tr class="memitem:ga39e838dea0fa600e475a0e3b2d1a7a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga39e838dea0fa600e475a0e3b2d1a7a8f">DMA1_STREAM4</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(4)</td></tr>
<tr class="memitem:gac10b6313da1f7943da3f9c5b04ad86e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac10b6313da1f7943da3f9c5b04ad86e7">DMA1_STREAM5</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(5)</td></tr>
<tr class="memitem:ga1a5e1a8ed679141575cfd595ff1a5c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga1a5e1a8ed679141575cfd595ff1a5c41">DMA1_STREAM6</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(6)</td></tr>
<tr class="memitem:gad65baca06f113a2340e5e00abb25fc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad65baca06f113a2340e5e00abb25fc78">DMA1_STREAM7</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(7)</td></tr>
<tr class="memitem:ga0b6fa3a07607a6d9eb6f305f1ca1a345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0b6fa3a07607a6d9eb6f305f1ca1a345">DMA2_STREAM0</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(0)</td></tr>
<tr class="memitem:ga9b270e74a56d5a37e65ee890af39ce7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9b270e74a56d5a37e65ee890af39ce7a">DMA2_STREAM1</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(1)</td></tr>
<tr class="memitem:gafb683f8af7af0075e2b253a815ac53e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gafb683f8af7af0075e2b253a815ac53e6">DMA2_STREAM2</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(2)</td></tr>
<tr class="memitem:ga14fe483b7785fe05710877fed9ab07c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga14fe483b7785fe05710877fed9ab07c8">DMA2_STREAM3</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(3)</td></tr>
<tr class="memitem:ga5b012d6c35e0154a0323abea3326a239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5b012d6c35e0154a0323abea3326a239">DMA2_STREAM4</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(4)</td></tr>
<tr class="memitem:ga57a817146fe5ca233e8a8af2366b8796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga57a817146fe5ca233e8a8af2366b8796">DMA2_STREAM5</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(5)</td></tr>
<tr class="memitem:gaa805a63d66104f6f0dc048f9d063ed49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa805a63d66104f6f0dc048f9d063ed49">DMA2_STREAM6</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(6)</td></tr>
<tr class="memitem:gaf73ac59b037781c5cc0cc3562ffacadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf73ac59b037781c5cc0cc3562ffacadc">DMA2_STREAM7</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(7)</td></tr>
<tr class="memitem:ga1cf8882b2c868df74fc89f835110900c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga1cf8882b2c868df74fc89f835110900c">DMA_LISR</a>(port)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(port + 0x00)</td></tr>
<tr class="memitem:gada1651a6726ca6dc707018fa0dcd1e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gada1651a6726ca6dc707018fa0dcd1e0a">DMA1_LISR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga1cf8882b2c868df74fc89f835110900c">DMA_LISR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>)</td></tr>
<tr class="memitem:ga006a5b530e31ba5ee55890983deffb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga006a5b530e31ba5ee55890983deffb25">DMA2_LISR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga1cf8882b2c868df74fc89f835110900c">DMA_LISR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>)</td></tr>
<tr class="memitem:ga6c1afc873de85a731bbb5f6691071b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6c1afc873de85a731bbb5f6691071b4e">DMA_HISR</a>(port)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(port + 0x04)</td></tr>
<tr class="memitem:ga2eedb4c57bfb6541a33eb01d7507d805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2eedb4c57bfb6541a33eb01d7507d805">DMA1_HISR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga6c1afc873de85a731bbb5f6691071b4e">DMA_HISR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>)</td></tr>
<tr class="memitem:gab09df81a2839f59c46f13f8550c6346d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gab09df81a2839f59c46f13f8550c6346d">DMA2_HISR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga6c1afc873de85a731bbb5f6691071b4e">DMA_HISR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>)</td></tr>
<tr class="memitem:ga5c986a020aa4a378754bb99615d94d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5c986a020aa4a378754bb99615d94d7b">DMA_LIFCR</a>(port)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(port + 0x08)</td></tr>
<tr class="memitem:gafcab6410344e059272e6f6f08eb75368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gafcab6410344e059272e6f6f08eb75368">DMA1_LIFCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga5c986a020aa4a378754bb99615d94d7b">DMA_LIFCR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>)</td></tr>
<tr class="memitem:ga781231b235ba0433a0c0c939b3516ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga781231b235ba0433a0c0c939b3516ff0">DMA2_LIFCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga5c986a020aa4a378754bb99615d94d7b">DMA_LIFCR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>)</td></tr>
<tr class="memitem:ga2b9dfd8607d952ee263d992491e543d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2b9dfd8607d952ee263d992491e543d1">DMA_HIFCR</a>(port)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(port + 0x0C)</td></tr>
<tr class="memitem:ga72bdd3df3f0f6beddc8f3d6e1c50304c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga72bdd3df3f0f6beddc8f3d6e1c50304c">DMA1_HIFCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga2b9dfd8607d952ee263d992491e543d1">DMA_HIFCR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>)</td></tr>
<tr class="memitem:ga3f95cefca1b883b04d48a7cd21a14ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3f95cefca1b883b04d48a7cd21a14ecf">DMA2_HIFCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga2b9dfd8607d952ee263d992491e543d1">DMA_HIFCR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>)</td></tr>
<tr class="memitem:ga84ffa5dbbb264df435db69e9cdd84e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(port, n)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x00)</td></tr>
<tr class="memitem:ga11456f79e1e295e75cd8bad72486181f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td></tr>
<tr class="memitem:ga0ed5bf07e2aa31f9a6cf529cf1fff8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td></tr>
<tr class="memitem:gac6f9b86977b4ea6c4851bca8f794e132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac6f9b86977b4ea6c4851bca8f794e132">DMA1_S0CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(0)</td></tr>
<tr class="memitem:ga5d7bdef8c4943f4af34b7d17aaf36f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5d7bdef8c4943f4af34b7d17aaf36f7c">DMA1_S1CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(1)</td></tr>
<tr class="memitem:ga277357f800b508b8d2bdb5ce0bd3ca98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga277357f800b508b8d2bdb5ce0bd3ca98">DMA1_S2CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(2)</td></tr>
<tr class="memitem:gab822c0403883e8c570ff3f5fe75184de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gab822c0403883e8c570ff3f5fe75184de">DMA1_S3CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(3)</td></tr>
<tr class="memitem:gaa42e51614999448250ac200eb1c84e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa42e51614999448250ac200eb1c84e89">DMA1_S4CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(4)</td></tr>
<tr class="memitem:ga4fa799e005e3ca23ccaf73661f151242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga4fa799e005e3ca23ccaf73661f151242">DMA1_S5CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(5)</td></tr>
<tr class="memitem:gadc7d472c42ecbac81772ae568b57cbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadc7d472c42ecbac81772ae568b57cbc9">DMA1_S6CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(6)</td></tr>
<tr class="memitem:gaa36811536d60b7082dd41234336625c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa36811536d60b7082dd41234336625c4">DMA1_S7CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(7)</td></tr>
<tr class="memitem:ga63d2f4e7ae4e1d323519714c34aedd33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga63d2f4e7ae4e1d323519714c34aedd33">DMA2_S0CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(0)</td></tr>
<tr class="memitem:ga10e4c411c0539e863a726e250e99a53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga10e4c411c0539e863a726e250e99a53e">DMA2_S1CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(1)</td></tr>
<tr class="memitem:ga31a68dbcd4cfb5c2f606881054c769e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga31a68dbcd4cfb5c2f606881054c769e8">DMA2_S2CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(2)</td></tr>
<tr class="memitem:ga2583a3d085e82b5afe0a17486e357b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2583a3d085e82b5afe0a17486e357b46">DMA2_S3CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(3)</td></tr>
<tr class="memitem:gab745e52f0b8a0ada24c0e013b6f417f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gab745e52f0b8a0ada24c0e013b6f417f2">DMA2_S4CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(4)</td></tr>
<tr class="memitem:ga62aa55fcfc52b0b6af06596ce90f5cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga62aa55fcfc52b0b6af06596ce90f5cb3">DMA2_S5CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(5)</td></tr>
<tr class="memitem:ga7069fea64397b32559b70fa2f1ae8318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7069fea64397b32559b70fa2f1ae8318">DMA2_S6CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(6)</td></tr>
<tr class="memitem:ga6fa0eb413131b25edb469fa679460ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6fa0eb413131b25edb469fa679460ce4">DMA2_S7CR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(7)</td></tr>
<tr class="memitem:gaf0ae68be4984d257d353fe849f95e230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">DMA_SNDTR</a>(port, n)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x04)</td></tr>
<tr class="memitem:ga7ab1262c4cee97ee0284e819c2809605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">DMA_SNDTR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td></tr>
<tr class="memitem:ga200f073b5fd4a5a65c81136c4c2237c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">DMA_SNDTR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td></tr>
<tr class="memitem:gac486d784a2b1e591e97277ff37d19bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac486d784a2b1e591e97277ff37d19bc9">DMA1_S0NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(0)</td></tr>
<tr class="memitem:ga7d65376c5ab4ae4999df027da59b82a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7d65376c5ab4ae4999df027da59b82a4">DMA1_S1NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(1)</td></tr>
<tr class="memitem:gac0de2b2494a1bd8ba596c214bf4cb011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac0de2b2494a1bd8ba596c214bf4cb011">DMA1_S2NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(2)</td></tr>
<tr class="memitem:ga68d6a2de33b1990e095240452ebf116f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga68d6a2de33b1990e095240452ebf116f">DMA1_S3NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(3)</td></tr>
<tr class="memitem:ga64ecc17b76961b7530cb108068e8e9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga64ecc17b76961b7530cb108068e8e9f6">DMA1_S4NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(4)</td></tr>
<tr class="memitem:gad2a74bf8afa77c0077dae226c2914b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad2a74bf8afa77c0077dae226c2914b77">DMA1_S5NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(5)</td></tr>
<tr class="memitem:ga24427bad51984fe2b634e08ef32c9d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga24427bad51984fe2b634e08ef32c9d34">DMA1_S6NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(6)</td></tr>
<tr class="memitem:ga8193237ea01174e76dd935667f0a85cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga8193237ea01174e76dd935667f0a85cf">DMA1_S7NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(7)</td></tr>
<tr class="memitem:ga3c867b3b55d2e1d6ad2e725fa04ab770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3c867b3b55d2e1d6ad2e725fa04ab770">DMA2_S0NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(0)</td></tr>
<tr class="memitem:ga08e4207f009790bbf707ad349035add9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga08e4207f009790bbf707ad349035add9">DMA2_S1NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(1)</td></tr>
<tr class="memitem:ga5ed8f104145f8203f46913a6e1961ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5ed8f104145f8203f46913a6e1961ad6">DMA2_S2NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(2)</td></tr>
<tr class="memitem:ga69a49a902833499dd49a04b83a826758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga69a49a902833499dd49a04b83a826758">DMA2_S3NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(3)</td></tr>
<tr class="memitem:ga27e7f75b0f76da53409eab1c18818541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga27e7f75b0f76da53409eab1c18818541">DMA2_S4NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(4)</td></tr>
<tr class="memitem:gade94961499438624c3ad3187839d91c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gade94961499438624c3ad3187839d91c6">DMA2_S5NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(5)</td></tr>
<tr class="memitem:ga75325da563774c977191eca9f39dfde1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga75325da563774c977191eca9f39dfde1">DMA2_S6NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(6)</td></tr>
<tr class="memitem:ga19e2919f6dc9b31bfdd40fb7d406e4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga19e2919f6dc9b31bfdd40fb7d406e4e5">DMA2_S7NDTR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(7)</td></tr>
<tr class="memitem:gaf1e6eef691bf13f842b2f140fab99369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf1e6eef691bf13f842b2f140fab99369">DMA_SPAR</a>(port, n)&#160;&#160;&#160;*(volatile void **)(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x08)</td></tr>
<tr class="memitem:gae403e30129e2a688b7bc5bad28324a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf1e6eef691bf13f842b2f140fab99369">DMA_SPAR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td></tr>
<tr class="memitem:ga49b36810f1afe62ee5d4afc0379995e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf1e6eef691bf13f842b2f140fab99369">DMA_SPAR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td></tr>
<tr class="memitem:ga1081f1ed6b15d96b8e4f341f31847241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga1081f1ed6b15d96b8e4f341f31847241">DMA1_S0PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(0)</td></tr>
<tr class="memitem:gae51c8bc7585fc447037973a7fc563b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae51c8bc7585fc447037973a7fc563b38">DMA1_S1PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(1)</td></tr>
<tr class="memitem:gab2abf4cbf8d4453a48a480bd14335d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gab2abf4cbf8d4453a48a480bd14335d40">DMA1_S2PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(2)</td></tr>
<tr class="memitem:ga69d084d4c14c14b0dc7c886d1f82b4d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga69d084d4c14c14b0dc7c886d1f82b4d5">DMA1_S3PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(3)</td></tr>
<tr class="memitem:ga3b1ee36d9f95395dd7705ed41e4f7dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3b1ee36d9f95395dd7705ed41e4f7dd3">DMA1_S4PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(4)</td></tr>
<tr class="memitem:ga099320a4ea3dde3d2dec14e271ff7dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga099320a4ea3dde3d2dec14e271ff7dfc">DMA1_S5PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(5)</td></tr>
<tr class="memitem:ga391efad95a5a1fdcd59bbafac3d3160d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga391efad95a5a1fdcd59bbafac3d3160d">DMA1_S6PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(6)</td></tr>
<tr class="memitem:ga13b6dead1ccd32daafdf9d8676d60de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga13b6dead1ccd32daafdf9d8676d60de2">DMA1_S7PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(7)</td></tr>
<tr class="memitem:ga6712c2e806a539c859eadadbe803d2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6712c2e806a539c859eadadbe803d2ed">DMA2_S0PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(0)</td></tr>
<tr class="memitem:gabea01c773dc6f8574992ef6b21115299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gabea01c773dc6f8574992ef6b21115299">DMA2_S1PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(1)</td></tr>
<tr class="memitem:ga427a015a2a04eb7968d1420c905edd04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga427a015a2a04eb7968d1420c905edd04">DMA2_S2PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(2)</td></tr>
<tr class="memitem:ga4e7460f876327fcab46f3f45553ab088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga4e7460f876327fcab46f3f45553ab088">DMA2_S3PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(3)</td></tr>
<tr class="memitem:ga6b070b3cdbe084639265dc44d8d03100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6b070b3cdbe084639265dc44d8d03100">DMA2_S4PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(4)</td></tr>
<tr class="memitem:ga2b48b3df6c471ec3784db0c355aca89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2b48b3df6c471ec3784db0c355aca89f">DMA2_S5PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(5)</td></tr>
<tr class="memitem:gae42dc29196a8b270d89cc02e1e938415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae42dc29196a8b270d89cc02e1e938415">DMA2_S6PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(6)</td></tr>
<tr class="memitem:gac707973374874490b6502686dc57e84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac707973374874490b6502686dc57e84f">DMA2_S7PAR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(7)</td></tr>
<tr class="memitem:ga2ac093c52bc4db800b46204d12356da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2ac093c52bc4db800b46204d12356da4">DMA_SM0AR</a>(port, n)&#160;&#160;&#160;*(volatile void **)(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x0c)</td></tr>
<tr class="memitem:gac285ba585d732b0bbf04dad369d7a48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga2ac093c52bc4db800b46204d12356da4">DMA_SM0AR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td></tr>
<tr class="memitem:ga86c782f1c908d5059379beee7f4752e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga2ac093c52bc4db800b46204d12356da4">DMA_SM0AR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td></tr>
<tr class="memitem:gab44d309cf18a811acd58ea1762f055a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gab44d309cf18a811acd58ea1762f055a9">DMA1_S0M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(0)</td></tr>
<tr class="memitem:gaca598ac74b7668eae689a76d61a91348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaca598ac74b7668eae689a76d61a91348">DMA1_S1M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(1)</td></tr>
<tr class="memitem:ga4d79a8f6a232cf4c07f094b1082023b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga4d79a8f6a232cf4c07f094b1082023b9">DMA1_S2M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(2)</td></tr>
<tr class="memitem:ga619689afc0c6b1e7c987120af2588fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga619689afc0c6b1e7c987120af2588fbe">DMA1_S3M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(3)</td></tr>
<tr class="memitem:gaf4413434797ed78c5b396fb05068922a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf4413434797ed78c5b396fb05068922a">DMA1_S4M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(4)</td></tr>
<tr class="memitem:ga12bcc63be3a7e33b84d362fae0adffa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga12bcc63be3a7e33b84d362fae0adffa0">DMA1_S5M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(5)</td></tr>
<tr class="memitem:ga98b06ec340749811cc383ff1e2f097bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga98b06ec340749811cc383ff1e2f097bd">DMA1_S6M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(6)</td></tr>
<tr class="memitem:gae8dc0268425c34d6ba36ab51208bd43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae8dc0268425c34d6ba36ab51208bd43e">DMA1_S7M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(7)</td></tr>
<tr class="memitem:ga616509f09ef415c22699a5b1d64db8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga616509f09ef415c22699a5b1d64db8d5">DMA2_S0M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(0)</td></tr>
<tr class="memitem:ga0084afcb955e22838edcad3b8f9bc2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0084afcb955e22838edcad3b8f9bc2a3">DMA2_S1M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(1)</td></tr>
<tr class="memitem:gaf4685ff895fd5a7523153ea97fd48430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf4685ff895fd5a7523153ea97fd48430">DMA2_S2M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(2)</td></tr>
<tr class="memitem:ga26bf611992205f18f7495e23e06e3255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga26bf611992205f18f7495e23e06e3255">DMA2_S3M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(3)</td></tr>
<tr class="memitem:ga7d77630cda53ceadba307a5c455f77ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7d77630cda53ceadba307a5c455f77ad">DMA2_S4M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(4)</td></tr>
<tr class="memitem:ga6ebf0e3ddb637a71e0f2d27805a1aec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6ebf0e3ddb637a71e0f2d27805a1aec2">DMA2_S5M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(5)</td></tr>
<tr class="memitem:gac6f35b25038caffefc16870a0a40f1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac6f35b25038caffefc16870a0a40f1bf">DMA2_S6M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(6)</td></tr>
<tr class="memitem:gaf73db9fc4f0d1872c1dff809e54f927e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf73db9fc4f0d1872c1dff809e54f927e">DMA2_S7M0AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(7)</td></tr>
<tr class="memitem:ga220658f19d3669ad1fa71049f9bae5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga220658f19d3669ad1fa71049f9bae5fc">DMA_SM1AR</a>(port, n)&#160;&#160;&#160;*(volatile void **)(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x10)</td></tr>
<tr class="memitem:gaf357d97bb0f447e9f0f437a17cebfc46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga220658f19d3669ad1fa71049f9bae5fc">DMA_SM1AR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td></tr>
<tr class="memitem:gad952f8b347452937c6b59ac521441482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga220658f19d3669ad1fa71049f9bae5fc">DMA_SM1AR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td></tr>
<tr class="memitem:ga48730e56ed07531c301aa1dc67e53e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga48730e56ed07531c301aa1dc67e53e2d">DMA1_S0M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(0)</td></tr>
<tr class="memitem:gaac528daa7dc150e14720af83f073049e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaac528daa7dc150e14720af83f073049e">DMA1_S1M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(1)</td></tr>
<tr class="memitem:ga68715be6db413796baac83cdaf60fc0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga68715be6db413796baac83cdaf60fc0f">DMA1_S2M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(2)</td></tr>
<tr class="memitem:ga2441df1f5261e6958dcb742ccf54ff31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2441df1f5261e6958dcb742ccf54ff31">DMA1_S3M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(3)</td></tr>
<tr class="memitem:ga86eddfd65e6422e93acb0afac8cceb22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga86eddfd65e6422e93acb0afac8cceb22">DMA1_S4M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(4)</td></tr>
<tr class="memitem:ga47fb155cfacfefdb871d33fe5d44cf00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga47fb155cfacfefdb871d33fe5d44cf00">DMA1_S5M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(5)</td></tr>
<tr class="memitem:gaa409d4e648c1c4868c2b8dfd406f4631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa409d4e648c1c4868c2b8dfd406f4631">DMA1_S6M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(6)</td></tr>
<tr class="memitem:gad76a017ae0c8b4095bf9d170617f4df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad76a017ae0c8b4095bf9d170617f4df2">DMA1_S7M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(7)</td></tr>
<tr class="memitem:gaab5cb55fa0de55a1e09eb5d6d2fd7712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaab5cb55fa0de55a1e09eb5d6d2fd7712">DMA2_S0M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(0)</td></tr>
<tr class="memitem:gad9ead7f762f2cc590c2c8a3a4609d980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad9ead7f762f2cc590c2c8a3a4609d980">DMA2_S1M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(1)</td></tr>
<tr class="memitem:ga01e5f1f9433fab93827110a539f9269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga01e5f1f9433fab93827110a539f9269e">DMA2_S2M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(2)</td></tr>
<tr class="memitem:gaa8cc2e3825c542bc311efddcd81134ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa8cc2e3825c542bc311efddcd81134ca">DMA2_S3M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(3)</td></tr>
<tr class="memitem:ga66b44060fb0a6f5a81334d961d46594e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga66b44060fb0a6f5a81334d961d46594e">DMA2_S4M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(4)</td></tr>
<tr class="memitem:ga0e6a2ae22fba8d89615ee953204c27d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0e6a2ae22fba8d89615ee953204c27d1">DMA2_S5M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(5)</td></tr>
<tr class="memitem:ga5920fd5e01c765884b8266fee1e5145c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5920fd5e01c765884b8266fee1e5145c">DMA2_S6M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(6)</td></tr>
<tr class="memitem:ga2386377436ee318192d16941759dda7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2386377436ee318192d16941759dda7b">DMA2_S7M1AR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(7)</td></tr>
<tr class="memitem:ga02a15265c2385224ab3a1391f53e1c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(port, n)&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x14)</td></tr>
<tr class="memitem:ga52b9ad2b38d46241eb8c2fa52a392606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td></tr>
<tr class="memitem:ga97b29777056c1ff5fbacbc533ea32371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(n)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td></tr>
<tr class="memitem:ga2eb0680f6f0d599c680d5660ee024d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2eb0680f6f0d599c680d5660ee024d19">DMA1_S0FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(0)</td></tr>
<tr class="memitem:ga62cb923404caf886f388209b332bffff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga62cb923404caf886f388209b332bffff">DMA1_S1FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(1)</td></tr>
<tr class="memitem:ga724cbeb74ded686dbab6455647977d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga724cbeb74ded686dbab6455647977d21">DMA1_S2FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(2)</td></tr>
<tr class="memitem:ga3040c3b6f13fb4b7d262ea966e87f45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3040c3b6f13fb4b7d262ea966e87f45b">DMA1_S3FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(3)</td></tr>
<tr class="memitem:gaa99b1ff56f7e4def547039b0ae59ee8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa99b1ff56f7e4def547039b0ae59ee8a">DMA1_S4FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(4)</td></tr>
<tr class="memitem:gac552f85032025e052ec89788b612ccaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac552f85032025e052ec89788b612ccaa">DMA1_S5FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(5)</td></tr>
<tr class="memitem:ga9fff2e019b3dd018346b1a8171b53937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9fff2e019b3dd018346b1a8171b53937">DMA1_S6FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(6)</td></tr>
<tr class="memitem:gafa1f2886ae13400716b69243c6a5bf50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gafa1f2886ae13400716b69243c6a5bf50">DMA1_S7FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(7)</td></tr>
<tr class="memitem:ga6d77a1da37de2f67564a63ef295896e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6d77a1da37de2f67564a63ef295896e7">DMA2_S0FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(0)</td></tr>
<tr class="memitem:ga4716ab2528b6f0c01595eea4548488f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga4716ab2528b6f0c01595eea4548488f1">DMA2_S1FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(1)</td></tr>
<tr class="memitem:ga7686b73c7cee5b38ae4f5241145402ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7686b73c7cee5b38ae4f5241145402ae">DMA2_S2FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(2)</td></tr>
<tr class="memitem:ga706085ec87149e7cda8dac9c5968ffe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga706085ec87149e7cda8dac9c5968ffe0">DMA2_S3FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(3)</td></tr>
<tr class="memitem:gae66b5561b2f614ed98b0f965e0ccbf6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae66b5561b2f614ed98b0f965e0ccbf6c">DMA2_S4FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(4)</td></tr>
<tr class="memitem:ga87412e8f5f83925d056852800068a9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga87412e8f5f83925d056852800068a9e8">DMA2_S5FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(5)</td></tr>
<tr class="memitem:ga7d0940d23c958e809357ff22b37021b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7d0940d23c958e809357ff22b37021b0">DMA2_S6FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(6)</td></tr>
<tr class="memitem:ga3058aec22f6a176f48e99d27c4209ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3058aec22f6a176f48e99d27c4209ade">DMA2_S7FCR</a>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(7)</td></tr>
<tr class="memitem:gabb6767ef7efe5b6e57580e8f615e6ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gabb6767ef7efe5b6e57580e8f615e6ec2">DMA_ISR_OFFSET</a>(stream)&#160;&#160;&#160;(6*(stream &amp; 0x01)+16*((stream &amp; 0x02) &gt;&gt; 1))</td></tr>
<tr class="memitem:ga3b10d190e03d234b3e45a6e2b0becdde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3b10d190e03d234b3e45a6e2b0becdde">DMA_ISR_FLAGS</a>&#160;&#160;&#160;(<a class="el" href="group__dma__if__offset.html#ga2c8801aec540e13e326ef2bd903829fc">DMA_ISR_TCIF</a> | <a class="el" href="group__dma__if__offset.html#ga054576dc467aee546360251c00885bb0">DMA_ISR_HTIF</a> | <a class="el" href="group__dma__if__offset.html#gafa1760dddffd565c829d98862fa2bdf2">DMA_ISR_TEIF</a> | <a class="el" href="group__dma__if__offset.html#ga27ef21fd8d1050dc8c4a5064b9e2f402">DMA_ISR_DMEIF</a> | <a class="el" href="group__dma__if__offset.html#gacc09c2a28d94586d5c53b716b56af610">DMA_ISR_FEIF</a>)</td></tr>
<tr class="memitem:ga32989a27e6f23ef043a5e7be4c59feb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga32989a27e6f23ef043a5e7be4c59feb6">DMA_ISR_MASK</a>(stream)&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga3b10d190e03d234b3e45a6e2b0becdde">DMA_ISR_FLAGS</a> &lt;&lt; <a class="el" href="group__dma__defines.html#gabb6767ef7efe5b6e57580e8f615e6ec2">DMA_ISR_OFFSET</a>(stream)</td></tr>
<tr class="memitem:ga79bcc3f8e773206a66aba95c6f889d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga72de97ebc9d063dceb38bada91c44878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gad43cdafa5acfcd683b7a2ee8976dd8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga6181727d13abbc46283ff22ce359e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gadbc3f7e52c0688bed4b71fa37666901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:gafbc4fecde60c09e12f10113a156bb922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memitem:gaa4903814bfc12dd6193416374fbddf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:ga0cd826db0b9ea5544d1a93beb90f8972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga04304a9f8891e325247c0aaa4c9fac72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:gae02aec39ded937b3ce816d3df4520d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga99c42b194213872753460ef9b7745213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:gabc7edcd7404f0dcf19a724dfad22026a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga74d540802cadde42bdd6debae5d8ab89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga5367443a1378eef82aed62ca22763952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:ga01fd1397b41221f5bdf6f107cb92e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:ga5dfaba3a5db7cdcbddf9ee5974b44c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:gaa10c891ee2ec333b7f87eea5886d574f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="memitem:ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:gacab90057201b1da9774308ff3fb6cfa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gaf716f1bc12ea70f49802d84fb77646e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga9005d4b958193fbd701c879eede467c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gadba8d24329c676d70560eda0b8c1e5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gafcce25c245499f9e62cb757e1871d973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga0d62494b31bb830433ddd683f4872519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memitem:gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:gaf16fb0e5d87f704c89824f961bfb7637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga8617bf8160d1027879ffd354e04908d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:ga64f15eaf1dd30450d1d35ee517507321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gafb297f94bde8d1aea580683d466ca8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:gab7b58e7ba316d3fc296f4433b3e62c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga1a7ec01955fb504a5aa4f9f16a9ac52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:ga0d39c14138e9ff216c203b288137144b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:gad29468aa609150e241d9ae62c477cf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:gadea53385fca360f16c4474db1cf18bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:ga960f094539b5afc7f9d5e45b7909afe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:gaf535d1a3209d2e2e0e616e2d7501525d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="memitem:gad20a0a5e103def436d4e329fc0888482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:gadf6b8892189f3779f7fecf529ed87c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gafe80a122bf0537e8c95877ccf2b7b6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga5824a64683ce2039260c952d989bf420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga44f83ba08feb98240a553403d977b8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gab7a0b2cc41c63504195714614e59dc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga96cea0049553ab806bbc956f52528c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memitem:ga9a5aea54a390886f7de82e87e6dfc936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:gaf6d8adf52567aee2969492db65d448d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:gad2f38b0c141a9afb3943276dacdcb969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:ga7494c54901b8f5bcb4894d20b8cfafed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gae0f58173c721a4cee3f3885b352fa2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga7680fc5f5e6c0032044f1d8ab7766de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:gaa9d761752657a3d268da5434a04c6c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:gae19254e8ad726a73c6edc01bc7cf2cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:ga52d6df2b5ab2b43da273a702fe139b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:gad9432964145dc55af9186aea425e9963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:gabea10cdf2d3b0773b4e6b7fc9422f361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:ga0a51c601387d1ae49333d5ace8ae86ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:ga0ed3ab4e5d7975f985eb25dc65f99be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="memitem:ga5210736d34dc24eb9507975921233137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:ga1e5ea118900178d4fa2d19656c1b48ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga0d70d58a4423ac8973c30ddbc7404b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gaf8f0afa9a6526f7f4413766417a56be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga42e529507a40f0dc4c16da7cc6d659db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga9a4e90af967fa0a76c842384264e0e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memitem:ga15b404d9e1601cf3627cbf0163b50221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:ga33394fe20a3567c8baaeb15ad9aab586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga2cef7eeccd11737c1ebf5735284046cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:gaa55d19705147a6ee16effe9ec1012a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga39a0a7f42498f71dedae8140483b7ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga7f73fa93a4e01fbf279e920eca139807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga69e01e2f6a5cd1c800321e4121f8e788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:gaed7cbbbc0602d00e101e3f57aa3b696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:gacd88be16962491e41e586f5109014bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga50332abe2e7b5a4f9cffd65d9a29382a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:gad70bf852fd8c24d79fcc104c950a589f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:ga84ab215e0b217547745beefb65dfefdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:ga95e9989cbd70b18d833bb4cfcb8afce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="memitem:gadf8056629f4948fb236b4339e213cc69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:gaabf69fe92e9a44167535365b0fe4ea9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gacaecc56f94a9af756d077cf7df1b6c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gaeee99c36ba3ea56cdb4f73a0b01fb602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga13a7fe097608bc5031d42ba69effed20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga11f412d256043bec3e01ceef7f2099f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:gac9c983f44820518668fba11a4c50bb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac9c983f44820518668fba11a4c50bb4c">DMA_SxCR_DIR_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memitem:gad0d6d0169da045158c61141d784d9d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad0d6d0169da045158c61141d784d9d4f">DMA_SxCR_DIR_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="memitem:gadc248dbc519cc580621cdadcdd8741fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:ga29c5d5c559dd14646fdc170e74f1f03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga771a295832a584a3777ede523a691719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:ga468be66e356701b43fd042d61019117d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga468be66e356701b43fd042d61019117d">DMA_SxCR_PSIZE_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="memitem:gac3daa2d0c3a3f9b25cf83a6c74fa6329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gac3daa2d0c3a3f9b25cf83a6c74fa6329">DMA_SxCR_PSIZE_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga2208295e71de0f78c77530391a2605cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2208295e71de0f78c77530391a2605cf">DMA_SxCR_MSIZE_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memitem:ga3d02d137f12afb7f89786d2275d9f400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3d02d137f12afb7f89786d2275d9f400">DMA_SxCR_MSIZE_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 13)</td></tr>
<tr class="memitem:gaeb929908d2e7fdef2136c20c93377c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga33211e80749f56d7ecea589899d15a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga33211e80749f56d7ecea589899d15a3d">DMA_SxCR_PL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memitem:gaa783648c398fb2e32cb8880b31c5cfb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa783648c398fb2e32cb8880b31c5cfb1">DMA_SxCR_PL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga53a1cde736b2afc5a394a67849f0c497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:gadd36c677ee53f56dc408cd549e64cf7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:gaf78efd2954e31b90cdd8694aacb28cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf78efd2954e31b90cdd8694aacb28cd0">DMA_SxCR_PBURST_SHIFT</a>&#160;&#160;&#160;21</td></tr>
<tr class="memitem:ga8ef82abd39506e9e63fac3348eebed6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga8ef82abd39506e9e63fac3348eebed6e">DMA_SxCR_PBURST_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga20ea3ea9874062208fc50eb3d7c67c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga20ea3ea9874062208fc50eb3d7c67c4d">DMA_SxCR_MBURST_SHIFT</a>&#160;&#160;&#160;23</td></tr>
<tr class="memitem:gaba4f176e94faad9b324c0cfce582c590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaba4f176e94faad9b324c0cfce582c590">DMA_SxCR_MBURST_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 23)</td></tr>
<tr class="memitem:ga03a71dcd8185ccfaa16725ebe9ec487a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga03a71dcd8185ccfaa16725ebe9ec487a">DMA_SxCR_CHSEL_SHIFT</a>&#160;&#160;&#160;25</td></tr>
<tr class="memitem:gaa94af3601c6eb8edb1ded8e74198799f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa94af3601c6eb8edb1ded8e74198799f">DMA_SxCR_CHSEL_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 25)</td></tr>
<tr class="memitem:gaf9160d70a35242586b9fb074d2e6b25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf9160d70a35242586b9fb074d2e6b25a">DMA_SxCR_CHSEL</a>(n)&#160;&#160;&#160;(n &lt;&lt; <a class="el" href="group__dma__defines.html#ga03a71dcd8185ccfaa16725ebe9ec487a">DMA_SxCR_CHSEL_SHIFT</a>)</td></tr>
<tr class="memitem:ga9cf93147a7d186ea14fe06b3de860cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9cf93147a7d186ea14fe06b3de860cbb">DMA_SxFCR_FTH_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:gaa369c56b6b1657057a4d8a423062ed83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa369c56b6b1657057a4d8a423062ed83">DMA_SxFCR_FTH_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga89406bb954742665691c0ac2f8d95ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga69b99fc13de80969a6b3694d05bad785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga69b99fc13de80969a6b3694d05bad785">DMA_SxFCR_FS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:gad83feb1e3be065d3251b58277cfb2273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gad83feb1e3be065d3251b58277cfb2273">DMA_SxFCR_FS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 3)</td></tr>
<tr class="memitem:gaba9ca2264bc381abe0f4183729ab1fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga42ed4c62751a40c00056541e65fb392d"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga42ed4c62751a40c00056541e65fb392d">dma_stream_reset</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga42ed4c62751a40c00056541e65fb392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Reset.  <a href="#ga42ed4c62751a40c00056541e65fb392d"></a><br/></td></tr>
<tr class="memitem:ga5c0470a08b21008f5a931874880c4cee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga5c0470a08b21008f5a931874880c4cee">dma_clear_interrupt_flags</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> interrupts)</td></tr>
<tr class="memdesc:ga5c0470a08b21008f5a931874880c4cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Clear Interrupt Flag.  <a href="#ga5c0470a08b21008f5a931874880c4cee"></a><br/></td></tr>
<tr class="memitem:ga3f097eabdc84317f65ead7f003377ab8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3f097eabdc84317f65ead7f003377ab8">dma_get_interrupt_flag</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> interrupt)</td></tr>
<tr class="memdesc:ga3f097eabdc84317f65ead7f003377ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Read Interrupt Flag.  <a href="#ga3f097eabdc84317f65ead7f003377ab8"></a><br/></td></tr>
<tr class="memitem:ga0ea6a19503965c32eaaa85c7bd1afafc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0ea6a19503965c32eaaa85c7bd1afafc">dma_set_transfer_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> direction)</td></tr>
<tr class="memdesc:ga0ea6a19503965c32eaaa85c7bd1afafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Transfer Direction.  <a href="#ga0ea6a19503965c32eaaa85c7bd1afafc"></a><br/></td></tr>
<tr class="memitem:ga4e73942551cab31bbe3a4e004a4f93b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga4e73942551cab31bbe3a4e004a4f93b0">dma_set_priority</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> prio)</td></tr>
<tr class="memdesc:ga4e73942551cab31bbe3a4e004a4f93b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Priority.  <a href="#ga4e73942551cab31bbe3a4e004a4f93b0"></a><br/></td></tr>
<tr class="memitem:ga2b95f28d28220c0efd799e2d110f45fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2b95f28d28220c0efd799e2d110f45fa">dma_set_memory_size</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mem_size)</td></tr>
<tr class="memdesc:ga2b95f28d28220c0efd799e2d110f45fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Memory Word Width.  <a href="#ga2b95f28d28220c0efd799e2d110f45fa"></a><br/></td></tr>
<tr class="memitem:ga067a01d037d4fafb9b2a2e21b8030a79"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga067a01d037d4fafb9b2a2e21b8030a79">dma_set_peripheral_size</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> peripheral_size)</td></tr>
<tr class="memdesc:ga067a01d037d4fafb9b2a2e21b8030a79"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Word Width.  <a href="#ga067a01d037d4fafb9b2a2e21b8030a79"></a><br/></td></tr>
<tr class="memitem:ga387a649146bffc4de16989271aa57ce6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga387a649146bffc4de16989271aa57ce6">dma_enable_memory_increment_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga387a649146bffc4de16989271aa57ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Memory Increment after Transfer.  <a href="#ga387a649146bffc4de16989271aa57ce6"></a><br/></td></tr>
<tr class="memitem:gaa668c99d665129a8e627bfd120f8fdee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa668c99d665129a8e627bfd120f8fdee">dma_disable_memory_increment_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memdesc:gaa668c99d665129a8e627bfd120f8fdee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Memory Increment after Transfer.  <a href="#gaa668c99d665129a8e627bfd120f8fdee"></a><br/></td></tr>
<tr class="memitem:gacd78d1f802084da720779970144f7d2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gacd78d1f802084da720779970144f7d2a">dma_enable_peripheral_increment_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gacd78d1f802084da720779970144f7d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Variable Sized Peripheral Increment after Transfer.  <a href="#gacd78d1f802084da720779970144f7d2a"></a><br/></td></tr>
<tr class="memitem:ga2b4d26d2919a322b98c7e4d350d98218"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2b4d26d2919a322b98c7e4d350d98218">dma_disable_peripheral_increment_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> channel)</td></tr>
<tr class="memdesc:ga2b4d26d2919a322b98c7e4d350d98218"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Peripheral Increment after Transfer.  <a href="#ga2b4d26d2919a322b98c7e4d350d98218"></a><br/></td></tr>
<tr class="memitem:gadbb1a2fafa41e32d76f41d22966e2ddf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadbb1a2fafa41e32d76f41d22966e2ddf">dma_enable_fixed_peripheral_increment_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gadbb1a2fafa41e32d76f41d22966e2ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Fixed Sized Peripheral Increment after Transfer.  <a href="#gadbb1a2fafa41e32d76f41d22966e2ddf"></a><br/></td></tr>
<tr class="memitem:ga4357d9c2cce6820220880cfba461ddc5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga4357d9c2cce6820220880cfba461ddc5">dma_enable_circular_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga4357d9c2cce6820220880cfba461ddc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Memory Circular Mode.  <a href="#ga4357d9c2cce6820220880cfba461ddc5"></a><br/></td></tr>
<tr class="memitem:ga80b497897ab64ea7a455325c5c6beb88"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga80b497897ab64ea7a455325c5c6beb88">dma_channel_select</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> channel)</td></tr>
<tr class="memdesc:ga80b497897ab64ea7a455325c5c6beb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Channel Select.  <a href="#ga80b497897ab64ea7a455325c5c6beb88"></a><br/></td></tr>
<tr class="memitem:gaa56a7d0e9f3080ee118c89b9c698f619"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa56a7d0e9f3080ee118c89b9c698f619">dma_set_memory_burst</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> burst)</td></tr>
<tr class="memdesc:gaa56a7d0e9f3080ee118c89b9c698f619"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Memory Burst Configuration.  <a href="#gaa56a7d0e9f3080ee118c89b9c698f619"></a><br/></td></tr>
<tr class="memitem:ga0840be17a0164d92a952e7e5bbe9f0ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0840be17a0164d92a952e7e5bbe9f0ea">dma_set_peripheral_burst</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> burst)</td></tr>
<tr class="memdesc:ga0840be17a0164d92a952e7e5bbe9f0ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Burst Configuration.  <a href="#ga0840be17a0164d92a952e7e5bbe9f0ea"></a><br/></td></tr>
<tr class="memitem:ga3e9058b9a31d7bdc7faf25f21b4cd161"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3e9058b9a31d7bdc7faf25f21b4cd161">dma_set_initial_target</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> memory)</td></tr>
<tr class="memdesc:ga3e9058b9a31d7bdc7faf25f21b4cd161"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Initial Target Memory.  <a href="#ga3e9058b9a31d7bdc7faf25f21b4cd161"></a><br/></td></tr>
<tr class="memitem:ga508471ce9dcc24efad93fa2e3f94b748"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga508471ce9dcc24efad93fa2e3f94b748">dma_get_target</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga508471ce9dcc24efad93fa2e3f94b748"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Read Current Memory Target.  <a href="#ga508471ce9dcc24efad93fa2e3f94b748"></a><br/></td></tr>
<tr class="memitem:ga6096867a4cc26c84528a1436aecaa52f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga6096867a4cc26c84528a1436aecaa52f">dma_enable_double_buffer_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga6096867a4cc26c84528a1436aecaa52f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Double Buffer Mode.  <a href="#ga6096867a4cc26c84528a1436aecaa52f"></a><br/></td></tr>
<tr class="memitem:ga20fd2fb68c8f1c6d440d15af5264ad23"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga20fd2fb68c8f1c6d440d15af5264ad23">dma_disable_double_buffer_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga20fd2fb68c8f1c6d440d15af5264ad23"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Double Buffer Mode.  <a href="#ga20fd2fb68c8f1c6d440d15af5264ad23"></a><br/></td></tr>
<tr class="memitem:gacb22b2d0c008d166d4eff61cb0ad41cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gacb22b2d0c008d166d4eff61cb0ad41cf">dma_set_peripheral_flow_control</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gacb22b2d0c008d166d4eff61cb0ad41cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set Peripheral Flow Control.  <a href="#gacb22b2d0c008d166d4eff61cb0ad41cf"></a><br/></td></tr>
<tr class="memitem:gab801cfdb74f87c90af2435b47b1b5806"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gab801cfdb74f87c90af2435b47b1b5806">dma_set_dma_flow_control</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gab801cfdb74f87c90af2435b47b1b5806"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set DMA Flow Control.  <a href="#gab801cfdb74f87c90af2435b47b1b5806"></a><br/></td></tr>
<tr class="memitem:ga44bac096c7f6f16310dcd6018dd11ec6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga44bac096c7f6f16310dcd6018dd11ec6">dma_enable_transfer_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga44bac096c7f6f16310dcd6018dd11ec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Transfer Error.  <a href="#ga44bac096c7f6f16310dcd6018dd11ec6"></a><br/></td></tr>
<tr class="memitem:ga66e0c7b08350cff91a0056fb877e134d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga66e0c7b08350cff91a0056fb877e134d">dma_disable_transfer_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga66e0c7b08350cff91a0056fb877e134d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Transfer Error.  <a href="#ga66e0c7b08350cff91a0056fb877e134d"></a><br/></td></tr>
<tr class="memitem:gadb1424572c99abed55409f8f9d9c0770"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadb1424572c99abed55409f8f9d9c0770">dma_enable_half_transfer_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gadb1424572c99abed55409f8f9d9c0770"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Transfer Half Complete.  <a href="#gadb1424572c99abed55409f8f9d9c0770"></a><br/></td></tr>
<tr class="memitem:ga9cf44d7f437a3022cb04c4fcc94699d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9cf44d7f437a3022cb04c4fcc94699d8">dma_disable_half_transfer_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga9cf44d7f437a3022cb04c4fcc94699d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Transfer Half Complete.  <a href="#ga9cf44d7f437a3022cb04c4fcc94699d8"></a><br/></td></tr>
<tr class="memitem:gaa0c004f4beb0a0552400bc0c3b0e2d45"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaa0c004f4beb0a0552400bc0c3b0e2d45">dma_enable_transfer_complete_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gaa0c004f4beb0a0552400bc0c3b0e2d45"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Transfer Complete.  <a href="#gaa0c004f4beb0a0552400bc0c3b0e2d45"></a><br/></td></tr>
<tr class="memitem:gaf86fe4e326cd7500557fb77a23561c4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gaf86fe4e326cd7500557fb77a23561c4b">dma_disable_transfer_complete_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gaf86fe4e326cd7500557fb77a23561c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Transfer Complete.  <a href="#gaf86fe4e326cd7500557fb77a23561c4b"></a><br/></td></tr>
<tr class="memitem:ga1b38dbfcd08570b6c1c76430560e5734"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga1b38dbfcd08570b6c1c76430560e5734">dma_fifo_status</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga1b38dbfcd08570b6c1c76430560e5734"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Get FIFO Status.  <a href="#ga1b38dbfcd08570b6c1c76430560e5734"></a><br/></td></tr>
<tr class="memitem:ga9ed60ff3a7753a7e97db7d6cdc7d4590"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga9ed60ff3a7753a7e97db7d6cdc7d4590">dma_enable_direct_mode_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga9ed60ff3a7753a7e97db7d6cdc7d4590"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable Interrupt on Direct Mode Error.  <a href="#ga9ed60ff3a7753a7e97db7d6cdc7d4590"></a><br/></td></tr>
<tr class="memitem:gae5bd785334f757a0deb94fd32b911161"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gae5bd785334f757a0deb94fd32b911161">dma_disable_direct_mode_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gae5bd785334f757a0deb94fd32b911161"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable Interrupt on Direct Mode Error.  <a href="#gae5bd785334f757a0deb94fd32b911161"></a><br/></td></tr>
<tr class="memitem:ga8f4431b94cee03c98cf69d6bb9d37273"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga8f4431b94cee03c98cf69d6bb9d37273">dma_enable_fifo_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga8f4431b94cee03c98cf69d6bb9d37273"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Interrupt on FIFO Error.  <a href="#ga8f4431b94cee03c98cf69d6bb9d37273"></a><br/></td></tr>
<tr class="memitem:ga4e491aaddefe1915784b77dd03caf917"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga4e491aaddefe1915784b77dd03caf917">dma_disable_fifo_error_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga4e491aaddefe1915784b77dd03caf917"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Disable Interrupt on FIFO Error.  <a href="#ga4e491aaddefe1915784b77dd03caf917"></a><br/></td></tr>
<tr class="memitem:ga3b562e1845f3a6b5436a5fa78a4954f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga3b562e1845f3a6b5436a5fa78a4954f1">dma_enable_direct_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga3b562e1845f3a6b5436a5fa78a4954f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Direct Mode.  <a href="#ga3b562e1845f3a6b5436a5fa78a4954f1"></a><br/></td></tr>
<tr class="memitem:ga2048378199ef568404905348c2a88914"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2048378199ef568404905348c2a88914">dma_enable_fifo_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga2048378199ef568404905348c2a88914"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable FIFO Mode.  <a href="#ga2048378199ef568404905348c2a88914"></a><br/></td></tr>
<tr class="memitem:ga78dd3ae2d812110282aa6e6878151142"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga78dd3ae2d812110282aa6e6878151142">dma_set_fifo_threshold</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> threshold)</td></tr>
<tr class="memdesc:ga78dd3ae2d812110282aa6e6878151142"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Set FIFO Threshold.  <a href="#ga78dd3ae2d812110282aa6e6878151142"></a><br/></td></tr>
<tr class="memitem:gadbba52dabdfddc96f6cf2f99eb79ed0e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#gadbba52dabdfddc96f6cf2f99eb79ed0e">dma_enable_stream</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:gadbba52dabdfddc96f6cf2f99eb79ed0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Enable.  <a href="#gadbba52dabdfddc96f6cf2f99eb79ed0e"></a><br/></td></tr>
<tr class="memitem:ga83feda3eee5b4c928e179814edf00dcc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga83feda3eee5b4c928e179814edf00dcc">dma_disable_stream</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream)</td></tr>
<tr class="memdesc:ga83feda3eee5b4c928e179814edf00dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Disable.  <a href="#ga83feda3eee5b4c928e179814edf00dcc"></a><br/></td></tr>
<tr class="memitem:ga0c66c7d1f2180986e1cb5cc33f2e5ffb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga0c66c7d1f2180986e1cb5cc33f2e5ffb">dma_set_peripheral_address</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> address)</td></tr>
<tr class="memdesc:ga0c66c7d1f2180986e1cb5cc33f2e5ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Peripheral Address.  <a href="#ga0c66c7d1f2180986e1cb5cc33f2e5ffb"></a><br/></td></tr>
<tr class="memitem:ga96c283b368df58291ba660ff9ffa04f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga96c283b368df58291ba660ff9ffa04f7">dma_set_memory_address</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> address)</td></tr>
<tr class="memdesc:ga96c283b368df58291ba660ff9ffa04f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Base Memory Address 0.  <a href="#ga96c283b368df58291ba660ff9ffa04f7"></a><br/></td></tr>
<tr class="memitem:ga28e354c039983c7b470cf478ca28802f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga28e354c039983c7b470cf478ca28802f">dma_set_memory_address_1</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> address)</td></tr>
<tr class="memdesc:ga28e354c039983c7b470cf478ca28802f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Base Memory Address 1.  <a href="#ga28e354c039983c7b470cf478ca28802f"></a><br/></td></tr>
<tr class="memitem:ga2031e06052340a4175ecc508a66edd55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__defines.html#ga2031e06052340a4175ecc508a66edd55">dma_set_number_of_data</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stream, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a> number)</td></tr>
<tr class="memdesc:ga2031e06052340a4175ecc508a66edd55"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Stream Set the Transfer Block Size.  <a href="#ga2031e06052340a4175ecc508a66edd55"></a><br/></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<p>Defined Constants and Types for the STM32F4xx DMA Controller. </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>30 November 2012</dd></dl>
<p>LGPL License Terms <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2011 Fergus Noble <a href="#" onclick="location.href='mai'+'lto:'+'fer'+'gu'+'sno'+'bl'+'e@g'+'ma'+'il.'+'co'+'m'; return false;">fergu<span style="display: none;">.nosp@m.</span>snob<span style="display: none;">.nosp@m.</span>le@gm<span style="display: none;">.nosp@m.</span>ail.<span style="display: none;">.nosp@m.</span>com</a> </dd>
<dd>
 &copy;  2012 Ken Sarkies <a href="#" onclick="location.href='mai'+'lto:'+'ksa'+'rk'+'ies'+'@i'+'nte'+'rn'+'ode'+'.o'+'n.n'+'et'; return false;">ksark<span style="display: none;">.nosp@m.</span>ies@<span style="display: none;">.nosp@m.</span>inter<span style="display: none;">.nosp@m.</span>node<span style="display: none;">.nosp@m.</span>.on.n<span style="display: none;">.nosp@m.</span>et</a> </dd></dl>
<h2>Macro Definition Documentation</h2>
<a class="anchor" id="gacc16d2a5937f7585320a98f7f6b578f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1&#160;&#160;&#160;<a class="el" href="memorymap_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00039">39</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72bdd3df3f0f6beddc8f3d6e1c50304c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_HIFCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga2b9dfd8607d952ee263d992491e543d1">DMA_HIFCR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00098">98</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eedb4c57bfb6541a33eb01d7507d805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_HISR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga6c1afc873de85a731bbb5f6691071b4e">DMA_HISR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00088">88</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcab6410344e059272e6f6f08eb75368"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_LIFCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga5c986a020aa4a378754bb99615d94d7b">DMA_LIFCR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00093">93</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada1651a6726ca6dc707018fa0dcd1e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_LISR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga1cf8882b2c868df74fc89f835110900c">DMA_LISR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00083">83</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6f9b86977b4ea6c4851bca8f794e132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S0CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00108">108</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eb0680f6f0d599c680d5660ee024d19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S0FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00223">223</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab44d309cf18a811acd58ea1762f055a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S0M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00177">177</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48730e56ed07531c301aa1dc67e53e2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S0M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00200">200</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac486d784a2b1e591e97277ff37d19bc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S0NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00131">131</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1081f1ed6b15d96b8e4f341f31847241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S0PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00154">154</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d7bdef8c4943f4af34b7d17aaf36f7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S1CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00109">109</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62cb923404caf886f388209b332bffff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S1FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00224">224</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca598ac74b7668eae689a76d61a91348"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S1M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00178">178</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac528daa7dc150e14720af83f073049e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S1M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00201">201</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d65376c5ab4ae4999df027da59b82a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S1NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00132">132</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae51c8bc7585fc447037973a7fc563b38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S1PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00155">155</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga277357f800b508b8d2bdb5ce0bd3ca98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S2CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00110">110</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga724cbeb74ded686dbab6455647977d21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S2FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00225">225</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d79a8f6a232cf4c07f094b1082023b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S2M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00179">179</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68715be6db413796baac83cdaf60fc0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S2M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00202">202</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0de2b2494a1bd8ba596c214bf4cb011"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S2NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00133">133</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2abf4cbf8d4453a48a480bd14335d40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S2PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00156">156</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab822c0403883e8c570ff3f5fe75184de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S3CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00111">111</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3040c3b6f13fb4b7d262ea966e87f45b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S3FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00226">226</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga619689afc0c6b1e7c987120af2588fbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S3M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00180">180</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2441df1f5261e6958dcb742ccf54ff31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S3M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00203">203</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68d6a2de33b1990e095240452ebf116f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S3NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00134">134</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69d084d4c14c14b0dc7c886d1f82b4d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S3PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00157">157</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa42e51614999448250ac200eb1c84e89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S4CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00112">112</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa99b1ff56f7e4def547039b0ae59ee8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S4FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00227">227</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4413434797ed78c5b396fb05068922a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S4M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00181">181</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86eddfd65e6422e93acb0afac8cceb22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S4M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00204">204</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64ecc17b76961b7530cb108068e8e9f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S4NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00135">135</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b1ee36d9f95395dd7705ed41e4f7dd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S4PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00158">158</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fa799e005e3ca23ccaf73661f151242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S5CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00113">113</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac552f85032025e052ec89788b612ccaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S5FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00228">228</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12bcc63be3a7e33b84d362fae0adffa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S5M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00182">182</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47fb155cfacfefdb871d33fe5d44cf00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S5M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00205">205</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2a74bf8afa77c0077dae226c2914b77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S5NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00136">136</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga099320a4ea3dde3d2dec14e271ff7dfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S5PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00159">159</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc7d472c42ecbac81772ae568b57cbc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S6CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00114">114</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fff2e019b3dd018346b1a8171b53937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S6FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00229">229</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98b06ec340749811cc383ff1e2f097bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S6M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00183">183</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa409d4e648c1c4868c2b8dfd406f4631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S6M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00206">206</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24427bad51984fe2b634e08ef32c9d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S6NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00137">137</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga391efad95a5a1fdcd59bbafac3d3160d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S6PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00160">160</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa36811536d60b7082dd41234336625c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S7CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">DMA1_SCR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00115">115</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa1f2886ae13400716b69243c6a5bf50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S7FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">DMA1_SFCR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00230">230</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8dc0268425c34d6ba36ab51208bd43e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S7M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">DMA1_SM0AR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00184">184</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad76a017ae0c8b4095bf9d170617f4df2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S7M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">DMA1_SM1AR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00207">207</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8193237ea01174e76dd935667f0a85cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S7NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">DMA1_SNDTR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00138">138</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13b6dead1ccd32daafdf9d8676d60de2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_S7PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">DMA1_SPAR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00161">161</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11456f79e1e295e75cd8bad72486181f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_SCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00105">105</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52b9ad2b38d46241eb8c2fa52a392606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_SFCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00220">220</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac285ba585d732b0bbf04dad369d7a48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_SM0AR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga2ac093c52bc4db800b46204d12356da4">DMA_SM0AR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00174">174</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf357d97bb0f447e9f0f437a17cebfc46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_SM1AR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga220658f19d3669ad1fa71049f9bae5fc">DMA_SM1AR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00197">197</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ab1262c4cee97ee0284e819c2809605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_SNDTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">DMA_SNDTR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00128">128</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae403e30129e2a688b7bc5bad28324a7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_SPAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf1e6eef691bf13f842b2f140fab99369">DMA_SPAR</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00151">151</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga237da62e1a3cd1d7df5f97453a123d4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_STREAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(<a class="el" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00058">58</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb325344bf3ab820d93354e366861e70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_STREAM0&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00061">61</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2a9ef0918dfa94c18970a59a638be35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_STREAM1&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00062">62</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7aa893ebe356de882dfc096bb4640d4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_STREAM2&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00063">63</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e8be57ac11cbec15bc3e78b6ba5ef98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_STREAM3&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00064">64</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39e838dea0fa600e475a0e3b2d1a7a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_STREAM4&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00065">65</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac10b6313da1f7943da3f9c5b04ad86e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_STREAM5&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00066">66</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a5e1a8ed679141575cfd595ff1a5c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_STREAM6&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00067">67</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad65baca06f113a2340e5e00abb25fc78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_STREAM7&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">DMA1_STREAM</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00068">68</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga506520140eec1708bc7570c49bdf972d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2&#160;&#160;&#160;<a class="el" href="memorymap_8h.html#ab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00040">40</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f95cefca1b883b04d48a7cd21a14ecf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_HIFCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga2b9dfd8607d952ee263d992491e543d1">DMA_HIFCR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00099">99</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab09df81a2839f59c46f13f8550c6346d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_HISR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga6c1afc873de85a731bbb5f6691071b4e">DMA_HISR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00089">89</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga781231b235ba0433a0c0c939b3516ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_LIFCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga5c986a020aa4a378754bb99615d94d7b">DMA_LIFCR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00094">94</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga006a5b530e31ba5ee55890983deffb25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_LISR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga1cf8882b2c868df74fc89f835110900c">DMA_LISR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00084">84</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63d2f4e7ae4e1d323519714c34aedd33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S0CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00117">117</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d77a1da37de2f67564a63ef295896e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S0FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00232">232</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga616509f09ef415c22699a5b1d64db8d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S0M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00186">186</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab5cb55fa0de55a1e09eb5d6d2fd7712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S0M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00209">209</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c867b3b55d2e1d6ad2e725fa04ab770"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S0NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00140">140</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6712c2e806a539c859eadadbe803d2ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S0PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00163">163</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10e4c411c0539e863a726e250e99a53e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S1CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00118">118</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4716ab2528b6f0c01595eea4548488f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S1FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00233">233</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0084afcb955e22838edcad3b8f9bc2a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S1M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00187">187</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9ead7f762f2cc590c2c8a3a4609d980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S1M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00210">210</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08e4207f009790bbf707ad349035add9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S1NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00141">141</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabea01c773dc6f8574992ef6b21115299"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S1PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00164">164</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31a68dbcd4cfb5c2f606881054c769e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S2CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00119">119</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7686b73c7cee5b38ae4f5241145402ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S2FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00234">234</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4685ff895fd5a7523153ea97fd48430"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S2M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00188">188</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01e5f1f9433fab93827110a539f9269e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S2M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00211">211</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ed8f104145f8203f46913a6e1961ad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S2NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00142">142</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga427a015a2a04eb7968d1420c905edd04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S2PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00165">165</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2583a3d085e82b5afe0a17486e357b46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S3CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00120">120</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga706085ec87149e7cda8dac9c5968ffe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S3FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00235">235</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26bf611992205f18f7495e23e06e3255"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S3M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00189">189</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8cc2e3825c542bc311efddcd81134ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S3M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00212">212</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69a49a902833499dd49a04b83a826758"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S3NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00143">143</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e7460f876327fcab46f3f45553ab088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S3PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00166">166</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab745e52f0b8a0ada24c0e013b6f417f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S4CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00121">121</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae66b5561b2f614ed98b0f965e0ccbf6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S4FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00236">236</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d77630cda53ceadba307a5c455f77ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S4M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00190">190</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66b44060fb0a6f5a81334d961d46594e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S4M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00213">213</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27e7f75b0f76da53409eab1c18818541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S4NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00144">144</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b070b3cdbe084639265dc44d8d03100"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S4PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00167">167</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62aa55fcfc52b0b6af06596ce90f5cb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S5CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00122">122</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87412e8f5f83925d056852800068a9e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S5FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00237">237</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ebf0e3ddb637a71e0f2d27805a1aec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S5M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00191">191</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e6a2ae22fba8d89615ee953204c27d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S5M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00214">214</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade94961499438624c3ad3187839d91c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S5NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00145">145</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b48b3df6c471ec3784db0c355aca89f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S5PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00168">168</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7069fea64397b32559b70fa2f1ae8318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S6CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00123">123</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d0940d23c958e809357ff22b37021b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S6FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00238">238</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6f35b25038caffefc16870a0a40f1bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S6M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00192">192</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5920fd5e01c765884b8266fee1e5145c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S6M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00215">215</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75325da563774c977191eca9f39dfde1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S6NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00146">146</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae42dc29196a8b270d89cc02e1e938415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S6PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00169">169</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fa0eb413131b25edb469fa679460ce4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S7CR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">DMA2_SCR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00124">124</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3058aec22f6a176f48e99d27c4209ade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S7FCR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">DMA2_SFCR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00239">239</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf73db9fc4f0d1872c1dff809e54f927e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S7M0AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">DMA2_SM0AR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00193">193</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2386377436ee318192d16941759dda7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S7M1AR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">DMA2_SM1AR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00216">216</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19e2919f6dc9b31bfdd40fb7d406e4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S7NDTR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">DMA2_SNDTR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00147">147</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac707973374874490b6502686dc57e84f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_S7PAR&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">DMA2_SPAR</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00170">170</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ed5bf07e2aa31f9a6cf529cf1fff8dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_SCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00106">106</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97b29777056c1ff5fbacbc533ea32371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_SFCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00221">221</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga86c782f1c908d5059379beee7f4752e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_SM0AR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga2ac093c52bc4db800b46204d12356da4">DMA_SM0AR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00175">175</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad952f8b347452937c6b59ac521441482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_SM1AR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga220658f19d3669ad1fa71049f9bae5fc">DMA_SM1AR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00198">198</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga200f073b5fd4a5a65c81136c4c2237c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_SNDTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">DMA_SNDTR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00129">129</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49b36810f1afe62ee5d4afc0379995e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_SPAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaf1e6eef691bf13f842b2f140fab99369">DMA_SPAR</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00152">152</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa50ac3f6fce8e2d6783c4b241b3b9298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_STREAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(<a class="el" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>, n)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00059">59</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b6fa3a07607a6d9eb6f305f1ca1a345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_STREAM0&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00070">70</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b270e74a56d5a37e65ee890af39ce7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_STREAM1&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00071">71</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb683f8af7af0075e2b253a815ac53e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_STREAM2&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00072">72</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14fe483b7785fe05710877fed9ab07c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_STREAM3&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00073">73</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b012d6c35e0154a0323abea3326a239"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_STREAM4&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00074">74</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57a817146fe5ca233e8a8af2366b8796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_STREAM5&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00075">75</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa805a63d66104f6f0dc048f9d063ed49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_STREAM6&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00076">76</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf73ac59b037781c5cc0cc3562ffacadc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_STREAM7&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">DMA2_STREAM</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00077">77</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b9dfd8607d952ee263d992491e543d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(port + 0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00097">97</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d70d58a4423ac8973c30ddbc7404b44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CDMEIF4&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00347">347</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15b404d9e1601cf3627cbf0163b50221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CDMEIF5&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00353">353</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f73fa93a4e01fbf279e920eca139807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CDMEIF6&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00359">359</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad70bf852fd8c24d79fcc104c950a589f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CDMEIF7&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00365">365</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e5ea118900178d4fa2d19656c1b48ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CFEIF4&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00346">346</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a4e90af967fa0a76c842384264e0e52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CFEIF5&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00352">352</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39a0a7f42498f71dedae8140483b7ced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CFEIF6&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00358">358</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50332abe2e7b5a4f9cffd65d9a29382a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CFEIF7&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00364">364</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8f0afa9a6526f7f4413766417a56be8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CHTIF4&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00349">349</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cef7eeccd11737c1ebf5735284046cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CHTIF5&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00355">355</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed7cbbbc0602d00e101e3f57aa3b696a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CHTIF6&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00361">361</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95e9989cbd70b18d833bb4cfcb8afce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CHTIF7&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00367">367</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42e529507a40f0dc4c16da7cc6d659db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CTCIF4&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00350">350</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa55d19705147a6ee16effe9ec1012a72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CTCIF5&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00356">356</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd88be16962491e41e586f5109014bc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CTCIF6&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00362">362</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf8056629f4948fb236b4339e213cc69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CTCIF7&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00368">368</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CTEIF4&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00348">348</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33394fe20a3567c8baaeb15ad9aab586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CTEIF5&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00354">354</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69e01e2f6a5cd1c800321e4121f8e788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CTEIF6&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00360">360</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84ab215e0b217547745beefb65dfefdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HIFCR_CTEIF7&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00366">366</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c1afc873de85a731bbb5f6691071b4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(port + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00087">87</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00122">dma_get_interrupt_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf716f1bc12ea70f49802d84fb77646e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_DMEIF4&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00295">295</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5ee964eee9c88fa28d32ce3ea6478f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_DMEIF5&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00301">301</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7b58e7ba316d3fc296f4433b3e62c38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_DMEIF6&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00307">307</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bb23848f8a022a47ab4abd5aa9b7d39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_DMEIF7&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00313">313</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacab90057201b1da9774308ff3fb6cfa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_FEIF4&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00294">294</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d62494b31bb830433ddd683f4872519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_FEIF5&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00300">300</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb297f94bde8d1aea580683d466ca8ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_FEIF6&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00306">306</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadea53385fca360f16c4474db1cf18bc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_FEIF7&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00312">312</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadba8d24329c676d70560eda0b8c1e5b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_HTIF4&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00297">297</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8617bf8160d1027879ffd354e04908d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_HTIF5&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00303">303</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d39c14138e9ff216c203b288137144b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_HTIF6&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00309">309</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf535d1a3209d2e2e0e616e2d7501525d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_HTIF7&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00315">315</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcce25c245499f9e62cb757e1871d973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TCIF4&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00298">298</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64f15eaf1dd30450d1d35ee517507321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TCIF5&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00304">304</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad29468aa609150e241d9ae62c477cf45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TCIF6&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00310">310</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad20a0a5e103def436d4e329fc0888482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TCIF7&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00316">316</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9005d4b958193fbd701c879eede467c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TEIF4&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00296">296</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf16fb0e5d87f704c89824f961bfb7637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TEIF5&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00302">302</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a7ec01955fb504a5aa4f9f16a9ac52c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TEIF6&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00308">308</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga960f094539b5afc7f9d5e45b7909afe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HISR_TEIF7&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00314">314</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b10d190e03d234b3e45a6e2b0becdde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_FLAGS&#160;&#160;&#160;(<a class="el" href="group__dma__if__offset.html#ga2c8801aec540e13e326ef2bd903829fc">DMA_ISR_TCIF</a> | <a class="el" href="group__dma__if__offset.html#ga054576dc467aee546360251c00885bb0">DMA_ISR_HTIF</a> | <a class="el" href="group__dma__if__offset.html#gafa1760dddffd565c829d98862fa2bdf2">DMA_ISR_TEIF</a> | <a class="el" href="group__dma__if__offset.html#ga27ef21fd8d1050dc8c4a5064b9e2f402">DMA_ISR_DMEIF</a> | <a class="el" href="group__dma__if__offset.html#gacc09c2a28d94586d5c53b716b56af610">DMA_ISR_FEIF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00263">263</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32989a27e6f23ef043a5e7be4c59feb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_MASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">stream</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dma__defines.html#ga3b10d190e03d234b3e45a6e2b0becdde">DMA_ISR_FLAGS</a> &lt;&lt; <a class="el" href="group__dma__defines.html#gabb6767ef7efe5b6e57580e8f615e6ec2">DMA_ISR_OFFSET</a>(stream)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00264">264</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gabb6767ef7efe5b6e57580e8f615e6ec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">stream</td><td>)</td>
          <td>&#160;&#160;&#160;(6*(stream &amp; 0x01)+16*((stream &amp; 0x02) &gt;&gt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00262">262</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00122">dma_get_interrupt_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c986a020aa4a378754bb99615d94d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(port + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00092">92</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gafe80a122bf0537e8c95877ccf2b7b6d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CDMEIF0&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00321">321</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a5aea54a390886f7de82e87e6dfc936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CDMEIF1&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00327">327</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7680fc5f5e6c0032044f1d8ab7766de8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CDMEIF2&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00333">333</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabea10cdf2d3b0773b4e6b7fc9422f361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CDMEIF3&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00339">339</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf6b8892189f3779f7fecf529ed87c74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CFEIF0&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00320">320</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96cea0049553ab806bbc956f52528c37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CFEIF1&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00326">326</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae0f58173c721a4cee3f3885b352fa2a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CFEIF2&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00332">332</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9432964145dc55af9186aea425e9963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CFEIF3&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00338">338</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44f83ba08feb98240a553403d977b8d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CHTIF0&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00323">323</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2f38b0c141a9afb3943276dacdcb969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CHTIF1&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00329">329</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae19254e8ad726a73c6edc01bc7cf2cfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CHTIF2&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00335">335</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ed3ab4e5d7975f985eb25dc65f99be3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CHTIF3&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00341">341</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7a0b2cc41c63504195714614e59dc8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CTCIF0&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00324">324</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7494c54901b8f5bcb4894d20b8cfafed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CTCIF1&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00330">330</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52d6df2b5ab2b43da273a702fe139b59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CTCIF2&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00336">336</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5210736d34dc24eb9507975921233137"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CTCIF3&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00342">342</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5824a64683ce2039260c952d989bf420"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CTEIF0&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00322">322</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6d8adf52567aee2969492db65d448d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CTEIF1&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00328">328</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9d761752657a3d268da5434a04c6c6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CTEIF2&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00334">334</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a51c601387d1ae49333d5ace8ae86ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LIFCR_CTEIF3&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00340">340</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1cf8882b2c868df74fc89f835110900c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(port + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00082">82</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00122">dma_get_interrupt_flag()</a>.</p>

</div>
</div>
<a class="anchor" id="ga72de97ebc9d063dceb38bada91c44878"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_DMEIF0&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00269">269</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4903814bfc12dd6193416374fbddf8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_DMEIF1&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00275">275</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc7edcd7404f0dcf19a724dfad22026a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_DMEIF2&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00281">281</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01fd1397b41221f5bdf6f107cb92e196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_DMEIF3&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00287">287</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79bcc3f8e773206a66aba95c6f889d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_FEIF0&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00268">268</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbc4fecde60c09e12f10113a156bb922"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_FEIF1&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00274">274</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99c42b194213872753460ef9b7745213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_FEIF2&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00280">280</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5367443a1378eef82aed62ca22763952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_FEIF3&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00286">286</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6181727d13abbc46283ff22ce359e3b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_HTIF0&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00271">271</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04304a9f8891e325247c0aaa4c9fac72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_HTIF1&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00277">277</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ca25185d14a1f0c208ec8ceadc787a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_HTIF2&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00283">283</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa10c891ee2ec333b7f87eea5886d574f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_HTIF3&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00289">289</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbc3f7e52c0688bed4b71fa37666901d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TCIF0&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00272">272</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae02aec39ded937b3ce816d3df4520d9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TCIF1&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00278">278</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf21350cce8c4cb5d7c6fcf5edc930cf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TCIF2&#160;&#160;&#160;(1 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00284">284</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga44e5bf8adbb2646d325cba8d5dd670d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TCIF3&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00290">290</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad43cdafa5acfcd683b7a2ee8976dd8ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TEIF0&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00270">270</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cd826db0b9ea5544d1a93beb90f8972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TEIF1&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00276">276</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74d540802cadde42bdd6debae5d8ab89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TEIF2&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00282">282</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5dfaba3a5db7cdcbddf9ee5974b44c2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LISR_TEIF3&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00288">288</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84ffa5dbbb264df435db69e9cdd84e49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00104">104</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00337">dma_channel_select()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00579">dma_disable_direct_mode_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00446">dma_disable_double_buffer_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00529">dma_disable_half_transfer_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00245">dma_disable_memory_increment_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00278">dma_disable_peripheral_increment_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00693">dma_disable_stream()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00554">dma_disable_transfer_complete_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00504">dma_disable_transfer_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00318">dma_enable_circular_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00566">dma_enable_direct_mode_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00434">dma_enable_double_buffer_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00296">dma_enable_fixed_peripheral_increment_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00516">dma_enable_half_transfer_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00231">dma_enable_memory_increment_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00263">dma_enable_peripheral_increment_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00679">dma_enable_stream()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00541">dma_enable_transfer_complete_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00491">dma_enable_transfer_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00413">dma_get_target()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00479">dma_set_dma_flow_control()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00393">dma_set_initial_target()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00733">dma_set_memory_address()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00753">dma_set_memory_address_1()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00355">dma_set_memory_burst()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00191">dma_set_memory_size()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00712">dma_set_peripheral_address()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00374">dma_set_peripheral_burst()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00463">dma_set_peripheral_flow_control()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00212">dma_set_peripheral_size()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00172">dma_set_priority()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00146">dma_set_transfer_mode()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga02a15265c2385224ab3a1391f53e1c62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SFCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00219">219</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00604">dma_disable_fifo_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00636">dma_enable_direct_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00591">dma_enable_fifo_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00650">dma_enable_fifo_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00620">dma_fifo_status()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00666">dma_set_fifo_threshold()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ac093c52bc4db800b46204d12356da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SM0AR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;*(volatile void **)(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00173">173</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00733">dma_set_memory_address()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga220658f19d3669ad1fa71049f9bae5fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SM1AR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;*(volatile void **)(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00196">196</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00753">dma_set_memory_address_1()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0ae68be4984d257d353fe849f95e230"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SNDTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00127">127</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00771">dma_set_number_of_data()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1e6eef691bf13f842b2f140fab99369"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SPAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;*(volatile void **)(<a class="el" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">DMA_STREAM</a>(port, n) + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00150">150</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00712">dma_set_peripheral_address()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga373edae826e8be329bd95655b5524642"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STREAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((port) + 0x10 + (24 * (n)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00057">57</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9160d70a35242586b9fb074d2e6b25a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_CHSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(n &lt;&lt; <a class="el" href="group__dma__defines.html#ga03a71dcd8185ccfaa16725ebe9ec487a">DMA_SxCR_CHSEL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00493">493</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa94af3601c6eb8edb1ded8e74198799f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_CHSEL_MASK&#160;&#160;&#160;(7 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00492">492</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03a71dcd8185ccfaa16725ebe9ec487a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_CHSEL_SHIFT&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00491">491</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc248dbc519cc580621cdadcdd8741fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_CIRC&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00398">398</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00318">dma_enable_circular_mode()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00146">dma_set_transfer_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="gadd36c677ee53f56dc408cd549e64cf7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_CT&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00447">447</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00413">dma_get_target()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00393">dma_set_initial_target()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00733">dma_set_memory_address()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00753">dma_set_memory_address_1()</a>.</p>

</div>
</div>
<a class="anchor" id="ga53a1cde736b2afc5a394a67849f0c497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_DBM&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00445">445</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00446">dma_disable_double_buffer_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00434">dma_enable_double_buffer_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00733">dma_set_memory_address()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00753">dma_set_memory_address_1()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00146">dma_set_transfer_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="gad0d6d0169da045158c61141d784d9d4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_DIR_MASK&#160;&#160;&#160;(3 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00395">395</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00146">dma_set_transfer_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="gac9c983f44820518668fba11a4c50bb4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_DIR_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00394">394</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacaecc56f94a9af756d077cf7df1b6c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_DMEIE&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00375">375</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00579">dma_disable_direct_mode_error_interrupt()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00566">dma_enable_direct_mode_error_interrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="gaabf69fe92e9a44167535365b0fe4ea9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_EN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00373">373</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00693">dma_disable_stream()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00679">dma_enable_stream()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00733">dma_set_memory_address()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00753">dma_set_memory_address_1()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00712">dma_set_peripheral_address()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00059">dma_stream_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga13a7fe097608bc5031d42ba69effed20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_HTIE&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00379">379</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00529">dma_disable_half_transfer_interrupt()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00516">dma_enable_half_transfer_interrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="gaba4f176e94faad9b324c0cfce582c590"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_MBURST_MASK&#160;&#160;&#160;(3 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00475">475</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00355">dma_set_memory_burst()</a>.</p>

</div>
</div>
<a class="anchor" id="ga20ea3ea9874062208fc50eb3d7c67c4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_MBURST_SHIFT&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00474">474</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga771a295832a584a3777ede523a691719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_MINC&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00402">402</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00245">dma_disable_memory_increment_mode()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00231">dma_enable_memory_increment_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d02d137f12afb7f89786d2275d9f400"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_MSIZE_MASK&#160;&#160;&#160;(3 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00426">426</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00191">dma_set_memory_size()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2208295e71de0f78c77530391a2605cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_MSIZE_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00425">425</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ef82abd39506e9e63fac3348eebed6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_PBURST_MASK&#160;&#160;&#160;(3 &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00462">462</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00374">dma_set_peripheral_burst()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf78efd2954e31b90cdd8694aacb28cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_PBURST_SHIFT&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00461">461</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11f412d256043bec3e01ceef7f2099f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_PFCTRL&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00383">383</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00479">dma_set_dma_flow_control()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00463">dma_set_peripheral_flow_control()</a>.</p>

</div>
</div>
<a class="anchor" id="ga29c5d5c559dd14646fdc170e74f1f03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_PINC&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00400">400</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00278">dma_disable_peripheral_increment_mode()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00296">dma_enable_fixed_peripheral_increment_mode()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00263">dma_enable_peripheral_increment_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb929908d2e7fdef2136c20c93377c70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_PINCOS&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00429">429</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00296">dma_enable_fixed_peripheral_increment_mode()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00263">dma_enable_peripheral_increment_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa783648c398fb2e32cb8880b31c5cfb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_PL_MASK&#160;&#160;&#160;(3 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00442">442</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00172">dma_set_priority()</a>.</p>

</div>
</div>
<a class="anchor" id="ga33211e80749f56d7ecea589899d15a3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_PL_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00441">441</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3daa2d0c3a3f9b25cf83a6c74fa6329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_PSIZE_MASK&#160;&#160;&#160;(3 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00414">414</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00212">dma_set_peripheral_size()</a>.</p>

</div>
</div>
<a class="anchor" id="ga468be66e356701b43fd042d61019117d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_PSIZE_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00413">413</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ae47cc2cd2e985d29cb6b0bb65da1d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_TCIE&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00381">381</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00554">dma_disable_transfer_complete_interrupt()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00541">dma_enable_transfer_complete_interrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeee99c36ba3ea56cdb4f73a0b01fb602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxCR_TEIE&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00377">377</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00504">dma_disable_transfer_error_interrupt()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00491">dma_enable_transfer_error_interrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="ga89406bb954742665691c0ac2f8d95ec9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxFCR_DMDIS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00529">529</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00636">dma_enable_direct_mode()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00650">dma_enable_fifo_mode()</a>.</p>

</div>
</div>
<a class="anchor" id="gaba9ca2264bc381abe0f4183729ab1fb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxFCR_FEIE&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00549">549</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00604">dma_disable_fifo_error_interrupt()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00591">dma_enable_fifo_error_interrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="gad83feb1e3be065d3251b58277cfb2273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxFCR_FS_MASK&#160;&#160;&#160;(7 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00544">544</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00620">dma_fifo_status()</a>.</p>

</div>
</div>
<a class="anchor" id="ga69b99fc13de80969a6b3694d05bad785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxFCR_FS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00543">543</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa369c56b6b1657057a4d8a423062ed83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxFCR_FTH_MASK&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00526">526</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00666">dma_set_fifo_threshold()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cf93147a7d186ea14fe06b3de860cbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SxFCR_FTH_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="dma__common__f24_8h_source.html#l00525">525</a> of file <a class="el" href="dma__common__f24_8h_source.html">dma_common_f24.h</a>.</p>

</div>
</div>
<h2>Function Documentation</h2>
<a class="anchor" id="ga80b497897ab64ea7a455325c5c6beb88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_channel_select </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Channel Select. </p>
<p>Associate an input channel to the stream. Not every channel is allocated to a hardware DMA request signal. The allocations for each stream are given in the STM32F4 Reference Manual.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel selection <a class="el" href="group__dma__ch__sel.html">DMA Channel Select</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00337">337</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c0470a08b21008f5a931874880c4cee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_clear_interrupt_flags </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>interrupts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Clear Interrupt Flag. </p>
<p>The interrupt flag for the stream is cleared. More than one interrupt for the same stream may be cleared by using the bitwise OR of the interrupt flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupts</td><td>unsigned int32. Bitwise OR of interrupt numbers: <a class="el" href="group__dma__if__offset.html">DMA Interrupt Flag Offsets within stream flag group.</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00096">96</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00097">DMA_HIFCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00262">DMA_ISR_OFFSET</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00092">DMA_LIFCR</a>.</p>

<p>Referenced by <a class="el" href="dma__common__f24_8c_source.html#l00566">dma_enable_direct_mode_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00591">dma_enable_fifo_error_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00516">dma_enable_half_transfer_interrupt()</a>, <a class="el" href="dma__common__f24_8c_source.html#l00541">dma_enable_transfer_complete_interrupt()</a>, and <a class="el" href="dma__common__f24_8c_source.html#l00491">dma_enable_transfer_error_interrupt()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__defines_ga5c0470a08b21008f5a931874880c4cee_icgraph.png" border="0" usemap="#group__dma__defines_ga5c0470a08b21008f5a931874880c4cee_icgraph" alt=""/></div>
<map name="group__dma__defines_ga5c0470a08b21008f5a931874880c4cee_icgraph" id="group__dma__defines_ga5c0470a08b21008f5a931874880c4cee_icgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae5bd785334f757a0deb94fd32b911161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_direct_mode_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Interrupt on Direct Mode Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00579">579</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00375">DMA_SxCR_DMEIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga20fd2fb68c8f1c6d440d15af5264ad23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_double_buffer_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Double Buffer Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00446">446</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00445">DMA_SxCR_DBM</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e491aaddefe1915784b77dd03caf917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_fifo_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Disable Interrupt on FIFO Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00604">604</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00219">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00549">DMA_SxFCR_FEIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cf44d7f437a3022cb04c4fcc94699d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_half_transfer_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Interrupt on Transfer Half Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00529">529</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00379">DMA_SxCR_HTIE</a>.</p>

</div>
</div>
<a class="anchor" id="gaa668c99d665129a8e627bfd120f8fdee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_memory_increment_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable Memory Increment after Transfer. </p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00245">245</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00402">DMA_SxCR_MINC</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b4d26d2919a322b98c7e4d350d98218"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_peripheral_increment_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable Peripheral Increment after Transfer. </p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00278">278</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00400">DMA_SxCR_PINC</a>.</p>

</div>
</div>
<a class="anchor" id="ga83feda3eee5b4c928e179814edf00dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_stream </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable. </p>
<dl class="section note"><dt>Note</dt><dd>The DMA stream registers retain their values when the stream is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00693">693</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00373">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="gaf86fe4e326cd7500557fb77a23561c4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_transfer_complete_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Interrupt on Transfer Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00554">554</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00381">DMA_SxCR_TCIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga66e0c7b08350cff91a0056fb877e134d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_transfer_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Disable Interrupt on Transfer Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00504">504</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00377">DMA_SxCR_TEIE</a>.</p>

</div>
</div>
<a class="anchor" id="ga4357d9c2cce6820220880cfba461ddc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_circular_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Memory Circular Mode. </p>
<p>After the number of bytes/words to be transferred has been completed, the original transfer block size, memory and peripheral base addresses are reloaded and the process repeats.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="section note"><dt>Note</dt><dd>This cannot be used with memory to memory mode. It is disabled automatically if the peripheral is selected as the flow controller. It is enabled automatically if double buffered mode is selected.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00318">318</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00398">DMA_SxCR_CIRC</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b562e1845f3a6b5436a5fa78a4954f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_direct_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable Direct Mode. </p>
<p>Direct mode is the default. Data is transferred as soon as a DMA request is received. The FIFO is not used. This must not be set when memory to memory mode is selected.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00636">636</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00219">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00529">DMA_SxFCR_DMDIS</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ed60ff3a7753a7e97db7d6cdc7d4590"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_direct_mode_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Interrupt on Direct Mode Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00566">566</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00256">DMA_ISR_DMEIF</a>, <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00375">DMA_SxCR_DMEIE</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__defines_ga9ed60ff3a7753a7e97db7d6cdc7d4590_cgraph.png" border="0" usemap="#group__dma__defines_ga9ed60ff3a7753a7e97db7d6cdc7d4590_cgraph" alt=""/></div>
<map name="group__dma__defines_ga9ed60ff3a7753a7e97db7d6cdc7d4590_cgraph" id="group__dma__defines_ga9ed60ff3a7753a7e97db7d6cdc7d4590_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga6096867a4cc26c84528a1436aecaa52f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_double_buffer_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Double Buffer Mode. </p>
<p>Double buffer mode is used for memory to/from peripheral transfers only, and in circular mode which is automatically enabled. Two memory buffers must be established with pointers stored in the memory pointer registers.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="section note"><dt>Note</dt><dd>This cannot be used with memory to memory mode.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00434">434</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00445">DMA_SxCR_DBM</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f4431b94cee03c98cf69d6bb9d37273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_fifo_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable Interrupt on FIFO Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00591">591</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00258">DMA_ISR_FEIF</a>, <a class="el" href="dma__common__f24_8h_source.html#l00219">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00549">DMA_SxFCR_FEIE</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__defines_ga8f4431b94cee03c98cf69d6bb9d37273_cgraph.png" border="0" usemap="#group__dma__defines_ga8f4431b94cee03c98cf69d6bb9d37273_cgraph" alt=""/></div>
<map name="group__dma__defines_ga8f4431b94cee03c98cf69d6bb9d37273_cgraph" id="group__dma__defines_ga8f4431b94cee03c98cf69d6bb9d37273_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga2048378199ef568404905348c2a88914"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_fifo_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable FIFO Mode. </p>
<p>Data is transferred via a FIFO.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00650">650</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00219">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00529">DMA_SxFCR_DMDIS</a>.</p>

</div>
</div>
<a class="anchor" id="gadbb1a2fafa41e32d76f41d22966e2ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_fixed_peripheral_increment_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Fixed Sized Peripheral Increment after Transfer. </p>
<p>Following each transfer the current peripheral address is incremented by 4 regardless of the data size. The value held by the base peripheral address register is unchanged.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00296">296</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00400">DMA_SxCR_PINC</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00429">DMA_SxCR_PINCOS</a>.</p>

</div>
</div>
<a class="anchor" id="gadb1424572c99abed55409f8f9d9c0770"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_half_transfer_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Interrupt on Transfer Half Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00516">516</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00252">DMA_ISR_HTIF</a>, <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00379">DMA_SxCR_HTIE</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__defines_gadb1424572c99abed55409f8f9d9c0770_cgraph.png" border="0" usemap="#group__dma__defines_gadb1424572c99abed55409f8f9d9c0770_cgraph" alt=""/></div>
<map name="group__dma__defines_gadb1424572c99abed55409f8f9d9c0770_cgraph" id="group__dma__defines_gadb1424572c99abed55409f8f9d9c0770_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga387a649146bffc4de16989271aa57ce6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_memory_increment_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Memory Increment after Transfer. </p>
<p>Following each transfer the current memory address is incremented by 1, 2 or 4 depending on the data size set in <a class="el" href="group__dma__file.html#ga2b95f28d28220c0efd799e2d110f45fa">dma_set_memory_size</a>. The value held by the base memory address register is unchanged.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00231">231</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00402">DMA_SxCR_MINC</a>.</p>

</div>
</div>
<a class="anchor" id="gacd78d1f802084da720779970144f7d2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_peripheral_increment_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Variable Sized Peripheral Increment after Transfer. </p>
<p>Following each transfer the current peripheral address is incremented by 1, 2 or 4 depending on the data size set in <a class="el" href="group__dma__file.html#ga067a01d037d4fafb9b2a2e21b8030a79">dma_set_peripheral_size</a>. The value held by the base peripheral address register is unchanged.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00263">263</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00400">DMA_SxCR_PINC</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00429">DMA_SxCR_PINCOS</a>.</p>

</div>
</div>
<a class="anchor" id="gadbba52dabdfddc96f6cf2f99eb79ed0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_stream </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00679">679</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00373">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0c004f4beb0a0552400bc0c3b0e2d45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_transfer_complete_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Interrupt on Transfer Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00541">541</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00250">DMA_ISR_TCIF</a>, <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00381">DMA_SxCR_TCIE</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__defines_gaa0c004f4beb0a0552400bc0c3b0e2d45_cgraph.png" border="0" usemap="#group__dma__defines_gaa0c004f4beb0a0552400bc0c3b0e2d45_cgraph" alt=""/></div>
<map name="group__dma__defines_gaa0c004f4beb0a0552400bc0c3b0e2d45_cgraph" id="group__dma__defines_gaa0c004f4beb0a0552400bc0c3b0e2d45_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga44bac096c7f6f16310dcd6018dd11ec6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_transfer_error_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Interrupt on Transfer Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00491">491</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8c_source.html#l00096">dma_clear_interrupt_flags()</a>, <a class="el" href="dma__common__f24_8h_source.html#l00254">DMA_ISR_TEIF</a>, <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00377">DMA_SxCR_TEIE</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__defines_ga44bac096c7f6f16310dcd6018dd11ec6_cgraph.png" border="0" usemap="#group__dma__defines_ga44bac096c7f6f16310dcd6018dd11ec6_cgraph" alt=""/></div>
<map name="group__dma__defines_ga44bac096c7f6f16310dcd6018dd11ec6_cgraph" id="group__dma__defines_ga44bac096c7f6f16310dcd6018dd11ec6_cgraph">
</map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga1b38dbfcd08570b6c1c76430560e5734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> dma_fifo_status </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Get FIFO Status. </p>
<p>Status of FIFO (empty. full or partial filled states) is returned. This has no meaning if direct mode is enabled (as the FIFO is not used).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>u32 FIFO Status <a class="el" href="group__dma__fifo__status.html">FIFO Status</a> </dd></dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00620">620</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00219">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00544">DMA_SxFCR_FS_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f097eabdc84317f65ead7f003377ab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dma_get_interrupt_flag </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Read Interrupt Flag. </p>
<p>The interrupt flag for the stream is returned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupt</td><td>unsigned int32. Interrupt number: <a class="el" href="group__dma__if__offset.html">DMA Interrupt Flag Offsets within stream flag group.</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool interrupt flag is set. </dd></dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00122">122</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00087">DMA_HISR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00262">DMA_ISR_OFFSET</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00082">DMA_LISR</a>.</p>

</div>
</div>
<a class="anchor" id="ga508471ce9dcc24efad93fa2e3f94b748"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> dma_get_target </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Read Current Memory Target. </p>
<p>In double buffer mode, return the current memory target (M0 or M1). It is possible to update the memory pointer in the register that is <b> not </b> currently in use. An attempt to change the register currently in use will cause the stream to be disabled and the transfer error flag to be set.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>unsigned int8. Memory buffer in use: 0 or 1 </dd></dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00413">413</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00447">DMA_SxCR_CT</a>.</p>

</div>
</div>
<a class="anchor" id="gab801cfdb74f87c90af2435b47b1b5806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_dma_flow_control </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set DMA Flow Control. </p>
<p>Set the DMA controller to control DMA flow. This is the default.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00479">479</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00383">DMA_SxCR_PFCTRL</a>.</p>

</div>
</div>
<a class="anchor" id="ga78dd3ae2d812110282aa6e6878151142"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_fifo_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Set FIFO Threshold. </p>
<p>This is the filled level at which data is transferred out of the FIFO to the destination.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>unsigned int8. Threshold setting <a class="el" href="group__dma__fifo__thresh.html">FIFO Threshold selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00666">666</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00219">DMA_SFCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00526">DMA_SxFCR_FTH_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e9058b9a31d7bdc7faf25f21b4cd161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_initial_target </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>memory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Initial Target Memory. </p>
<p>In double buffered mode, set the target memory (M0 or M1) to be used for the first transfer.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">memory</td><td>unsigned int8. Initial memory pointer to use: 0 or 1 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00393">393</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00447">DMA_SxCR_CT</a>.</p>

</div>
</div>
<a class="anchor" id="ga96c283b368df58291ba660ff9ffa04f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_address </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set the Base Memory Address 0. </p>
<p>Set the address pointer to the memory location for DMA transfers. The DMA stream must normally be disabled before setting this address, however it is possible to change this in double buffer mode when the current target is memory area 1 (see <a class="el" href="group__dma__file.html#ga508471ce9dcc24efad93fa2e3f94b748">dma_get_target</a>).</p>
<p>This is the default base memory address used in direct mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>unsigned int32. Memory Initial Address. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00733">733</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00173">DMA_SM0AR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00447">DMA_SxCR_CT</a>, <a class="el" href="dma__common__f24_8h_source.html#l00445">DMA_SxCR_DBM</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00373">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="ga28e354c039983c7b470cf478ca28802f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_address_1 </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set the Base Memory Address 1. </p>
<p>Set the address pointer to the memory location for DMA transfers. The DMA stream must normally be disabled before setting this address, however it is possible to change this in double buffer mode when the current target is memory area 0 (see <a class="el" href="group__dma__file.html#ga508471ce9dcc24efad93fa2e3f94b748">dma_get_target</a>).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>unsigned int32. Memory Initial Address. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00753">753</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00196">DMA_SM1AR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00447">DMA_SxCR_CT</a>, <a class="el" href="dma__common__f24_8h_source.html#l00445">DMA_SxCR_DBM</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00373">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="gaa56a7d0e9f3080ee118c89b9c698f619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_burst </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>burst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Memory Burst Configuration. </p>
<p>Set the memory burst type to none, 4 8 or 16 word length. This is forced to none if direct mode is used.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">burst</td><td>unsigned int8. Memory Burst selection <a class="el" href="group__dma__mburst.html">DMA Memory Burst Length</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00355">355</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00475">DMA_SxCR_MBURST_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b95f28d28220c0efd799e2d110f45fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_size </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>mem_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Memory Word Width. </p>
<p>Set the memory word width 8 bits, 16 bits, or 32 bits. Refer to datasheet for alignment information if the source and destination widths do not match.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_size</td><td>unsigned int32. Memory word width <a class="el" href="group__dma__st__memwidth.html">DMA Stream Memory Word Width</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00191">191</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00426">DMA_SxCR_MSIZE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga2031e06052340a4175ecc508a66edd55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_number_of_data </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a>&#160;</td>
          <td class="paramname"><em>number</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set the Transfer Block Size. </p>
<dl class="section note"><dt>Note</dt><dd>The DMA stream must be disabled before setting this count value. The count is not changed if the stream is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">number</td><td>unsigned int16. Number of data words to transfer (65535 maximum). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00771">771</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00127">DMA_SNDTR</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c66c7d1f2180986e1cb5cc33f2e5ffb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_address </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set the Peripheral Address. </p>
<p>Set the address of the peripheral register to or from which data is to be transferred. Refer to the documentation for the specific peripheral.</p>
<dl class="section note"><dt>Note</dt><dd>The DMA stream must be disabled before setting this address. This function has no effect if the stream is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>unsigned int32. Peripheral Address. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00712">712</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00150">DMA_SPAR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00373">DMA_SxCR_EN</a>.</p>

</div>
</div>
<a class="anchor" id="ga0840be17a0164d92a952e7e5bbe9f0ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_burst </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>burst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Peripheral Burst Configuration. </p>
<p>Set the memory burst type to none, 4 8 or 16 word length. This is forced to none if direct mode is used.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">burst</td><td>unsigned int8. Peripheral Burst selection <a class="el" href="group__dma__pburst.html">DMA Peripheral Burst Length</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00374">374</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00462">DMA_SxCR_PBURST_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gacb22b2d0c008d166d4eff61cb0ad41cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_flow_control </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Peripheral Flow Control. </p>
<p>Set the peripheral to control DMA flow. Useful when the number of transfers is unknown. This is forced off when memory to memory mode is selected.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00463">463</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00383">DMA_SxCR_PFCTRL</a>.</p>

</div>
</div>
<a class="anchor" id="ga067a01d037d4fafb9b2a2e21b8030a79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_size </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>peripheral_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Peripheral Word Width. </p>
<p>Set the peripheral word width 8 bits, 16 bits, or 32 bits. Refer to datasheet for alignment information if the source and destination widths do not match, or if the peripheral does not support byte or half-word writes.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">peripheral_size</td><td>unsigned int32. Peripheral word width <a class="el" href="group__dma__st__perwidth.html">DMA Stream Peripheral Word Width</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00212">212</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00414">DMA_SxCR_PSIZE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e73942551cab31bbe3a4e004a4f93b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_priority </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>prio</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Set Priority. </p>
<p>Stream Priority has four levels: low to very high. This has precedence over the hardware priority. In the event of equal software priority the lower numbered stream has priority.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">prio</td><td>unsigned int32. Priority level <a class="el" href="group__dma__st__pri.html">DMA Stream Priority Levels</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00172">172</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00442">DMA_SxCR_PL_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ea6a19503965c32eaaa85c7bd1afafc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_transfer_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>direction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Enable Transfer Direction. </p>
<p>Set peripheral to memory, memory to peripheral or memory to memory. If memory to memory mode is selected, circular mode and double buffer modes are disabled. Ensure that these modes are not enabled at a later time.</p>
<p>Ensure that the stream is disabled otherwise the setting will not be changed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">direction</td><td>unsigned int32. Data transfer direction <a class="el" href="group__dma__st__dir.html">DMA Stream Data transfer direction</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00146">146</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00398">DMA_SxCR_CIRC</a>, <a class="el" href="dma__common__f24_8h_source.html#l00445">DMA_SxCR_DBM</a>, <a class="el" href="dma__common__f24_8h_source.html#l00395">DMA_SxCR_DIR_MASK</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00392">DMA_SxCR_DIR_MEM_TO_MEM</a>.</p>

</div>
</div>
<a class="anchor" id="ga42ed4c62751a40c00056541e65fb392d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void dma_stream_reset </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Stream Reset. </p>
<p>The specified stream is disabled and configuration registers are cleared.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>unsigned int8. Stream number: <a class="el" href="group__dma__st__number.html">DMA Stream Number</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dma__common__f24_8c_source.html#l00059">59</a> of file <a class="el" href="dma__common__f24_8c_source.html">dma_common_f24.c</a>.</p>

<p>References <a class="el" href="dma__common__f24_8h_source.html#l00097">DMA_HIFCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00264">DMA_ISR_MASK</a>, <a class="el" href="dma__common__f24_8h_source.html#l00092">DMA_LIFCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00104">DMA_SCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00219">DMA_SFCR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00173">DMA_SM0AR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00196">DMA_SM1AR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00127">DMA_SNDTR</a>, <a class="el" href="dma__common__f24_8h_source.html#l00150">DMA_SPAR</a>, and <a class="el" href="dma__common__f24_8h_source.html#l00373">DMA_SxCR_EN</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Mar 7 2013 02:21:23 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
