#ddr_0 constraints
set_property PACKAGE_PIN AG1      [get_ports "C0_DDR4_1_dqs_t[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M0P0_700
set_property PACKAGE_PIN AH1      [get_ports "C0_DDR4_1_dqs_c[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M0P1_700
set_property PACKAGE_PIN AM1      [get_ports "C0_DDR4_1_dq[29]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M0P10_700
set_property PACKAGE_PIN AN1      [get_ports "C0_DDR4_1_dq[27]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M0P11_700
set_property PACKAGE_PIN AG4      [get_ports "C0_DDR4_0_dqs_t[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M0P12_700
set_property PACKAGE_PIN AG3      [get_ports "C0_DDR4_0_dqs_c[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M0P13_700
set_property PACKAGE_PIN AK4      [get_ports "C0_DDR4_0_dq[31]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M0P14_700
set_property PACKAGE_PIN AJ3      [get_ports "C0_DDR4_0_dq[29]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M0P15_700
set_property PACKAGE_PIN AL4      [get_ports "C0_DDR4_0_dq[26]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M0P16_700
set_property PACKAGE_PIN AM3      [get_ports "C0_DDR4_0_dq[30]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M0P17_700
set_property PACKAGE_PIN AN5      [get_ports "C0_DDR4_0_dm_n[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M0P18_700
set_property PACKAGE_PIN AH3      [get_ports "C0_DDR4_1_dq[31]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M0P2_700
set_property PACKAGE_PIN AN3      [get_ports "C0_DDR4_0_dq[24]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M0P20_700
set_property PACKAGE_PIN AN2      [get_ports "C0_DDR4_0_dq[28]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M0P21_700
set_property PACKAGE_PIN AP3      [get_ports "C0_DDR4_0_dq[25]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M0P22_700
set_property PACKAGE_PIN AP2      [get_ports "C0_DDR4_0_dq[27]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M0P23_700
set_property PACKAGE_PIN AJ8      [get_ports "C0_DDR4_1_dqs_t[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M0P24_700
set_property PACKAGE_PIN AJ7      [get_ports "C0_DDR4_1_dqs_c[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M0P25_700
set_property PACKAGE_PIN AH8      [get_ports "C0_DDR4_1_dq[23]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M0P26_700
set_property PACKAGE_PIN AH7      [get_ports "C0_DDR4_1_dq[21]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M0P27_700
set_property PACKAGE_PIN AG6      [get_ports "C0_DDR4_1_dq[22]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M0P28_700
set_property PACKAGE_PIN AG5      [get_ports "C0_DDR4_1_dq[16]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M0P29_700
set_property PACKAGE_PIN AH2      [get_ports "C0_DDR4_1_dq[25]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M0P3_700
set_property PACKAGE_PIN AH6      [get_ports "C0_DDR4_1_dm_n[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M0P30_700
set_property PACKAGE_PIN AK7      [get_ports "C0_DDR4_1_dq[18]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M0P32_700
set_property PACKAGE_PIN AK6      [get_ports "C0_DDR4_1_dq[20]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M0P33_700
set_property PACKAGE_PIN AN7      [get_ports "C0_DDR4_1_dq[17]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M0P34_700
set_property PACKAGE_PIN AN6      [get_ports "C0_DDR4_1_dq[19]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M0P35_700
set_property PACKAGE_PIN AG9      [get_ports "C0_DDR4_0_dqs_t[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M0P36_700
set_property PACKAGE_PIN AH9      [get_ports "C0_DDR4_0_dqs_c[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M0P37_700
set_property PACKAGE_PIN AK10     [get_ports "C0_DDR4_0_dq[23]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M0P38_700
set_property PACKAGE_PIN AK9      [get_ports "C0_DDR4_0_dq[17]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M0P39_700
set_property PACKAGE_PIN AJ2      [get_ports "C0_DDR4_1_dq[26]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M0P4_700
set_property PACKAGE_PIN AM11     [get_ports "C0_DDR4_0_dq[18]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M0P40_700
set_property PACKAGE_PIN AM10     [get_ports "C0_DDR4_0_dq[16]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M0P41_700
set_property PACKAGE_PIN AN10     [get_ports "C0_DDR4_0_dm_n[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M0P42_700
set_property PACKAGE_PIN AL9      [get_ports "C0_DDR4_0_dq[22]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M0P44_700
set_property PACKAGE_PIN AM8      [get_ports "C0_DDR4_0_dq[20]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M0P45_700
set_property PACKAGE_PIN AL8      [get_ports "C0_DDR4_0_dq[21]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M0P46_700
set_property PACKAGE_PIN AL7      [get_ports "C0_DDR4_0_dq[19]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M0P47_700
set_property PACKAGE_PIN AM6      [get_ports "C0_DDR4_SYSCLK_clk_p"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M0P48_700
set_property PACKAGE_PIN AM5      [get_ports "C0_DDR4_SYSCLK_clk_n"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M0P49_700
set_property PACKAGE_PIN AK1      [get_ports "C0_DDR4_1_dq[30]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M0P5_700
#set_property PACKAGE_PIN AL6      [get_ports "C0_DDR4_0_alert_n"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L25P_N8P2_M0P50_700
set_property PACKAGE_PIN AK5      [get_ports "C0_DDR4_0_reset_n[0]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M0P51_700
set_property PACKAGE_PIN AJ5      [get_ports "C0_DDR4_1_reset_n[0]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L26P_N8P4_M0P52_700
#set_property PACKAGE_PIN AJ4      [get_ports "C0_DDR4_1_alert_n"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L26N_N8P5_M0P53_700
set_property PACKAGE_PIN AL3      [get_ports "C0_DDR4_1_dm_n[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M0P6_700
set_property PACKAGE_PIN AL2      [get_ports "C0_DDR4_1_dq[28]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M0P8_700
set_property PACKAGE_PIN AL1      [get_ports "C0_DDR4_1_dq[24]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M0P9_700
set_property PACKAGE_PIN AV2      [get_ports "C0_DDR4_1_ck_t[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M0P54_701
set_property PACKAGE_PIN AW2      [get_ports "C0_DDR4_1_ck_c[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M0P55_701
set_property PACKAGE_PIN AY1      [get_ports "C0_DDR4_1_adr[2]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M0P64_701
set_property PACKAGE_PIN BA2      [get_ports "C0_DDR4_1_adr[16]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M0P65_701
#set_property PACKAGE_PIN AV8      [get_ports "C0_DDR4_1_par"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M0P66_701
set_property PACKAGE_PIN AW8      [get_ports "C0_DDR4_1_adr[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M0P67_701
set_property PACKAGE_PIN AW7      [get_ports "C0_DDR4_1_adr[8]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M0P68_701
set_property PACKAGE_PIN AY7      [get_ports "C0_DDR4_1_adr[13]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M0P69_701
set_property PACKAGE_PIN AY5      [get_ports "C0_DDR4_1_adr[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M0P70_701
set_property PACKAGE_PIN AY6      [get_ports "C0_DDR4_1_ba[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M0P71_701
set_property PACKAGE_PIN BA6      [get_ports "C0_DDR4_1_odt[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M0P72_701
set_property PACKAGE_PIN AW3      [get_ports "C0_DDR4_1_adr[4]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M0P56_701
set_property PACKAGE_PIN BA7      [get_ports "C0_DDR4_1_adr[10]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M0P74_701
set_property PACKAGE_PIN BB6      [get_ports "C0_DDR4_1_act_n[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M0P75_701
set_property PACKAGE_PIN BA8      [get_ports "C0_DDR4_1_adr[3]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M0P76_701
set_property PACKAGE_PIN BB8      [get_ports "C0_DDR4_1_adr[14]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M0P77_701
set_property PACKAGE_PIN AP4      [get_ports "C0_DDR4_1_dm_n[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M0P78_701
set_property PACKAGE_PIN AP5      [get_ports "C0_DDR4_1_adr[11]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M0P79_701
set_property PACKAGE_PIN AR4      [get_ports "C0_DDR4_1_dq[13]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M0P80_701
set_property PACKAGE_PIN AT4      [get_ports "C0_DDR4_1_dq[15]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M0P81_701
set_property PACKAGE_PIN AT3      [get_ports "C0_DDR4_1_dq[9]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M0P82_701
set_property PACKAGE_PIN AU3      [get_ports "C0_DDR4_1_dq[11]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M0P83_701
set_property PACKAGE_PIN AY2      [get_ports "C0_DDR4_1_bg[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M0P57_701
set_property PACKAGE_PIN AR2      [get_ports "C0_DDR4_1_dqs_t[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M0P84_701
set_property PACKAGE_PIN AT2      [get_ports "C0_DDR4_1_dqs_c[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L15N_XCC_N5P1_M0P85_701
set_property PACKAGE_PIN AR1      [get_ports "C0_DDR4_1_dq[14]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M0P86_701
set_property PACKAGE_PIN AT1      [get_ports "C0_DDR4_1_dq[10]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M0P87_701
set_property PACKAGE_PIN AU1      [get_ports "C0_DDR4_1_dq[12]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M0P88_701
set_property PACKAGE_PIN AV1      [get_ports "C0_DDR4_1_dq[8]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M0P89_701
set_property PACKAGE_PIN AP8      [get_ports "C0_DDR4_1_dqs_t[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M0P90_701
set_property PACKAGE_PIN AP9      [get_ports "C0_DDR4_1_dqs_c[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M0P91_701
set_property PACKAGE_PIN AP7      [get_ports "C0_DDR4_1_dq[7]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M0P92_701
set_property PACKAGE_PIN AR7      [get_ports "C0_DDR4_1_dq[5]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M0P93_701
set_property PACKAGE_PIN AW4      [get_ports "C0_DDR4_1_adr[6]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M0P58_701
set_property PACKAGE_PIN AR5      [get_ports "C0_DDR4_1_dq[6]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M0P94_701
set_property PACKAGE_PIN AR6      [get_ports "C0_DDR4_1_dq[4]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M0P95_701
set_property PACKAGE_PIN AT6      [get_ports "C0_DDR4_1_dm_n[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M0P96_701
set_property PACKAGE_PIN AU5      [get_ports "C0_DDR4_1_adr[15]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L21N_XCC_N7P1_M0P97_701
set_property PACKAGE_PIN AT7      [get_ports "C0_DDR4_1_dq[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M0P98_701
set_property PACKAGE_PIN AU6      [get_ports "C0_DDR4_1_dq[2]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M0P99_701
set_property PACKAGE_PIN AT8      [get_ports "C0_DDR4_1_dq[3]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M0P100_701
set_property PACKAGE_PIN AU8      [get_ports "C0_DDR4_1_dq[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M0P101_701
set_property PACKAGE_PIN AU4      [get_ports "C0_DDR4_1_cs_n[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M0P102_701
set_property PACKAGE_PIN AV3      [get_ports "C0_DDR4_1_adr[12]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M0P103_701
set_property PACKAGE_PIN AY4      [get_ports "C0_DDR4_1_adr[5]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M0P59_701
#set_property PACKAGE_PIN AV5      [get_ports "C0_DDR4_1_cke[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L25P_N8P2_M0P104_701
#set_property PACKAGE_PIN AW5      [get_ports "C0_DDR4_1_odt[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M0P105_701
set_property PACKAGE_PIN AV6      [get_ports "C0_DDR4_1_adr[7]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L26P_N8P4_M0P106_701
#set_property PACKAGE_PIN AV7      [get_ports "C0_DDR4_1_cs_n[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L26N_N8P5_M0P107_701
set_property PACKAGE_PIN BA4      [get_ports "C0_DDR4_1_ba[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M0P60_701
set_property PACKAGE_PIN BB4      [get_ports "C0_DDR4_1_bg[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L3N_XCC_N1P1_M0P61_701
set_property PACKAGE_PIN BA3      [get_ports "C0_DDR4_1_cke[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M0P62_701
set_property PACKAGE_PIN BB3      [get_ports "C0_DDR4_1_adr[9]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M0P63_701
set_property PACKAGE_PIN BA9      [get_ports "C0_DDR4_0_bg[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M0P108_702
set_property PACKAGE_PIN BB9      [get_ports "C0_DDR4_0_adr[10]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M0P109_702
set_property PACKAGE_PIN BB14     [get_ports "C0_DDR4_0_adr[3]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M0P118_702
set_property PACKAGE_PIN BB15     [get_ports "C0_DDR4_0_ba[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M0P119_702
set_property PACKAGE_PIN AU9      [get_ports "C0_DDR4_0_ck_t[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M0P120_702
set_property PACKAGE_PIN AU10     [get_ports "C0_DDR4_0_ck_c[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M0P121_702
#set_property PACKAGE_PIN AV10     [get_ports "C0_DDR4_0_odt[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M0P122_702
set_property PACKAGE_PIN AW10     [get_ports "C0_DDR4_0_adr[14]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M0P123_702
set_property PACKAGE_PIN AW9      [get_ports "C0_DDR4_0_adr[2]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M0P124_702
set_property PACKAGE_PIN AY9      [get_ports "C0_DDR4_0_adr[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M0P125_702
set_property PACKAGE_PIN AY10     [get_ports "C0_DDR4_0_adr[4]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M0P126_702
set_property PACKAGE_PIN AY11     [get_ports "C0_DDR4_0_ba[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L9N_GC_XCC_N3P1_M0P127_702
#set_property PACKAGE_PIN AW12     [get_ports "C0_DDR4_0_cs_n[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M0P128_702
#set_property PACKAGE_PIN AY12     [get_ports "C0_DDR4_0_par"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M0P129_702
set_property PACKAGE_PIN AW13     [get_ports "C0_DDR4_0_cs_n[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M0P130_702
set_property PACKAGE_PIN AY14     [get_ports "C0_DDR4_0_adr[15]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M0P131_702
set_property PACKAGE_PIN AR9      [get_ports "C0_DDR4_0_dqs_t[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M0P132_702
set_property PACKAGE_PIN AT9      [get_ports "C0_DDR4_0_dqs_c[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M0P133_702
set_property PACKAGE_PIN AT11     [get_ports "C0_DDR4_0_dq[7]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M0P134_702
set_property PACKAGE_PIN AT12     [get_ports "C0_DDR4_0_dq[5]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M0P135_702
set_property PACKAGE_PIN AT13     [get_ports "C0_DDR4_0_dq[2]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M0P136_702
set_property PACKAGE_PIN AU13     [get_ports "C0_DDR4_0_dq[6]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M0P137_702
#set_property PACKAGE_PIN BB10     [get_ports "C0_DDR4_0_cke[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M0P111_702
set_property PACKAGE_PIN AR15     [get_ports "C0_DDR4_0_dm_n[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M0P138_702
set_property PACKAGE_PIN AT16     [get_ports "C0_DDR4_0_adr[7]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L15N_XCC_N5P1_M0P139_702
set_property PACKAGE_PIN AT17     [get_ports "C0_DDR4_0_dq[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M0P140_702
set_property PACKAGE_PIN AU16     [get_ports "C0_DDR4_0_dq[4]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M0P141_702
set_property PACKAGE_PIN AV16     [get_ports "C0_DDR4_0_dq[3]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M0P142_702
set_property PACKAGE_PIN AW15     [get_ports "C0_DDR4_0_dq[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M0P143_702
set_property PACKAGE_PIN AM14     [get_ports "C0_DDR4_0_dm_n[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M0P144_702
set_property PACKAGE_PIN AN13     [get_ports "C0_DDR4_0_adr[12]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M0P145_702
set_property PACKAGE_PIN AM16     [get_ports "C0_DDR4_0_dq[15]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M0P146_702
set_property PACKAGE_PIN AN16     [get_ports "C0_DDR4_0_dq[13]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M0P147_702
set_property PACKAGE_PIN BA12     [get_ports "C0_DDR4_0_cke[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M0P112_702
set_property PACKAGE_PIN AN15     [get_ports "C0_DDR4_0_dq[12]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M0P148_702
set_property PACKAGE_PIN AP15     [get_ports "C0_DDR4_0_dq[8]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M0P149_702
set_property PACKAGE_PIN AP14     [get_ports "C0_DDR4_0_dqs_t[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M0P150_702
set_property PACKAGE_PIN AR14     [get_ports "C0_DDR4_0_dqs_c[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L21N_XCC_N7P1_M0P151_702
set_property PACKAGE_PIN AR11     [get_ports "C0_DDR4_0_dq[14]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M0P152_702
set_property PACKAGE_PIN AR12     [get_ports "C0_DDR4_0_dq[10]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M0P153_702
set_property PACKAGE_PIN AP10     [get_ports "C0_DDR4_0_dq[11]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M0P154_702
set_property PACKAGE_PIN AR10     [get_ports "C0_DDR4_0_dq[9]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M0P155_702
set_property PACKAGE_PIN AU11     [get_ports "C0_DDR4_0_adr[6]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M0P156_702
set_property PACKAGE_PIN AV11     [get_ports "C0_DDR4_0_adr[13]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M0P157_702
set_property PACKAGE_PIN BB11     [get_ports "C0_DDR4_0_odt[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M0P113_702
set_property PACKAGE_PIN AV12     [get_ports "C0_DDR4_0_adr[11]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L25P_N8P2_M0P158_702
set_property PACKAGE_PIN AV13     [get_ports "C0_DDR4_0_adr[8]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M0P159_702
set_property PACKAGE_PIN AV15     [get_ports "C0_DDR4_0_adr[5]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L26P_N8P4_M0P160_702
set_property PACKAGE_PIN AW14     [get_ports "C0_DDR4_0_bg[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L26N_N8P5_M0P161_702
set_property PACKAGE_PIN BA13     [get_ports "C0_DDR4_0_adr[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M0P114_702
set_property PACKAGE_PIN BB13     [get_ports "C0_DDR4_0_act_n[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L3N_XCC_N1P1_M0P115_702
set_property PACKAGE_PIN AY15     [get_ports "C0_DDR4_0_adr[9]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M0P116_702
set_property PACKAGE_PIN BA14     [get_ports "C0_DDR4_0_adr[16]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M0P117_702

