; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+m,+f,+d,+c,+experimental-v < %s -epi-pipeline | \
; RUN:     FileCheck %s

define <vscale x 2 x i64> @zext.i64.i32(<vscale x 2 x i32> %a, i32 %gvl)
; CHECK-LABEL: zext.i64.i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a0, a0, e32,m1,ta,mu
; CHECK-NEXT:    vwcvtu.x.x.v v26, v16
; CHECK-NEXT:    vmv2r.v v16, v26
; CHECK-NEXT:    ret
{
  %b = call <vscale x 2 x i64> @llvm.vp.zext.nxv2i64.nxv2i32(<vscale x 2 x i32> %a,
            <vscale x 2 x i1> shufflevector (<vscale x 2 x i1> insertelement (<vscale x 2 x i1> undef, i1 true, i32 0), <vscale x 2 x i1> undef, <vscale x 2 x i32> zeroinitializer),
            i32 %gvl)
  ret <vscale x 2 x i64> %b
}

define <vscale x 2 x i64> @zext.i64.i32.mask(<vscale x 2 x i32> %a, <vscale x 2 x i1> %mask, i32 %gvl)
; CHECK-LABEL: zext.i64.i32.mask:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a0, a0, e32,m1,ta,mu
; CHECK-NEXT:    vwcvtu.x.x.v v26, v16, v0.t
; CHECK-NEXT:    vmv2r.v v16, v26
; CHECK-NEXT:    ret
{
  %b = call <vscale x 2 x i64> @llvm.vp.zext.nxv2i64.nxv2i32(
               <vscale x 2 x i32> %a,
               <vscale x 2 x i1> %mask,
               i32 %gvl)
  ret <vscale x 2 x i64> %b
}

declare <vscale x 2 x i64> @llvm.vp.zext.nxv2i64.nxv2i32(<vscale x 2 x i32> %a, <vscale x 2 x i1> %mask, i32 %gvl)
