
<html><head><title>Built-In Real Nettypes</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668847" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Built-In Real Nettypes" />
<meta name="Keywords" content="Built-in Real Nettypes,SV RNM Nettpes" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Wreal/Real Nets, SystemVerilog Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668847" />
<meta name="NextFile" content="Built-In_Electrical_Nettypes.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="SystemVerilog_User-Defined_Nettype.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- Built-In Real Nettypes" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="SystemVerilog_User-Defined_Nettype.html" title="SystemVerilog_User-Defined_Nettype">SystemVerilog_User-Defined_Net ...</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Built-In_Electrical_Nettypes.html" title="Built-In_Electrical_Nettypes">Built-In_Electrical_Nettypes</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Built-In Real Nettypes</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>Cadence provides a pre-compiled SV Package (<code>cds_rnm_pkg</code>) of wreal-like nettypes, available for import. This allows you to reuse and migrate the Verilog-AMS code to SV.&#160;</p>

<p>You can enable real number modeling in SystemVerilog by creating a set of built-in nettypes with <code>real</code> (<code>scalar</code> or <code>typedef</code>) data type and built-in resolution functions, equivalent to the wreal resolution functions.&#160;The SV built-in resolution functions and their equivalent wreal types are shown in the following table:</p>
<div class="pbi_avoid"><p align="left"><strong><span class="confluence-anchor-link" id="BuiltInRealNettypes-1063265"></span>Built-In Resolution Functions</strong></p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="top" width="278">
<p><span style="">Built-in Resolution Function</span></p>
</th><th class="confluenceTh" valign="top" width="238">
<p><span style="">Equivalent Wreal Type</span></p>
</th><th class="confluenceTh" colspan="1" width="238">Resolved Value</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wreal1driver </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wreal1driver </code></p>
</td>
<td class="confluenceTd" colspan="1">
<p>Only 1 active driver</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wreal4state </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wreal4state </code></p>
</td>
<td class="confluenceTd" colspan="1">
<p>1 active driver, unless same value</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wrealmin </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wrealmin </code></p>
</td>
<td class="confluenceTd" colspan="1">
<p>Least driver</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wrealmax </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wrealmax </code></p>
</td>
<td class="confluenceTd" colspan="1">
<p>Largest driver</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wrealsum </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wrealsum </code></p>
</td>
<td class="confluenceTd" colspan="1">
<p>Summed value</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wrealavg </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wrealavg </code></p>
</td>
<td class="confluenceTd" colspan="1">
<p>Average value</p>
</td>
</tr>
</tbody></table></div>
</div>

<p>A built-in real SV nettype can be declared using the <code>nettype</code> command as follows:</p>

<p><code>nettype real wrealavg with CDS_res_wrealavg</code></p>

<p>Where:</p>

<p><code>wrealavg</code>&#160;is the identifier that you use for nettype and&#160;<span><code>CDS_res_wrealavg</code>&#160;</span>is a Cadence built-in resolution function.</p>

<p>You can also use another name for an existing built-in nettype, as shown below.</p>

<p><code>nettype real wrealavg with CDS_res_wrealavg; //declare a built-in nettype &quot;wrealavg&quot;</code></p>

<p><code>nettype wrealavg myWrealAvg; //rename wrealavg to myWrealAvg</code></p>

<p>Once a built-in nettype has been declared, a net of the built-in nettype can be used just like a net of any other user-defined nettype (UDN) as governed by the SV LRM.</p>

<p><code>nettype real wrealavg with CDS_res_wrealavg; //declare a built-in nettype &quot;wrealavg&quot;</code><br /><code>wrealavg x; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;//declare a singular net of nettype &quot;wrealavg&quot;</code><br /><code>wrealavg x [0:3]; &#160;&#160;&#160;// declare a 4-element array of nets of nettype &quot;wrealavg&quot;</code></p>

<p>You can easily port existing wreal models to SV by using the&#160;<code>cds_rnm_pkg</code>&#160;package that defines a set of built-in nettypes that are equivalent to the typed wreal nets. For example, a simple Verilog-AMS wreal module</p>

<p><code>module real_model(x);</code></p>

<p><code>&#160; &#160;input x [0:3];</code><br /><code>&#160; &#160;wrealavg x [0:3];</code><br /><code>&#160; &#160;child C(x);</code><br /><code>endmodule</code></p>

<p>can be ported to use SV nettypes by simply importing the&#160;<code>cds_rnm_pkg&#160;</code>package, as shown below.</p>

<p><code>import cds_rnm_pkg::*;</code></p>

<p><code>module real_model(x);</code></p>

<p><code>&#160; &#160;input x [0:3];</code><br /><code>&#160; &#160;wrealavg x [0:3];</code><br /><code>&#160; &#160;child C(x);</code><br /><code>endmodule</code></p>

<p>The package is included in the Xcelium installation at&#160;<code>$INSTALL_ROOT/tools/affirma_ams/etc/dms/cds_rnm_pkg.sv.&#160;</code>When the software is installed, the package is compiled into a new&#160;<code style="letter-spacing: 0.0px;">INSTALL_ROOT/tools/affirma_ams/etc/dms/dmsLib&#160;</code>directory. The package is automatically appended to the <code>xrun</code> command line and is available for import in all SV modules that&#160;<code style="letter-spacing: 0.0px;">xrun</code>&#160;is compiling.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>You do not have to import&#160;&#160;when you only want to use the&#160;<code>CDS_res_wreal*</code>&#160;resolution functions.</p>
</div>
</div>
<h4 id="BuiltInRealNettypes-RelatedTopics">Related Topics</h4>
<ul><li><a href="Declaring_Nettypes.html">Declaring Nettypes</a></li><li><a href="Examples_of_Using_Built-In_Nettypes.html">Examples of Using Built-In Nettypes</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SystemVerilog_User-Defined_Nettype.html" id="prev" title="SystemVerilog_User-Defined_Nettype">SystemVerilog_User-Defined_Net ...</a></em></b><b><em><a href="Built-In_Electrical_Nettypes.html" id="nex" title="Built-In_Electrical_Nettypes">Built-In_Electrical_Nettypes</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>