# Tue May 17 09:08:00 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: /soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M
OS: CentOS Linux 7 (Core)
Hostname: hyd-sw-01
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version map202109act, Build 055R, Built Feb 23 2022 09:46:51, @4155246


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 235MB peak: 235MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 445MB peak: 445MB)

Reading constraint file: /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/designer/PCIe_EP_Demo/synthesis.fdc
@W: Z227 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/designer/PCIe_EP_Demo/synthesis.fdc":122:0:122:0|Multiple set_clock_groups -name async, remove one set_clock_groups -name async
@W: Z227 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/designer/PCIe_EP_Demo/synthesis.fdc":122:0:122:0|Multiple set_clock_groups -name async, remove one set_clock_groups -name async
@L: /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo_scck.rpt 
@W: MF499 |Found issues with constraints. Check report file /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo_scck.rpt.
@W: BN544 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/designer/PCIe_EP_Demo/synthesis.fdc":12:0:12:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/designer/PCIe_EP_Demo/synthesis.fdc":15:0:15:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 804MB peak: 804MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 804MB peak: 804MB)

@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z56.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z57.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z40.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z41.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z31.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z32.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_1s_1s_4s_32s_64s_64s_1s_10s_16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_2s_1s_4s_32s_64s_64s_1s_10s_16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_0_0s_1s_4s_32s_64s_64s_1s_10s_16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_64s_1s_0_67s_74s_7s_72s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z23.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z20.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z10.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z11.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9.

Start loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 826MB peak: 826MB)


Finished loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 828MB peak: 828MB)

@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3888:2:3888:14|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_16 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3837:2:3837:14|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_15 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3786:2:3786:14|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_14 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3735:2:3735:14|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_13 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3684:2:3684:14|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_12 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3633:2:3633:14|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_11 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3531:2:3531:13|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_9 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3480:2:3480:13|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_8 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3429:2:3429:13|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_7 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3378:2:3378:13|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_6 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3327:2:3327:13|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_5 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3276:2:3276:13|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_4 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3225:2:3225:13|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_3 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3174:2:3174:13|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_2 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3582:2:3582:14|Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI4DMA_INIT.v":616:0:616:5|Removing sequential instance CoreDMA_IO_CTRL_0.axi4dma_init_0.axi_read_state because it is equivalent to instance CoreDMA_IO_CTRL_0.axi4dma_init_0.rready_o. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI_IO_CTRL.v":277:0:277:5|Removing sequential instance CoreDMA_IO_CTRL_0.axi_io_ctrl_0.rvalid_o because it is equivalent to instance CoreDMA_IO_CTRL_0.axi_io_ctrl_0.rlast_o. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX367 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/DLL_0/PF_DDR3_SS_DLL_0_PF_CCC.v":32:27:32:36|Instance dll_inst_0 parameter type does not match module declaration.
@W: FX367 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.v":32:27:32:36|Instance dll_inst_0 parameter type does not match module declaration.
@W: FX1172 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v":50:0:50:5|User-specified initial value defined for instance PF_RESET_0.PF_RESET_0.dff_1 is being ignored due to limitations in architecture. 
@W: FX1172 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v":38:0:38:5|User-specified initial value defined for instance PF_RESET_0.PF_RESET_0.dff_0 is being ignored due to limitations in architecture. 
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":1141:5:1141:10|Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.raddrchset_mc because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.arready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v":285:6:285:11|Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddrchset_mc because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.awready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z56.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z57.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_16s_4s_32s_1s_0_51s_38s_7s_40s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_1_0s_1s_3s_16s_32s_32s_1s_10s_16.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_16s_3s_32s_1s_0_50s_38s_6s_39s_4s.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z34.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z35.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_1.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z40.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z41.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s_1.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z31.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z32.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_1_69s_74s_9s_74s_4s_0.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44.
@W: BN108 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_6s_64s_1s_0_69s_74s_9s_74s_4s_0.

Only the first 100 messages of id 'BN108' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_premap.srr -id BN108' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN108} -count unlimited' in the Tcl shell.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 1004MB peak: 1004MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 1004MB peak: 1004MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 1005MB peak: 1005MB)

NConnInternalConnection caching in on
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1508:0:1508:8|Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. 
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v":123:12:123:32|Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v":123:12:123:32|Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1051:0:1051:5|Removing sequential instance VREF_DIRECTION (in view: work.COREDDR_TIP_INT_Z187(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1051:0:1051:5|Removing sequential instance VREF_MOVE (in view: work.COREDDR_TIP_INT_Z187(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_RDDATA_CS_1_N_P0_OUT is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_RDDATA_CS_1_N_P1_OUT is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_RDDATA_CS_1_N_P2_OUT is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_RDDATA_CS_1_N_P3_OUT is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_WRDATA_CS_1_N_P0_OUT is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_WRDATA_CS_1_N_P1_OUT is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_WRDATA_CS_1_N_P2_OUT is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.u_register_bank.pipelined_generate_block.DFI_WRDATA_CS_1_N_P3_OUT is reduced to a combinational gate by constant propagation.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v":788:8:788:14|Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z128_1(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":583:6:583:19|Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":622:1:622:6|Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v":622:1:622:6|Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1403:3:1403:8|Removing sequential instance gt_error (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1403:3:1403:8|Removing sequential instance gt_error (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":206:3:206:8|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.pready is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":244:0:244:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_re_s0 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":244:0:244:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_we_s0 is reduced to a combinational gate by constant propagation.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":206:3:206:8|Removing sequential instance visual_Start_current[2:0] (in view: work.APB_IF_1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v":677:7:677:12|Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z128_1(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_0_[7:0] (in view: work.trn_cmd_addr_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.apb_data_out_tri_enable is reduced to a combinational gate by constant propagation.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Removing sequential instance apb_data_out_1[0] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Removing sequential instance apb_data_out_1[1] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Removing sequential instance apb_data_out_1[2] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Removing sequential instance apb_data_out_1[3] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Removing sequential instance apb_data_out_1[4] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Removing sequential instance apb_data_out_1[5] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Removing sequential instance apb_data_out_1[6] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Removing sequential instance apb_data_out_1[7] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1549:3:1549:8|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1608:3:1608:8|Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1532:3:1532:8|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1532:3:1532:8|Removing sequential instance apb_data_out[5:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1549:3:1549:8|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1608:3:1608:8|Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1532:3:1532:8|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1532:3:1532:8|Removing sequential instance apb_data_out[5:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v":234:3:234:8|Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":205:0:205:5|Sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.apb_pause_int[0] is reduced to a combinational gate by constant propagation.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1051:0:1051:5|Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1051:0:1051:5|Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Removing sequential instance pipelined_generate_block\.DFI_WRDATA_CS_0_N_P0_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Removing sequential instance pipelined_generate_block\.DFI_WRDATA_CS_0_N_P1_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Removing sequential instance pipelined_generate_block\.DFI_WRDATA_CS_0_N_P2_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Removing sequential instance pipelined_generate_block\.DFI_WRDATA_CS_0_N_P3_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Removing sequential instance pipelined_generate_block\.DFI_RDDATA_CS_0_N_P0_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Removing sequential instance pipelined_generate_block\.DFI_RDDATA_CS_0_N_P1_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v":175:4:175:9|Removing sequential instance pipelined_generate_block\.DFI_RDDATA_CS_0_N_P2_OUT (in view: work.register_bank_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":2906:0:2906:16|Removing instance PF_DDR_CFG_INIT_0 (in view: work.PF_DDR4_SS(verilog)) because it does not drive other instances.
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1508:0:1508:8|Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1508:0:1508:8|Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. 
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":80:1:80:6|Removing sequential instance sDat[5:0] (in view: work.caxi4interconnect_RegSliceFull_6s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":68:1:68:6|Removing sequential instance holdDat[5:0] (in view: work.caxi4interconnect_RegSliceFull_6s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":629:4:629:15|Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z55(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":855:4:855:10|Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z55(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":748:4:748:10|Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z55(verilog)) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":311:1:311:6|Removing sequential instance latARLOCK[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":311:1:311:6|Removing sequential instance latARPROT[2:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":311:1:311:6|Removing sequential instance latARCACHE[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":285:0:285:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":234:0:234:5|Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":128:0:128:5|Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":128:0:128:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":128:0:128:5|Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":285:0:285:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":234:0:234:5|Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":128:0:128:5|Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/synlog/PCIe_EP_Demo_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":510:4:510:9|Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":735:4:735:9|Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z58(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v":7493:2:7493:6|Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z54(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":367:6:367:10|Removing instance genblk1\.DPRam (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_1(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v":367:6:367:10|Removing instance genblk1\.DPRam (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0(verilog)) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v":1805:0:1805:5|Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAO001l is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v":1476:0:1476:5|Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAl10ll is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v":1512:0:1512:5|Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAIO1ll is reduced to a combinational gate by constant propagation.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v":1034:0:1034:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAlIlll because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAOI1Ol.CAXI4DMAl0lll[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1465:0:1465:8|Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. 
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v":123:12:123:32|Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v":123:12:123:32|Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v":788:8:788:14|Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z128_0(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v":583:6:583:19|Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0(verilog)) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":206:3:206:8|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.pready is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":244:0:244:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_re_s0 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v":244:0:244:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.apb_we_s0 is reduced to a combinational gate by constant propagation.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v":677:7:677:12|Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z128_0(verilog)) because it does not drive other instances.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v":205:2:205:3|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.apb_data_out_tri_enable is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1549:3:1549:8|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1532:3:1532:8|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1549:3:1549:8|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_clear_error is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v":1415:2:1415:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.dq_align_dqs_optimization.apb_data_out[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v":1532:3:1532:8|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.apb_clear_error is reduced to a combinational gate by constant propagation.
@W: MO129 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v":205:0:205:5|Sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.apb_pause_int[0] is reduced to a combinational gate by constant propagation.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1051:0:1051:5|Removing sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":1051:0:1051:5|Removing sequential instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v":887:2:887:16|Removing instance u_register_bank (in view: work.COREDDR_TIP_INT_Z129(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":2844:0:2844:16|Removing instance PF_DDR_CFG_INIT_0 (in view: work.PF_DDR3_SS(verilog)) because it does not drive other instances.
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1465:0:1465:8|Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1465:0:1465:8|Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. 
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":629:4:629:15|Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z28(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":855:4:855:10|Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z28(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":748:4:748:10|Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z28(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":629:4:629:15|Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z29(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":855:4:855:10|Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z29(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":748:4:748:10|Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z29(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":629:4:629:15|Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z30(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":855:4:855:10|Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z30(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v":748:4:748:10|Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z30(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":510:4:510:9|Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z33(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":510:4:510:9|Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z36(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":735:4:735:9|Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z36(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":510:4:510:9|Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z39(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":510:4:510:9|Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":735:4:735:9|Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z42(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":510:4:510:9|Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z45(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v":735:4:735:9|Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z45(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v":207:2:207:4|Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_3(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":169:4:169:14|Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_2(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":169:4:169:14|Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_2(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v":207:2:207:4|Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_4(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":169:4:169:14|Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_3(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":169:4:169:14|Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_3(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v":207:2:207:4|Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_0(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v":101:27:101:29|Removing instance rev (in view: work.caxi4interconnect_DERR_Slave_6s_64s_1s_3(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v":207:2:207:4|Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_1(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":169:4:169:14|Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_0(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":169:4:169:14|Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_0(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v":207:2:207:4|Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_2(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":169:4:169:14|Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_1(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v":169:4:169:14|Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z11_1(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v":207:2:207:4|Removing instance bs0 (in view: work.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_10s_18446744073709551615s_Z9_1_0(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":2879:2:2879:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":2945:2:2945:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3011:2:3011:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.
@N: BN115 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v":3123:2:3123:13|Removing instance slavestage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1508:0:1508:8|Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1465:0:1465:8|Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1508:0:1508:8|Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/PF_DDR4_SS.v":1508:0:1508:8|Instance DDRCTRL_0 of partition view:work.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z186(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1465:0:1465:8|Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/PF_DDR3_SS.v":1465:0:1465:8|Instance DDRCTRL_0 of partition view:work.PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z125(verilog) has no references to its outputs; instance not removed. 

Finished optimization across hierarchy (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 1005MB peak: 1005MB)

@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.reset_sync.level_sync_1bit_reset_sync.s1_arst on CLKINT  I_2 
@N: FP130 |Promoting Net PF_DDR3_SS_0.DDRCTRL_0.sdram_sys_top.reset_sync.level_sync_1bit_reset_sync.s1_arst on CLKINT  I_2 
@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.reset_n_int_arst on CLKINT  I_4 
@N: FP130 |Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.reset_n_int_arst on CLKINT  I_4 
@N: FP130 |Promoting Net PF_RESET_0.PF_RESET_0.dff_1_arst on CLKINT  I_1 
@N: FP130 |Promoting Net AXI4_Interconnect_0.AXI4_Interconnect_0.arst_aclk_sync.sysReset_arst on CLKINT  I_2 
@N: FP130 |Promoting Net PF_DDR4_SS_0.CCC_0.OUT2_HS_IO_CLK_0 on CLKINT  I_1 
@N: FP130 |Promoting Net PF_DDR3_SS_0.CCC_0.OUT2_HS_IO_CLK_0 on CLKINT  I_1 
@N: FP130 |Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270 on CLKINT  I_1 
@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270 on CLKINT  I_1 
@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS on CLKINT  I_1 
@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS on CLKINT  I_1 
@N: FP130 |Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS on CLKINT  I_1 
@N: FP130 |Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS on CLKINT  I_1 
@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.RX_DQS_90[0] on CLKINT  I_2 
@N: FP130 |Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.RX_DQS_90[0] on CLKINT  I_2 
@N: FP130 |Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.RX_DQS_90[0] on CLKINT  I_2 
@N: FP130 |Promoting Net PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.RX_DQS_90[0] on CLKINT  I_2 
@N: FP130 |Promoting Net PCIe_EP_0.PCIex4_0.PCIE_COMMON_AXI_CLK_OUT_net on CLKINT  I_1 
@N: FP130 |Promoting Net PF_DDR3_SS_0.CCC_0.OUT3_HS_IO_CLK_0 on CLKINT  I_2 
@N: FP130 |Promoting Net PF_DDR4_SS_0.CCC_0.OUT3_HS_IO_CLK_0 on CLKINT  I_2 
@N: FX1185 |Applying syn_allowed_resources blockrams=8 on compile point AXItoAPB 
@N: FX1185 |Applying syn_allowed_resources blockrams=24 on compile point CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69 
@N: FX1185 |Applying syn_allowed_resources blockrams=4 on compile point CoreDMA_IO_CTRL 
@N: FX1185 |Applying syn_allowed_resources blockrams=35 on compile point C1_axi_if_Z76 
@N: FX1185 |Applying syn_allowed_resources blockrams=19 on compile point PF_DDR3_SS 
@N: FX1185 |Applying syn_allowed_resources blockrams=35 on compile point C0_axi_if_Z137 
@N: FX1185 |Applying syn_allowed_resources blockrams=19 on compile point PF_DDR4_SS 
@N: FX1184 |Applying syn_allowed_resources blockrams=952 on top level netlist PCIe_EP_Demo 

Finished netlist restructuring (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 1017MB peak: 1017MB)



Clock Summary
******************

          Start                                                                        Requested     Requested     Clock                                                                                  Clock                      Clock
Level     Clock                                                                        Frequency     Period        Type                                                                                   Group                      Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_0                                                                    50.0 MHz      20.000        declared                                                                               default_clkgroup           1413 
1 .         PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                         200.0 MHz     5.000         generated (from REF_CLK_0)                                                             async                      23010
1 .         PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2                                         800.0 MHz     1.250         generated (from REF_CLK_0)                                                             default_clkgroup           73   
1 .         PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3                                         800.0 MHz     1.250         generated (from REF_CLK_0)                                                             default_clkgroup           20   
1 .         PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0                                         800.0 MHz     1.250         generated (from REF_CLK_0)                                                             default_clkgroup           0    
                                                                                                                                                                                                                                          
0 -       PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK              160.0 MHz     6.250         declared                                                                               default_clkgroup           1    
1 .         PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV                   80.0 MHz      12.500        generated (from PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK)       default_clkgroup           0    
                                                                                                                                                                                                                                          
0 -       PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK                   125.0 MHz     8.000         declared                                                                               default_clkgroup           0    
                                                                                                                                                                                                                                          
0 -       REF_CLK_PAD_P                                                                100.0 MHz     10.000        declared                                                                               default_clkgroup           0    
                                                                                                                                                                                                                                          
0 -       System                                                                       100.0 MHz     10.000        system                                                                                 system_clkgroup            0    
                                                                                                                                                                                                                                          
0 -       PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                   100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_7      12195
                                                                                                                                                                                                                                          
0 -       CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock            100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_15     1    
1 .         PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2                                         600.0 MHz     1.667         generated (from CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock)     Inferred_clkgroup_0_15     73   
1 .         PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3                                         600.0 MHz     1.667         generated (from CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock)     Inferred_clkgroup_0_15     20   
1 .         PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0                                         600.0 MHz     1.667         generated (from CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock)     Inferred_clkgroup_0_15     0    
                                                                                                                                                                                                                                          
0 -       PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock     100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_14     26   
                                                                                                                                                                                                                                          
0 -       PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock     100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_5      26   
                                                                                                                                                                                                                                          
0 -       PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock             100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_11     10   
                                                                                                                                                                                                                                          
0 -       PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock             100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_8      10   
                                                                                                                                                                                                                                          
0 -       PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock             100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_3      10   
                                                                                                                                                                                                                                          
0 -       PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock             100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_1      10   
                                                                                                                                                                                                                                          
0 -       COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0]                      100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_16     1    
                                                                                                                                                                                                                                          
0 -       COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0]                      100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_6      1    
                                                                                                                                                                                                                                          
0 -       PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock      100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_12     1    
                                                                                                                                                                                                                                          
0 -       PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock      100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_9      1    
                                                                                                                                                                                                                                          
0 -       PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock      100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_4      1    
                                                                                                                                                                                                                                          
0 -       PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock      100.0 MHz     10.000        inferred                                                                               Inferred_clkgroup_0_2      1    
==========================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                             Clock     Source                                                                                        Clock Pin                                                                            Non-clock Pin                                           Non-clock Pin                                                  
Clock                                                                        Load      Pin                                                                                           Seq Example                                                                          Seq Example                                             Comb Example                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_0                                                                    1413      REF_CLK_0(port)                                                                               PF_DDR4_SS_0.CCC_0.pll_inst_0.REF_CLK_0                                              -                                                       CLKINT_0.I(BUFG)                                               
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1                                           23010     PF_DDR4_SS_0.CCC_0.pll_inst_0.OUT1(PLL)                                                       SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.B_CLK     -                                                       PF_DDR4_SS_0.CCC_0.clkint_4.I(BUFG)                            
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2                                           73        PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.RX_DQS_90[0](LANECTRL)               PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK[0]                -                                                       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_2.A(CLKINT)            
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3                                           20        PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.RX_DQS_90[0]                        -                                                       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_2.A(CLKINT)            
PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0                                           0         PF_DDR4_SS_0.CCC_0.pll_inst_0.OUT0(PLL)                                                       -                                                                                    -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                 
PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK              1         PCIe_EP_0.PCIe_TL_CLK_0.OSC_160MHz_0.OSC_160MHz_0.I_OSC_160.CLK(OSC_RC160MHZ)                 PCIe_EP_0.PCIe_TL_CLK_0.CLK_DIV2_0.CLK_DIV2_0.I_CD.A                                 -                                                       -                                                              
PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV                     0         PCIe_EP_0.PCIe_TL_CLK_0.CLK_DIV2_0.CLK_DIV2_0.I_CD.Y_DIV(ICB_CLKDIV)                          -                                                                                    PCIe_EP_0.PCIex4_0.PCIE_1.TL_CLK                        PCIe_EP_0.PCIe_TL_CLK_0.NGMUX_0.NGMUX_0.I_NGMUX.CLK0(ICB_NGMUX)
                                                                                                                                                                                                                                                                                                                                                                                                 
PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK                   0         PCIe_EP_0.PCIe_TX_PLL_0.PCIe_TX_PLL_0.txpll_isnt_0.DIV_CLK(TX_PLL)                            -                                                                                    PCIe_EP_0.PCIex4_0.PCIE_1.TL_CLK                        PCIe_EP_0.PCIe_TL_CLK_0.NGMUX_0.NGMUX_0.I_NGMUX.CLK1(ICB_NGMUX)
                                                                                                                                                                                                                                                                                                                                                                                                 
REF_CLK_PAD_P                                                                0         REF_CLK_PAD_P(port)                                                                           -                                                                                    PCIe_EP_0.PCIex4_0.PCIESS_LANE1_Pipe_AXI1.REF_CLK_P     PCIe_EP_0.PCIe_REF_CLK_0.I_IO.PAD_P(XCVR_REF_CLK)              
                                                                                                                                                                                                                                                                                                                                                                                                 
System                                                                       0         -                                                                                             -                                                                                    -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                   12195     PF_DDR3_SS_0.CCC_0.pll_inst_0.OUT1(PLL)                                                       PF_DDR3_SS_0.DDRPHY_BLK_0.DFN1_CMD.CLK                                               -                                                       PF_DDR3_SS_0.CCC_0.clkint_4.I(BUFG)                            
                                                                                                                                                                                                                                                                                                                                                                                                 
CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock            1         CCC_111MHz_0.CCC_111MHz_0.pll_inst_0.OUT0(PLL)                                                PF_DDR3_SS_0.CCC_0.pll_inst_0.REF_CLK_0                                              -                                                       CCC_111MHz_0.CCC_111MHz_0.clkint_0.I(BUFG)                     
PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2                                           73        PF_DDR3_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.RX_DQS_90[0](LANECTRL)               PF_DDR3_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK[0]                -                                                       PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_2.A(CLKINT)            
PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3                                           20        PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                       PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.RX_DQS_90[0]                        -                                                       PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_2.A(CLKINT)            
PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0                                           0         PF_DDR3_SS_0.CCC_0.pll_inst_0.OUT0(PLL)                                                       -                                                                                    -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock     26        PF_DDR3_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS_270(LANECTRL)                 PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.TX_DQS_270                                -                                                       PF_DDR3_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_1.A(CLKINT)    
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock     26        PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS_270(LANECTRL)                 PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.TX_DQS_270                                -                                                       PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_1.A(CLKINT)    
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock             10        PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                             PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.TX_DQS                    -                                                       PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_1.A(CLKINT)            
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock             10        PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                             PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.TX_DQS                    -                                                       PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_1.A(CLKINT)            
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock             10        PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                             PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.TX_DQS                    -                                                       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_1.A(CLKINT)            
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock             10        PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                             PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.TX_DQS                    -                                                       PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_1.A(CLKINT)            
                                                                                                                                                                                                                                                                                                                                                                                                 
COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0]                      1         PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_ROTATE[0].Q[0](dffr)     PF_DDR3_SS_0.CCC_0.pll_inst_0.PHASE_ROTATE                                           -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                 
COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0]                      1         PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_ROTATE[0].Q[0](dffr)     PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_ROTATE                                           -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock      1         PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                         PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.TX_DQS_270                          -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock      1         PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                         PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.TX_DQS_270                          -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock      1         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.TX_DQS_270                          -                                                       -                                                              
                                                                                                                                                                                                                                                                                                                                                                                                 
PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock      1         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                         PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.TX_DQS_270                          -                                                       -                                                              
=================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v":56:53:56:59|Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v":76:53:76:59|Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v":56:53:56:59|Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v":76:53:76:59|Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":676:53:676:59|Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock which controls 26 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.v":59:27:59:36|Found inferred clock COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0] which controls 1 sequential elements including PF_DDR4_SS_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v":44:0:44:5|Found inferred clock PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 12195 sequential elements including AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.genblk1\.rsync.sysReset_f1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v":56:53:56:59|Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v":76:53:76:59|Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v":56:53:56:59|Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock which controls 10 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v":76:53:76:59|Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":676:53:676:59|Found inferred clock PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock which controls 26 sequential elements including PF_DDR3_SS_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.v":59:27:59:36|Found inferred clock CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 1 sequential elements including PF_DDR3_SS_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.v":59:27:59:36|Found inferred clock COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0] which controls 1 sequential elements including PF_DDR3_SS_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. 

@N: MF670 |Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[1\]\.RDLVL_TRAIN_genblk1\[1\]\.RDLVL_TRAIN_0 to RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0
@N: MF670 |Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[0\]\.RDLVL_TRAIN_genblk1\[0\]\.RDLVL_TRAIN_0 to RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0
@N: MF670 |Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[1\]\.RDLVL_TRAIN_genblk1\[1\]\.RDLVL_TRAIN to RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN
@N: MF670 |Compile point name of library lib:work is being changed from RDLVL_TRAIN_genblk1\[0\]\.RDLVL_TRAIN_genblk1\[0\]\.RDLVL_TRAIN to RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@W: Z227 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/designer/PCIe_EP_Demo/synthesis.fdc":123:0:123:0|Multiple set_clock_groups -name async, remove one set_clock_groups -name async
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:47s; Memory used current: 1017MB peak: 1017MB)

Encoding state machine currState[7:0] (in view: work.caxi4interconnect_DERR_Slave_6s_64s_1s_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_5(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_4(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_4(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_10(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_10(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_6(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_8(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_4(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_8(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_11(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_11(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":418:1:418:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog)); safe FSM implementation is not required.
Encoding state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":337:1:337:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_6s_4s_4s_4s_16(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_7(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_6(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_7(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_9(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_5(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_13(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_12(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_4(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_10(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_10(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_5(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_5(verilog)); safe FSM implementation is not required.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z46(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z47(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z50_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine dma_status_state[2:0] (in view: work.axi4dma_init(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine dmainit_state[12:0] (in view: work.axi4dma_init(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
Encoding state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/AXI4DMA_INIT.v":456:0:456:5|There are no possible illegal states for state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog)); safe FSM implementation is not required.
Encoding state machine wstate[2:0] (in view: work.axi_io_ctrl(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_39s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_39s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_38s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_38s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_6s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_6s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_40s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_40s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_38s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_38s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_4(verilog)); safe FSM implementation is not required.
Encoding state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v":418:1:418:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)); safe FSM implementation is not required.
Encoding state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v":337:1:337:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_1_16s_32s_1s_4s_4s_4s_8s_1(verilog)); safe FSM implementation is not required.
Encoding state machine CAXI4DMAl10OI[8:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAI1OOI(verilog))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CAXI4DMAll1II[21:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z59(verilog))
original code -> new code
   0000000000000000000001 -> 0000000000000000000001
   0000000000000000000010 -> 0000000000000000000010
   0000000000000000000100 -> 0000000000000000000100
   0000000000000000001000 -> 0000000000000000001000
   0000000000000000010000 -> 0000000000000000010000
   0000000000000000100000 -> 0000000000000000100000
   0000000000000001000000 -> 0000000000000001000000
   0000000000000010000000 -> 0000000000000010000000
   0000000000000100000000 -> 0000000000000100000000
   0000000000001000000000 -> 0000000000001000000000
   0000000000010000000000 -> 0000000000010000000000
   0000000000100000000000 -> 0000000000100000000000
   0000000001000000000000 -> 0000000001000000000000
   0000000010000000000000 -> 0000000010000000000000
   0000000100000000000000 -> 0000000100000000000000
   0000001000000000000000 -> 0000001000000000000000
   0000010000000000000000 -> 0000010000000000000000
   0000100000000000000000 -> 0000100000000000000000
   0001000000000000000000 -> 0001000000000000000000
   0010000000000000000000 -> 0010000000000000000000
   0100000000000000000000 -> 0100000000000000000000
   1000000000000000000000 -> 1000000000000000000000
Encoding state machine CAXI4DMAIO1II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z59(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v":2453:0:2453:5|There are no possible illegal states for state machine CAXI4DMAIO1II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z59(verilog)); safe FSM implementation is not required.
Encoding state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_4s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v":547:0:547:5|There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_4s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_3s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v":547:0:547:5|There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_3s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine CAXI4DMAl10OI[4:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOOO1I_Z60(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine CAXI4DMAl10OI[7:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllO1I_Z61(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine CAXI4DMAl10OI[2:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z62(verilog))
original code -> new code
   000 -> 00
   010 -> 01
   100 -> 10
Encoding state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0I1I_2s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v":235:0:235:5|There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0I1I_2s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine CAXI4DMAl10OI[13:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAlO1Ol_Z63(verilog))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine CAXI4DMAl10OI[7:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllOIl_Z64(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine CAXI4DMAl10OI[2:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine CAXI4DMAl10OI[8:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAl0IIl_Z65(verilog))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CAXI4DMAI0II[10:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z68(verilog))
original code -> new code
   0000000000001 -> 00000000001
   0000000000010 -> 00000000010
   0000000000100 -> 00000000100
   0000000001000 -> 00000001000
   0000000010000 -> 00000010000
   0000000100000 -> 00000100000
   0000001000000 -> 00001000000
   0000010000000 -> 00010000000
   0000100000000 -> 00100000000
   0001000000000 -> 01000000000
   0010000000000 -> 10000000000
Encoding state machine CAXI4DMAllII[8:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z68(verilog))
original code -> new code
   0000000000001 -> 000000001
   0000000000010 -> 000000010
   0000000000100 -> 000000100
   0000000001000 -> 000001000
   0000000010000 -> 000010000
   0000000100000 -> 000100000
   0000001000000 -> 001000000
   0000010000000 -> 010000000
   0000100000000 -> 100000000
Encoding state machine uart_state[31:0] (in view: work.cmd_ctrlr(verilog))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
Encoding state machine xmit_state[5:0] (in view: work.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":210:0:210:5|There are no possible illegal states for state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.
Encoding state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":426:0:426:5|There are no possible illegal states for state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.
Encoding state machine raddr_state[2:0] (in view: work.pattern_gen_checker(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
Encoding state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/hdl/PATTERN_GEN_CHECKER.v":143:0:143:5|There are no possible illegal states for state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.
Encoding state machine lnk_m_cs[19:0] (in view: work.G5_APBLINK_MASTER_Z70(verilog))
original code -> new code
   000000 -> 00000000000000000001
   000001 -> 00000000000000000010
   000010 -> 00000000000000000100
   000011 -> 00000000000000001000
   000100 -> 00000000000000010000
   000101 -> 00000000000000100000
   000110 -> 00000000000001000000
   000111 -> 00000000000010000000
   001000 -> 00000000000100000000
   001001 -> 00000000001000000000
   001010 -> 00000000010000000000
   001011 -> 00000000100000000000
   001100 -> 00000001000000000000
   001101 -> 00000010000000000000
   001110 -> 00000100000000000000
   001111 -> 00001000000000000000
   010000 -> 00010000000000000000
   010001 -> 00100000000000000000
   010010 -> 01000000000000000000
   010011 -> 10000000000000000000
Encoding state machine state[78:0] (in view: work.C1_ddr4_nwl_phy_init_Z71(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C1_util_lat1_to_lat0_66s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C1_util_lat1_to_lat0_66s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C1_rmw_Z97(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine ctrlupd_sm[2:0] (in view: work.C1_fastsdram_Z106(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine qm_load_sel[3:0] (in view: work.C1_fastsdram_Z106(verilog))
original code -> new code
   0000000000000000 -> 00
   0000000000000001 -> 01
   0000000000000010 -> 10
   0000000000000100 -> 11
Encoding state machine init_sm[51:0] (in view: work.C1_fastinit_Z112(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C1_fastinit_Z112(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine mr_reload_sm[6:0] (in view: work.C1_fastinit_Z112(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine r_wr_addr[2:0] (in view: work.C1_util_lat1_to_lat0_48s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C1_util_lat1_to_lat0_48s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C1_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C1_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C1_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C1_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C1_util_lat1_to_lat0_79s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C1_util_lat1_to_lat0_79s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C1_util_lat1_to_lat0_72s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C1_util_lat1_to_lat0_72s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C1_util_lat1_to_lat0_97s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C1_util_lat1_to_lat0_97s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk_0(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr_0(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_0(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_0_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_0_0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_0_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_0_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_1_0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_1_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_0_1(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_0_0(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z126_0(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine current_state[6:0] (in view: work.ddr4_vref_0(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z127_0(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000
Encoding state machine state[78:0] (in view: work.C0_ddr4_nwl_phy_init_Z132(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_66s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_66s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C0_rmw_Z158(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine ctrlupd_sm[2:0] (in view: work.C0_fastsdram_Z167(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine qm_load_sel[3:0] (in view: work.C0_fastsdram_Z167(verilog))
original code -> new code
   0000000000000000 -> 00
   0000000000000001 -> 01
   0000000000000010 -> 10
   0000000000000100 -> 11
Encoding state machine init_sm[51:0] (in view: work.C0_fastinit_Z173(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C0_fastinit_Z173(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine mr_reload_sm[6:0] (in view: work.C0_fastinit_Z173(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_48s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_48s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_79s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_79s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_72s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_72s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_97s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_97s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk_1(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr_1(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s_1(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_0_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_0_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_1_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_1_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_2(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_1(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z126_1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine current_state[6:0] (in view: work.ddr4_vref_1(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z127_1(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 1017MB peak: 1017MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read/synthesis/PCIe_EP_Demo_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 1017MB peak: 1017MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 1017MB peak: 1017MB)

Process took 0h:00m:53s realtime, 0h:00m:52s cputime
# Tue May 17 09:08:54 2022

###########################################################]
