Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov 22 19:15:31 2021
| Host         : DESKTOP-JCIFBS1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ESFATop_timing_summary_routed.rpt -pb ESFATop_timing_summary_routed.pb -rpx ESFATop_timing_summary_routed.rpx -warn_on_violation
| Design       : ESFATop
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                     1           
XDCH-2     Warning   Same min and max delay values on IO port  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.915       -6.915                      1                    1       29.744        0.000                      0                    1           NA           NA                      NA                    NA  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 14.000}     28.000          35.714          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -6.915       -6.915                      1                    1       29.744        0.000                      0                    1                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            1  Failing Endpoint ,  Worst Slack       -6.915ns,  Total Violation       -6.915ns
Hold  :            0  Failing Endpoints,  Worst Slack       29.744ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.915ns  (required time - arrival time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART_TXD
                            (output port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            28.000ns  (clk rise@28.000ns - clk rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 4.949ns (71.934%)  route 1.931ns (28.066%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            14.000ns
  Output Delay:           14.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 r  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461    15.461 r  UART_RXD_IBUF_inst/O
                         net (fo=1, routed)           1.931    17.392    UART_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    20.879 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    20.879    UART_TXD
    R12                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       28.000    28.000 r  
                         clock pessimism              0.000    28.000    
                         clock uncertainty           -0.035    27.965    
                         output delay               -14.000    13.965    
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -20.879    
  -------------------------------------------------------------------
                         slack                                 -6.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.744ns  (arrival time - required time)
  Source:                 UART_RXD
                            (input port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Destination:            UART_TXD
                            (output port clocked by clk  {rise@0.000ns fall@14.000ns period=28.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 1.418ns (79.674%)  route 0.362ns (20.326%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            14.000ns
  Output Delay:           14.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 14.000    14.000    
    V12                                               0.000    14.000 r  UART_RXD (IN)
                         net (fo=0)                   0.000    14.000    UART_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229    14.229 r  UART_RXD_IBUF_inst/O
                         net (fo=1, routed)           0.362    14.591    UART_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.189    15.780 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    15.780    UART_TXD
    R12                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay               -14.000   -13.965    
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                          15.780    
  -------------------------------------------------------------------
                         slack                                 29.744    






