

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER2_MAC'
================================================================
* Date:           Mon Mar  2 00:04:14 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.087 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     6406|     6406|  64.060 us|  64.060 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER2_MAC  |     6404|     6404|         6|          1|          1|  6400|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    311|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    108|    -|
|Register         |        -|    -|     405|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    1|     405|    515|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_7ns_6s_31s_31_4_1_U9  |mac_muladd_7ns_6s_31s_31_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    +--------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bias_l2_U     |bgn_inference_Pipeline_LAYER2_MAC_bias_l2_ROM_1P_BRAM_1R     |        1|  0|   0|    0|    10|    4|     1|           40|
    |weights_l2_U  |bgn_inference_Pipeline_LAYER2_MAC_weights_l2_ROM_1P_BRAM_1R  |        3|  0|   0|    0|  6400|    6|     1|        38400|
    +--------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                             |        4|  0|   0|    0|  6410|   10|     2|        38440|
    +--------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln78_1_fu_219_p2     |         +|   0|  0|   6|           4|           1|
    |add_ln78_fu_193_p2       |         +|   0|  0|  13|          13|           1|
    |add_ln82_1_fu_272_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln82_fu_233_p2       |         +|   0|  0|  10|          10|           1|
    |add_ln86_fu_285_p2       |         +|   0|  0|  13|          13|          13|
    |final_score_fu_361_p2    |         +|   0|  0|  26|          26|          26|
    |icmp_ln78_fu_187_p2      |      icmp|   0|  0|  13|          13|          12|
    |icmp_ln82_fu_205_p2      |      icmp|   0|  0|  10|          10|          10|
    |icmp_ln93_fu_371_p2      |      icmp|   0|  0|  32|          32|          32|
    |class_idx_1_fu_388_p3    |    select|   0|  0|  32|           1|          32|
    |grp_fu_424_p2            |    select|   0|  0|  31|           1|           1|
    |max_score_1_fu_377_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln73_fu_211_p3    |    select|   0|  0|  10|           1|           1|
    |select_ln78_1_fu_330_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln78_2_fu_337_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln78_fu_225_p3    |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 311|         142|         245|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |accumulator_fu_76                      |   9|          2|   31|         62|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_accumulator_load      |   9|          2|   31|         62|
    |ap_sig_allocacmp_i_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten8_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                |   9|          2|   10|         20|
    |class_idx_fu_96                        |   9|          2|   32|         64|
    |i_fu_100                               |   9|          2|    4|          8|
    |indvar_flatten8_fu_104                 |   9|          2|   13|         26|
    |j_fu_80                                |   9|          2|   10|         20|
    |max_score_fu_92                        |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 108|         24|  182|        364|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |accumulator_fu_76                 |  31|   0|   31|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |class_idx_11_fu_84                |  32|   0|   32|          0|
    |class_idx_fu_96                   |  32|   0|   32|          0|
    |i_fu_100                          |   4|   0|    4|          0|
    |icmp_ln78_reg_489                 |   1|   0|    1|          0|
    |icmp_ln82_reg_493                 |   1|   0|    1|          0|
    |indvar_flatten8_fu_104            |  13|   0|   13|          0|
    |j_fu_80                           |  10|   0|   10|          0|
    |max_score_12_fu_88                |  32|   0|   32|          0|
    |max_score_fu_92                   |  32|   0|   32|          0|
    |select_ln73_reg_500               |  10|   0|   10|          0|
    |select_ln78_reg_506               |   4|   0|    4|          0|
    |icmp_ln78_reg_489                 |  64|  32|    1|          0|
    |icmp_ln82_reg_493                 |  64|  32|    1|          0|
    |select_ln78_reg_506               |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 405|  96|  219|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_MAC|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_MAC|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_MAC|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_MAC|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_MAC|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER2_MAC|  return value|
|hidden_out_address0      |  out|   10|   ap_memory|                         hidden_out|         array|
|hidden_out_ce0           |  out|    1|   ap_memory|                         hidden_out|         array|
|hidden_out_q0            |   in|    7|   ap_memory|                         hidden_out|         array|
|class_idx_11_out         |  out|   32|      ap_vld|                   class_idx_11_out|       pointer|
|class_idx_11_out_ap_vld  |  out|    1|      ap_vld|                   class_idx_11_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------+--------------+

