---
title: Computer Architecture
layout: meth
has_children: true
---
# Computer Architecture

## resources

<https://chi_gitbook.gitbooks.io/personal-note/content/instruction_set_architecture.html>

## Ch1 Computer Abstractions & Technology

- chip
	- å°ç©é›» pricing è¼ƒé«˜ä½†è‰¯ç‡å¾ˆé«˜
	- wafer
		- æ™¶åœ“
	- die
		- wafer åˆ‡å‡ºä¾†çš„ä¸€å°ç‰‡ä¸€å°ç‰‡
		- æ™¶ç²’/è£¸æ™¶
	- cost
		- ![[computer-architecture-1.png]]
			- ç¶“é©—å…¬å¼
			- å°ç©é›»å·¥ç¨‹å¸«æå‡ºçš„
		- wafer cost & area
			- fixed
		- defect rate
			- determined by manufacturing process
		- die rate
			- determined by disign
- throughput = total work done per unit time
- performance = execution time å€’æ•¸

### execution time

- CPU time
- CPU time = clock cycles x cycle time = cycles / clock rate
- trade-off: clock rate vs. cycle count 
- clock cycles = instruction count (IC) x cycles per instruction (CPI)
- CPU time = IC x CPI x cycle time = IC x CPI / clock rate
- ![[computer-architecture-2.png]]
- ![[computer-architecture-3.png]]
- æ„ˆé«˜éšçš„èªè¨€ CPI æ„ˆé«˜
- $T_c$, clock period = seconds/cycle-
- ISA, instruction set architecture
- improvement
	- improvement factor $n$
	- $T_{improved}=\dfrac{T_{affected}}{n}+T_{unaffected}$
- power
	- $power\propto CV^2\propto f$ 
- MIPS: millions of instruction per second
	- ![[computer-architecture-4.png]]
	- doesn't account for
		- different ISAs between computers
		- different complexity between instructions

## Ch2 Instructions
- instruction set
	- e.g. x86, ARM, RISC-V

### [[RISC-V]] Intro

- è¼ƒç°¡å–®çš„ instruction set
- regularity â†’ simpler implementation
- simplicity â†’ higher performance, lower cost
- åŸ·è¡Œé‚è¼¯
	- å¾ä¸Šåˆ°ä¸‹ï¼Œè©²è·³å‰‡è·³
- 32x64-bit register file
	- 32-bit data: word
	- 64-bit data: doubleword
	- ![[computer-architecture-5.png]]
- Instructions are word-aligned
	- address ä¸€æ¬¡è·³ 4 bytes
- little endian
	- least-significant byte @ least address
- bytes ä¸ä¸€å®šè¦ 4 or 8 or whatever çš„å€æ•¸
- ä¸€å€‹ instruction æ˜¯ 8 bytes
- ![[computer-architecture-6.png]]
	- 8x8=64
	- 12x8=96
	- load A[8] to x9
	- add x9 & h, store to x9
		- x21 åœ¨ register è£¡é¢æ‰€ä»¥å¯ä»¥ç›´æ¥ access
	- store x9 to A[12]

### b/h/w/d

- byte  = 8 bits
- halfword = 16 bits
- word = 32 bits
- doubleword = 64 bits

### 2s complement

- 1s complement: negation
	- e.g. 0110 â†’ 1001
- 2s complement: 1s complement +1
	- e.g. 6 = 0110 â†’ -6 = 1001+1 = 1010
	- è¦ç®— 8-D â†’ ç®— 8+2s(D) = 8+2s(1101) = 8+0011 = 8+3 = 11 = B
		- <https://quizlet.com/explanations/questions/assume-that-registers-s0-and-s1-hold-the-values-0x80000000-and-0xd0000000-respectively-1-what-is-the-9a341a5d-4e07-4ef8-8471-fd38030f7e4f>
		- ![[computer-architecture-7.png]]
		- æ­·å±† quiz 1 (4.)
			- ![[computer-architecture-8.png]]
			- ![[computer-architecture-9.png]]

[[Logic Design]]

![[computer-architecture-10.png]]
![[computer-architecture-11.png]]

### signed & unsigned

- signed
	- æœ‰æ­£è² 
	- è¡¨ç¤ºè² æ•¸æ–¹æ³•
		- æœ€å·¦é‚Š 1 â†’ è² 
		- complement (1s 2s etc.)
- unsigned
	- åªæœ‰æ­£æ•¸

### sign extension

å¤šåŠ å¹¾å€‹ bits

![[computer-architecture-12.png]]

### offset

![[computer-architecture-13.png]]

### array
- ![[computer-architecture-14.png]]

- e.g.
	- ![[computer-architecture-15.png]]
		- ![[computer-architecture-16.png]]
		- x30 = x10 æ˜¯ array D çš„æŒ‡æ¨™
		- addi x30, x30, 32 ä»£è¡¨è·³ 32 bytes i.e. è·³ 4 doublewords â†’ array index +4
		- è‹¥ x30 = 8ï¼Œ0(x30) ä»£è¡¨ D[2]ï¼Œ4(x30) ä»£è¡¨ D[3]
			- å‰é¢æ˜¯ offsetï¼ŒåŠ ä¸Šæ‹¬è™Ÿ é™¤ä»¥ 8 (for doubleword) â†’ array çš„ index
				- åƒé€™å€‹æ˜¯ word = 4 bytes<br>![[computer-architecture-17.png]]
			- see [[#array vs pointer]]
		- é¡Œç›®ä¸­æœƒä¸€ç›´è“‹æ‰ D[0:3] çš„å€¼ï¼Œç›´åˆ° x7 >= x5 = 4

### encoding

#### overall

- ![[computer-architecture-18.png]]
- I SB UJ çš„ 10:5 ä½ç½®éƒ½ä¸€æ¨£
- éƒ½æ˜¯ 32 bits
- major opcode in bits 0-6
- destination register in bits 7-11
- first source register in bits 15-19
- second source register in bits 20-24
- <https://stackoverflow.com/a/39450410/15493213>

#### binary representation

- 15 â†’ 0xF
- æ•´å€‹ 32-bit formatï¼Œ4 bits ä¸€å–®ä½ï¼Œå¯«æˆ 8 å€‹ 16 é€²ä½æ•¸å­—ï¼Œå‰é¢åŠ  0x

#### R-format

- ![[computer-architecture-19.png]]
- Register-format
- `add rd, rs1, rs2`
	- funct7 & funct3 & opcode æ±ºå®šå“ªä¸€å€‹ operation
		- e.g.
			- ![[computer-architecture-20.png]]
				- 51 æ˜¯æŸ¥è¡¨ä¾†çš„
			- <https://brainly.com/question/14287027>
			- ![[computer-architecture-21.png]]

#### I-format

- Immediate-format
- `operation rd, imm(rs1)`
- ![[computer-architecture-22.png]]
- opcode & func3 å‘Šè¨´é›»è…¦è¦åšä»€éº¼ instruction (arithmetic OR load)
- immediate: constant OR offset for base address 
- `jalr`
	- `jalr rd imm(rs1)` will jump to the address `2imm+rs1` && save the address of next line (i.e. current address + 4) to `rd`
		- e.g. let x10 = 0x14, and `jalr x10 0(x10)`in address `0x24`, running this line will jump to address `0x14` && set x10 to 0x24+4 = `0x28`
		- use `x0` as `rd` if don't care about return address
	- <https://electronics.stackexchange.com/a/553160>
- `SLLI` = left logical shift
	- shift leftï¼Œè£œ 0
	- `SLLI x10, x10, 2` â†’ x10 shift left by 2 bits
- `SRLI` = right logical shift
	- shift rightï¼Œè£œ 0
- `SRAI` = right arithmetic shift
	- right shiftï¼Œè£œ sign bit
	- for signed number
	- e.g. -8 = 11111000, -8/2 = -4 = 11111100, the right arithmetic shift of the former
	- left arithmetic shift å‰‡ç­‰åŒæ–¼ left logical shift, so no SRLI
		- æ‡‰è©²æ˜¯ undefined <https://stackoverflow.com/questions/4009885/arithmetic-bit-shift-on-a-signed-integer>
- `ANDI` = bit-by-bit AND operation
	- `ANDI x20, x10, 3` â†’ x20 = the result of x10 AND 3 i.e. åªä¿ç•™æœ€ä½å…©ä½æ•¸ i.e. x10%4

#### S-format

- ![[computer-architecture-23.png]]
- store byte/halfword/word/doubleword
- immediate: offset for base address (rs1)
- `sb rs1 rs2`

#### SB-format

- ![[computer-architecture-24.png]]
- conditional jump
	- if xxxx jump to branch xxxx
- branch addressing
- `blt` `bge` etc.
- immediate æ²’æœ‰ 0th bit
- immediate è¡¨ç¤ºè¦è·³å¤šå°‘
- take the branch â†’ go to PC + immediate x 2 (i.e. immediate å¾Œé¢è£œå›ä¸€å€‹ 0)
	- bc imm omit ç¬¬ 0 ä½ i.e. shift right
	- ![[computer-architecture-25.png]]
- skip â†’ go to PC + 4 i.e. next line
- 1 instruction 4 bytes
- `beq rs1, rs2, imm`â†’ jump to PC+immx2 if rs1=rs2

#### UJ-format (jal)

- ![[computer-architecture-26.png]]
- unconditional jump
- only for `jal`, unconditional jump-and-link
- ![[computer-architecture-27.png]]
- 20-bit immediateï¼Œè¡¨ç¤ºè¦å¾ç›®å‰ä½ç½®è·³å¤šå°‘
	- å¾€å›è·³ â†’ è² æ•¸ (2s complement)
	- 1 instruction 4 bytes
	- å¾€å¾Œè·³ x è¡Œ â†’ immediate = 4x/2 (4x å»æ‰æœ€å¾Œä¸€ä½çš„ 0)
- jump to address = PC+imm i.e. ç›®å‰ä½ç½® + imm/4 è¡Œ 
- e.g.
	- ![[computer-architecture-28.png]]
		- ![[computer-architecture-29.png]]
		- å¾€å›è·³ 9 è¡Œï¼Œæ¯å€‹ instruction 4 bits â†’ imm = -36 = 2s complement of 36ï¼Œå† shift right i.e. é™¤ 2 i.e. ç§»æ‰ 0th bit
		- jal çš„ opcode = 1101111

#### U-format

- ![[computer-architecture-30.png]]
- `lui rd constant`
- `imm[31:12]` = constant represented with 20 bitsï¼ŒæŠŠé€™ 20 bits å¼„åˆ°  rd[31:12]
- ![[computer-architecture-31.png]]

####  RV32I Instruction Sets (æŸ¥è¡¨)

![[computer-architecture-32.png]]

p.119

![[computer-architecture-33.png]]

<https://book.rvemu.app/instruction-set/01-rv64i.html>

I-format `LX` çš„éƒ¨åˆ†ï¼Œæ˜¯ load byte/halfword/word/doublewordï¼Œä»¥ funct3 å€¼å€åˆ†

- ![[computer-architecture-34.png]]
	- <https://ithelp.ithome.com.tw/articles/10194907>

e.g.

- ![[computer-architecture-35.png]]
	- ![[computer-architecture-36.png]]

### [[RISC-V]] operations

![[computer-architecture-37.png]]

![[computer-architecture-38.png]]

`slli a, b, 1` â†’ a = b<<1 (=2b)  
`addi a, b, 1` â†’ a=b+1

#### if

`beq a, b, callback` â†’ if(a\==b){callback()}
`bne a, b, callback` â†’ if(a!=b){callback()}
`blt a, b, callback` â†’ if(a<b)

![[computer-architecture-39.png]]

![[computer-architecture-40.png]]

`bge a, b, callback` â†’ if(a>=b)

![[computer-architecture-41.png]]

#### while

![[computer-architecture-42.png]]

#### jump

- leaf procedure
	- ![[computer-architecture-43.png]]![[computer-architecture-44.png]]
- non-leaf procedure
	- recursive?
	- ![[computer-architecture-45.png]]![[computer-architecture-46.png]]

#### load/store

![[computer-architecture-47.png]]

lui

![[computer-architecture-48.png]]

`lui x19, 976` â†’ æ”¾ 12 å€‹ 0 åˆ° 976 å¾Œé¢ 

#### example

![[computer-architecture-49.png]]
![[computer-architecture-50.png]]

![[computer-architecture-51.png]]
![[computer-architecture-52.png]]
![[computer-architecture-53.png]]
![[computer-architecture-54.png]]
![[computer-architecture-55.png]]
![[computer-architecture-56.png]]

![[computer-architecture-57.png]]

### dynamic linking

only link/load library procedure when called

- Java just in time compiler
	- æ ¹æ“šåŸ·è¡Œç‹€æ³åšå„ªåŒ–

### performance judging

- IC (why?) & CPI alone ä¸æ˜¯å¥½çš„ performance indicators
- compiler optimizations are sensitive to algorithms
- Java just-in-time >> Java Virtual Machine
	- ç›´é€¼ C

### array vs. pointer

- pointer çœç•¥ indexing çš„éƒ¨åˆ†
- e.g.
	- ![[computer-architecture-58.png]]
		- x7 = size-1
		- array æ¯æ¬¡ loop éƒ½è¦ `slli` & `add`
			- `slli`: ç®— i çš„å¯¦éš› index
			- `add`ğŸ”¢

### MIPS

- successor of RISC-V
- ![[computer-architecture-59.png]]

## Ch3 Arithmetic

- for multipedia
	- overflow â†’ ç•™åœ¨æœ€å¤§å€¼

### multiplication

#### basic multiplier

- æ¯æ¬¡ cycle åŠ ä¸€æ¬¡ï¼Œè¦å¾ˆå¤šå€‹ cycle
	- sol: [[#faster multiplier]]ï¼Œç©ºé–“æ›å–æ™‚é–“
- ![[computer-architecture-60.png]]
- length of product = sum of multiplicand & multiplier length, ignoring the sign bit
- ![[computer-architecture-61.png]]
- æ¯è¼ªéƒ½ä¸Šé¢ pointer éƒ½å·¦ç§»ä¸€æ ¼
- æ¯è¼ªä¸‹é¢ pointer éƒ½å³ç§»ä¸€æ ¼
	- æŒ‡åˆ° 1 â†’ ç›¸åŠ 
- e.g.
	- ![[computer-architecture-62.png]]
- optimized
	- ![[computer-architecture-63.png]]
	- multiplicand & ALU reduced to 64 bits
		- unused portion of registers & adders
	- multiplier placed in the right half of product
	- e.g.
		- ![[computer-architecture-64.png]]
			- ... ä¸æ˜¯å§

#### signed multiplication

- å…ˆå¼„æˆæ­£çš„ï¼Œä¹˜å®Œå†è½‰å›å»

#### faster multiplier

- ç”¨å¤šä¸€é»åŠ æ³•å™¨ï¼Œçœä¸‹æ™‚é–“
- more cost, higher performance
	- cost performance tradeoff
- ![[computer-architecture-65.png]]
- å¯ä»¥ pipeline â†’ å¯ä»¥å¾ˆå¤š in parallel â†’ even faster

#### instructions

- mul
	- multiply
	- return lower 64 bits
- mulh
	- multiply high
	- return upper 64 bits
	- can check 64-bit overflow
- mulhu
	- multiply high unsigned
	- assume unsigned, return upper 64 bits
- mulhsu
	- multiply high signed/unsigned
	- assume 1 signed other unsigned, return upper 64 bits

### division

- ![[computer-architecture-66.png]]
- long division
- retoring division
	- å…ˆå‰ªï¼Œå°æ–¼ 0 å†åŠ å›ä¾†
- signed division
	- abs()
- division å¾Œé¢ dependent on å‰é¢çµæœ â†’ ç„¡æ³• parallel â†’ time complexity é«˜

#### divisor

- ![[computer-architecture-67.png]]
- ![[computer-architecture-68.png]]
- æ¯è¼ª divisor pointer å³ç§»ä¸€æ ¼ï¼Œquotient pointer å·¦ç§»ä¸€æ ¼
- e.g.
	- 4-bit ver. of 7/2
		- ![[computer-architecture-69.png]]
- æ¯æ¬¡ cycle æ¸›ä¸€æ¬¡ï¼Œè¦å¾ˆå¤šå€‹ cycle
- optimized divider
	- ![[computer-architecture-70.png]]
		- simultaneously, subtract & shift the operands & shift the quotient
		- quotient æ”¾åœ¨ remainder çš„ right half
			- bc remainder æ¸›å®Œæœƒ shift leftï¼Œå³é‚Šæœƒå¤šå‡ºä¸€æ ¼ â†’ çµ¦æ–°ç”Ÿå‡ºçš„ quotient ç”¨
	- divisor register & ALU halved 
	- like optimized multiplier
		- ![[computer-architecture-71.png]]
	- e.g.
		- ![[computer-architecture-72.png]]
		- ![[computer-architecture-73.png]]
			- 4-bit â†’ shift 4 æ¬¡å®Œå°±çµ‚æ­¢ï¼Œç„¶å¾Œ remainder left half shift right (at 5th operation)
			- æœ€å¾Œ remainder = remainder left halfï¼›quotient = remainder right half

#### signed division

- æ­£è² è™Ÿä¸æ‡‰å½±éŸ¿æ•¸å­—
	- e.g. 
		- 7/2 = 3 ... 1
		- -7/2 = -3 ... -1 NOT 4 ... 1

#### faster division

- ä¸èƒ½ parallel å› ç‚ºéœ€è¦å…ˆçŸ¥é“ remainder ä¹‹æ­£è² æ‰èƒ½ç¹¼çºŒ
	- if negative â†’ remainder è¦åŠ å› divisor
- SRT division
	- predict multiple quotient bits in one step, then correct errors later
- nonrestoring division
	- don't add the divisor back immediately if the remainder's negative
	- 1 clock cycle per step
- nonperforming division

#### instructions

- div, rem
- divu, remu
- no overflow for é™¤ä»¥ 0 & overflow
	- return å®šç¾©

### instruction set with multiplication & division

![[computer-architecture-74.png]]

### float

- ä¹‹å‰ä»‹ç´¹çš„æ±è¥¿éƒ½æ˜¯ integer çš„
- $\pm 1.xxxxx_2\times 2^{yyyyyyyy}$
- 2 representations
	- single precision (32-bit)
	- double precision (64-bit)
		- `double` in C

#### format

- IEEE Std 754
- ![[computer-architecture-75.png]]
- placed this way for sorting purpose
	- sign â†’ exponent â†’ fraction
- exponent
	- Bias 
		- æŠŠ exponent è½‰æˆæ­£ â†’ unsigned
		- $2^{-100}$ â†’ $2^{-100+Bias}$
	-   127 for single; 1023 for double
		- simplicity for sorting
		-   ä¸ç„¶ negative çš„ 2s complement çœ‹èµ·ä¾†å¾ˆå¤§
	- 000..00 & 111..11 are reserved
		- single
			- min real exponent = 1-127 = -126
			- max real exponent = 254 - 127 = 127
		- double
		- 	min real exponent = 1-1023 = -1022
			- max real exponent = 2046 - 1023 = 1023
		- ä½† fraction é‚„æ˜¯å¯ä»¥æœ‰å…¨ 0 & å…¨ 1
	- overflow: å¤ªæ­£
	- underflow: å¤ªè² 
- fraction = 0-1
- single-precision
	- min 00000001
	- max 11111110
- double-precision
	- min 00000000001
	- max 11111111110
- e.g.
	- ![[computer-architecture-76.png]]
	- ![[computer-architecture-77.png]]
	- 1.6875 to hexadicimal representation
		- ![[computer-architecture-78.jpg]]
	- single encode to double
		- ![[computer-architecture-79.jpg]]

#### number representation

- ![[computer-architecture-80.png]]
- denormalized number
	- exponent = 0
		- so $fraction\times 2^{-Bias}$
	- < normal numbers
- infinity
	- exponent = all 1s
	- fraction = 0
- not a number (NaN)
	- exponent = all 1s
	- fraction != 0

#### addition

![[computer-architecture-81.png]]

![[computer-architecture-82.png]]

![[computer-architecture-83.png]]

#### multiplication

![[computer-architecture-84.png]]

![[computer-architecture-85.png]]

FP multiplier is FP adder but use multiplier for significands

#### instructions

![[computer-architecture-86.png]]

- ![[computer-architecture-87.png]]

#### examples

##### escaping from barbaric yanks

![[computer-architecture-88.png]]

```
flw f0, const5(x3) //f0 = 5
flw f1, const(x9) //f1 = 9
fdiv.s f0, f0, f1 //f0 = f0/f1 = 5/9
flw f1, const32(x3) //f1 = 32
fsub.s f10, f10, f1 //f10 = f10 - f1 = f10 - 32
fmul.s f10, f0, f10 //f10 = f0 x f10 = 5/9 x f10
jalr x0, 0(x1) //return
```

##### array multiplication

![[computer-architecture-89.png]]

![[computer-architecture-90.png]]

- $a_{2,3}$ in 5x5 â†’ 1x5+3 = 8th item (å·¦åˆ°å³ï¼Œä¸Šåˆ°ä¸‹)
- 64-bit â†’ è¦å† x8 `slli 3`

![[computer-architecture-91.png]]

#### rounding

- extra bits of precision
	- guard & round
		- guard å­˜ç›®æ¨™ä½æ•¸å¾Œ 1st ä½ï¼Œround å­˜ç›®æ¨™ä½æ•¸å¾Œ 2nd ä½ï¼Œthen round with é€™å…©ä½
			- e.g. (round to å°æ•¸é»å¾Œç¬¬äºŒä½) 1.5252 â†’ 1.53 bc $52\in [51,99]$
		- without these 2ï¼Œå‰‡æ°¸é åªä¿ç•™ç›®æ¨™ä½æ•¸
		- ![[computer-architecture-92.png]]
	- sticky
		- guard & round bit å³é‚Šæœ‰é 0 ä½æ•¸ â†’ set to 1ï¼Œappend as 3rd bit
		- 0.500000...000001 â†’ 0.501
- ![[computer-architecture-93.png]]
	- nearest even
		- tie (å‰›å¥½ä¸€åŠ) â†’ round to even
		- tie æ™‚ round å®Œ last bit çµ•å°æ˜¯ 0
		- ![[computer-architecture-94.png]]
- e.g.
	- ![[computer-architecture-95.png]]
		- ![[computer-architecture-96.png]]
	- ![[computer-architecture-97.png]]

## Ch4 Processor

###  CPU

- implementation of the RISC-V subset
	- ![[computer-architecture-98.png]]
	- ![[computer-architecture-99.png]]
		- with multiplexers & control lines

### logic design

- 1 wire 1 bit
- multiple wire â†’ bus
- multiplexer (mux)
	- å¤šå€‹ inputï¼Œé¸æ“‡ä¸€å€‹ output
- ![[computer-architecture-100.png]]

### building a datapath

#### fetching instruction

- ![[computer-architecture-101.png]]
- ç”¨å¯«æ­»åš Add çš„ ALUï¼Œæ¯æ¬¡ PC +4
- instruction memory ç”¨ combinational logic

#### R-type instructions

- arithmetic-logical instructions
- don't use sign extender (P4.3.3)
- read 2 registers â†’ perform an ALU operation (arithmetic or logical operation) â†’ write result to register
- ![[computer-architecture-102.png]]

#### load/store

- only load & store use data memory (P4.3.1)
- immediate generation: convert æˆ ALU æ‰€éœ€çš„æ ¼å¼
	- 32-bit instruction as input 
	- selects a 12-bit field for load, store, and branch if equal that is sign-extended into a 64-bit result appearing on the output (?)
- ![[computer-architecture-103.png]]

#### branch instructions (beq)

- ![[computer-architecture-104.png]]
- shift left æ˜¯åŠ  0 åˆ° sign-extended offset field çš„å¾Œé¢ï¼Œä¸Ÿæ‰ sign bit
	- ä¹‹å‰ x2 çš„éƒ¨åˆ†
- branch target = PC + imm slli 1
- ç”¨ ALU åš rs1-rs2ï¼Œè‹¥ç‚º 0 å‰‡ PC = branch targetï¼Œotherwise PC = PC+4

#### åˆèµ·ä¾†

- ![[computer-architecture-105.png]]
	- åŠ ä¸Š mux ä¾†é€£æ¥&æ§åˆ¶ä¸åŒ instruction class
- ![[computer-architecture-106.png]]

### single-cycle implementation

#### ALU

- ![[computer-architecture-107.png]]

#### main control unit

- truth table
	- ![[computer-architecture-108.png]]
	- æ„ˆå¤š don't care æ„ˆå¥½
- ![[computer-architecture-109.png]]
- ![[computer-architecture-110.png]]
	- rs1 = read register 1
	- rs2 = read register 2
	- rd = write register
- control signals
	- ![[computer-architecture-111.png]]

#### operation of datapath

- ![[computer-architecture-112.png]]
	- åŠ ä¸Š control unitï¼Œinput æ˜¯ 7-bit opcodeï¼Œoutput æ§åˆ¶å„ç¨®æ±è¥¿
- e.g.
	- add
		- ![[computer-architecture-113.png]]
			1. read address && pc+=4
			2. instruction decode
			- read register ç­‰ç­‰
			3. instruction execution
			- ALU
			4. write data back (to destination register)
			- R-type ä¸ç”¨è™•ç†åˆ° data memory
	- load
		- ![[computer-architecture-114.png]]
			1. ALU ç®— sum of register 1 & offset â†’ address of data memory
			2. data from the memory unity write into register file
	- beq
		- ![[computer-architecture-115.png]]
			- imm gen æ‰¾ offset
				- offset slli 1
			- imm slli 1 + pc â†’ branch target
			- ALU åš rs1-rs2
				- = 0 â†’ PC = branch target
				- != 0 â†’ PC = PC+4

#### finalizing control

- ![[computer-architecture-116.png]]

#### performance issues

- clock period determined by worst-case delay (longest path)
	- load instruction æœ€æ…¢
		- instruction memory â†’ register file â†’ ALU â†’ data memory register fileï¼Œ5 å€‹ stage éƒ½è¦è·‘ä¸€é
			- ![[computer-architecture-117.png]]
		- but load instruction åˆå¾ˆå¸¸ç”¨
	- solution: pipelining

### pipelining

#### RISC-V 5-stage pipeline

1. IF = instruction fetch
2. ID = instruction decode & register read
3. EX = execute operation OR calculate address
4. MEM = access memory operand
5. WB = write result back to register

stage utilization of each type

![[computer-architecture-118.png]]

![[computer-architecture-117.png]]

- jump uses WB
- only R don't use sign extender

#### performance

- cycle æ•¸è¼ƒå¤šï¼Œcycle period è¼ƒçŸ­
- if all stages take the same time, $T_c$ /= num of stages with pipelining
- e.g.
	- ![[computer-architecture-120.png]]
		- å¦‚æœæ¯å€‹ stage éƒ½èŠ±åŒæ¨£æ™‚é–“ï¼Œé€Ÿåº¦å°±æœƒæ˜¯ 5 å€è€Œé 4 å€

#### pipeline hazards

##### structural hazard

- è³‡æºä¸å¤ ç”¨
- ä¸€å€‹è³‡æºä¸€å€‹æ™‚é–“åªèƒ½ä¸€å€‹äººç”¨
- solution: more resources

##### data hazard

- current instruction depends on the result of previous instructions â†’ NOP (an operation that does nothing)
	- NOP is in code, stall is in hardware
- store won't create hazard
- e.g.
	- add x19, x0, x1<br>sub x2, x19, x3
		- ![[computer-architecture-121.png]]
		- è¦ç­‰ä¸Šä¸€å€‹ WB æ‰èƒ½ ID â†’ è¦å¤šç­‰ 2 å€‹ cycle 
- solution: forwarding/bypassing
	- ä¸ç­‰ write backï¼Œä¸€ç”Ÿå‡ºç­”æ¡ˆå°±ç›´æ¥æ‹¿
	- need extra connection
	- e.g.
		- ![[computer-architecture-122.png]]
- load-use data hazard
	- ç”¨åˆ°çš„ variable ä¾†è‡ªä¸Šä¸€å€‹ instruction çš„ load
	- load è¦åˆ° MEM å¾Œæ‰èƒ½è¢«ä½¿ç”¨ï¼Œwhile ALU è¨ˆç®—éœ€è¦åœ¨ EX å‰æ‹¿åˆ°å€¼
	- need to wait 1 more cycle even with forwarding
		- ![[computer-architecture-123.png]]
	-  schedule codes to avoid it
		- ![[computer-architecture-124.png]]

##### control hazard

- depends on branch outcome of previous instruction
- e.g.
	- ![[computer-architecture-125.png]]
		- è¦ç­‰ beq åˆ¤æ–·ï¼ˆè¦ä¸è¦è·³ï¼‰ä¹‹å¾Œæ‰èƒ½åŸ·è¡Œä¸‹ä¸€å€‹ instruction
- sol: branch prediction
	- static branch prediction
		- assume branch not taken and do the next instruction immediately, if the branch is taken (assumption incorrect), cancel the instruction
		- ![[computer-architecture-126.png]] 
	- dynamic
		- assumption based on history

#### datapath

- ![[computer-architecture-127.png]]
- IF
	- ![[computer-architecture-128.png]]
- ID
	- ![[computer-architecture-129.png]]
- EX
	- load
		- ![[computer-architecture-130.png]]
	- store
		- ![[computer-architecture-131.png]]
		- 2nd register value loaded into EX/MEM 
		- ???
- MEM
	- load
		- ![[computer-architecture-132.png]]
	- store
		- ![[computer-architecture-133.png]]

- WB
	- load
		- ![[computer-architecture-134.png]]
			- would be the wrong register number
		- ![[computer-architecture-135.png]]
			- correct ver.
			- register number passed from ID stage
			- æœ‰ä¹‹å¾Œéœ€è¦ç”¨åˆ°çš„ information â†’ éœ€è¦ pass along with the datapath
	- store
		- ![[computer-architecture-136.png]]

#### diagram

- ![[computer-architecture-137.png]]
- ![[computer-architecture-138.png]]
- ![[computer-architecture-139.png]]
	- cycle 5 of previous diagrams

#### control

- ![[computer-architecture-140.png]]
- ![[computer-architecture-141.png]]
- ![[computer-architecture-142.png]]

### data hazard & forwarding

#### data hazard

- EX hazard & MEM hazard
	- ![[computer-architecture-143.png]]
- destination = å‰å…©å€‹æŒ‡ä»¤çš„ register
- e.g.
	- ![[computer-architecture-144.png]]
	- ![[computer-architecture-145.png]]
- double hazard
	- EX hazard & MEM hazard both happen
	- e.g.
		- ![[computer-architecture-146.png]]
			- 1a & 2a

#### forwarding

- without forwarding
	- ![[computer-architecture-147.png]]
- with forwarding
	- ![[computer-architecture-148.png]]
- need forwarding when
	- EX/MEM or MEM/WB will write to a register && RD != x0 && RD = RS of ID/EX
	- EX hazard
		- ![[computer-architecture-149.png]]
	- MEM hazard
		- ![[computer-architecture-150.png]]
		- blue part: only forward this type when no EX hazard to avoid double hazard
- control
	- å“ªä¸€ç¨® hazard â†’ mux control
	- ![[computer-architecture-151.png]]
	- 1a â†’ ForwardA = 10
	- 2a â†’ ForwardA = 01
	- 1b â†’ ForwardB = 10
	- 2b â†’ ForwardB = 01
- datapath
	- ![[computer-architecture-152.png]]

#### stalling

- hazard detection unit
	- ![[computer-architecture-153.png]]
	- operate at ID stage
	- have hazard â†’ stall
- load-use data hazard åªèƒ½ stall â†’ nop i.e. do nothing
- ![[computer-architecture-154.png]]
- ![[computer-architecture-155.png]]

### control hazards

- ![[computer-architecture-156.png]]

#### dynamic branch prediction

- 1-bit predictor
- 2-bit predictor
	- wrong prediction twice â†’ change
	- ![[computer-architecture-157.png]]

### exceptions

- flush instructions
- handling exception
	- ![[computer-architecture-158.png]]

### instruction level parallelism, ILP

- to increase ILP
	- deeper pipeline
		- less work per stage â†’ shorter clock cycle
	- multiple issue
		- multiple pipeline
		- multiple instructions per cycle
			- CPI < 1, IPC = 1/CPI > 1

#### Static Multiple Issue

- two-issue pipeline
	- ![[computer-architecture-159.png]]
	- ä¸€é‚Š ALU/branch ä¸€é‚Š load/store
	- ![[computer-architecture-160.png]]
- need extra hardware
- more instructions executing in parallel to avoid hazard
	- EX data hazard
		- can't forward ALU result to load/store, need to stall (?)
	- load-use data hazard
		- load result can't be used at next cycle (?)
- scheduling
	- ![[computer-architecture-161.png]]
- loop unrolling
	- replicate loop body multiple times â†’ more things to fill in the blanks, and can åŒ–æ¸›
	- ![[computer-architecture-162.png]]
	- e.g.
		- ![[computer-architecture-163.png]]
		- ![[computer-architecture-164.png]]

#### Dynamic Multiple Issue

- dynamic multiple-issue processors = superscalar processors
- dynamic pipeline scheduling
	- can execute instructions out of order
	- e.g.
		- ![[computer-architecture-165.png]]
- ![[computer-architecture-166.png]]

### problems

![](https://s2.loli.net/2021/12/22/bqMuJpVXtgOGr2k.png)

load & store æœƒç”¨åˆ° data memoryï¼Œso å…¶ä»–çš„ IF stage ä¸èƒ½è·Ÿ ld & sd çš„ MEM stage è¡åˆ°

![](https://s2.loli.net/2021/12/22/trKeaQEgcOx9u5f.png)

## Ch5 Memory Hierarchy

### intro

- locality
	- temporal locality
		- æ™‚é–“ä¸Šå¾ˆè¿‘çš„æœƒå¾ˆå¸¸è¢«ç”¨åˆ°
		- loop
	- spatial locality
		- ç©ºé–“ä¸Šå¾ˆè¿‘çš„æœƒå¾ˆå¸¸è¢«ç”¨åˆ°
		- sequential instructions
- memory hierarchy
	- ![[computer-architecture-167.png]]
	- faster â†’ more expensive â†’ smaller
	- upper level
		- closer to processor
		- faster, more expensive, smaller
	- lower level
		- slower to access, bigger capacity
	- line/block: min unit of info 
	- ![](https://s2.loli.net/2021/12/24/2HgsVT8B9qb7ZoK.png)
- data requested is in upper level â†’ hit
	- hit rate = # found in upper level / # access
	- hit time = time to access upper level 
- data request is not in upper level â†’ miss
	- mis rate = # not found in upper level / # access
	- miss penalty = total time to fetch the requested block to the requested level
		- access time + transmit time
- ![](https://s2.loli.net/2021/12/24/1KdxXWrO7DABS82.png)

### memory

- DRAM
	- slow
	- smaller area used per bit â†’ cheaper
- SRAM
	- fast
	- expensive
	- used in upper levels

### cache 

- the memory between processor & main memory
- direct mapped cache
	- ![[computer-architecture-168.png]]
	- map with block address % num of blocks<br>i.e. n entries/blocks â†’ map with lower $log_2n$ bits 
- tag
	- contain upper portion of block address (block address = {tag}{index})
- valid bit
	- contain valid address or not
	- not valid â†’ don't match
- ![](https://s2.loli.net/2021/12/24/29CAfUKaLk6trSx.png)
- total size calculation
	- cache size = $2^{n+m}$ words = $2^n$ blocks
		- e.g. 16KiB = $2^{14}$ bytes = $2^{12}$ words
	- block size = $2^m$ words
	- word size = address size = $2^k$ bytes
		- 32 bit address â†’ 1 word = 32 bits = $2^2$ bytes
		- 64 bit address â†’ 1 word = 64 bits = $2^3$ bytes
	- tag size (bits) = address size (bits) - (n+m+k) = address size (bits) - $log_2$ cache size (bytes)
	- offset = block offset + byte offset = lg of how many bytes per block
		- block offset = lg of how many words per block
			- 2-word block â†’ block offset = 1
		- byte offset = lg of how many bytes per word
	- 1 valid bit
	- total size = $2^n$ x (block size + tag size + valid size) bits
		- every block need original + tag & valid bits
		- i.e. åŸæœ¬çš„ cache size åŠ ä¸Š tag & valid ç¸½å…±æ‰€éœ€çš„ bits
	- e.g.
		- ![[computer-architecture-169.png]]
		- ![[computer-architecture-170.png]]
- cache miss = search for a data in cache but find nothing
	- miss rate = # miss / # all access
- e.g.
	- ![[computer-architecture-171.png]]
- block size vs. miss rate
	- ![](https://s2.loli.net/2021/12/24/8z9ji5sVMHDoYcC.png)
	- larger block size â†’ spatial locality â†’ lower miss rate
	- larger block size â†’ fewer blocks can be held in cache â†’ more competition, blocks would be bumped out of cache before all words is accessed â†’ higher miss rate
	- larger block size â†’ hit time increases â†’ slower
	- larger block size â†’ transfer time increase â†’ bigger miss penalty
- miss â†’ CPU pipeline stall â†’ fetch block from lower level
- ![[computer-architecture-172.png]]
- AMAT (average memory access time) = hit time + miss rate x miss penalty

#### associative cache

- fully associative cache
	- a block can be placed anywhere
	- need to search all entries to find a block
		- 1 comparator for each entry â†’ costly
- set associative cache
	- n-way â†’ n blocks in each set, each block can placed in any block of that set
	- indexed by (# block) % (# of set)
- ![](https://s2.loli.net/2021/12/24/R43pWNL2mTExec8.png)
	- middle: 2-way set associative cache i.e. each set has 2 blocks, so need to search 2 blocks
- replace policy
	- least recently used (LRU)
		- not scalable, hard for n-way with big n
	- random
		- same performance for whatever n
- high associative â†’ low miss rate
- e.g.
	- ![[computer-architecture-173.png]]

#### miss

- compulsory miss
	- first time access, not in cache yet
- capacity miss
	- cache capacity not enough to contain all blocks, so some is replaced
- conflict miss
	- multiple blocks compete for same set
	- in set-associative & direct-mapped caches
- ![](https://s2.loli.net/2021/12/24/cxU9Cn3a5EAXf7B.png)

#### multilevel cache

- not in 1st level cache â†’ search 2nd level cache
- higher miss penalty if not found in any level of cache
- 2-level
	- primary
		- focus on low hit time
	- L-2
		- focus on low miss rate

### dependable memory hierarchy

- MTTF
	- mean time to failure
- AFR
	- annual failure rate
	- 1 year / MTTF
- MTTR
	- mean time to repair
- MTBF
	- mean time between failures
	- MTTF + MTTR
- availability = $\dfrac{MTTF}{MTBF}$
- improving MTTF
	- fault avoidance
	- fault tolerance
		- use redundancy
	- fault forecasting
		- replace before failure

#### Hamming SEC/DED

- SEC, single error correcting
- DED, double error detecting code
- hamming distance
	- min distance between 2 different bits
		- e.g. 11111, 10101 â†’ 2
- ECC
	- mark $2^k$th bits as parity bits
	- bit 0001 â†’ check bits ending with 1
	- bit 0010 â†’ check bits ending with 01
	- etc.
	- ![[computer-architecture-174.png]]
	- parity (p8p4p2p1) is (1010)$_2$ = 10 â†’ bit 10 has error â†’ invert bit 10 to correct it