entity task3_jc_beh is
    GENERIC ( i : integer := 2);

    PORT ( Pin  : in   STD_LOGIC_VECTOR(0 to 2**i-1);
			  RST  : in   STD_LOGIC;
			  -- входной порт сигнала управления
			  -- LS='0' - загрузка начального состояния
			  -- lS='1' - разрешение генерирования
			  LS   : in   STD_LOGIC;
			  CLK  : in   STD_LOGIC;
			  Pout : out  STD_LOGIC_VECTOR(0 to 2**i-1) );
end task3_jc_beh;

architecture Behavioral of task3_jc_beh is
    signal sreg, sdat : STD_LOGIC_vector(0 to 2**i-1);
begin
	 Main: process (CLK, RST, sdat)
	 begin
		if (RST = '1') then
			sreg <= ( others => '0' );
		elsif (rising_edge(CLK)) then
				sreg <= sdat;
		end if;
	 end process;
	 
	 Data: process (LS, Pin, sreg)
	 begin
		if (LS = '0') then
			sdat <= Pin;
		else
			sdat <= not(sreg(2**i-1)) & sreg(0 to 2**i-2);
		end if;
	 end process;
	 
	 Pout <= sdat;
end Behavioral;