// Seed: 2061917973
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    input supply0 id_12,
    output tri1 id_13,
    output wand id_14,
    output supply1 id_15,
    output tri1 id_16
    , id_30,
    input wor id_17,
    input wor id_18,
    input tri id_19,
    input uwire id_20,
    input tri0 id_21,
    input wand id_22,
    output tri0 id_23,
    input wand id_24,
    input wire id_25,
    output wor id_26,
    output tri0 id_27,
    input supply1 id_28
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wire id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7
    , id_13,
    output tri1 id_8,
    input wand id_9,
    output uwire id_10,
    output wor id_11
);
  assign id_3 = (1'd0);
  module_0(
      id_0,
      id_11,
      id_8,
      id_5,
      id_11,
      id_9,
      id_7,
      id_10,
      id_6,
      id_5,
      id_1,
      id_10,
      id_6,
      id_8,
      id_8,
      id_10,
      id_2,
      id_9,
      id_7,
      id_4,
      id_6,
      id_1,
      id_0,
      id_10,
      id_9,
      id_1,
      id_3,
      id_11,
      id_0
  );
endmodule
