`ifndef ADC_CFG
`define ADC_CFG

`define ADC_WIDTH   12

//50MHz reference clock to derive a ~4MHz output ADC clock => 50/4 ~= 13
`define ADC_CLK_DIV 13
`endif 
