// Seed: 1434944699
module module_0 (
    output wire id_0,
    input wand id_1,
    output supply0 id_2
);
  wire id_4;
  ;
  assign module_1.type_16 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd50,
    parameter id_7  = 32'd0
) (
    input wand id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    output tri0 id_4,
    input tri id_5,
    output wor id_6,
    input supply1 _id_7,
    input supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11,
    input wire _id_12
);
  assign id_3 = id_10 - -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6
  );
  assign id_6 = -1;
  logic [1 : id_12] id_14;
  ;
  logic [7:0] id_15;
  ;
  always #(id_12) begin : LABEL_0
    id_14 = id_5 == 1;
  end
  assign id_15[id_7] = -1;
endmodule
