$date
	Mon Apr 12 00:19:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_accum_test $end
$var wire 8 ! Q [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # CLK $end
$var reg 1 $ CLR $end
$var reg 1 % E $end
$var reg 1 & S $end
$var reg 8 ' count [7:0] $end
$scope module UUT $end
$var wire 8 ( B [7:0] $end
$var wire 1 # CLK $end
$var wire 1 $ CLR $end
$var wire 1 % E $end
$var wire 1 & S $end
$var wire 8 ) D [7:0] $end
$var reg 8 * Q [7:0] $end
$scope module U0 $end
$var wire 8 + A [7:0] $end
$var wire 8 , B [7:0] $end
$var wire 1 % E $end
$var wire 1 & S $end
$var reg 8 - W [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
1%
0$
1#
b0 "
b0 !
$end
#50
0#
#100
b11 )
b11 -
1#
b11 "
b11 (
b11 ,
#150
b110 )
b110 -
b11 !
b11 *
b11 +
0#
#200
b1010 )
b1010 -
1#
b111 "
b111 (
b111 ,
#250
b10001 )
b10001 -
b1010 !
b1010 *
b1010 +
0#
#300
b10100 )
b10100 -
1#
b1010 "
b1010 (
b1010 ,
#350
b11110 )
b11110 -
b10100 !
b10100 *
b10100 +
0#
#400
1#
#450
b101000 )
b101000 -
b11110 !
b11110 *
b11110 +
0#
#500
1#
#550
b110010 )
b110010 -
b101000 !
b101000 *
b101000 +
0#
#600
1#
#650
b111100 )
b111100 -
b110010 !
b110010 *
b110010 +
0#
#700
1#
#750
b1000110 )
b1000110 -
b111100 !
b111100 *
b111100 +
0#
#800
b110000 )
b110000 -
1#
b1 '
b1100 "
b1100 (
b1100 ,
1&
#850
b100100 )
b100100 -
b110000 !
b110000 *
b110000 +
0#
#900
1#
b10 '
#950
b11000 )
b11000 -
b100100 !
b100100 *
b100100 +
0#
#1000
1#
b11 '
#1050
b1100 )
b1100 -
b11000 !
b11000 *
b11000 +
0#
#1100
1#
b100 '
#1150
b0 )
b0 -
b1100 !
b1100 *
b1100 +
0#
#1200
1#
b101 '
#1250
b11110100 )
b11110100 -
b0 !
b0 *
b0 +
0#
#1300
1#
