;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 31, 60
	SUB 31, 60
	SPL <127, 100
	SPL <127, 100
	SPL <127, 100
	SUB #72, @200
	MOV -1, <-20
	SPL <-127, 100
	SUB 31, 60
	SUB @121, 106
	ADD 210, 60
	SUB @0, @2
	SUB @0, @92
	ADD 210, 60
	SUB -7, <-420
	SUB -7, <-420
	ADD 210, 60
	SUB @1, 2
	SUB -7, <-420
	SUB 210, 60
	SUB 12, @10
	MOV 31, 60
	CMP @121, 106
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @1, 0
	SUB @1, 0
	MOV 31, 60
	SUB #10, 820
	SUB @1, 0
	MOV 31, 80
	JMZ -607, @-20
	JMZ -607, @-20
	ADD 210, 60
	MOV 12, @10
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	SLT 721, 1
	DJN -1, @-20
	SUB -7, <-420
	CMP 12, @10
	CMP 12, @10
