Release 7.1i - xst H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.69 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.69 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: full_adder_1bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "full_adder_1bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "full_adder_1bit"
Output Format                      : NGC
Target Device                      : acr2

---- Source Options
Top Module Name                    : full_adder_1bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : full_adder_1bit.lso
verilog2001                        : YES
safe_implementation                : No
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "xor_gate.v"
Module <xor_gate> compiled
Compiling verilog file "full_adder_1bit.v"
Module <full_adder_1bit> compiled
No errors in compilation
Analysis of file <"full_adder_1bit.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <full_adder_1bit>.
Module <full_adder_1bit> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <full_adder_1bit>.
Analyzing module <xor_gate>.
Module <xor_gate> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xor_gate>.
    Related source file is "xor_gate.v".
Unit <xor_gate> synthesized.


Synthesizing Unit <full_adder_1bit>.
    Related source file is "full_adder_1bit.v".
Unit <full_adder_1bit> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1355 - Unit xor_gate is merged (low complexity)

Optimizing unit <full_adder_1bit> ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : full_adder_1bit.ngr
Top Level Output File Name         : full_adder_1bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : acr2
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 19
#      AND2                        : 6
#      AND3                        : 1
#      INV                         : 6
#      OR2                         : 6
# IO Buffers                       : 5
#      IBUF                        : 3
#      OBUF                        : 2
=========================================================================
CPU : 0.54 / 1.24 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 157112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

