// Seed: 3440539959
module module_0 (
    input wire id_0,
    input tri0 id_1
    , id_14,
    output wire id_2,
    output wand id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    output tri1 id_10
    , id_15,
    input tri id_11,
    input tri0 id_12
);
  always @(posedge 1) begin : LABEL_0
    id_14 <= 1'b0;
  end
  assign id_8 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    inout tri1 id_4,
    input uwire id_5,
    output supply1 id_6
    , id_23,
    input tri1 id_7,
    input uwire id_8,
    output wor id_9,
    input tri id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wor id_13,
    output wor id_14,
    input supply1 id_15,
    input wand id_16,
    output tri id_17,
    input wor id_18,
    input wand id_19,
    input tri0 id_20,
    output tri id_21
);
  tri0 id_24;
  assign id_2 = 1'd0 !=? id_3;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_2,
      id_6,
      id_16,
      id_16,
      id_18,
      id_14,
      id_4,
      id_15,
      id_2,
      id_12,
      id_8
  );
  assign modCall_1.type_18 = 0;
  wire id_25;
  id_26 :
  assert property (@(posedge id_24) 1)
  else $display(1);
  assign id_6  = 1 ? id_8 : 1;
  assign id_26 = 1;
endmodule
