#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May  2 21:48:22 2020
# Process ID: 32645
# Current directory: /home/y/fpga/m5/m5.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/y/fpga/m5/m5.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/y/fpga/m5/m5.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.dcp' for cell 'design_1_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 265 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:51]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2595.141 ; gain = 324.844 ; free physical = 5507 ; free virtual = 10706
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Parsing XDC File [/home/y/fpga/m5/m5.srcs/constrs_1/imports/y/m1.xdc]
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/constrs_1/imports/y/m1.xdc]
Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/y/fpga/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5507 ; free virtual = 10706
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2787.234 ; gain = 1387.457 ; free physical = 5507 ; free virtual = 10706
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5498 ; free virtual = 10697

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e3588fba

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5495 ; free virtual = 10694

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 251 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b6b25cee

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10588
INFO: [Opt 31-389] Phase Retarget created 112 cells and removed 451 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18e02246f

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10588
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 60 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14546135d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5389 ; free virtual = 10588
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 654 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14546135d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5389 ; free virtual = 10588
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14546135d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10587
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: af6c1ba9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10587
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             112  |             451  |                                              1  |
|  Constant propagation         |              11  |              60  |                                              0  |
|  Sweep                        |               2  |             654  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10587
Ending Logic Optimization Task | Checksum: e40f2b22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2787.234 ; gain = 0.000 ; free physical = 5388 ; free virtual = 10587

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.438 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: e40f2b22

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4329.383 ; gain = 0.000 ; free physical = 4466 ; free virtual = 9666
Ending Power Optimization Task | Checksum: e40f2b22

Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 4329.383 ; gain = 1542.148 ; free physical = 4484 ; free virtual = 9684

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e40f2b22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4329.383 ; gain = 0.000 ; free physical = 4484 ; free virtual = 9684

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4329.383 ; gain = 0.000 ; free physical = 4484 ; free virtual = 9684
Ending Netlist Obfuscation Task | Checksum: e40f2b22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4329.383 ; gain = 0.000 ; free physical = 4484 ; free virtual = 9684
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 4329.383 ; gain = 1542.148 ; free physical = 4484 ; free virtual = 9684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4329.383 ; gain = 0.000 ; free physical = 4484 ; free virtual = 9684
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4329.383 ; gain = 0.000 ; free physical = 4476 ; free virtual = 9679
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/m5/m5.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/y/fpga/m5/m5.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4465 ; free virtual = 9668
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8af2d571

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4465 ; free virtual = 9668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4465 ; free virtual = 9668

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18e10b29f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4460 ; free virtual = 9663

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2348e74ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4453 ; free virtual = 9657

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2348e74ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4453 ; free virtual = 9657
Phase 1 Placer Initialization | Checksum: 2348e74ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4454 ; free virtual = 9657

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22d8d226c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4431 ; free virtual = 9635

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4424 ; free virtual = 9627

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2135c9bbb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4424 ; free virtual = 9628
Phase 2.2 Global Placement Core | Checksum: 20b47ed7a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4424 ; free virtual = 9628
Phase 2 Global Placement | Checksum: 20b47ed7a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4426 ; free virtual = 9629

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20fa5f673

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4425 ; free virtual = 9628

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ee0132b5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4424 ; free virtual = 9628

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17629fc06

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4424 ; free virtual = 9628

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1d883e8cb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4422 ; free virtual = 9626

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 17c28dfa9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4422 ; free virtual = 9625

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 13db357b7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4417 ; free virtual = 9620

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 2213ed68d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4422 ; free virtual = 9625

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1efb87da6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4421 ; free virtual = 9624

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e4a23a99

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4421 ; free virtual = 9624
Phase 3 Detail Placement | Checksum: 1e4a23a99

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4421 ; free virtual = 9624

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13aeee88c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13aeee88c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4422 ; free virtual = 9625
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.394. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 120b17273

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4422 ; free virtual = 9625
Phase 4.1 Post Commit Optimization | Checksum: 120b17273

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4422 ; free virtual = 9625

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 120b17273

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4423 ; free virtual = 9627
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4425 ; free virtual = 9629

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19aae46f8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4425 ; free virtual = 9629

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4426 ; free virtual = 9629
Phase 4.4 Final Placement Cleanup | Checksum: 1c795f44e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4426 ; free virtual = 9629
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c795f44e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4426 ; free virtual = 9629
Ending Placer Task | Checksum: 1a7ad054c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4426 ; free virtual = 9629
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4447 ; free virtual = 9650
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4447 ; free virtual = 9650
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4430 ; free virtual = 9642
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/m5/m5.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4429 ; free virtual = 9636
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4439 ; free virtual = 9646
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8b036c0c ConstDB: 0 ShapeSum: a2acc4bb RouteDB: 79fcd485

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1737992fb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4121 ; free virtual = 9527
Post Restoration Checksum: NetGraph: c41733eb NumContArr: 8ac7a00d Constraints: 18d1a305 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 167b076fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4094 ; free virtual = 9499

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 167b076fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4052 ; free virtual = 9458

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 167b076fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4052 ; free virtual = 9458

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 147080189

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4038 ; free virtual = 9444

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1e8e0a940

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4028 ; free virtual = 9434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.480  | TNS=0.000  | WHS=-0.165 | THS=-0.615 |

Phase 2 Router Initialization | Checksum: 1bf20208a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4004 ; free virtual = 9410

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0141049 %
  Global Horizontal Routing Utilization  = 0.00328343 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2996
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2302
  Number of Partially Routed Nets     = 694
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14fa086b5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4030 ; free virtual = 9435

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 655
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.363  | TNS=0.000  | WHS=-0.602 | THS=-2.636 |

Phase 4.1 Global Iteration 0 | Checksum: 1763ef4b5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4043 ; free virtual = 9448

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 17f393111

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4043 ; free virtual = 9448
Phase 4 Rip-up And Reroute | Checksum: 17f393111

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4043 ; free virtual = 9448

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c80ca822

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4045 ; free virtual = 9450
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.363  | TNS=0.000  | WHS=-0.013 | THS=-0.013 |

Phase 5.1 Delay CleanUp | Checksum: 1c80ca822

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4045 ; free virtual = 9450

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c80ca822

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4045 ; free virtual = 9450
Phase 5 Delay and Skew Optimization | Checksum: 1c80ca822

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4045 ; free virtual = 9450

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20372311d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4044 ; free virtual = 9449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.363  | TNS=0.000  | WHS=-0.013 | THS=-0.013 |

Phase 6.1 Hold Fix Iter | Checksum: 384d87c7f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4044 ; free virtual = 9449
Phase 6 Post Hold Fix | Checksum: 3552fc3e7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4044 ; free virtual = 9449

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.508968 %
  Global Horizontal Routing Utilization  = 0.637067 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 332cd4958

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4043 ; free virtual = 9448

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 332cd4958

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4042 ; free virtual = 9448

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 332cd4958

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4045 ; free virtual = 9450

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2b9975c61

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4046 ; free virtual = 9451
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.363  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2b9975c61

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4046 ; free virtual = 9451
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 5.3652e-09 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4092 ; free virtual = 9498

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4092 ; free virtual = 9498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4092 ; free virtual = 9498
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4361.398 ; gain = 0.000 ; free physical = 4070 ; free virtual = 9486
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/m5/m5.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/y/fpga/m5/m5.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/y/fpga/m5/m5.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
116 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4410.426 ; gain = 0.000 ; free physical = 4054 ; free virtual = 9466
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/y/fpga/m5/m5.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May  2 21:51:06 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4410.426 ; gain = 0.000 ; free physical = 4020 ; free virtual = 9438
INFO: [Common 17-206] Exiting Vivado at Sat May  2 21:51:06 2020...
