<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>ad_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>ad_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>ad_q0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>da_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>da_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>da_d0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>da_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inputs_TDATA</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inputs_TDEST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inputs_TID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inputs_TKEEP</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inputs_TLAST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inputs_TREADY</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inputs_TSTRB</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inputs_TUSER</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>inputs_TVALID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outs_TDATA</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outs_TDEST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outs_TID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outs_TKEEP</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outs_TLAST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outs_TREADY</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outs_TSTRB</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outs_TUSER</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>outs_TVALID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>10</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>203</latency>
    <II>204</II>
  </modelParameters>
</AdditionalInfo>
