// Seed: 2495893622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_12;
  logic id_13;
  ;
  assign id_13 = id_12;
endmodule
module module_1 #(
    parameter id_15 = 32'd38
) (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri id_7,
    input tri id_8,
    output wor id_9,
    input tri id_10,
    input tri1 id_11,
    output tri1 id_12,
    output wor id_13,
    output supply1 id_14,
    input wor _id_15,
    input tri1 id_16,
    output wor id_17
);
  wire id_19[id_15 : -1];
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
